|course-project
MOV_REG_MEM <= CU:inst2.MOV_REG_MEM
CLC => CU:inst2.CLC
CLC => ALU:inst.CLC
CLC => MEMORY:inst3.CLC
CLC => Registers:inst6.CLC
MOV_MEM_REG <= CU:inst2.MOV_MEM_REG
AND_REG_REG <= CU:inst2.AND_REG_REG
MOV_REG_REG <= CU:inst2.MOV_REG_REG
NOT_REG <= CU:inst2.NOT_REG
RSA_REG_REG <= CU:inst2.RSA_REG_REG
ADDC_REG <= CU:inst2.ADD
ADDC_MEM <= CU:inst2.ADDC_MEM
AND_REG_MEM <= CU:inst2.AND_REG_MEM
NOT_MEM <= CU:inst2.NOT_MEM
RSA_REG_MEM <= CU:inst2.RSA_REG_MEM
JMP <= CU:inst2.JMP
JNS <= CU:inst2.JNS
HIT_R <= CU:inst2.HIT
MISS_ <= CU:inst2.MISS
ABUS[0] <= CU:inst2.ABUS[0]
ABUS[1] <= CU:inst2.ABUS[1]
ABUS[2] <= CU:inst2.ABUS[2]
ABUS[3] <= CU:inst2.ABUS[3]
ABUS[4] <= CU:inst2.ABUS[4]
ABUS[5] <= CU:inst2.ABUS[5]
ABUS[6] <= CU:inst2.ABUS[6]
ABUS[7] <= CU:inst2.ABUS[7]
ABUS[8] <= CU:inst2.ABUS[8]
ABUS[9] <= CU:inst2.ABUS[9]
ABUS[10] <= CU:inst2.ABUS[10]
ABUS[11] <= CU:inst2.ABUS[11]
DBUS[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DBUS[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DBUS[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DBUS[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DBUS[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DBUS[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DBUS[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DBUS[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
DBUS[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
DBUS[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
DBUS[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
DBUS[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DBUS[12] <= gdfx_temp0[12].DB_MAX_OUTPUT_PORT_TYPE
DBUS[13] <= gdfx_temp0[13].DB_MAX_OUTPUT_PORT_TYPE
DBUS[14] <= gdfx_temp0[14].DB_MAX_OUTPUT_PORT_TYPE
DBUS[15] <= gdfx_temp0[15].DB_MAX_OUTPUT_PORT_TYPE
DBUS[16] <= gdfx_temp0[16].DB_MAX_OUTPUT_PORT_TYPE
DBUS[17] <= gdfx_temp0[17].DB_MAX_OUTPUT_PORT_TYPE
DBUS[18] <= gdfx_temp0[18].DB_MAX_OUTPUT_PORT_TYPE
REG1[0] <= CU:inst2.REG1[0]
REG1[1] <= CU:inst2.REG1[1]
REG1[2] <= CU:inst2.REG1[2]
REG2[0] <= CU:inst2.REG2[0]
REG2[1] <= CU:inst2.REG2[1]
REG2[2] <= CU:inst2.REG2[2]
TEST[0] <= CU:inst2.TEST[0]
TEST[1] <= CU:inst2.TEST[1]
TEST[2] <= CU:inst2.TEST[2]
TEST[3] <= CU:inst2.TEST[3]
TEST[4] <= CU:inst2.TEST[4]
TEST[5] <= CU:inst2.TEST[5]
TEST[6] <= CU:inst2.TEST[6]
TEST[7] <= CU:inst2.TEST[7]
TEST[8] <= CU:inst2.TEST[8]
TEST[9] <= CU:inst2.TEST[9]
TEST[10] <= CU:inst2.TEST[10]
TEST[11] <= CU:inst2.TEST[11]
TEST[12] <= CU:inst2.TEST[12]
TEST[13] <= CU:inst2.TEST[13]
TEST[14] <= CU:inst2.TEST[14]
TEST[15] <= CU:inst2.TEST[15]
TEST[16] <= CU:inst2.TEST[16]
TEST[17] <= CU:inst2.TEST[17]
TEST[18] <= CU:inst2.TEST[18]


|course-project|CU:inst2
MOV_MEM_REG <= lpm_decode4:inst2.eq1
CLC => CASH:inst3.CLC
CLC => inst16.IN0
CLC => inst17.CLK
CLC => LPM_ROM:inst1.inclock
CLC => inst5.CLK
CLC => inst13.IN0
NEXT => inst17.DATAIN
MOV_REG_MEM <= lpm_decode4:inst2.eq2
AND_REG_REG <= lpm_decode4:inst2.eq4
MOV_REG_REG <= lpm_decode4:inst2.eq7
AND_REG_MEM <= lpm_decode4:inst2.eq9
NOT_REG <= lpm_decode4:inst2.eq5
RSA_REG_REG <= lpm_decode4:inst2.eq6
ADD <= lpm_decode4:inst2.eq3
ADDC_MEM <= lpm_decode4:inst2.eq8
NOT_MEM <= lpm_decode4:inst2.eq10
RSA_REG_MEM <= lpm_decode4:inst2.eq11
JMP <= lpm_decode4:inst2.eq12
JNS <= lpm_decode4:inst2.eq13
HIT <= CASH:inst3.HIT
MISS <= CASH:inst3.MISS
ABUS[0] <= rom[3].DB_MAX_OUTPUT_PORT_TYPE
ABUS[1] <= rom[4].DB_MAX_OUTPUT_PORT_TYPE
ABUS[2] <= rom[5].DB_MAX_OUTPUT_PORT_TYPE
ABUS[3] <= rom[6].DB_MAX_OUTPUT_PORT_TYPE
ABUS[4] <= rom[7].DB_MAX_OUTPUT_PORT_TYPE
ABUS[5] <= rom[8].DB_MAX_OUTPUT_PORT_TYPE
ABUS[6] <= rom[9].DB_MAX_OUTPUT_PORT_TYPE
ABUS[7] <= rom[10].DB_MAX_OUTPUT_PORT_TYPE
ABUS[8] <= rom[11].DB_MAX_OUTPUT_PORT_TYPE
ABUS[9] <= rom[12].DB_MAX_OUTPUT_PORT_TYPE
ABUS[10] <= rom[13].DB_MAX_OUTPUT_PORT_TYPE
ABUS[11] <= rom[14].DB_MAX_OUTPUT_PORT_TYPE
REG1[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
REG1[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
REG1[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
REG2[0] <= gdfx_temp1[0].DB_MAX_OUTPUT_PORT_TYPE
REG2[1] <= gdfx_temp1[1].DB_MAX_OUTPUT_PORT_TYPE
REG2[2] <= gdfx_temp1[2].DB_MAX_OUTPUT_PORT_TYPE
TEST[0] <= CASH:inst3.DATA_OUT[0]
TEST[1] <= CASH:inst3.DATA_OUT[1]
TEST[2] <= CASH:inst3.DATA_OUT[2]
TEST[3] <= CASH:inst3.DATA_OUT[3]
TEST[4] <= CASH:inst3.DATA_OUT[4]
TEST[5] <= CASH:inst3.DATA_OUT[5]
TEST[6] <= CASH:inst3.DATA_OUT[6]
TEST[7] <= CASH:inst3.DATA_OUT[7]
TEST[8] <= CASH:inst3.DATA_OUT[8]
TEST[9] <= CASH:inst3.DATA_OUT[9]
TEST[10] <= CASH:inst3.DATA_OUT[10]
TEST[11] <= CASH:inst3.DATA_OUT[11]
TEST[12] <= CASH:inst3.DATA_OUT[12]
TEST[13] <= CASH:inst3.DATA_OUT[13]
TEST[14] <= CASH:inst3.DATA_OUT[14]
TEST[15] <= CASH:inst3.DATA_OUT[15]
TEST[16] <= CASH:inst3.DATA_OUT[16]
TEST[17] <= CASH:inst3.DATA_OUT[17]
TEST[18] <= CASH:inst3.DATA_OUT[18]


|course-project|CU:inst2|lpm_decode4:inst2
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|course-project|CU:inst2|lpm_decode4:inst2|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|course-project|CU:inst2|lpm_decode4:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|lpm_bustri9:inst11
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3
HIT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLC => SET:inst11.CLC
CLC => SET:inst10.CLC
ABUS[0] => SET:inst11.ABUS[0]
ABUS[0] => SET:inst10.ABUS[0]
ABUS[1] => SET:inst11.ABUS[1]
ABUS[1] => SET:inst10.ABUS[1]
ABUS[2] => lpm_decode10:inst.data[0]
ABUS[2] => SET:inst11.ABUS[2]
ABUS[2] => SET:inst10.ABUS[2]
ABUS[3] => SET:inst11.ABUS[3]
ABUS[3] => SET:inst10.ABUS[3]
ABUS[4] => SET:inst11.ABUS[4]
ABUS[4] => SET:inst10.ABUS[4]
ABUS[5] => SET:inst11.ABUS[5]
ABUS[5] => SET:inst10.ABUS[5]
ABUS[6] => SET:inst11.ABUS[6]
ABUS[6] => SET:inst10.ABUS[6]
ABUS[7] => SET:inst11.ABUS[7]
ABUS[7] => SET:inst10.ABUS[7]
ABUS[8] => SET:inst11.ABUS[8]
ABUS[8] => SET:inst10.ABUS[8]
ABUS[9] => SET:inst11.ABUS[9]
ABUS[9] => SET:inst10.ABUS[9]
ABUS[10] => SET:inst11.ABUS[10]
ABUS[10] => SET:inst10.ABUS[10]
ABUS[11] => SET:inst11.ABUS[11]
ABUS[11] => SET:inst10.ABUS[11]
ROM => inst3.IN0
ROM => SET:inst11.ROM
ROM => SET:inst10.ROM
MOV_MEM_REG => inst3.IN1
MOV_MEM_REG => SET:inst11.MOV_MEM_REG
MOV_MEM_REG => SET:inst10.MOV_MEM_REG
MOV_REG_MEM => inst3.IN2
MOV_REG_MEM => SET:inst11.SET_FLAG
MOV_REG_MEM => SET:inst11.MOV_REG_MEM
MOV_REG_MEM => SET:inst10.SET_FLAG
MOV_REG_MEM => SET:inst10.MOV_REG_MEM
DATA_IN[0] => SET:inst11.DATA_IN[0]
DATA_IN[0] => SET:inst10.DATA_IN[0]
DATA_IN[1] => SET:inst11.DATA_IN[1]
DATA_IN[1] => SET:inst10.DATA_IN[1]
DATA_IN[2] => SET:inst11.DATA_IN[2]
DATA_IN[2] => SET:inst10.DATA_IN[2]
DATA_IN[3] => SET:inst11.DATA_IN[3]
DATA_IN[3] => SET:inst10.DATA_IN[3]
DATA_IN[4] => SET:inst11.DATA_IN[4]
DATA_IN[4] => SET:inst10.DATA_IN[4]
DATA_IN[5] => SET:inst11.DATA_IN[5]
DATA_IN[5] => SET:inst10.DATA_IN[5]
DATA_IN[6] => SET:inst11.DATA_IN[6]
DATA_IN[6] => SET:inst10.DATA_IN[6]
DATA_IN[7] => SET:inst11.DATA_IN[7]
DATA_IN[7] => SET:inst10.DATA_IN[7]
DATA_IN[8] => SET:inst11.DATA_IN[8]
DATA_IN[8] => SET:inst10.DATA_IN[8]
DATA_IN[9] => SET:inst11.DATA_IN[9]
DATA_IN[9] => SET:inst10.DATA_IN[9]
DATA_IN[10] => SET:inst11.DATA_IN[10]
DATA_IN[10] => SET:inst10.DATA_IN[10]
DATA_IN[11] => SET:inst11.DATA_IN[11]
DATA_IN[11] => SET:inst10.DATA_IN[11]
DATA_IN[12] => SET:inst11.DATA_IN[12]
DATA_IN[12] => SET:inst10.DATA_IN[12]
DATA_IN[13] => SET:inst11.DATA_IN[13]
DATA_IN[13] => SET:inst10.DATA_IN[13]
DATA_IN[14] => SET:inst11.DATA_IN[14]
DATA_IN[14] => SET:inst10.DATA_IN[14]
DATA_IN[15] => SET:inst11.DATA_IN[15]
DATA_IN[15] => SET:inst10.DATA_IN[15]
DATA_IN[16] => SET:inst11.DATA_IN[16]
DATA_IN[16] => SET:inst10.DATA_IN[16]
DATA_IN[17] => SET:inst11.DATA_IN[17]
DATA_IN[17] => SET:inst10.DATA_IN[17]
DATA_IN[18] => SET:inst11.DATA_IN[18]
DATA_IN[18] => SET:inst10.DATA_IN[18]
MISS <= inst15.DB_MAX_OUTPUT_PORT_TYPE
MISS_WRITE <= inst16.DB_MAX_OUTPUT_PORT_TYPE
ARAM[0] <= ARAM~11.DB_MAX_OUTPUT_PORT_TYPE
ARAM[1] <= ARAM~10.DB_MAX_OUTPUT_PORT_TYPE
ARAM[2] <= ARAM~9.DB_MAX_OUTPUT_PORT_TYPE
ARAM[3] <= ARAM~8.DB_MAX_OUTPUT_PORT_TYPE
ARAM[4] <= ARAM~7.DB_MAX_OUTPUT_PORT_TYPE
ARAM[5] <= ARAM~6.DB_MAX_OUTPUT_PORT_TYPE
ARAM[6] <= ARAM~5.DB_MAX_OUTPUT_PORT_TYPE
ARAM[7] <= ARAM~4.DB_MAX_OUTPUT_PORT_TYPE
ARAM[8] <= ARAM~3.DB_MAX_OUTPUT_PORT_TYPE
ARAM[9] <= ARAM~2.DB_MAX_OUTPUT_PORT_TYPE
ARAM[10] <= ARAM~1.DB_MAX_OUTPUT_PORT_TYPE
ARAM[11] <= ARAM~0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11
HIT <= TAG_MEM:inst.HIT
ENABLE => TAG_MEM:inst.ENABLE
CLC => TAG_MEM:inst.CLC
CLC => DATA_MEM:inst3.CLC
SET_FLAG => TAG_MEM:inst.SET_FLAG
ABUS[0] => lpm_bustri7:inst4.data[0]
ABUS[0] => DATA_MEM:inst3.CELL_NUM[0]
ABUS[1] => lpm_bustri7:inst4.data[1]
ABUS[1] => DATA_MEM:inst3.CELL_NUM[1]
ABUS[2] => lpm_bustri7:inst4.data[2]
ABUS[3] => TAG_MEM:inst.TAG[0]
ABUS[3] => lpm_bustri7:inst4.data[3]
ABUS[4] => TAG_MEM:inst.TAG[1]
ABUS[4] => lpm_bustri7:inst4.data[4]
ABUS[5] => TAG_MEM:inst.TAG[2]
ABUS[5] => lpm_bustri7:inst4.data[5]
ABUS[6] => TAG_MEM:inst.TAG[3]
ABUS[6] => lpm_bustri7:inst4.data[6]
ABUS[7] => TAG_MEM:inst.TAG[4]
ABUS[7] => lpm_bustri7:inst4.data[7]
ABUS[8] => TAG_MEM:inst.TAG[5]
ABUS[8] => lpm_bustri7:inst4.data[8]
ABUS[9] => TAG_MEM:inst.TAG[6]
ABUS[9] => lpm_bustri7:inst4.data[9]
ABUS[10] => TAG_MEM:inst.TAG[7]
ABUS[10] => lpm_bustri7:inst4.data[10]
ABUS[11] => TAG_MEM:inst.TAG[8]
ABUS[11] => lpm_bustri7:inst4.data[11]
MISS <= TAG_MEM:inst.MISS
MISS_WRITE <= TAG_MEM:inst.MISS_WRITE
ARAM[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ARAM[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ARAM[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ARAM[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ARAM[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
ARAM[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
ARAM[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
ARAM[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
ARAM[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
ARAM[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
ARAM[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
ARAM[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_MEM:inst3.DATA_OUT[0]
DATA_OUT[1] <= DATA_MEM:inst3.DATA_OUT[1]
DATA_OUT[2] <= DATA_MEM:inst3.DATA_OUT[2]
DATA_OUT[3] <= DATA_MEM:inst3.DATA_OUT[3]
DATA_OUT[4] <= DATA_MEM:inst3.DATA_OUT[4]
DATA_OUT[5] <= DATA_MEM:inst3.DATA_OUT[5]
DATA_OUT[6] <= DATA_MEM:inst3.DATA_OUT[6]
DATA_OUT[7] <= DATA_MEM:inst3.DATA_OUT[7]
DATA_OUT[8] <= DATA_MEM:inst3.DATA_OUT[8]
DATA_OUT[9] <= DATA_MEM:inst3.DATA_OUT[9]
DATA_OUT[10] <= DATA_MEM:inst3.DATA_OUT[10]
DATA_OUT[11] <= DATA_MEM:inst3.DATA_OUT[11]
DATA_OUT[12] <= DATA_MEM:inst3.DATA_OUT[12]
DATA_OUT[13] <= DATA_MEM:inst3.DATA_OUT[13]
DATA_OUT[14] <= DATA_MEM:inst3.DATA_OUT[14]
DATA_OUT[15] <= DATA_MEM:inst3.DATA_OUT[15]
DATA_OUT[16] <= DATA_MEM:inst3.DATA_OUT[16]
DATA_OUT[17] <= DATA_MEM:inst3.DATA_OUT[17]
DATA_OUT[18] <= DATA_MEM:inst3.DATA_OUT[18]
ROM => inst8.IN1
MOV_MEM_REG => inst6.IN1
MOV_REG_MEM => inst7.IN1
DATA_IN[0] => DATA_MEM:inst3.DATA_IN[0]
DATA_IN[1] => DATA_MEM:inst3.DATA_IN[1]
DATA_IN[2] => DATA_MEM:inst3.DATA_IN[2]
DATA_IN[3] => DATA_MEM:inst3.DATA_IN[3]
DATA_IN[4] => DATA_MEM:inst3.DATA_IN[4]
DATA_IN[5] => DATA_MEM:inst3.DATA_IN[5]
DATA_IN[6] => DATA_MEM:inst3.DATA_IN[6]
DATA_IN[7] => DATA_MEM:inst3.DATA_IN[7]
DATA_IN[8] => DATA_MEM:inst3.DATA_IN[8]
DATA_IN[9] => DATA_MEM:inst3.DATA_IN[9]
DATA_IN[10] => DATA_MEM:inst3.DATA_IN[10]
DATA_IN[11] => DATA_MEM:inst3.DATA_IN[11]
DATA_IN[12] => DATA_MEM:inst3.DATA_IN[12]
DATA_IN[13] => DATA_MEM:inst3.DATA_IN[13]
DATA_IN[14] => DATA_MEM:inst3.DATA_IN[14]
DATA_IN[15] => DATA_MEM:inst3.DATA_IN[15]
DATA_IN[16] => DATA_MEM:inst3.DATA_IN[16]
DATA_IN[17] => DATA_MEM:inst3.DATA_IN[17]
DATA_IN[18] => DATA_MEM:inst3.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst
MISS_WRITE <= inst58.DB_MAX_OUTPUT_PORT_TYPE
CLC => lpm_counter12:inst39.clock
CLC => TAG:inst2.CLC
CLC => TAG:inst4.CLC
CLC => TAG:inst1.CLC
CLC => TAG:inst.CLC
CLC => lpm_counter12:inst38.clock
CLC => inst47.CLK
ENABLE => TAG:inst2.ENABLE
ENABLE => TAG:inst4.ENABLE
ENABLE => TAG:inst1.ENABLE
ENABLE => TAG:inst.ENABLE
SET_FLAG => TAG:inst2.SET_FLAG
SET_FLAG => TAG:inst4.SET_FLAG
SET_FLAG => TAG:inst1.SET_FLAG
SET_FLAG => TAG:inst.SET_FLAG
TAG[0] => TAG:inst2.TEG[0]
TAG[0] => TAG:inst4.TEG[0]
TAG[0] => TAG:inst1.TEG[0]
TAG[0] => TAG:inst.TEG[0]
TAG[1] => TAG:inst2.TEG[1]
TAG[1] => TAG:inst4.TEG[1]
TAG[1] => TAG:inst1.TEG[1]
TAG[1] => TAG:inst.TEG[1]
TAG[2] => TAG:inst2.TEG[2]
TAG[2] => TAG:inst4.TEG[2]
TAG[2] => TAG:inst1.TEG[2]
TAG[2] => TAG:inst.TEG[2]
TAG[3] => TAG:inst2.TEG[3]
TAG[3] => TAG:inst4.TEG[3]
TAG[3] => TAG:inst1.TEG[3]
TAG[3] => TAG:inst.TEG[3]
TAG[4] => TAG:inst2.TEG[4]
TAG[4] => TAG:inst4.TEG[4]
TAG[4] => TAG:inst1.TEG[4]
TAG[4] => TAG:inst.TEG[4]
TAG[5] => TAG:inst2.TEG[5]
TAG[5] => TAG:inst4.TEG[5]
TAG[5] => TAG:inst1.TEG[5]
TAG[5] => TAG:inst.TEG[5]
TAG[6] => TAG:inst2.TEG[6]
TAG[6] => TAG:inst4.TEG[6]
TAG[6] => TAG:inst1.TEG[6]
TAG[6] => TAG:inst.TEG[6]
TAG[7] => TAG:inst2.TEG[7]
TAG[7] => TAG:inst4.TEG[7]
TAG[7] => TAG:inst1.TEG[7]
TAG[7] => TAG:inst.TEG[7]
TAG[8] => TAG:inst2.TEG[8]
TAG[8] => TAG:inst4.TEG[8]
TAG[8] => TAG:inst1.TEG[8]
TAG[8] => TAG:inst.TEG[8]
MISS <= inst57.DB_MAX_OUTPUT_PORT_TYPE
HIT <= inst59.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[0] <= OLD_TAG~8.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[1] <= OLD_TAG~7.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[2] <= OLD_TAG~6.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[3] <= OLD_TAG~5.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[4] <= OLD_TAG~4.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[5] <= OLD_TAG~3.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[6] <= OLD_TAG~2.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[7] <= OLD_TAG~1.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[8] <= OLD_TAG~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[3] <= inst15.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|lpm_bustri7:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|CU:inst2|CASH:inst3|SET:inst11|lpm_bustri7:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|lpm_bustri7:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|CU:inst2|CASH:inst3|SET:inst11|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
SINGLE => ROW:inst14.SINGLE
SINGLE => ROW:inst11.SINGLE
SINGLE => ROW:inst8.SINGLE
SINGLE => ROW:inst.SINGLE
ROW_NUM[0] => inst21.IN0
ROW_NUM[0] => inst4.IN0
ROW_NUM[0] => inst2.IN0
ROW_NUM[0] => inst7.IN0
ROW_NUM[0] => inst6.IN0
ROW_NUM[0] => inst17.IN0
ROW_NUM[1] => inst1.IN0
ROW_NUM[2] => inst3.IN0
ROW_NUM[3] => inst5.IN0
WRITE => inst15.IN1
WRITE => inst12.IN1
WRITE => inst9.IN1
WRITE => inst7.IN1
CLC => ROW:inst14.CLC
CLC => ROW:inst11.CLC
CLC => ROW:inst8.CLC
CLC => ROW:inst.CLC
READ => inst16.IN1
READ => inst13.IN1
READ => inst10.IN1
READ => inst6.IN1
MISS_WRITE => inst20.IN1
MISS_WRITE => inst19.IN1
MISS_WRITE => inst18.IN1
MISS_WRITE => inst17.IN1
CELL_NUM[0] => ROW:inst14.CELL_NUM[0]
CELL_NUM[0] => ROW:inst11.CELL_NUM[0]
CELL_NUM[0] => ROW:inst8.CELL_NUM[0]
CELL_NUM[0] => ROW:inst.CELL_NUM[0]
CELL_NUM[1] => ROW:inst14.CELL_NUM[1]
CELL_NUM[1] => ROW:inst11.CELL_NUM[1]
CELL_NUM[1] => ROW:inst8.CELL_NUM[1]
CELL_NUM[1] => ROW:inst.CELL_NUM[1]
DATA_IN[0] => ROW:inst14.DATA_IN[0]
DATA_IN[0] => ROW:inst11.DATA_IN[0]
DATA_IN[0] => ROW:inst8.DATA_IN[0]
DATA_IN[0] => ROW:inst.DATA_IN[0]
DATA_IN[1] => ROW:inst14.DATA_IN[1]
DATA_IN[1] => ROW:inst11.DATA_IN[1]
DATA_IN[1] => ROW:inst8.DATA_IN[1]
DATA_IN[1] => ROW:inst.DATA_IN[1]
DATA_IN[2] => ROW:inst14.DATA_IN[2]
DATA_IN[2] => ROW:inst11.DATA_IN[2]
DATA_IN[2] => ROW:inst8.DATA_IN[2]
DATA_IN[2] => ROW:inst.DATA_IN[2]
DATA_IN[3] => ROW:inst14.DATA_IN[3]
DATA_IN[3] => ROW:inst11.DATA_IN[3]
DATA_IN[3] => ROW:inst8.DATA_IN[3]
DATA_IN[3] => ROW:inst.DATA_IN[3]
DATA_IN[4] => ROW:inst14.DATA_IN[4]
DATA_IN[4] => ROW:inst11.DATA_IN[4]
DATA_IN[4] => ROW:inst8.DATA_IN[4]
DATA_IN[4] => ROW:inst.DATA_IN[4]
DATA_IN[5] => ROW:inst14.DATA_IN[5]
DATA_IN[5] => ROW:inst11.DATA_IN[5]
DATA_IN[5] => ROW:inst8.DATA_IN[5]
DATA_IN[5] => ROW:inst.DATA_IN[5]
DATA_IN[6] => ROW:inst14.DATA_IN[6]
DATA_IN[6] => ROW:inst11.DATA_IN[6]
DATA_IN[6] => ROW:inst8.DATA_IN[6]
DATA_IN[6] => ROW:inst.DATA_IN[6]
DATA_IN[7] => ROW:inst14.DATA_IN[7]
DATA_IN[7] => ROW:inst11.DATA_IN[7]
DATA_IN[7] => ROW:inst8.DATA_IN[7]
DATA_IN[7] => ROW:inst.DATA_IN[7]
DATA_IN[8] => ROW:inst14.DATA_IN[8]
DATA_IN[8] => ROW:inst11.DATA_IN[8]
DATA_IN[8] => ROW:inst8.DATA_IN[8]
DATA_IN[8] => ROW:inst.DATA_IN[8]
DATA_IN[9] => ROW:inst14.DATA_IN[9]
DATA_IN[9] => ROW:inst11.DATA_IN[9]
DATA_IN[9] => ROW:inst8.DATA_IN[9]
DATA_IN[9] => ROW:inst.DATA_IN[9]
DATA_IN[10] => ROW:inst14.DATA_IN[10]
DATA_IN[10] => ROW:inst11.DATA_IN[10]
DATA_IN[10] => ROW:inst8.DATA_IN[10]
DATA_IN[10] => ROW:inst.DATA_IN[10]
DATA_IN[11] => ROW:inst14.DATA_IN[11]
DATA_IN[11] => ROW:inst11.DATA_IN[11]
DATA_IN[11] => ROW:inst8.DATA_IN[11]
DATA_IN[11] => ROW:inst.DATA_IN[11]
DATA_IN[12] => ROW:inst14.DATA_IN[12]
DATA_IN[12] => ROW:inst11.DATA_IN[12]
DATA_IN[12] => ROW:inst8.DATA_IN[12]
DATA_IN[12] => ROW:inst.DATA_IN[12]
DATA_IN[13] => ROW:inst14.DATA_IN[13]
DATA_IN[13] => ROW:inst11.DATA_IN[13]
DATA_IN[13] => ROW:inst8.DATA_IN[13]
DATA_IN[13] => ROW:inst.DATA_IN[13]
DATA_IN[14] => ROW:inst14.DATA_IN[14]
DATA_IN[14] => ROW:inst11.DATA_IN[14]
DATA_IN[14] => ROW:inst8.DATA_IN[14]
DATA_IN[14] => ROW:inst.DATA_IN[14]
DATA_IN[15] => ROW:inst14.DATA_IN[15]
DATA_IN[15] => ROW:inst11.DATA_IN[15]
DATA_IN[15] => ROW:inst8.DATA_IN[15]
DATA_IN[15] => ROW:inst.DATA_IN[15]
DATA_IN[16] => ROW:inst14.DATA_IN[16]
DATA_IN[16] => ROW:inst11.DATA_IN[16]
DATA_IN[16] => ROW:inst8.DATA_IN[16]
DATA_IN[16] => ROW:inst.DATA_IN[16]
DATA_IN[17] => ROW:inst14.DATA_IN[17]
DATA_IN[17] => ROW:inst11.DATA_IN[17]
DATA_IN[17] => ROW:inst8.DATA_IN[17]
DATA_IN[17] => ROW:inst.DATA_IN[17]
DATA_IN[18] => ROW:inst14.DATA_IN[18]
DATA_IN[18] => ROW:inst11.DATA_IN[18]
DATA_IN[18] => ROW:inst8.DATA_IN[18]
DATA_IN[18] => ROW:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|lpm_decode10:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]


|course-project|CU:inst2|CASH:inst3|lpm_decode10:inst|lpm_decode:lpm_decode_component
data[0] => decode_m7f:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_m7f:auto_generated.eq[0]
eq[1] <= decode_m7f:auto_generated.eq[1]


|course-project|CU:inst2|CASH:inst3|lpm_decode10:inst|lpm_decode:lpm_decode_component|decode_m7f:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10
HIT <= TAG_MEM:inst.HIT
ENABLE => TAG_MEM:inst.ENABLE
CLC => TAG_MEM:inst.CLC
CLC => DATA_MEM:inst3.CLC
SET_FLAG => TAG_MEM:inst.SET_FLAG
ABUS[0] => lpm_bustri7:inst4.data[0]
ABUS[0] => DATA_MEM:inst3.CELL_NUM[0]
ABUS[1] => lpm_bustri7:inst4.data[1]
ABUS[1] => DATA_MEM:inst3.CELL_NUM[1]
ABUS[2] => lpm_bustri7:inst4.data[2]
ABUS[3] => TAG_MEM:inst.TAG[0]
ABUS[3] => lpm_bustri7:inst4.data[3]
ABUS[4] => TAG_MEM:inst.TAG[1]
ABUS[4] => lpm_bustri7:inst4.data[4]
ABUS[5] => TAG_MEM:inst.TAG[2]
ABUS[5] => lpm_bustri7:inst4.data[5]
ABUS[6] => TAG_MEM:inst.TAG[3]
ABUS[6] => lpm_bustri7:inst4.data[6]
ABUS[7] => TAG_MEM:inst.TAG[4]
ABUS[7] => lpm_bustri7:inst4.data[7]
ABUS[8] => TAG_MEM:inst.TAG[5]
ABUS[8] => lpm_bustri7:inst4.data[8]
ABUS[9] => TAG_MEM:inst.TAG[6]
ABUS[9] => lpm_bustri7:inst4.data[9]
ABUS[10] => TAG_MEM:inst.TAG[7]
ABUS[10] => lpm_bustri7:inst4.data[10]
ABUS[11] => TAG_MEM:inst.TAG[8]
ABUS[11] => lpm_bustri7:inst4.data[11]
MISS <= TAG_MEM:inst.MISS
MISS_WRITE <= TAG_MEM:inst.MISS_WRITE
ARAM[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ARAM[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ARAM[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ARAM[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ARAM[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
ARAM[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
ARAM[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
ARAM[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
ARAM[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
ARAM[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
ARAM[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
ARAM[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_MEM:inst3.DATA_OUT[0]
DATA_OUT[1] <= DATA_MEM:inst3.DATA_OUT[1]
DATA_OUT[2] <= DATA_MEM:inst3.DATA_OUT[2]
DATA_OUT[3] <= DATA_MEM:inst3.DATA_OUT[3]
DATA_OUT[4] <= DATA_MEM:inst3.DATA_OUT[4]
DATA_OUT[5] <= DATA_MEM:inst3.DATA_OUT[5]
DATA_OUT[6] <= DATA_MEM:inst3.DATA_OUT[6]
DATA_OUT[7] <= DATA_MEM:inst3.DATA_OUT[7]
DATA_OUT[8] <= DATA_MEM:inst3.DATA_OUT[8]
DATA_OUT[9] <= DATA_MEM:inst3.DATA_OUT[9]
DATA_OUT[10] <= DATA_MEM:inst3.DATA_OUT[10]
DATA_OUT[11] <= DATA_MEM:inst3.DATA_OUT[11]
DATA_OUT[12] <= DATA_MEM:inst3.DATA_OUT[12]
DATA_OUT[13] <= DATA_MEM:inst3.DATA_OUT[13]
DATA_OUT[14] <= DATA_MEM:inst3.DATA_OUT[14]
DATA_OUT[15] <= DATA_MEM:inst3.DATA_OUT[15]
DATA_OUT[16] <= DATA_MEM:inst3.DATA_OUT[16]
DATA_OUT[17] <= DATA_MEM:inst3.DATA_OUT[17]
DATA_OUT[18] <= DATA_MEM:inst3.DATA_OUT[18]
ROM => inst8.IN1
MOV_MEM_REG => inst6.IN1
MOV_REG_MEM => inst7.IN1
DATA_IN[0] => DATA_MEM:inst3.DATA_IN[0]
DATA_IN[1] => DATA_MEM:inst3.DATA_IN[1]
DATA_IN[2] => DATA_MEM:inst3.DATA_IN[2]
DATA_IN[3] => DATA_MEM:inst3.DATA_IN[3]
DATA_IN[4] => DATA_MEM:inst3.DATA_IN[4]
DATA_IN[5] => DATA_MEM:inst3.DATA_IN[5]
DATA_IN[6] => DATA_MEM:inst3.DATA_IN[6]
DATA_IN[7] => DATA_MEM:inst3.DATA_IN[7]
DATA_IN[8] => DATA_MEM:inst3.DATA_IN[8]
DATA_IN[9] => DATA_MEM:inst3.DATA_IN[9]
DATA_IN[10] => DATA_MEM:inst3.DATA_IN[10]
DATA_IN[11] => DATA_MEM:inst3.DATA_IN[11]
DATA_IN[12] => DATA_MEM:inst3.DATA_IN[12]
DATA_IN[13] => DATA_MEM:inst3.DATA_IN[13]
DATA_IN[14] => DATA_MEM:inst3.DATA_IN[14]
DATA_IN[15] => DATA_MEM:inst3.DATA_IN[15]
DATA_IN[16] => DATA_MEM:inst3.DATA_IN[16]
DATA_IN[17] => DATA_MEM:inst3.DATA_IN[17]
DATA_IN[18] => DATA_MEM:inst3.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst
MISS_WRITE <= inst58.DB_MAX_OUTPUT_PORT_TYPE
CLC => lpm_counter12:inst39.clock
CLC => TAG:inst2.CLC
CLC => TAG:inst4.CLC
CLC => TAG:inst1.CLC
CLC => TAG:inst.CLC
CLC => lpm_counter12:inst38.clock
CLC => inst47.CLK
ENABLE => TAG:inst2.ENABLE
ENABLE => TAG:inst4.ENABLE
ENABLE => TAG:inst1.ENABLE
ENABLE => TAG:inst.ENABLE
SET_FLAG => TAG:inst2.SET_FLAG
SET_FLAG => TAG:inst4.SET_FLAG
SET_FLAG => TAG:inst1.SET_FLAG
SET_FLAG => TAG:inst.SET_FLAG
TAG[0] => TAG:inst2.TEG[0]
TAG[0] => TAG:inst4.TEG[0]
TAG[0] => TAG:inst1.TEG[0]
TAG[0] => TAG:inst.TEG[0]
TAG[1] => TAG:inst2.TEG[1]
TAG[1] => TAG:inst4.TEG[1]
TAG[1] => TAG:inst1.TEG[1]
TAG[1] => TAG:inst.TEG[1]
TAG[2] => TAG:inst2.TEG[2]
TAG[2] => TAG:inst4.TEG[2]
TAG[2] => TAG:inst1.TEG[2]
TAG[2] => TAG:inst.TEG[2]
TAG[3] => TAG:inst2.TEG[3]
TAG[3] => TAG:inst4.TEG[3]
TAG[3] => TAG:inst1.TEG[3]
TAG[3] => TAG:inst.TEG[3]
TAG[4] => TAG:inst2.TEG[4]
TAG[4] => TAG:inst4.TEG[4]
TAG[4] => TAG:inst1.TEG[4]
TAG[4] => TAG:inst.TEG[4]
TAG[5] => TAG:inst2.TEG[5]
TAG[5] => TAG:inst4.TEG[5]
TAG[5] => TAG:inst1.TEG[5]
TAG[5] => TAG:inst.TEG[5]
TAG[6] => TAG:inst2.TEG[6]
TAG[6] => TAG:inst4.TEG[6]
TAG[6] => TAG:inst1.TEG[6]
TAG[6] => TAG:inst.TEG[6]
TAG[7] => TAG:inst2.TEG[7]
TAG[7] => TAG:inst4.TEG[7]
TAG[7] => TAG:inst1.TEG[7]
TAG[7] => TAG:inst.TEG[7]
TAG[8] => TAG:inst2.TEG[8]
TAG[8] => TAG:inst4.TEG[8]
TAG[8] => TAG:inst1.TEG[8]
TAG[8] => TAG:inst.TEG[8]
MISS <= inst57.DB_MAX_OUTPUT_PORT_TYPE
HIT <= inst59.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[0] <= OLD_TAG~8.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[1] <= OLD_TAG~7.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[2] <= OLD_TAG~6.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[3] <= OLD_TAG~5.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[4] <= OLD_TAG~4.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[5] <= OLD_TAG~3.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[6] <= OLD_TAG~2.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[7] <= OLD_TAG~1.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[8] <= OLD_TAG~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[3] <= inst15.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|lpm_bustri7:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|CU:inst2|CASH:inst3|SET:inst10|lpm_bustri7:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|lpm_bustri7:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|CU:inst2|CASH:inst3|SET:inst10|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
SINGLE => ROW:inst14.SINGLE
SINGLE => ROW:inst11.SINGLE
SINGLE => ROW:inst8.SINGLE
SINGLE => ROW:inst.SINGLE
ROW_NUM[0] => inst21.IN0
ROW_NUM[0] => inst4.IN0
ROW_NUM[0] => inst2.IN0
ROW_NUM[0] => inst7.IN0
ROW_NUM[0] => inst6.IN0
ROW_NUM[0] => inst17.IN0
ROW_NUM[1] => inst1.IN0
ROW_NUM[2] => inst3.IN0
ROW_NUM[3] => inst5.IN0
WRITE => inst15.IN1
WRITE => inst12.IN1
WRITE => inst9.IN1
WRITE => inst7.IN1
CLC => ROW:inst14.CLC
CLC => ROW:inst11.CLC
CLC => ROW:inst8.CLC
CLC => ROW:inst.CLC
READ => inst16.IN1
READ => inst13.IN1
READ => inst10.IN1
READ => inst6.IN1
MISS_WRITE => inst20.IN1
MISS_WRITE => inst19.IN1
MISS_WRITE => inst18.IN1
MISS_WRITE => inst17.IN1
CELL_NUM[0] => ROW:inst14.CELL_NUM[0]
CELL_NUM[0] => ROW:inst11.CELL_NUM[0]
CELL_NUM[0] => ROW:inst8.CELL_NUM[0]
CELL_NUM[0] => ROW:inst.CELL_NUM[0]
CELL_NUM[1] => ROW:inst14.CELL_NUM[1]
CELL_NUM[1] => ROW:inst11.CELL_NUM[1]
CELL_NUM[1] => ROW:inst8.CELL_NUM[1]
CELL_NUM[1] => ROW:inst.CELL_NUM[1]
DATA_IN[0] => ROW:inst14.DATA_IN[0]
DATA_IN[0] => ROW:inst11.DATA_IN[0]
DATA_IN[0] => ROW:inst8.DATA_IN[0]
DATA_IN[0] => ROW:inst.DATA_IN[0]
DATA_IN[1] => ROW:inst14.DATA_IN[1]
DATA_IN[1] => ROW:inst11.DATA_IN[1]
DATA_IN[1] => ROW:inst8.DATA_IN[1]
DATA_IN[1] => ROW:inst.DATA_IN[1]
DATA_IN[2] => ROW:inst14.DATA_IN[2]
DATA_IN[2] => ROW:inst11.DATA_IN[2]
DATA_IN[2] => ROW:inst8.DATA_IN[2]
DATA_IN[2] => ROW:inst.DATA_IN[2]
DATA_IN[3] => ROW:inst14.DATA_IN[3]
DATA_IN[3] => ROW:inst11.DATA_IN[3]
DATA_IN[3] => ROW:inst8.DATA_IN[3]
DATA_IN[3] => ROW:inst.DATA_IN[3]
DATA_IN[4] => ROW:inst14.DATA_IN[4]
DATA_IN[4] => ROW:inst11.DATA_IN[4]
DATA_IN[4] => ROW:inst8.DATA_IN[4]
DATA_IN[4] => ROW:inst.DATA_IN[4]
DATA_IN[5] => ROW:inst14.DATA_IN[5]
DATA_IN[5] => ROW:inst11.DATA_IN[5]
DATA_IN[5] => ROW:inst8.DATA_IN[5]
DATA_IN[5] => ROW:inst.DATA_IN[5]
DATA_IN[6] => ROW:inst14.DATA_IN[6]
DATA_IN[6] => ROW:inst11.DATA_IN[6]
DATA_IN[6] => ROW:inst8.DATA_IN[6]
DATA_IN[6] => ROW:inst.DATA_IN[6]
DATA_IN[7] => ROW:inst14.DATA_IN[7]
DATA_IN[7] => ROW:inst11.DATA_IN[7]
DATA_IN[7] => ROW:inst8.DATA_IN[7]
DATA_IN[7] => ROW:inst.DATA_IN[7]
DATA_IN[8] => ROW:inst14.DATA_IN[8]
DATA_IN[8] => ROW:inst11.DATA_IN[8]
DATA_IN[8] => ROW:inst8.DATA_IN[8]
DATA_IN[8] => ROW:inst.DATA_IN[8]
DATA_IN[9] => ROW:inst14.DATA_IN[9]
DATA_IN[9] => ROW:inst11.DATA_IN[9]
DATA_IN[9] => ROW:inst8.DATA_IN[9]
DATA_IN[9] => ROW:inst.DATA_IN[9]
DATA_IN[10] => ROW:inst14.DATA_IN[10]
DATA_IN[10] => ROW:inst11.DATA_IN[10]
DATA_IN[10] => ROW:inst8.DATA_IN[10]
DATA_IN[10] => ROW:inst.DATA_IN[10]
DATA_IN[11] => ROW:inst14.DATA_IN[11]
DATA_IN[11] => ROW:inst11.DATA_IN[11]
DATA_IN[11] => ROW:inst8.DATA_IN[11]
DATA_IN[11] => ROW:inst.DATA_IN[11]
DATA_IN[12] => ROW:inst14.DATA_IN[12]
DATA_IN[12] => ROW:inst11.DATA_IN[12]
DATA_IN[12] => ROW:inst8.DATA_IN[12]
DATA_IN[12] => ROW:inst.DATA_IN[12]
DATA_IN[13] => ROW:inst14.DATA_IN[13]
DATA_IN[13] => ROW:inst11.DATA_IN[13]
DATA_IN[13] => ROW:inst8.DATA_IN[13]
DATA_IN[13] => ROW:inst.DATA_IN[13]
DATA_IN[14] => ROW:inst14.DATA_IN[14]
DATA_IN[14] => ROW:inst11.DATA_IN[14]
DATA_IN[14] => ROW:inst8.DATA_IN[14]
DATA_IN[14] => ROW:inst.DATA_IN[14]
DATA_IN[15] => ROW:inst14.DATA_IN[15]
DATA_IN[15] => ROW:inst11.DATA_IN[15]
DATA_IN[15] => ROW:inst8.DATA_IN[15]
DATA_IN[15] => ROW:inst.DATA_IN[15]
DATA_IN[16] => ROW:inst14.DATA_IN[16]
DATA_IN[16] => ROW:inst11.DATA_IN[16]
DATA_IN[16] => ROW:inst8.DATA_IN[16]
DATA_IN[16] => ROW:inst.DATA_IN[16]
DATA_IN[17] => ROW:inst14.DATA_IN[17]
DATA_IN[17] => ROW:inst11.DATA_IN[17]
DATA_IN[17] => ROW:inst8.DATA_IN[17]
DATA_IN[17] => ROW:inst.DATA_IN[17]
DATA_IN[18] => ROW:inst14.DATA_IN[18]
DATA_IN[18] => ROW:inst11.DATA_IN[18]
DATA_IN[18] => ROW:inst8.DATA_IN[18]
DATA_IN[18] => ROW:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|CASH:inst3|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|lpm_constant1:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]


|course-project|CU:inst2|lpm_constant1:inst8|lpm_constant:lpm_constant_component
result[0] <= <VCC>


|course-project|CU:inst2|lpm_counter0:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_dbj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_dbj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_dbj:auto_generated.sload
data[0] => cntr_dbj:auto_generated.data[0]
data[1] => cntr_dbj:auto_generated.data[1]
data[2] => cntr_dbj:auto_generated.data[2]
data[3] => cntr_dbj:auto_generated.data[3]
data[4] => cntr_dbj:auto_generated.data[4]
data[5] => cntr_dbj:auto_generated.data[5]
data[6] => cntr_dbj:auto_generated.data[6]
data[7] => cntr_dbj:auto_generated.data[7]
data[8] => cntr_dbj:auto_generated.data[8]
data[9] => cntr_dbj:auto_generated.data[9]
data[10] => cntr_dbj:auto_generated.data[10]
data[11] => cntr_dbj:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_dbj:auto_generated.q[0]
q[1] <= cntr_dbj:auto_generated.q[1]
q[2] <= cntr_dbj:auto_generated.q[2]
q[3] <= cntr_dbj:auto_generated.q[3]
q[4] <= cntr_dbj:auto_generated.q[4]
q[5] <= cntr_dbj:auto_generated.q[5]
q[6] <= cntr_dbj:auto_generated.q[6]
q[7] <= cntr_dbj:auto_generated.q[7]
q[8] <= cntr_dbj:auto_generated.q[8]
q[9] <= cntr_dbj:auto_generated.q[9]
q[10] <= cntr_dbj:auto_generated.q[10]
q[11] <= cntr_dbj:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~25.IN0
data[0] => _~24.IN1
data[1] => _~23.IN1
data[2] => _~22.IN1
data[3] => _~21.IN1
data[4] => _~20.IN1
data[5] => _~19.IN1
data[6] => _~18.IN1
data[7] => _~17.IN1
data[8] => _~16.IN1
data[9] => _~15.IN1
data[10] => _~14.IN1
data[11] => _~13.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sload => _~27.IN1
sload => counter_reg_bit1a[11]~13.IN1


|course-project|CU:inst2|LPM_ROM:inst1
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
address[8] => altrom:srom.address[8]
address[9] => altrom:srom.address[9]
address[10] => altrom:srom.address[10]
address[11] => altrom:srom.address[11]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|LPM_ROM:inst1|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
address[8] => altsyncram:rom_block.address_a[8]
address[9] => altsyncram:rom_block.address_a[9]
address[10] => altsyncram:rom_block.address_a[10]
address[11] => altsyncram:rom_block.address_a[11]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]


|course-project|CU:inst2|LPM_ROM:inst1|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a001:auto_generated.address_a[0]
address_a[1] => altsyncram_a001:auto_generated.address_a[1]
address_a[2] => altsyncram_a001:auto_generated.address_a[2]
address_a[3] => altsyncram_a001:auto_generated.address_a[3]
address_a[4] => altsyncram_a001:auto_generated.address_a[4]
address_a[5] => altsyncram_a001:auto_generated.address_a[5]
address_a[6] => altsyncram_a001:auto_generated.address_a[6]
address_a[7] => altsyncram_a001:auto_generated.address_a[7]
address_a[8] => altsyncram_a001:auto_generated.address_a[8]
address_a[9] => altsyncram_a001:auto_generated.address_a[9]
address_a[10] => altsyncram_a001:auto_generated.address_a[10]
address_a[11] => altsyncram_a001:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a001:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a001:auto_generated.q_a[0]
q_a[1] <= altsyncram_a001:auto_generated.q_a[1]
q_a[2] <= altsyncram_a001:auto_generated.q_a[2]
q_a[3] <= altsyncram_a001:auto_generated.q_a[3]
q_a[4] <= altsyncram_a001:auto_generated.q_a[4]
q_a[5] <= altsyncram_a001:auto_generated.q_a[5]
q_a[6] <= altsyncram_a001:auto_generated.q_a[6]
q_a[7] <= altsyncram_a001:auto_generated.q_a[7]
q_a[8] <= altsyncram_a001:auto_generated.q_a[8]
q_a[9] <= altsyncram_a001:auto_generated.q_a[9]
q_a[10] <= altsyncram_a001:auto_generated.q_a[10]
q_a[11] <= altsyncram_a001:auto_generated.q_a[11]
q_a[12] <= altsyncram_a001:auto_generated.q_a[12]
q_a[13] <= altsyncram_a001:auto_generated.q_a[13]
q_a[14] <= altsyncram_a001:auto_generated.q_a[14]
q_a[15] <= altsyncram_a001:auto_generated.q_a[15]
q_a[16] <= altsyncram_a001:auto_generated.q_a[16]
q_a[17] <= altsyncram_a001:auto_generated.q_a[17]
q_a[18] <= altsyncram_a001:auto_generated.q_a[18]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|course-project|CU:inst2|LPM_ROM:inst1|altrom:srom|altsyncram:rom_block|altsyncram_a001:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT


|course-project|CU:inst2|lpm_counter2:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|CU:inst2|lpm_counter2:inst4|lpm_counter:lpm_counter_component
clock => cntr_dbj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_dbj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_dbj:auto_generated.sload
data[0] => cntr_dbj:auto_generated.data[0]
data[1] => cntr_dbj:auto_generated.data[1]
data[2] => cntr_dbj:auto_generated.data[2]
data[3] => cntr_dbj:auto_generated.data[3]
data[4] => cntr_dbj:auto_generated.data[4]
data[5] => cntr_dbj:auto_generated.data[5]
data[6] => cntr_dbj:auto_generated.data[6]
data[7] => cntr_dbj:auto_generated.data[7]
data[8] => cntr_dbj:auto_generated.data[8]
data[9] => cntr_dbj:auto_generated.data[9]
data[10] => cntr_dbj:auto_generated.data[10]
data[11] => cntr_dbj:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_dbj:auto_generated.q[0]
q[1] <= cntr_dbj:auto_generated.q[1]
q[2] <= cntr_dbj:auto_generated.q[2]
q[3] <= cntr_dbj:auto_generated.q[3]
q[4] <= cntr_dbj:auto_generated.q[4]
q[5] <= cntr_dbj:auto_generated.q[5]
q[6] <= cntr_dbj:auto_generated.q[6]
q[7] <= cntr_dbj:auto_generated.q[7]
q[8] <= cntr_dbj:auto_generated.q[8]
q[9] <= cntr_dbj:auto_generated.q[9]
q[10] <= cntr_dbj:auto_generated.q[10]
q[11] <= cntr_dbj:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|CU:inst2|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~25.IN0
data[0] => _~24.IN1
data[1] => _~23.IN1
data[2] => _~22.IN1
data[3] => _~21.IN1
data[4] => _~20.IN1
data[5] => _~19.IN1
data[6] => _~18.IN1
data[7] => _~17.IN1
data[8] => _~16.IN1
data[9] => _~15.IN1
data[10] => _~14.IN1
data[11] => _~13.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sload => _~27.IN1
sload => counter_reg_bit1a[11]~13.IN1


|course-project|CU:inst2|lpm_constant8:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]
result[16] <= lpm_constant:lpm_constant_component.result[16]
result[17] <= lpm_constant:lpm_constant_component.result[17]
result[18] <= lpm_constant:lpm_constant_component.result[18]


|course-project|CU:inst2|lpm_constant8:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>


|course-project|CU:inst2|lpm_bustri9:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|CU:inst2|lpm_bustri9:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|lpm_bustri18:inst25
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|CU:inst2|lpm_bustri18:inst25|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|lpm_bustri18:inst24
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|CU:inst2|lpm_bustri18:inst24|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|lpm_constant9:inst23
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]


|course-project|CU:inst2|lpm_constant9:inst23|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>


|course-project|CU:inst2|lpm_bustri18:inst30
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|CU:inst2|lpm_bustri18:inst30|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|CU:inst2|lpm_bustri18:inst28
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|CU:inst2|lpm_bustri18:inst28|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst
READ_REG <= inst64.DB_MAX_OUTPUT_PORT_TYPE
CLC => lpm_counter8:inst7.clock
CLC => lpm_counter9:inst35.clock
CLC => CELL:inst16.CLC
CLC => CELL:inst17.CLC
ADDC_REG => inst71.IN0
ADDC_REG => inst65.IN1
ADDC_REG => inst49.IN0
ADDC_REG => inst52.CLK
ADDC_MEM => inst71.IN1
ADDC_MEM => inst75.IN2
ADDC_MEM => inst65.IN0
AND_REG_REG => inst71.IN2
AND_REG_REG => inst66.IN1
SRA_REG_REG => inst71.IN3
SRA_REG_REG => inst67.IN1
AND_REG_MEM => inst71.IN4
AND_REG_MEM => inst75.IN1
AND_REG_MEM => inst66.IN0
RSA_REG_MEM => inst71.IN5
RSA_REG_MEM => inst75.IN0
RSA_REG_MEM => inst67.IN0
MOV_REG_REG => inst76.IN0
MOV_REG_REG => inst45.IN1
NOT_REG => inst76.IN1
NOT_REG => inst32.IN0
NOT_REG => inst46.IN1
WRITE_REG <= inst38.DB_MAX_OUTPUT_PORT_TYPE
NEXT <= inst38.DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[0] <= gdfx_temp1[0].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[1] <= gdfx_temp1[1].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[2] <= gdfx_temp1[2].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[3] <= gdfx_temp1[3].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[4] <= gdfx_temp1[4].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[5] <= gdfx_temp1[5].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[6] <= gdfx_temp1[6].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[7] <= gdfx_temp1[7].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[8] <= gdfx_temp1[8].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[9] <= gdfx_temp1[9].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[10] <= gdfx_temp1[10].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[11] <= gdfx_temp1[11].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[12] <= gdfx_temp1[12].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[13] <= gdfx_temp1[13].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[14] <= gdfx_temp1[14].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[15] <= gdfx_temp1[15].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[16] <= gdfx_temp1[16].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[17] <= gdfx_temp1[17].DB_MAX_OUTPUT_PORT_TYPE
DBUS_OUT[18] <= gdfx_temp1[18].DB_MAX_OUTPUT_PORT_TYPE
DBUS_IN[0] => CELL:inst16.DATA_IN[0]
DBUS_IN[0] => CELL:inst17.DATA_IN[0]
DBUS_IN[1] => CELL:inst16.DATA_IN[1]
DBUS_IN[1] => CELL:inst17.DATA_IN[1]
DBUS_IN[2] => CELL:inst16.DATA_IN[2]
DBUS_IN[2] => CELL:inst17.DATA_IN[2]
DBUS_IN[3] => CELL:inst16.DATA_IN[3]
DBUS_IN[3] => CELL:inst17.DATA_IN[3]
DBUS_IN[4] => CELL:inst16.DATA_IN[4]
DBUS_IN[4] => CELL:inst17.DATA_IN[4]
DBUS_IN[5] => CELL:inst16.DATA_IN[5]
DBUS_IN[5] => CELL:inst17.DATA_IN[5]
DBUS_IN[6] => CELL:inst16.DATA_IN[6]
DBUS_IN[6] => CELL:inst17.DATA_IN[6]
DBUS_IN[7] => CELL:inst16.DATA_IN[7]
DBUS_IN[7] => CELL:inst17.DATA_IN[7]
DBUS_IN[8] => CELL:inst16.DATA_IN[8]
DBUS_IN[8] => CELL:inst17.DATA_IN[8]
DBUS_IN[9] => CELL:inst16.DATA_IN[9]
DBUS_IN[9] => CELL:inst17.DATA_IN[9]
DBUS_IN[10] => CELL:inst16.DATA_IN[10]
DBUS_IN[10] => CELL:inst17.DATA_IN[10]
DBUS_IN[11] => CELL:inst16.DATA_IN[11]
DBUS_IN[11] => CELL:inst17.DATA_IN[11]
DBUS_IN[12] => CELL:inst16.DATA_IN[12]
DBUS_IN[12] => CELL:inst17.DATA_IN[12]
DBUS_IN[13] => CELL:inst16.DATA_IN[13]
DBUS_IN[13] => CELL:inst17.DATA_IN[13]
DBUS_IN[14] => CELL:inst16.DATA_IN[14]
DBUS_IN[14] => CELL:inst17.DATA_IN[14]
DBUS_IN[15] => CELL:inst16.DATA_IN[15]
DBUS_IN[15] => CELL:inst17.DATA_IN[15]
DBUS_IN[16] => CELL:inst16.DATA_IN[16]
DBUS_IN[16] => CELL:inst17.DATA_IN[16]
DBUS_IN[17] => CELL:inst16.DATA_IN[17]
DBUS_IN[17] => CELL:inst17.DATA_IN[17]
DBUS_IN[18] => CELL:inst16.DATA_IN[18]
DBUS_IN[18] => CELL:inst17.DATA_IN[18]
REG_NUM[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
REG_NUM[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
REG_NUM[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
REG2[0] => lpm_bustri15:inst10.data[0]
REG2[1] => lpm_bustri15:inst10.data[1]
REG2[2] => lpm_bustri15:inst10.data[2]
REG1[0] => lpm_bustri15:inst9.data[0]
REG1[1] => lpm_bustri15:inst9.data[1]
REG1[2] => lpm_bustri15:inst9.data[2]
NOT_MEM => ~NO_FANOUT~


|course-project|ALU:inst|lpm_decode13:inst8
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|ALU:inst|lpm_decode13:inst8|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|ALU:inst|lpm_decode13:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_counter8:inst7
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|ALU:inst|lpm_counter8:inst7|lpm_counter:lpm_counter_component
clock => cntr_fai:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_fai:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_fai:auto_generated.q[0]
q[1] <= cntr_fai:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|ALU:inst|lpm_counter8:inst7|lpm_counter:lpm_counter_component|cntr_fai:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|course-project|ALU:inst|lpm_decode14:inst36
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]


|course-project|ALU:inst|lpm_decode14:inst36|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|ALU:inst|lpm_decode14:inst36|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_counter9:inst35
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|ALU:inst|lpm_counter9:inst35|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|ALU:inst|lpm_counter9:inst35|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|ALU:inst|lpm_bustri16:inst23
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|lpm_bustri16:inst23|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|CELL:inst16
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|ALU:inst|CELL:inst16|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|CELL:inst16|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|CELL:inst16|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|ALU:inst|CELL:inst16|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|CELL:inst16|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|CELL:inst16|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_bustri16:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|lpm_bustri16:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_add_sub1:inst
cin => lpm_add_sub:lpm_add_sub_component.cin
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]


|course-project|ALU:inst|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_i9i:auto_generated.dataa[0]
dataa[1] => add_sub_i9i:auto_generated.dataa[1]
dataa[2] => add_sub_i9i:auto_generated.dataa[2]
dataa[3] => add_sub_i9i:auto_generated.dataa[3]
dataa[4] => add_sub_i9i:auto_generated.dataa[4]
dataa[5] => add_sub_i9i:auto_generated.dataa[5]
dataa[6] => add_sub_i9i:auto_generated.dataa[6]
dataa[7] => add_sub_i9i:auto_generated.dataa[7]
dataa[8] => add_sub_i9i:auto_generated.dataa[8]
dataa[9] => add_sub_i9i:auto_generated.dataa[9]
dataa[10] => add_sub_i9i:auto_generated.dataa[10]
dataa[11] => add_sub_i9i:auto_generated.dataa[11]
dataa[12] => add_sub_i9i:auto_generated.dataa[12]
dataa[13] => add_sub_i9i:auto_generated.dataa[13]
dataa[14] => add_sub_i9i:auto_generated.dataa[14]
dataa[15] => add_sub_i9i:auto_generated.dataa[15]
dataa[16] => add_sub_i9i:auto_generated.dataa[16]
dataa[17] => add_sub_i9i:auto_generated.dataa[17]
dataa[18] => add_sub_i9i:auto_generated.dataa[18]
datab[0] => add_sub_i9i:auto_generated.datab[0]
datab[1] => add_sub_i9i:auto_generated.datab[1]
datab[2] => add_sub_i9i:auto_generated.datab[2]
datab[3] => add_sub_i9i:auto_generated.datab[3]
datab[4] => add_sub_i9i:auto_generated.datab[4]
datab[5] => add_sub_i9i:auto_generated.datab[5]
datab[6] => add_sub_i9i:auto_generated.datab[6]
datab[7] => add_sub_i9i:auto_generated.datab[7]
datab[8] => add_sub_i9i:auto_generated.datab[8]
datab[9] => add_sub_i9i:auto_generated.datab[9]
datab[10] => add_sub_i9i:auto_generated.datab[10]
datab[11] => add_sub_i9i:auto_generated.datab[11]
datab[12] => add_sub_i9i:auto_generated.datab[12]
datab[13] => add_sub_i9i:auto_generated.datab[13]
datab[14] => add_sub_i9i:auto_generated.datab[14]
datab[15] => add_sub_i9i:auto_generated.datab[15]
datab[16] => add_sub_i9i:auto_generated.datab[16]
datab[17] => add_sub_i9i:auto_generated.datab[17]
datab[18] => add_sub_i9i:auto_generated.datab[18]
cin => add_sub_i9i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i9i:auto_generated.result[0]
result[1] <= add_sub_i9i:auto_generated.result[1]
result[2] <= add_sub_i9i:auto_generated.result[2]
result[3] <= add_sub_i9i:auto_generated.result[3]
result[4] <= add_sub_i9i:auto_generated.result[4]
result[5] <= add_sub_i9i:auto_generated.result[5]
result[6] <= add_sub_i9i:auto_generated.result[6]
result[7] <= add_sub_i9i:auto_generated.result[7]
result[8] <= add_sub_i9i:auto_generated.result[8]
result[9] <= add_sub_i9i:auto_generated.result[9]
result[10] <= add_sub_i9i:auto_generated.result[10]
result[11] <= add_sub_i9i:auto_generated.result[11]
result[12] <= add_sub_i9i:auto_generated.result[12]
result[13] <= add_sub_i9i:auto_generated.result[13]
result[14] <= add_sub_i9i:auto_generated.result[14]
result[15] <= add_sub_i9i:auto_generated.result[15]
result[16] <= add_sub_i9i:auto_generated.result[16]
result[17] <= add_sub_i9i:auto_generated.result[17]
result[18] <= add_sub_i9i:auto_generated.result[18]
cout <= add_sub_i9i:auto_generated.cout
overflow <= <GND>


|course-project|ALU:inst|lpm_add_sub1:inst|lpm_add_sub:lpm_add_sub_component|add_sub_i9i:auto_generated
cin => op_1.IN40
cin => op_1.IN41
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
datab[0] => op_1.IN39
datab[1] => op_1.IN37
datab[2] => op_1.IN35
datab[3] => op_1.IN33
datab[4] => op_1.IN31
datab[5] => op_1.IN29
datab[6] => op_1.IN27
datab[7] => op_1.IN25
datab[8] => op_1.IN23
datab[9] => op_1.IN21
datab[10] => op_1.IN19
datab[11] => op_1.IN17
datab[12] => op_1.IN15
datab[13] => op_1.IN13
datab[14] => op_1.IN11
datab[15] => op_1.IN9
datab[16] => op_1.IN7
datab[17] => op_1.IN5
datab[18] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|ALU:inst|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|ALU:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_bustri16:inst20
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|lpm_bustri16:inst20|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_inv0:inst42
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
data[11] => lpm_inv:lpm_inv_component.data[11]
data[12] => lpm_inv:lpm_inv_component.data[12]
data[13] => lpm_inv:lpm_inv_component.data[13]
data[14] => lpm_inv:lpm_inv_component.data[14]
data[15] => lpm_inv:lpm_inv_component.data[15]
data[16] => lpm_inv:lpm_inv_component.data[16]
data[17] => lpm_inv:lpm_inv_component.data[17]
data[18] => lpm_inv:lpm_inv_component.data[18]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]
result[11] <= lpm_inv:lpm_inv_component.result[11]
result[12] <= lpm_inv:lpm_inv_component.result[12]
result[13] <= lpm_inv:lpm_inv_component.result[13]
result[14] <= lpm_inv:lpm_inv_component.result[14]
result[15] <= lpm_inv:lpm_inv_component.result[15]
result[16] <= lpm_inv:lpm_inv_component.result[16]
result[17] <= lpm_inv:lpm_inv_component.result[17]
result[18] <= lpm_inv:lpm_inv_component.result[18]


|course-project|ALU:inst|lpm_inv0:inst42|lpm_inv:lpm_inv_component
data[0] => result[0]~18.IN0
data[1] => result[1]~17.IN0
data[2] => result[2]~16.IN0
data[3] => result[3]~15.IN0
data[4] => result[4]~14.IN0
data[5] => result[5]~13.IN0
data[6] => result[6]~12.IN0
data[7] => result[7]~11.IN0
data[8] => result[8]~10.IN0
data[9] => result[9]~9.IN0
data[10] => result[10]~8.IN0
data[11] => result[11]~7.IN0
data[12] => result[12]~6.IN0
data[13] => result[13]~5.IN0
data[14] => result[14]~4.IN0
data[15] => result[15]~3.IN0
data[16] => result[16]~2.IN0
data[17] => result[17]~1.IN0
data[18] => result[18]~0.IN0
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_bustri16:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|lpm_bustri16:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_clshift0:inst29
data[0] => lpm_clshift:lpm_clshift_component.data[0]
data[1] => lpm_clshift:lpm_clshift_component.data[1]
data[2] => lpm_clshift:lpm_clshift_component.data[2]
data[3] => lpm_clshift:lpm_clshift_component.data[3]
data[4] => lpm_clshift:lpm_clshift_component.data[4]
data[5] => lpm_clshift:lpm_clshift_component.data[5]
data[6] => lpm_clshift:lpm_clshift_component.data[6]
data[7] => lpm_clshift:lpm_clshift_component.data[7]
data[8] => lpm_clshift:lpm_clshift_component.data[8]
data[9] => lpm_clshift:lpm_clshift_component.data[9]
data[10] => lpm_clshift:lpm_clshift_component.data[10]
data[11] => lpm_clshift:lpm_clshift_component.data[11]
data[12] => lpm_clshift:lpm_clshift_component.data[12]
data[13] => lpm_clshift:lpm_clshift_component.data[13]
data[14] => lpm_clshift:lpm_clshift_component.data[14]
data[15] => lpm_clshift:lpm_clshift_component.data[15]
data[16] => lpm_clshift:lpm_clshift_component.data[16]
data[17] => lpm_clshift:lpm_clshift_component.data[17]
data[18] => lpm_clshift:lpm_clshift_component.data[18]
distance[0] => lpm_clshift:lpm_clshift_component.distance[0]
distance[1] => lpm_clshift:lpm_clshift_component.distance[1]
distance[2] => lpm_clshift:lpm_clshift_component.distance[2]
distance[3] => lpm_clshift:lpm_clshift_component.distance[3]
distance[4] => lpm_clshift:lpm_clshift_component.distance[4]
result[0] <= lpm_clshift:lpm_clshift_component.result[0]
result[1] <= lpm_clshift:lpm_clshift_component.result[1]
result[2] <= lpm_clshift:lpm_clshift_component.result[2]
result[3] <= lpm_clshift:lpm_clshift_component.result[3]
result[4] <= lpm_clshift:lpm_clshift_component.result[4]
result[5] <= lpm_clshift:lpm_clshift_component.result[5]
result[6] <= lpm_clshift:lpm_clshift_component.result[6]
result[7] <= lpm_clshift:lpm_clshift_component.result[7]
result[8] <= lpm_clshift:lpm_clshift_component.result[8]
result[9] <= lpm_clshift:lpm_clshift_component.result[9]
result[10] <= lpm_clshift:lpm_clshift_component.result[10]
result[11] <= lpm_clshift:lpm_clshift_component.result[11]
result[12] <= lpm_clshift:lpm_clshift_component.result[12]
result[13] <= lpm_clshift:lpm_clshift_component.result[13]
result[14] <= lpm_clshift:lpm_clshift_component.result[14]
result[15] <= lpm_clshift:lpm_clshift_component.result[15]
result[16] <= lpm_clshift:lpm_clshift_component.result[16]
result[17] <= lpm_clshift:lpm_clshift_component.result[17]
result[18] <= lpm_clshift:lpm_clshift_component.result[18]


|course-project|ALU:inst|lpm_clshift0:inst29|lpm_clshift:lpm_clshift_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_juc:auto_generated.data[0]
data[1] => lpm_clshift_juc:auto_generated.data[1]
data[2] => lpm_clshift_juc:auto_generated.data[2]
data[3] => lpm_clshift_juc:auto_generated.data[3]
data[4] => lpm_clshift_juc:auto_generated.data[4]
data[5] => lpm_clshift_juc:auto_generated.data[5]
data[6] => lpm_clshift_juc:auto_generated.data[6]
data[7] => lpm_clshift_juc:auto_generated.data[7]
data[8] => lpm_clshift_juc:auto_generated.data[8]
data[9] => lpm_clshift_juc:auto_generated.data[9]
data[10] => lpm_clshift_juc:auto_generated.data[10]
data[11] => lpm_clshift_juc:auto_generated.data[11]
data[12] => lpm_clshift_juc:auto_generated.data[12]
data[13] => lpm_clshift_juc:auto_generated.data[13]
data[14] => lpm_clshift_juc:auto_generated.data[14]
data[15] => lpm_clshift_juc:auto_generated.data[15]
data[16] => lpm_clshift_juc:auto_generated.data[16]
data[17] => lpm_clshift_juc:auto_generated.data[17]
data[18] => lpm_clshift_juc:auto_generated.data[18]
direction => lpm_clshift_juc:auto_generated.direction
distance[0] => lpm_clshift_juc:auto_generated.distance[0]
distance[1] => lpm_clshift_juc:auto_generated.distance[1]
distance[2] => lpm_clshift_juc:auto_generated.distance[2]
distance[3] => lpm_clshift_juc:auto_generated.distance[3]
distance[4] => lpm_clshift_juc:auto_generated.distance[4]
overflow <= <GND>
result[0] <= lpm_clshift_juc:auto_generated.result[0]
result[1] <= lpm_clshift_juc:auto_generated.result[1]
result[2] <= lpm_clshift_juc:auto_generated.result[2]
result[3] <= lpm_clshift_juc:auto_generated.result[3]
result[4] <= lpm_clshift_juc:auto_generated.result[4]
result[5] <= lpm_clshift_juc:auto_generated.result[5]
result[6] <= lpm_clshift_juc:auto_generated.result[6]
result[7] <= lpm_clshift_juc:auto_generated.result[7]
result[8] <= lpm_clshift_juc:auto_generated.result[8]
result[9] <= lpm_clshift_juc:auto_generated.result[9]
result[10] <= lpm_clshift_juc:auto_generated.result[10]
result[11] <= lpm_clshift_juc:auto_generated.result[11]
result[12] <= lpm_clshift_juc:auto_generated.result[12]
result[13] <= lpm_clshift_juc:auto_generated.result[13]
result[14] <= lpm_clshift_juc:auto_generated.result[14]
result[15] <= lpm_clshift_juc:auto_generated.result[15]
result[16] <= lpm_clshift_juc:auto_generated.result[16]
result[17] <= lpm_clshift_juc:auto_generated.result[17]
result[18] <= lpm_clshift_juc:auto_generated.result[18]
underflow <= <GND>


|course-project|ALU:inst|lpm_clshift0:inst29|lpm_clshift:lpm_clshift_component|lpm_clshift_juc:auto_generated
data[0] => _~188.IN1
data[0] => sbit_w[19]~189.IN1
data[1] => _~187.IN1
data[1] => _~209.IN1
data[1] => sbit_w[20]~188.IN1
data[2] => _~186.IN1
data[2] => _~208.IN1
data[2] => sbit_w[21]~187.IN1
data[3] => _~185.IN1
data[3] => _~207.IN1
data[3] => sbit_w[22]~186.IN1
data[4] => _~184.IN1
data[4] => _~206.IN1
data[4] => sbit_w[23]~185.IN1
data[5] => _~183.IN1
data[5] => _~205.IN1
data[5] => sbit_w[24]~184.IN1
data[6] => _~182.IN1
data[6] => _~204.IN1
data[6] => sbit_w[25]~183.IN1
data[7] => _~181.IN1
data[7] => _~203.IN1
data[7] => sbit_w[26]~182.IN1
data[8] => _~180.IN1
data[8] => _~202.IN1
data[8] => sbit_w[27]~181.IN1
data[9] => _~179.IN1
data[9] => _~201.IN1
data[9] => sbit_w[28]~180.IN1
data[10] => _~178.IN1
data[10] => _~200.IN1
data[10] => sbit_w[29]~179.IN1
data[11] => _~177.IN1
data[11] => _~199.IN1
data[11] => sbit_w[30]~178.IN1
data[12] => _~176.IN1
data[12] => _~198.IN1
data[12] => sbit_w[31]~177.IN1
data[13] => _~175.IN1
data[13] => _~197.IN1
data[13] => sbit_w[32]~176.IN1
data[14] => _~174.IN1
data[14] => _~196.IN1
data[14] => sbit_w[33]~175.IN1
data[15] => _~173.IN1
data[15] => _~195.IN1
data[15] => sbit_w[34]~174.IN1
data[16] => _~172.IN1
data[16] => _~194.IN1
data[16] => sbit_w[35]~173.IN1
data[17] => _~171.IN1
data[17] => _~193.IN1
data[17] => sbit_w[36]~172.IN1
data[18] => _~192.IN1
data[18] => sbit_w[37]~171.IN1
data[18] => _~191.IN1
direction => _~1.IN0
direction => _~22.IN1
direction => _~43.IN0
direction => _~64.IN1
direction => _~85.IN0
direction => _~106.IN1
direction => _~127.IN0
direction => _~148.IN1
direction => _~169.IN0
direction => _~190.IN1
distance[0] => _~170.IN0
distance[0] => _~190.IN0
distance[0] => _~210.IN0
distance[1] => _~128.IN0
distance[1] => _~148.IN0
distance[1] => _~168.IN0
distance[2] => _~86.IN0
distance[2] => _~106.IN0
distance[2] => _~126.IN0
distance[3] => _~44.IN0
distance[3] => _~64.IN0
distance[3] => _~84.IN0
distance[4] => _~2.IN0
distance[4] => _~22.IN0
distance[4] => _~42.IN0
result[0] <= sbit_w[95].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[96].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[97].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[98].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[99].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[100].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[101].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[102].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[103].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[104].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[105].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[106].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[107].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[108].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[109].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[110].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_w[111].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_w[112].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_w[113].DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_bustri16:inst14
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|ALU:inst|lpm_bustri16:inst14|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_and0:inst27
data0x[0] => lpm_and:lpm_and_component.data[0][0]
data0x[1] => lpm_and:lpm_and_component.data[0][1]
data0x[2] => lpm_and:lpm_and_component.data[0][2]
data0x[3] => lpm_and:lpm_and_component.data[0][3]
data0x[4] => lpm_and:lpm_and_component.data[0][4]
data0x[5] => lpm_and:lpm_and_component.data[0][5]
data0x[6] => lpm_and:lpm_and_component.data[0][6]
data0x[7] => lpm_and:lpm_and_component.data[0][7]
data0x[8] => lpm_and:lpm_and_component.data[0][8]
data0x[9] => lpm_and:lpm_and_component.data[0][9]
data0x[10] => lpm_and:lpm_and_component.data[0][10]
data0x[11] => lpm_and:lpm_and_component.data[0][11]
data0x[12] => lpm_and:lpm_and_component.data[0][12]
data0x[13] => lpm_and:lpm_and_component.data[0][13]
data0x[14] => lpm_and:lpm_and_component.data[0][14]
data0x[15] => lpm_and:lpm_and_component.data[0][15]
data0x[16] => lpm_and:lpm_and_component.data[0][16]
data0x[17] => lpm_and:lpm_and_component.data[0][17]
data0x[18] => lpm_and:lpm_and_component.data[0][18]
data1x[0] => lpm_and:lpm_and_component.data[1][0]
data1x[1] => lpm_and:lpm_and_component.data[1][1]
data1x[2] => lpm_and:lpm_and_component.data[1][2]
data1x[3] => lpm_and:lpm_and_component.data[1][3]
data1x[4] => lpm_and:lpm_and_component.data[1][4]
data1x[5] => lpm_and:lpm_and_component.data[1][5]
data1x[6] => lpm_and:lpm_and_component.data[1][6]
data1x[7] => lpm_and:lpm_and_component.data[1][7]
data1x[8] => lpm_and:lpm_and_component.data[1][8]
data1x[9] => lpm_and:lpm_and_component.data[1][9]
data1x[10] => lpm_and:lpm_and_component.data[1][10]
data1x[11] => lpm_and:lpm_and_component.data[1][11]
data1x[12] => lpm_and:lpm_and_component.data[1][12]
data1x[13] => lpm_and:lpm_and_component.data[1][13]
data1x[14] => lpm_and:lpm_and_component.data[1][14]
data1x[15] => lpm_and:lpm_and_component.data[1][15]
data1x[16] => lpm_and:lpm_and_component.data[1][16]
data1x[17] => lpm_and:lpm_and_component.data[1][17]
data1x[18] => lpm_and:lpm_and_component.data[1][18]
result[0] <= lpm_and:lpm_and_component.result[0]
result[1] <= lpm_and:lpm_and_component.result[1]
result[2] <= lpm_and:lpm_and_component.result[2]
result[3] <= lpm_and:lpm_and_component.result[3]
result[4] <= lpm_and:lpm_and_component.result[4]
result[5] <= lpm_and:lpm_and_component.result[5]
result[6] <= lpm_and:lpm_and_component.result[6]
result[7] <= lpm_and:lpm_and_component.result[7]
result[8] <= lpm_and:lpm_and_component.result[8]
result[9] <= lpm_and:lpm_and_component.result[9]
result[10] <= lpm_and:lpm_and_component.result[10]
result[11] <= lpm_and:lpm_and_component.result[11]
result[12] <= lpm_and:lpm_and_component.result[12]
result[13] <= lpm_and:lpm_and_component.result[13]
result[14] <= lpm_and:lpm_and_component.result[14]
result[15] <= lpm_and:lpm_and_component.result[15]
result[16] <= lpm_and:lpm_and_component.result[16]
result[17] <= lpm_and:lpm_and_component.result[17]
result[18] <= lpm_and:lpm_and_component.result[18]


|course-project|ALU:inst|lpm_and0:inst27|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[0][8] => and_node[8][1].IN1
data[0][9] => and_node[9][1].IN1
data[0][10] => and_node[10][1].IN1
data[0][11] => and_node[11][1].IN1
data[0][12] => and_node[12][1].IN1
data[0][13] => and_node[13][1].IN1
data[0][14] => and_node[14][1].IN1
data[0][15] => and_node[15][1].IN1
data[0][16] => and_node[16][1].IN1
data[0][17] => and_node[17][1].IN1
data[0][18] => and_node[18][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[1][8] => and_node[8][1].IN0
data[1][9] => and_node[9][1].IN0
data[1][10] => and_node[10][1].IN0
data[1][11] => and_node[11][1].IN0
data[1][12] => and_node[12][1].IN0
data[1][13] => and_node[13][1].IN0
data[1][14] => and_node[14][1].IN0
data[1][15] => and_node[15][1].IN0
data[1][16] => and_node[16][1].IN0
data[1][17] => and_node[17][1].IN0
data[1][18] => and_node[18][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_node[15][1].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= and_node[16][1].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= and_node[17][1].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= and_node[18][1].DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_bustri15:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|ALU:inst|lpm_bustri15:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|ALU:inst|lpm_bustri15:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|ALU:inst|lpm_bustri15:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6
DBUS_OUT[0] <= lpm_bustri1:inst38.tridata[0]
DBUS_OUT[1] <= lpm_bustri1:inst38.tridata[1]
DBUS_OUT[2] <= lpm_bustri1:inst38.tridata[2]
DBUS_OUT[3] <= lpm_bustri1:inst38.tridata[3]
DBUS_OUT[4] <= lpm_bustri1:inst38.tridata[4]
DBUS_OUT[5] <= lpm_bustri1:inst38.tridata[5]
DBUS_OUT[6] <= lpm_bustri1:inst38.tridata[6]
DBUS_OUT[7] <= lpm_bustri1:inst38.tridata[7]
DBUS_OUT[8] <= lpm_bustri1:inst38.tridata[8]
DBUS_OUT[9] <= lpm_bustri1:inst38.tridata[9]
DBUS_OUT[10] <= lpm_bustri1:inst38.tridata[10]
DBUS_OUT[11] <= lpm_bustri1:inst38.tridata[11]
DBUS_OUT[12] <= lpm_bustri1:inst38.tridata[12]
DBUS_OUT[13] <= lpm_bustri1:inst38.tridata[13]
DBUS_OUT[14] <= lpm_bustri1:inst38.tridata[14]
DBUS_OUT[15] <= lpm_bustri1:inst38.tridata[15]
DBUS_OUT[16] <= lpm_bustri1:inst38.tridata[16]
DBUS_OUT[17] <= lpm_bustri1:inst38.tridata[17]
DBUS_OUT[18] <= lpm_bustri1:inst38.tridata[18]
READ => inst4.IN0
ENABLE => inst4.IN1
ENABLE => inst5.IN1
REG_NUM[0] => lpm_decode0:inst3.data[0]
REG_NUM[1] => lpm_decode0:inst3.data[1]
REG_NUM[2] => lpm_decode0:inst3.data[2]
WRITE => inst5.IN0
CLC => lpm_dff0:inst12.clock
CLC => lpm_dff0:inst.clock
CLC => lpm_dff0:inst14.clock
CLC => lpm_dff0:inst18.clock
CLC => lpm_dff0:inst22.clock
CLC => lpm_dff0:inst26.clock
CLC => lpm_dff0:inst30.clock
CLC => lpm_dff0:inst34.clock
DBUS_IN[0] => lpm_bustri1:inst11.data[0]
DBUS_IN[1] => lpm_bustri1:inst11.data[1]
DBUS_IN[2] => lpm_bustri1:inst11.data[2]
DBUS_IN[3] => lpm_bustri1:inst11.data[3]
DBUS_IN[4] => lpm_bustri1:inst11.data[4]
DBUS_IN[5] => lpm_bustri1:inst11.data[5]
DBUS_IN[6] => lpm_bustri1:inst11.data[6]
DBUS_IN[7] => lpm_bustri1:inst11.data[7]
DBUS_IN[8] => lpm_bustri1:inst11.data[8]
DBUS_IN[9] => lpm_bustri1:inst11.data[9]
DBUS_IN[10] => lpm_bustri1:inst11.data[10]
DBUS_IN[11] => lpm_bustri1:inst11.data[11]
DBUS_IN[12] => lpm_bustri1:inst11.data[12]
DBUS_IN[13] => lpm_bustri1:inst11.data[13]
DBUS_IN[14] => lpm_bustri1:inst11.data[14]
DBUS_IN[15] => lpm_bustri1:inst11.data[15]
DBUS_IN[16] => lpm_bustri1:inst11.data[16]
DBUS_IN[17] => lpm_bustri1:inst11.data[17]
DBUS_IN[18] => lpm_bustri1:inst11.data[18]


|course-project|Registers:inst6|lpm_bustri1:inst38
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_decode0:inst3
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|course-project|Registers:inst6|lpm_decode0:inst3|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|Registers:inst6|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri1:inst11
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst17
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst18
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst25
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst29
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst29|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst26
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst33
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst30
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_bustri0:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
result[11] <= lpm_bustri:lpm_bustri_component.result[11]
result[12] <= lpm_bustri:lpm_bustri_component.result[12]
result[13] <= lpm_bustri:lpm_bustri_component.result[13]
result[14] <= lpm_bustri:lpm_bustri_component.result[14]
result[15] <= lpm_bustri:lpm_bustri_component.result[15]
result[16] <= lpm_bustri:lpm_bustri_component.result[16]
result[17] <= lpm_bustri:lpm_bustri_component.result[17]
result[18] <= lpm_bustri:lpm_bustri_component.result[18]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|Registers:inst6|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => din[18].OE
enabletr => din[17].OE
enabletr => din[16].OE
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|Registers:inst6|lpm_dff0:inst34
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|Registers:inst6|lpm_dff0:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3
NEXT <= CASH:inst.HIT
CLC => CASH:inst.CLC
CLC => lpm_counter11:inst23.clock
CLC => MEM:inst4.CLC
CLC => inst7.CLK
CLC => lpm_dff5:inst5.clock
MOV_REG_MEM => CASH:inst.MOV_REG_MEM
MOV_MEM_REG => inst21.IN0
GET => inst20.IN0
ABUS[0] => CASH:inst.ABUS[0]
ABUS[1] => CASH:inst.ABUS[1]
ABUS[2] => CASH:inst.ABUS[2]
ABUS[3] => CASH:inst.ABUS[3]
ABUS[4] => CASH:inst.ABUS[4]
ABUS[5] => CASH:inst.ABUS[5]
ABUS[6] => CASH:inst.ABUS[6]
ABUS[7] => CASH:inst.ABUS[7]
ABUS[8] => CASH:inst.ABUS[8]
ABUS[9] => CASH:inst.ABUS[9]
ABUS[10] => CASH:inst.ABUS[10]
ABUS[11] => CASH:inst.ABUS[11]
DATA_IN[0] => CASH:inst.DATA_IN[0]
DATA_IN[0] => MEM:inst4.DATA_IN[0]
DATA_IN[1] => CASH:inst.DATA_IN[1]
DATA_IN[1] => MEM:inst4.DATA_IN[1]
DATA_IN[2] => CASH:inst.DATA_IN[2]
DATA_IN[2] => MEM:inst4.DATA_IN[2]
DATA_IN[3] => CASH:inst.DATA_IN[3]
DATA_IN[3] => MEM:inst4.DATA_IN[3]
DATA_IN[4] => CASH:inst.DATA_IN[4]
DATA_IN[4] => MEM:inst4.DATA_IN[4]
DATA_IN[5] => CASH:inst.DATA_IN[5]
DATA_IN[5] => MEM:inst4.DATA_IN[5]
DATA_IN[6] => CASH:inst.DATA_IN[6]
DATA_IN[6] => MEM:inst4.DATA_IN[6]
DATA_IN[7] => CASH:inst.DATA_IN[7]
DATA_IN[7] => MEM:inst4.DATA_IN[7]
DATA_IN[8] => CASH:inst.DATA_IN[8]
DATA_IN[8] => MEM:inst4.DATA_IN[8]
DATA_IN[9] => CASH:inst.DATA_IN[9]
DATA_IN[9] => MEM:inst4.DATA_IN[9]
DATA_IN[10] => CASH:inst.DATA_IN[10]
DATA_IN[10] => MEM:inst4.DATA_IN[10]
DATA_IN[11] => CASH:inst.DATA_IN[11]
DATA_IN[11] => MEM:inst4.DATA_IN[11]
DATA_IN[12] => CASH:inst.DATA_IN[12]
DATA_IN[12] => MEM:inst4.DATA_IN[12]
DATA_IN[13] => CASH:inst.DATA_IN[13]
DATA_IN[13] => MEM:inst4.DATA_IN[13]
DATA_IN[14] => CASH:inst.DATA_IN[14]
DATA_IN[14] => MEM:inst4.DATA_IN[14]
DATA_IN[15] => CASH:inst.DATA_IN[15]
DATA_IN[15] => MEM:inst4.DATA_IN[15]
DATA_IN[16] => CASH:inst.DATA_IN[16]
DATA_IN[16] => MEM:inst4.DATA_IN[16]
DATA_IN[17] => CASH:inst.DATA_IN[17]
DATA_IN[17] => MEM:inst4.DATA_IN[17]
DATA_IN[18] => CASH:inst.DATA_IN[18]
DATA_IN[18] => MEM:inst4.DATA_IN[18]
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst
HIT <= inst14.DB_MAX_OUTPUT_PORT_TYPE
CLC => SET:inst11.CLC
CLC => SET:inst10.CLC
ABUS[0] => SET:inst11.ABUS[0]
ABUS[0] => SET:inst10.ABUS[0]
ABUS[1] => SET:inst11.ABUS[1]
ABUS[1] => SET:inst10.ABUS[1]
ABUS[2] => lpm_decode10:inst.data[0]
ABUS[2] => SET:inst11.ABUS[2]
ABUS[2] => SET:inst10.ABUS[2]
ABUS[3] => SET:inst11.ABUS[3]
ABUS[3] => SET:inst10.ABUS[3]
ABUS[4] => SET:inst11.ABUS[4]
ABUS[4] => SET:inst10.ABUS[4]
ABUS[5] => SET:inst11.ABUS[5]
ABUS[5] => SET:inst10.ABUS[5]
ABUS[6] => SET:inst11.ABUS[6]
ABUS[6] => SET:inst10.ABUS[6]
ABUS[7] => SET:inst11.ABUS[7]
ABUS[7] => SET:inst10.ABUS[7]
ABUS[8] => SET:inst11.ABUS[8]
ABUS[8] => SET:inst10.ABUS[8]
ABUS[9] => SET:inst11.ABUS[9]
ABUS[9] => SET:inst10.ABUS[9]
ABUS[10] => SET:inst11.ABUS[10]
ABUS[10] => SET:inst10.ABUS[10]
ABUS[11] => SET:inst11.ABUS[11]
ABUS[11] => SET:inst10.ABUS[11]
ROM => inst3.IN0
ROM => SET:inst11.ROM
ROM => SET:inst10.ROM
MOV_MEM_REG => inst3.IN1
MOV_MEM_REG => SET:inst11.MOV_MEM_REG
MOV_MEM_REG => SET:inst10.MOV_MEM_REG
MOV_REG_MEM => inst3.IN2
MOV_REG_MEM => SET:inst11.SET_FLAG
MOV_REG_MEM => SET:inst11.MOV_REG_MEM
MOV_REG_MEM => SET:inst10.SET_FLAG
MOV_REG_MEM => SET:inst10.MOV_REG_MEM
DATA_IN[0] => SET:inst11.DATA_IN[0]
DATA_IN[0] => SET:inst10.DATA_IN[0]
DATA_IN[1] => SET:inst11.DATA_IN[1]
DATA_IN[1] => SET:inst10.DATA_IN[1]
DATA_IN[2] => SET:inst11.DATA_IN[2]
DATA_IN[2] => SET:inst10.DATA_IN[2]
DATA_IN[3] => SET:inst11.DATA_IN[3]
DATA_IN[3] => SET:inst10.DATA_IN[3]
DATA_IN[4] => SET:inst11.DATA_IN[4]
DATA_IN[4] => SET:inst10.DATA_IN[4]
DATA_IN[5] => SET:inst11.DATA_IN[5]
DATA_IN[5] => SET:inst10.DATA_IN[5]
DATA_IN[6] => SET:inst11.DATA_IN[6]
DATA_IN[6] => SET:inst10.DATA_IN[6]
DATA_IN[7] => SET:inst11.DATA_IN[7]
DATA_IN[7] => SET:inst10.DATA_IN[7]
DATA_IN[8] => SET:inst11.DATA_IN[8]
DATA_IN[8] => SET:inst10.DATA_IN[8]
DATA_IN[9] => SET:inst11.DATA_IN[9]
DATA_IN[9] => SET:inst10.DATA_IN[9]
DATA_IN[10] => SET:inst11.DATA_IN[10]
DATA_IN[10] => SET:inst10.DATA_IN[10]
DATA_IN[11] => SET:inst11.DATA_IN[11]
DATA_IN[11] => SET:inst10.DATA_IN[11]
DATA_IN[12] => SET:inst11.DATA_IN[12]
DATA_IN[12] => SET:inst10.DATA_IN[12]
DATA_IN[13] => SET:inst11.DATA_IN[13]
DATA_IN[13] => SET:inst10.DATA_IN[13]
DATA_IN[14] => SET:inst11.DATA_IN[14]
DATA_IN[14] => SET:inst10.DATA_IN[14]
DATA_IN[15] => SET:inst11.DATA_IN[15]
DATA_IN[15] => SET:inst10.DATA_IN[15]
DATA_IN[16] => SET:inst11.DATA_IN[16]
DATA_IN[16] => SET:inst10.DATA_IN[16]
DATA_IN[17] => SET:inst11.DATA_IN[17]
DATA_IN[17] => SET:inst10.DATA_IN[17]
DATA_IN[18] => SET:inst11.DATA_IN[18]
DATA_IN[18] => SET:inst10.DATA_IN[18]
MISS <= inst15.DB_MAX_OUTPUT_PORT_TYPE
MISS_WRITE <= inst16.DB_MAX_OUTPUT_PORT_TYPE
ARAM[0] <= ARAM~11.DB_MAX_OUTPUT_PORT_TYPE
ARAM[1] <= ARAM~10.DB_MAX_OUTPUT_PORT_TYPE
ARAM[2] <= ARAM~9.DB_MAX_OUTPUT_PORT_TYPE
ARAM[3] <= ARAM~8.DB_MAX_OUTPUT_PORT_TYPE
ARAM[4] <= ARAM~7.DB_MAX_OUTPUT_PORT_TYPE
ARAM[5] <= ARAM~6.DB_MAX_OUTPUT_PORT_TYPE
ARAM[6] <= ARAM~5.DB_MAX_OUTPUT_PORT_TYPE
ARAM[7] <= ARAM~4.DB_MAX_OUTPUT_PORT_TYPE
ARAM[8] <= ARAM~3.DB_MAX_OUTPUT_PORT_TYPE
ARAM[9] <= ARAM~2.DB_MAX_OUTPUT_PORT_TYPE
ARAM[10] <= ARAM~1.DB_MAX_OUTPUT_PORT_TYPE
ARAM[11] <= ARAM~0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11
HIT <= TAG_MEM:inst.HIT
ENABLE => TAG_MEM:inst.ENABLE
CLC => TAG_MEM:inst.CLC
CLC => DATA_MEM:inst3.CLC
SET_FLAG => TAG_MEM:inst.SET_FLAG
ABUS[0] => lpm_bustri7:inst4.data[0]
ABUS[0] => DATA_MEM:inst3.CELL_NUM[0]
ABUS[1] => lpm_bustri7:inst4.data[1]
ABUS[1] => DATA_MEM:inst3.CELL_NUM[1]
ABUS[2] => lpm_bustri7:inst4.data[2]
ABUS[3] => TAG_MEM:inst.TAG[0]
ABUS[3] => lpm_bustri7:inst4.data[3]
ABUS[4] => TAG_MEM:inst.TAG[1]
ABUS[4] => lpm_bustri7:inst4.data[4]
ABUS[5] => TAG_MEM:inst.TAG[2]
ABUS[5] => lpm_bustri7:inst4.data[5]
ABUS[6] => TAG_MEM:inst.TAG[3]
ABUS[6] => lpm_bustri7:inst4.data[6]
ABUS[7] => TAG_MEM:inst.TAG[4]
ABUS[7] => lpm_bustri7:inst4.data[7]
ABUS[8] => TAG_MEM:inst.TAG[5]
ABUS[8] => lpm_bustri7:inst4.data[8]
ABUS[9] => TAG_MEM:inst.TAG[6]
ABUS[9] => lpm_bustri7:inst4.data[9]
ABUS[10] => TAG_MEM:inst.TAG[7]
ABUS[10] => lpm_bustri7:inst4.data[10]
ABUS[11] => TAG_MEM:inst.TAG[8]
ABUS[11] => lpm_bustri7:inst4.data[11]
MISS <= TAG_MEM:inst.MISS
MISS_WRITE <= TAG_MEM:inst.MISS_WRITE
ARAM[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ARAM[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ARAM[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ARAM[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ARAM[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
ARAM[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
ARAM[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
ARAM[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
ARAM[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
ARAM[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
ARAM[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
ARAM[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_MEM:inst3.DATA_OUT[0]
DATA_OUT[1] <= DATA_MEM:inst3.DATA_OUT[1]
DATA_OUT[2] <= DATA_MEM:inst3.DATA_OUT[2]
DATA_OUT[3] <= DATA_MEM:inst3.DATA_OUT[3]
DATA_OUT[4] <= DATA_MEM:inst3.DATA_OUT[4]
DATA_OUT[5] <= DATA_MEM:inst3.DATA_OUT[5]
DATA_OUT[6] <= DATA_MEM:inst3.DATA_OUT[6]
DATA_OUT[7] <= DATA_MEM:inst3.DATA_OUT[7]
DATA_OUT[8] <= DATA_MEM:inst3.DATA_OUT[8]
DATA_OUT[9] <= DATA_MEM:inst3.DATA_OUT[9]
DATA_OUT[10] <= DATA_MEM:inst3.DATA_OUT[10]
DATA_OUT[11] <= DATA_MEM:inst3.DATA_OUT[11]
DATA_OUT[12] <= DATA_MEM:inst3.DATA_OUT[12]
DATA_OUT[13] <= DATA_MEM:inst3.DATA_OUT[13]
DATA_OUT[14] <= DATA_MEM:inst3.DATA_OUT[14]
DATA_OUT[15] <= DATA_MEM:inst3.DATA_OUT[15]
DATA_OUT[16] <= DATA_MEM:inst3.DATA_OUT[16]
DATA_OUT[17] <= DATA_MEM:inst3.DATA_OUT[17]
DATA_OUT[18] <= DATA_MEM:inst3.DATA_OUT[18]
ROM => inst8.IN1
MOV_MEM_REG => inst6.IN1
MOV_REG_MEM => inst7.IN1
DATA_IN[0] => DATA_MEM:inst3.DATA_IN[0]
DATA_IN[1] => DATA_MEM:inst3.DATA_IN[1]
DATA_IN[2] => DATA_MEM:inst3.DATA_IN[2]
DATA_IN[3] => DATA_MEM:inst3.DATA_IN[3]
DATA_IN[4] => DATA_MEM:inst3.DATA_IN[4]
DATA_IN[5] => DATA_MEM:inst3.DATA_IN[5]
DATA_IN[6] => DATA_MEM:inst3.DATA_IN[6]
DATA_IN[7] => DATA_MEM:inst3.DATA_IN[7]
DATA_IN[8] => DATA_MEM:inst3.DATA_IN[8]
DATA_IN[9] => DATA_MEM:inst3.DATA_IN[9]
DATA_IN[10] => DATA_MEM:inst3.DATA_IN[10]
DATA_IN[11] => DATA_MEM:inst3.DATA_IN[11]
DATA_IN[12] => DATA_MEM:inst3.DATA_IN[12]
DATA_IN[13] => DATA_MEM:inst3.DATA_IN[13]
DATA_IN[14] => DATA_MEM:inst3.DATA_IN[14]
DATA_IN[15] => DATA_MEM:inst3.DATA_IN[15]
DATA_IN[16] => DATA_MEM:inst3.DATA_IN[16]
DATA_IN[17] => DATA_MEM:inst3.DATA_IN[17]
DATA_IN[18] => DATA_MEM:inst3.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst
MISS_WRITE <= inst58.DB_MAX_OUTPUT_PORT_TYPE
CLC => lpm_counter12:inst39.clock
CLC => TAG:inst2.CLC
CLC => TAG:inst4.CLC
CLC => TAG:inst1.CLC
CLC => TAG:inst.CLC
CLC => lpm_counter12:inst38.clock
CLC => inst47.CLK
ENABLE => TAG:inst2.ENABLE
ENABLE => TAG:inst4.ENABLE
ENABLE => TAG:inst1.ENABLE
ENABLE => TAG:inst.ENABLE
SET_FLAG => TAG:inst2.SET_FLAG
SET_FLAG => TAG:inst4.SET_FLAG
SET_FLAG => TAG:inst1.SET_FLAG
SET_FLAG => TAG:inst.SET_FLAG
TAG[0] => TAG:inst2.TEG[0]
TAG[0] => TAG:inst4.TEG[0]
TAG[0] => TAG:inst1.TEG[0]
TAG[0] => TAG:inst.TEG[0]
TAG[1] => TAG:inst2.TEG[1]
TAG[1] => TAG:inst4.TEG[1]
TAG[1] => TAG:inst1.TEG[1]
TAG[1] => TAG:inst.TEG[1]
TAG[2] => TAG:inst2.TEG[2]
TAG[2] => TAG:inst4.TEG[2]
TAG[2] => TAG:inst1.TEG[2]
TAG[2] => TAG:inst.TEG[2]
TAG[3] => TAG:inst2.TEG[3]
TAG[3] => TAG:inst4.TEG[3]
TAG[3] => TAG:inst1.TEG[3]
TAG[3] => TAG:inst.TEG[3]
TAG[4] => TAG:inst2.TEG[4]
TAG[4] => TAG:inst4.TEG[4]
TAG[4] => TAG:inst1.TEG[4]
TAG[4] => TAG:inst.TEG[4]
TAG[5] => TAG:inst2.TEG[5]
TAG[5] => TAG:inst4.TEG[5]
TAG[5] => TAG:inst1.TEG[5]
TAG[5] => TAG:inst.TEG[5]
TAG[6] => TAG:inst2.TEG[6]
TAG[6] => TAG:inst4.TEG[6]
TAG[6] => TAG:inst1.TEG[6]
TAG[6] => TAG:inst.TEG[6]
TAG[7] => TAG:inst2.TEG[7]
TAG[7] => TAG:inst4.TEG[7]
TAG[7] => TAG:inst1.TEG[7]
TAG[7] => TAG:inst.TEG[7]
TAG[8] => TAG:inst2.TEG[8]
TAG[8] => TAG:inst4.TEG[8]
TAG[8] => TAG:inst1.TEG[8]
TAG[8] => TAG:inst.TEG[8]
MISS <= inst57.DB_MAX_OUTPUT_PORT_TYPE
HIT <= inst59.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[0] <= OLD_TAG~8.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[1] <= OLD_TAG~7.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[2] <= OLD_TAG~6.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[3] <= OLD_TAG~5.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[4] <= OLD_TAG~4.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[5] <= OLD_TAG~3.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[6] <= OLD_TAG~2.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[7] <= OLD_TAG~1.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[8] <= OLD_TAG~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[3] <= inst15.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|lpm_bustri7:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|lpm_bustri7:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|lpm_bustri7:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
SINGLE => ROW:inst14.SINGLE
SINGLE => ROW:inst11.SINGLE
SINGLE => ROW:inst8.SINGLE
SINGLE => ROW:inst.SINGLE
ROW_NUM[0] => inst21.IN0
ROW_NUM[0] => inst4.IN0
ROW_NUM[0] => inst2.IN0
ROW_NUM[0] => inst7.IN0
ROW_NUM[0] => inst6.IN0
ROW_NUM[0] => inst17.IN0
ROW_NUM[1] => inst1.IN0
ROW_NUM[2] => inst3.IN0
ROW_NUM[3] => inst5.IN0
WRITE => inst15.IN1
WRITE => inst12.IN1
WRITE => inst9.IN1
WRITE => inst7.IN1
CLC => ROW:inst14.CLC
CLC => ROW:inst11.CLC
CLC => ROW:inst8.CLC
CLC => ROW:inst.CLC
READ => inst16.IN1
READ => inst13.IN1
READ => inst10.IN1
READ => inst6.IN1
MISS_WRITE => inst20.IN1
MISS_WRITE => inst19.IN1
MISS_WRITE => inst18.IN1
MISS_WRITE => inst17.IN1
CELL_NUM[0] => ROW:inst14.CELL_NUM[0]
CELL_NUM[0] => ROW:inst11.CELL_NUM[0]
CELL_NUM[0] => ROW:inst8.CELL_NUM[0]
CELL_NUM[0] => ROW:inst.CELL_NUM[0]
CELL_NUM[1] => ROW:inst14.CELL_NUM[1]
CELL_NUM[1] => ROW:inst11.CELL_NUM[1]
CELL_NUM[1] => ROW:inst8.CELL_NUM[1]
CELL_NUM[1] => ROW:inst.CELL_NUM[1]
DATA_IN[0] => ROW:inst14.DATA_IN[0]
DATA_IN[0] => ROW:inst11.DATA_IN[0]
DATA_IN[0] => ROW:inst8.DATA_IN[0]
DATA_IN[0] => ROW:inst.DATA_IN[0]
DATA_IN[1] => ROW:inst14.DATA_IN[1]
DATA_IN[1] => ROW:inst11.DATA_IN[1]
DATA_IN[1] => ROW:inst8.DATA_IN[1]
DATA_IN[1] => ROW:inst.DATA_IN[1]
DATA_IN[2] => ROW:inst14.DATA_IN[2]
DATA_IN[2] => ROW:inst11.DATA_IN[2]
DATA_IN[2] => ROW:inst8.DATA_IN[2]
DATA_IN[2] => ROW:inst.DATA_IN[2]
DATA_IN[3] => ROW:inst14.DATA_IN[3]
DATA_IN[3] => ROW:inst11.DATA_IN[3]
DATA_IN[3] => ROW:inst8.DATA_IN[3]
DATA_IN[3] => ROW:inst.DATA_IN[3]
DATA_IN[4] => ROW:inst14.DATA_IN[4]
DATA_IN[4] => ROW:inst11.DATA_IN[4]
DATA_IN[4] => ROW:inst8.DATA_IN[4]
DATA_IN[4] => ROW:inst.DATA_IN[4]
DATA_IN[5] => ROW:inst14.DATA_IN[5]
DATA_IN[5] => ROW:inst11.DATA_IN[5]
DATA_IN[5] => ROW:inst8.DATA_IN[5]
DATA_IN[5] => ROW:inst.DATA_IN[5]
DATA_IN[6] => ROW:inst14.DATA_IN[6]
DATA_IN[6] => ROW:inst11.DATA_IN[6]
DATA_IN[6] => ROW:inst8.DATA_IN[6]
DATA_IN[6] => ROW:inst.DATA_IN[6]
DATA_IN[7] => ROW:inst14.DATA_IN[7]
DATA_IN[7] => ROW:inst11.DATA_IN[7]
DATA_IN[7] => ROW:inst8.DATA_IN[7]
DATA_IN[7] => ROW:inst.DATA_IN[7]
DATA_IN[8] => ROW:inst14.DATA_IN[8]
DATA_IN[8] => ROW:inst11.DATA_IN[8]
DATA_IN[8] => ROW:inst8.DATA_IN[8]
DATA_IN[8] => ROW:inst.DATA_IN[8]
DATA_IN[9] => ROW:inst14.DATA_IN[9]
DATA_IN[9] => ROW:inst11.DATA_IN[9]
DATA_IN[9] => ROW:inst8.DATA_IN[9]
DATA_IN[9] => ROW:inst.DATA_IN[9]
DATA_IN[10] => ROW:inst14.DATA_IN[10]
DATA_IN[10] => ROW:inst11.DATA_IN[10]
DATA_IN[10] => ROW:inst8.DATA_IN[10]
DATA_IN[10] => ROW:inst.DATA_IN[10]
DATA_IN[11] => ROW:inst14.DATA_IN[11]
DATA_IN[11] => ROW:inst11.DATA_IN[11]
DATA_IN[11] => ROW:inst8.DATA_IN[11]
DATA_IN[11] => ROW:inst.DATA_IN[11]
DATA_IN[12] => ROW:inst14.DATA_IN[12]
DATA_IN[12] => ROW:inst11.DATA_IN[12]
DATA_IN[12] => ROW:inst8.DATA_IN[12]
DATA_IN[12] => ROW:inst.DATA_IN[12]
DATA_IN[13] => ROW:inst14.DATA_IN[13]
DATA_IN[13] => ROW:inst11.DATA_IN[13]
DATA_IN[13] => ROW:inst8.DATA_IN[13]
DATA_IN[13] => ROW:inst.DATA_IN[13]
DATA_IN[14] => ROW:inst14.DATA_IN[14]
DATA_IN[14] => ROW:inst11.DATA_IN[14]
DATA_IN[14] => ROW:inst8.DATA_IN[14]
DATA_IN[14] => ROW:inst.DATA_IN[14]
DATA_IN[15] => ROW:inst14.DATA_IN[15]
DATA_IN[15] => ROW:inst11.DATA_IN[15]
DATA_IN[15] => ROW:inst8.DATA_IN[15]
DATA_IN[15] => ROW:inst.DATA_IN[15]
DATA_IN[16] => ROW:inst14.DATA_IN[16]
DATA_IN[16] => ROW:inst11.DATA_IN[16]
DATA_IN[16] => ROW:inst8.DATA_IN[16]
DATA_IN[16] => ROW:inst.DATA_IN[16]
DATA_IN[17] => ROW:inst14.DATA_IN[17]
DATA_IN[17] => ROW:inst11.DATA_IN[17]
DATA_IN[17] => ROW:inst8.DATA_IN[17]
DATA_IN[17] => ROW:inst.DATA_IN[17]
DATA_IN[18] => ROW:inst14.DATA_IN[18]
DATA_IN[18] => ROW:inst11.DATA_IN[18]
DATA_IN[18] => ROW:inst8.DATA_IN[18]
DATA_IN[18] => ROW:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst11|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|lpm_decode10:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]


|course-project|MEMORY:inst3|CASH:inst|lpm_decode10:inst|lpm_decode:lpm_decode_component
data[0] => decode_m7f:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_m7f:auto_generated.eq[0]
eq[1] <= decode_m7f:auto_generated.eq[1]


|course-project|MEMORY:inst3|CASH:inst|lpm_decode10:inst|lpm_decode:lpm_decode_component|decode_m7f:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10
HIT <= TAG_MEM:inst.HIT
ENABLE => TAG_MEM:inst.ENABLE
CLC => TAG_MEM:inst.CLC
CLC => DATA_MEM:inst3.CLC
SET_FLAG => TAG_MEM:inst.SET_FLAG
ABUS[0] => lpm_bustri7:inst4.data[0]
ABUS[0] => DATA_MEM:inst3.CELL_NUM[0]
ABUS[1] => lpm_bustri7:inst4.data[1]
ABUS[1] => DATA_MEM:inst3.CELL_NUM[1]
ABUS[2] => lpm_bustri7:inst4.data[2]
ABUS[3] => TAG_MEM:inst.TAG[0]
ABUS[3] => lpm_bustri7:inst4.data[3]
ABUS[4] => TAG_MEM:inst.TAG[1]
ABUS[4] => lpm_bustri7:inst4.data[4]
ABUS[5] => TAG_MEM:inst.TAG[2]
ABUS[5] => lpm_bustri7:inst4.data[5]
ABUS[6] => TAG_MEM:inst.TAG[3]
ABUS[6] => lpm_bustri7:inst4.data[6]
ABUS[7] => TAG_MEM:inst.TAG[4]
ABUS[7] => lpm_bustri7:inst4.data[7]
ABUS[8] => TAG_MEM:inst.TAG[5]
ABUS[8] => lpm_bustri7:inst4.data[8]
ABUS[9] => TAG_MEM:inst.TAG[6]
ABUS[9] => lpm_bustri7:inst4.data[9]
ABUS[10] => TAG_MEM:inst.TAG[7]
ABUS[10] => lpm_bustri7:inst4.data[10]
ABUS[11] => TAG_MEM:inst.TAG[8]
ABUS[11] => lpm_bustri7:inst4.data[11]
MISS <= TAG_MEM:inst.MISS
MISS_WRITE <= TAG_MEM:inst.MISS_WRITE
ARAM[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
ARAM[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
ARAM[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
ARAM[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
ARAM[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
ARAM[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
ARAM[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
ARAM[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
ARAM[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
ARAM[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
ARAM[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE
ARAM[11] <= gdfx_temp0[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= DATA_MEM:inst3.DATA_OUT[0]
DATA_OUT[1] <= DATA_MEM:inst3.DATA_OUT[1]
DATA_OUT[2] <= DATA_MEM:inst3.DATA_OUT[2]
DATA_OUT[3] <= DATA_MEM:inst3.DATA_OUT[3]
DATA_OUT[4] <= DATA_MEM:inst3.DATA_OUT[4]
DATA_OUT[5] <= DATA_MEM:inst3.DATA_OUT[5]
DATA_OUT[6] <= DATA_MEM:inst3.DATA_OUT[6]
DATA_OUT[7] <= DATA_MEM:inst3.DATA_OUT[7]
DATA_OUT[8] <= DATA_MEM:inst3.DATA_OUT[8]
DATA_OUT[9] <= DATA_MEM:inst3.DATA_OUT[9]
DATA_OUT[10] <= DATA_MEM:inst3.DATA_OUT[10]
DATA_OUT[11] <= DATA_MEM:inst3.DATA_OUT[11]
DATA_OUT[12] <= DATA_MEM:inst3.DATA_OUT[12]
DATA_OUT[13] <= DATA_MEM:inst3.DATA_OUT[13]
DATA_OUT[14] <= DATA_MEM:inst3.DATA_OUT[14]
DATA_OUT[15] <= DATA_MEM:inst3.DATA_OUT[15]
DATA_OUT[16] <= DATA_MEM:inst3.DATA_OUT[16]
DATA_OUT[17] <= DATA_MEM:inst3.DATA_OUT[17]
DATA_OUT[18] <= DATA_MEM:inst3.DATA_OUT[18]
ROM => inst8.IN1
MOV_MEM_REG => inst6.IN1
MOV_REG_MEM => inst7.IN1
DATA_IN[0] => DATA_MEM:inst3.DATA_IN[0]
DATA_IN[1] => DATA_MEM:inst3.DATA_IN[1]
DATA_IN[2] => DATA_MEM:inst3.DATA_IN[2]
DATA_IN[3] => DATA_MEM:inst3.DATA_IN[3]
DATA_IN[4] => DATA_MEM:inst3.DATA_IN[4]
DATA_IN[5] => DATA_MEM:inst3.DATA_IN[5]
DATA_IN[6] => DATA_MEM:inst3.DATA_IN[6]
DATA_IN[7] => DATA_MEM:inst3.DATA_IN[7]
DATA_IN[8] => DATA_MEM:inst3.DATA_IN[8]
DATA_IN[9] => DATA_MEM:inst3.DATA_IN[9]
DATA_IN[10] => DATA_MEM:inst3.DATA_IN[10]
DATA_IN[11] => DATA_MEM:inst3.DATA_IN[11]
DATA_IN[12] => DATA_MEM:inst3.DATA_IN[12]
DATA_IN[13] => DATA_MEM:inst3.DATA_IN[13]
DATA_IN[14] => DATA_MEM:inst3.DATA_IN[14]
DATA_IN[15] => DATA_MEM:inst3.DATA_IN[15]
DATA_IN[16] => DATA_MEM:inst3.DATA_IN[16]
DATA_IN[17] => DATA_MEM:inst3.DATA_IN[17]
DATA_IN[18] => DATA_MEM:inst3.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst
MISS_WRITE <= inst58.DB_MAX_OUTPUT_PORT_TYPE
CLC => lpm_counter12:inst39.clock
CLC => TAG:inst2.CLC
CLC => TAG:inst4.CLC
CLC => TAG:inst1.CLC
CLC => TAG:inst.CLC
CLC => lpm_counter12:inst38.clock
CLC => inst47.CLK
ENABLE => TAG:inst2.ENABLE
ENABLE => TAG:inst4.ENABLE
ENABLE => TAG:inst1.ENABLE
ENABLE => TAG:inst.ENABLE
SET_FLAG => TAG:inst2.SET_FLAG
SET_FLAG => TAG:inst4.SET_FLAG
SET_FLAG => TAG:inst1.SET_FLAG
SET_FLAG => TAG:inst.SET_FLAG
TAG[0] => TAG:inst2.TEG[0]
TAG[0] => TAG:inst4.TEG[0]
TAG[0] => TAG:inst1.TEG[0]
TAG[0] => TAG:inst.TEG[0]
TAG[1] => TAG:inst2.TEG[1]
TAG[1] => TAG:inst4.TEG[1]
TAG[1] => TAG:inst1.TEG[1]
TAG[1] => TAG:inst.TEG[1]
TAG[2] => TAG:inst2.TEG[2]
TAG[2] => TAG:inst4.TEG[2]
TAG[2] => TAG:inst1.TEG[2]
TAG[2] => TAG:inst.TEG[2]
TAG[3] => TAG:inst2.TEG[3]
TAG[3] => TAG:inst4.TEG[3]
TAG[3] => TAG:inst1.TEG[3]
TAG[3] => TAG:inst.TEG[3]
TAG[4] => TAG:inst2.TEG[4]
TAG[4] => TAG:inst4.TEG[4]
TAG[4] => TAG:inst1.TEG[4]
TAG[4] => TAG:inst.TEG[4]
TAG[5] => TAG:inst2.TEG[5]
TAG[5] => TAG:inst4.TEG[5]
TAG[5] => TAG:inst1.TEG[5]
TAG[5] => TAG:inst.TEG[5]
TAG[6] => TAG:inst2.TEG[6]
TAG[6] => TAG:inst4.TEG[6]
TAG[6] => TAG:inst1.TEG[6]
TAG[6] => TAG:inst.TEG[6]
TAG[7] => TAG:inst2.TEG[7]
TAG[7] => TAG:inst4.TEG[7]
TAG[7] => TAG:inst1.TEG[7]
TAG[7] => TAG:inst.TEG[7]
TAG[8] => TAG:inst2.TEG[8]
TAG[8] => TAG:inst4.TEG[8]
TAG[8] => TAG:inst1.TEG[8]
TAG[8] => TAG:inst.TEG[8]
MISS <= inst57.DB_MAX_OUTPUT_PORT_TYPE
HIT <= inst59.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[0] <= OLD_TAG~8.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[1] <= OLD_TAG~7.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[2] <= OLD_TAG~6.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[3] <= OLD_TAG~5.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[4] <= OLD_TAG~4.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[5] <= OLD_TAG~3.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[6] <= OLD_TAG~2.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[7] <= OLD_TAG~1.DB_MAX_OUTPUT_PORT_TYPE
OLD_TAG[8] <= OLD_TAG~0.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[2] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
ROW_NUM[3] <= inst15.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst33|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst11|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst4|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2
HIT <= inst4.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst88.CLK
CLC => lpm_dff1:inst.clock
CLC => inst8.CLK
CLC => lpm_counter1:inst5.clock
ENABLE => inst13.IN0
ENABLE => inst13.IN1
ENABLE => inst4.IN1
ENABLE => inst2.IN1
TEG[0] => lpm_compare0:inst1.dataa[0]
TEG[0] => lpm_bustri2:inst3.data[0]
TEG[1] => lpm_compare0:inst1.dataa[1]
TEG[1] => lpm_bustri2:inst3.data[1]
TEG[2] => lpm_compare0:inst1.dataa[2]
TEG[2] => lpm_bustri2:inst3.data[2]
TEG[3] => lpm_compare0:inst1.dataa[3]
TEG[3] => lpm_bustri2:inst3.data[3]
TEG[4] => lpm_compare0:inst1.dataa[4]
TEG[4] => lpm_bustri2:inst3.data[4]
TEG[5] => lpm_compare0:inst1.dataa[5]
TEG[5] => lpm_bustri2:inst3.data[5]
TEG[6] => lpm_compare0:inst1.dataa[6]
TEG[6] => lpm_bustri2:inst3.data[6]
TEG[7] => lpm_compare0:inst1.dataa[7]
TEG[7] => lpm_bustri2:inst3.data[7]
TEG[8] => lpm_compare0:inst1.dataa[8]
TEG[8] => lpm_bustri2:inst3.data[8]
PUSH_TAG => lpm_dff1:inst.enable
PUSH_TAG => lpm_bustri2:inst3.enabledt
PUSH_TAG => inst10.IN0
PUSH_TAG => inst8~1.IN0
PUSH_TAG => inst14.IN1
MISS <= inst2.DB_MAX_OUTPUT_PORT_TYPE
FLAG <= inst10.DB_MAX_OUTPUT_PORT_TYPE
SET_FLAG => inst9.IN0
NOT_USED[0] <= lpm_counter1:inst5.q[0]
NOT_USED[1] <= lpm_counter1:inst5.q[1]
NOT_USED[2] <= lpm_counter1:inst5.q[2]
NOT_USED[3] <= lpm_counter1:inst5.q[3]
NOT_USED[4] <= lpm_counter1:inst5.q[4]
NOT_USED[5] <= lpm_counter1:inst5.q[5]
NOT_USED[6] <= lpm_counter1:inst5.q[6]
NOT_USED[7] <= lpm_counter1:inst5.q[7]
NOT_USED[8] <= lpm_counter1:inst5.q[8]
NOT_USED[9] <= lpm_counter1:inst5.q[9]
NOT_USED[10] <= lpm_counter1:inst5.q[10]
NOT_USED[11] <= lpm_counter1:inst5.q[11]
OLD_TEG[0] <= lpm_bustri2:inst6.tridata[0]
OLD_TEG[1] <= lpm_bustri2:inst6.tridata[1]
OLD_TEG[2] <= lpm_bustri2:inst6.tridata[2]
OLD_TEG[3] <= lpm_bustri2:inst6.tridata[3]
OLD_TEG[4] <= lpm_bustri2:inst6.tridata[4]
OLD_TEG[5] <= lpm_bustri2:inst6.tridata[5]
OLD_TEG[6] <= lpm_bustri2:inst6.tridata[6]
OLD_TEG[7] <= lpm_bustri2:inst6.tridata[7]
OLD_TEG[8] <= lpm_bustri2:inst6.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
aeb <= lpm_compare:lpm_compare_component.aeb
aneb <= lpm_compare:lpm_compare_component.aneb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_60h:auto_generated.dataa[0]
dataa[1] => cmpr_60h:auto_generated.dataa[1]
dataa[2] => cmpr_60h:auto_generated.dataa[2]
dataa[3] => cmpr_60h:auto_generated.dataa[3]
dataa[4] => cmpr_60h:auto_generated.dataa[4]
dataa[5] => cmpr_60h:auto_generated.dataa[5]
dataa[6] => cmpr_60h:auto_generated.dataa[6]
dataa[7] => cmpr_60h:auto_generated.dataa[7]
dataa[8] => cmpr_60h:auto_generated.dataa[8]
datab[0] => cmpr_60h:auto_generated.datab[0]
datab[1] => cmpr_60h:auto_generated.datab[1]
datab[2] => cmpr_60h:auto_generated.datab[2]
datab[3] => cmpr_60h:auto_generated.datab[3]
datab[4] => cmpr_60h:auto_generated.datab[4]
datab[5] => cmpr_60h:auto_generated.datab[5]
datab[6] => cmpr_60h:auto_generated.datab[6]
datab[7] => cmpr_60h:auto_generated.datab[7]
datab[8] => cmpr_60h:auto_generated.datab[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_60h:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_60h:auto_generated.aneb
ageb <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~6.IN0
dataa[1] => data_wire[2]~7.IN0
dataa[2] => data_wire[3]~4.IN0
dataa[3] => data_wire[3]~5.IN0
dataa[4] => data_wire[4]~2.IN0
dataa[5] => data_wire[4]~3.IN0
dataa[6] => data_wire[5]~0.IN0
dataa[7] => data_wire[5]~1.IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2]~6.IN1
datab[1] => data_wire[2]~7.IN1
datab[2] => data_wire[3]~4.IN1
datab[3] => data_wire[3]~5.IN1
datab[4] => data_wire[4]~2.IN1
datab[5] => data_wire[4]~3.IN1
datab[6] => data_wire[5]~0.IN1
datab[7] => data_wire[5]~1.IN1
datab[8] => data_wire[6].IN1


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_t5i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_t5i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t5i:auto_generated.q[0]
q[1] <= cntr_t5i:auto_generated.q[1]
q[2] <= cntr_t5i:auto_generated.q[2]
q[3] <= cntr_t5i:auto_generated.q[3]
q[4] <= cntr_t5i:auto_generated.q[4]
q[5] <= cntr_t5i:auto_generated.q[5]
q[6] <= cntr_t5i:auto_generated.q[6]
q[7] <= cntr_t5i:auto_generated.q[7]
q[8] <= cntr_t5i:auto_generated.q[8]
q[9] <= cntr_t5i:auto_generated.q[9]
q[10] <= cntr_t5i:auto_generated.q[10]
q[11] <= cntr_t5i:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sclr => _~25.IN1
sclr => counter_reg_bit1a[11].SCLR
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~8.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~7.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~6.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~5.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~4.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~3.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~2.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
ageb <= lpm_compare:lpm_compare_component.ageb
alb <= lpm_compare:lpm_compare_component.alb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_g1h:auto_generated.dataa[0]
dataa[1] => cmpr_g1h:auto_generated.dataa[1]
dataa[2] => cmpr_g1h:auto_generated.dataa[2]
dataa[3] => cmpr_g1h:auto_generated.dataa[3]
dataa[4] => cmpr_g1h:auto_generated.dataa[4]
dataa[5] => cmpr_g1h:auto_generated.dataa[5]
dataa[6] => cmpr_g1h:auto_generated.dataa[6]
dataa[7] => cmpr_g1h:auto_generated.dataa[7]
dataa[8] => cmpr_g1h:auto_generated.dataa[8]
dataa[9] => cmpr_g1h:auto_generated.dataa[9]
dataa[10] => cmpr_g1h:auto_generated.dataa[10]
dataa[11] => cmpr_g1h:auto_generated.dataa[11]
datab[0] => cmpr_g1h:auto_generated.datab[0]
datab[1] => cmpr_g1h:auto_generated.datab[1]
datab[2] => cmpr_g1h:auto_generated.datab[2]
datab[3] => cmpr_g1h:auto_generated.datab[3]
datab[4] => cmpr_g1h:auto_generated.datab[4]
datab[5] => cmpr_g1h:auto_generated.datab[5]
datab[6] => cmpr_g1h:auto_generated.datab[6]
datab[7] => cmpr_g1h:auto_generated.datab[7]
datab[8] => cmpr_g1h:auto_generated.datab[8]
datab[9] => cmpr_g1h:auto_generated.datab[9]
datab[10] => cmpr_g1h:auto_generated.datab[10]
datab[11] => cmpr_g1h:auto_generated.datab[11]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_g1h:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g1h:auto_generated.ageb


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_compare1:inst7|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
dataa[11] => op_1.IN1
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
datab[11] => op_1.IN2


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component
data[0] => decode_u7f:auto_generated.data[0]
data[1] => decode_u7f:auto_generated.data[1]
data[2] => decode_u7f:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_u7f:auto_generated.eq[0]
eq[1] <= decode_u7f:auto_generated.eq[1]
eq[2] <= decode_u7f:auto_generated.eq[2]
eq[3] <= decode_u7f:auto_generated.eq[3]
eq[4] <= decode_u7f:auto_generated.eq[4]
eq[5] <= decode_u7f:auto_generated.eq[5]
eq[6] <= decode_u7f:auto_generated.eq[6]
eq[7] <= decode_u7f:auto_generated.eq[7]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_decode7:inst32|lpm_decode:lpm_decode_component|decode_u7f:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component
clock => cntr_4pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_4pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_4pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4pi:auto_generated.q[0]
q[1] <= cntr_4pi:auto_generated.q[1]
q[2] <= cntr_4pi:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|lpm_counter12:inst38|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~7.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
sclr => _~7.IN1
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|lpm_bustri7:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|lpm_bustri7:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|lpm_bustri7:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
SINGLE => ROW:inst14.SINGLE
SINGLE => ROW:inst11.SINGLE
SINGLE => ROW:inst8.SINGLE
SINGLE => ROW:inst.SINGLE
ROW_NUM[0] => inst21.IN0
ROW_NUM[0] => inst4.IN0
ROW_NUM[0] => inst2.IN0
ROW_NUM[0] => inst7.IN0
ROW_NUM[0] => inst6.IN0
ROW_NUM[0] => inst17.IN0
ROW_NUM[1] => inst1.IN0
ROW_NUM[2] => inst3.IN0
ROW_NUM[3] => inst5.IN0
WRITE => inst15.IN1
WRITE => inst12.IN1
WRITE => inst9.IN1
WRITE => inst7.IN1
CLC => ROW:inst14.CLC
CLC => ROW:inst11.CLC
CLC => ROW:inst8.CLC
CLC => ROW:inst.CLC
READ => inst16.IN1
READ => inst13.IN1
READ => inst10.IN1
READ => inst6.IN1
MISS_WRITE => inst20.IN1
MISS_WRITE => inst19.IN1
MISS_WRITE => inst18.IN1
MISS_WRITE => inst17.IN1
CELL_NUM[0] => ROW:inst14.CELL_NUM[0]
CELL_NUM[0] => ROW:inst11.CELL_NUM[0]
CELL_NUM[0] => ROW:inst8.CELL_NUM[0]
CELL_NUM[0] => ROW:inst.CELL_NUM[0]
CELL_NUM[1] => ROW:inst14.CELL_NUM[1]
CELL_NUM[1] => ROW:inst11.CELL_NUM[1]
CELL_NUM[1] => ROW:inst8.CELL_NUM[1]
CELL_NUM[1] => ROW:inst.CELL_NUM[1]
DATA_IN[0] => ROW:inst14.DATA_IN[0]
DATA_IN[0] => ROW:inst11.DATA_IN[0]
DATA_IN[0] => ROW:inst8.DATA_IN[0]
DATA_IN[0] => ROW:inst.DATA_IN[0]
DATA_IN[1] => ROW:inst14.DATA_IN[1]
DATA_IN[1] => ROW:inst11.DATA_IN[1]
DATA_IN[1] => ROW:inst8.DATA_IN[1]
DATA_IN[1] => ROW:inst.DATA_IN[1]
DATA_IN[2] => ROW:inst14.DATA_IN[2]
DATA_IN[2] => ROW:inst11.DATA_IN[2]
DATA_IN[2] => ROW:inst8.DATA_IN[2]
DATA_IN[2] => ROW:inst.DATA_IN[2]
DATA_IN[3] => ROW:inst14.DATA_IN[3]
DATA_IN[3] => ROW:inst11.DATA_IN[3]
DATA_IN[3] => ROW:inst8.DATA_IN[3]
DATA_IN[3] => ROW:inst.DATA_IN[3]
DATA_IN[4] => ROW:inst14.DATA_IN[4]
DATA_IN[4] => ROW:inst11.DATA_IN[4]
DATA_IN[4] => ROW:inst8.DATA_IN[4]
DATA_IN[4] => ROW:inst.DATA_IN[4]
DATA_IN[5] => ROW:inst14.DATA_IN[5]
DATA_IN[5] => ROW:inst11.DATA_IN[5]
DATA_IN[5] => ROW:inst8.DATA_IN[5]
DATA_IN[5] => ROW:inst.DATA_IN[5]
DATA_IN[6] => ROW:inst14.DATA_IN[6]
DATA_IN[6] => ROW:inst11.DATA_IN[6]
DATA_IN[6] => ROW:inst8.DATA_IN[6]
DATA_IN[6] => ROW:inst.DATA_IN[6]
DATA_IN[7] => ROW:inst14.DATA_IN[7]
DATA_IN[7] => ROW:inst11.DATA_IN[7]
DATA_IN[7] => ROW:inst8.DATA_IN[7]
DATA_IN[7] => ROW:inst.DATA_IN[7]
DATA_IN[8] => ROW:inst14.DATA_IN[8]
DATA_IN[8] => ROW:inst11.DATA_IN[8]
DATA_IN[8] => ROW:inst8.DATA_IN[8]
DATA_IN[8] => ROW:inst.DATA_IN[8]
DATA_IN[9] => ROW:inst14.DATA_IN[9]
DATA_IN[9] => ROW:inst11.DATA_IN[9]
DATA_IN[9] => ROW:inst8.DATA_IN[9]
DATA_IN[9] => ROW:inst.DATA_IN[9]
DATA_IN[10] => ROW:inst14.DATA_IN[10]
DATA_IN[10] => ROW:inst11.DATA_IN[10]
DATA_IN[10] => ROW:inst8.DATA_IN[10]
DATA_IN[10] => ROW:inst.DATA_IN[10]
DATA_IN[11] => ROW:inst14.DATA_IN[11]
DATA_IN[11] => ROW:inst11.DATA_IN[11]
DATA_IN[11] => ROW:inst8.DATA_IN[11]
DATA_IN[11] => ROW:inst.DATA_IN[11]
DATA_IN[12] => ROW:inst14.DATA_IN[12]
DATA_IN[12] => ROW:inst11.DATA_IN[12]
DATA_IN[12] => ROW:inst8.DATA_IN[12]
DATA_IN[12] => ROW:inst.DATA_IN[12]
DATA_IN[13] => ROW:inst14.DATA_IN[13]
DATA_IN[13] => ROW:inst11.DATA_IN[13]
DATA_IN[13] => ROW:inst8.DATA_IN[13]
DATA_IN[13] => ROW:inst.DATA_IN[13]
DATA_IN[14] => ROW:inst14.DATA_IN[14]
DATA_IN[14] => ROW:inst11.DATA_IN[14]
DATA_IN[14] => ROW:inst8.DATA_IN[14]
DATA_IN[14] => ROW:inst.DATA_IN[14]
DATA_IN[15] => ROW:inst14.DATA_IN[15]
DATA_IN[15] => ROW:inst11.DATA_IN[15]
DATA_IN[15] => ROW:inst8.DATA_IN[15]
DATA_IN[15] => ROW:inst.DATA_IN[15]
DATA_IN[16] => ROW:inst14.DATA_IN[16]
DATA_IN[16] => ROW:inst11.DATA_IN[16]
DATA_IN[16] => ROW:inst8.DATA_IN[16]
DATA_IN[16] => ROW:inst.DATA_IN[16]
DATA_IN[17] => ROW:inst14.DATA_IN[17]
DATA_IN[17] => ROW:inst11.DATA_IN[17]
DATA_IN[17] => ROW:inst8.DATA_IN[17]
DATA_IN[17] => ROW:inst.DATA_IN[17]
DATA_IN[18] => ROW:inst14.DATA_IN[18]
DATA_IN[18] => ROW:inst11.DATA_IN[18]
DATA_IN[18] => ROW:inst8.DATA_IN[18]
DATA_IN[18] => ROW:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst14|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst11|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst
DATA_OUT[0] <= DATA_OUT~18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT~17.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT~16.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT~15.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT~14.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT~13.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT~12.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT~11.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT~10.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT~9.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT~8.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT~7.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT~6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT~5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT~4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT~3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT~2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT~1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT~0.DB_MAX_OUTPUT_PORT_TYPE
CLC => inst1.CLK
CLC => lpm_counter13:inst4.clock
CLC => inst27.CLK
CLC => inst3.CLK
CLC => lpm_counter13:inst9.clock
CLC => CELL:inst20.CLC
CLC => CELL:inst18.CLC
CLC => CELL:inst17.CLC
CLC => CELL:inst.CLC
WRITE => inst1.DATAIN
WRITE => inst2.IN1
SINGLE => inst22.IN0
SINGLE => lpm_bustri6:inst6.enabledt
READ => lpm_counter13:inst4.sclr
READ => inst11.IN0
CELL_NUM[0] => lpm_bustri6:inst6.data[0]
CELL_NUM[1] => lpm_bustri6:inst6.data[1]
MISS_WRITE => inst3.DATAIN
MISS_WRITE => inst7.IN1
DATA_IN[0] => CELL:inst20.DATA_IN[0]
DATA_IN[0] => CELL:inst18.DATA_IN[0]
DATA_IN[0] => CELL:inst17.DATA_IN[0]
DATA_IN[0] => CELL:inst.DATA_IN[0]
DATA_IN[1] => CELL:inst20.DATA_IN[1]
DATA_IN[1] => CELL:inst18.DATA_IN[1]
DATA_IN[1] => CELL:inst17.DATA_IN[1]
DATA_IN[1] => CELL:inst.DATA_IN[1]
DATA_IN[2] => CELL:inst20.DATA_IN[2]
DATA_IN[2] => CELL:inst18.DATA_IN[2]
DATA_IN[2] => CELL:inst17.DATA_IN[2]
DATA_IN[2] => CELL:inst.DATA_IN[2]
DATA_IN[3] => CELL:inst20.DATA_IN[3]
DATA_IN[3] => CELL:inst18.DATA_IN[3]
DATA_IN[3] => CELL:inst17.DATA_IN[3]
DATA_IN[3] => CELL:inst.DATA_IN[3]
DATA_IN[4] => CELL:inst20.DATA_IN[4]
DATA_IN[4] => CELL:inst18.DATA_IN[4]
DATA_IN[4] => CELL:inst17.DATA_IN[4]
DATA_IN[4] => CELL:inst.DATA_IN[4]
DATA_IN[5] => CELL:inst20.DATA_IN[5]
DATA_IN[5] => CELL:inst18.DATA_IN[5]
DATA_IN[5] => CELL:inst17.DATA_IN[5]
DATA_IN[5] => CELL:inst.DATA_IN[5]
DATA_IN[6] => CELL:inst20.DATA_IN[6]
DATA_IN[6] => CELL:inst18.DATA_IN[6]
DATA_IN[6] => CELL:inst17.DATA_IN[6]
DATA_IN[6] => CELL:inst.DATA_IN[6]
DATA_IN[7] => CELL:inst20.DATA_IN[7]
DATA_IN[7] => CELL:inst18.DATA_IN[7]
DATA_IN[7] => CELL:inst17.DATA_IN[7]
DATA_IN[7] => CELL:inst.DATA_IN[7]
DATA_IN[8] => CELL:inst20.DATA_IN[8]
DATA_IN[8] => CELL:inst18.DATA_IN[8]
DATA_IN[8] => CELL:inst17.DATA_IN[8]
DATA_IN[8] => CELL:inst.DATA_IN[8]
DATA_IN[9] => CELL:inst20.DATA_IN[9]
DATA_IN[9] => CELL:inst18.DATA_IN[9]
DATA_IN[9] => CELL:inst17.DATA_IN[9]
DATA_IN[9] => CELL:inst.DATA_IN[9]
DATA_IN[10] => CELL:inst20.DATA_IN[10]
DATA_IN[10] => CELL:inst18.DATA_IN[10]
DATA_IN[10] => CELL:inst17.DATA_IN[10]
DATA_IN[10] => CELL:inst.DATA_IN[10]
DATA_IN[11] => CELL:inst20.DATA_IN[11]
DATA_IN[11] => CELL:inst18.DATA_IN[11]
DATA_IN[11] => CELL:inst17.DATA_IN[11]
DATA_IN[11] => CELL:inst.DATA_IN[11]
DATA_IN[12] => CELL:inst20.DATA_IN[12]
DATA_IN[12] => CELL:inst18.DATA_IN[12]
DATA_IN[12] => CELL:inst17.DATA_IN[12]
DATA_IN[12] => CELL:inst.DATA_IN[12]
DATA_IN[13] => CELL:inst20.DATA_IN[13]
DATA_IN[13] => CELL:inst18.DATA_IN[13]
DATA_IN[13] => CELL:inst17.DATA_IN[13]
DATA_IN[13] => CELL:inst.DATA_IN[13]
DATA_IN[14] => CELL:inst20.DATA_IN[14]
DATA_IN[14] => CELL:inst18.DATA_IN[14]
DATA_IN[14] => CELL:inst17.DATA_IN[14]
DATA_IN[14] => CELL:inst.DATA_IN[14]
DATA_IN[15] => CELL:inst20.DATA_IN[15]
DATA_IN[15] => CELL:inst18.DATA_IN[15]
DATA_IN[15] => CELL:inst17.DATA_IN[15]
DATA_IN[15] => CELL:inst.DATA_IN[15]
DATA_IN[16] => CELL:inst20.DATA_IN[16]
DATA_IN[16] => CELL:inst18.DATA_IN[16]
DATA_IN[16] => CELL:inst17.DATA_IN[16]
DATA_IN[16] => CELL:inst.DATA_IN[16]
DATA_IN[17] => CELL:inst20.DATA_IN[17]
DATA_IN[17] => CELL:inst18.DATA_IN[17]
DATA_IN[17] => CELL:inst17.DATA_IN[17]
DATA_IN[17] => CELL:inst.DATA_IN[17]
DATA_IN[18] => CELL:inst20.DATA_IN[18]
DATA_IN[18] => CELL:inst18.DATA_IN[18]
DATA_IN[18] => CELL:inst17.DATA_IN[18]
DATA_IN[18] => CELL:inst.DATA_IN[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst20|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_decode2:inst13|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst4|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_bustri6:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|lpm_counter13:inst9|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst18|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst17|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst
DATA_OUT[0] <= lpm_bustri1:inst13.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst13.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst13.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst13.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst13.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst13.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst13.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst13.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst13.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst13.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst13.tridata[10]
DATA_OUT[11] <= lpm_bustri1:inst13.tridata[11]
DATA_OUT[12] <= lpm_bustri1:inst13.tridata[12]
DATA_OUT[13] <= lpm_bustri1:inst13.tridata[13]
DATA_OUT[14] <= lpm_bustri1:inst13.tridata[14]
DATA_OUT[15] <= lpm_bustri1:inst13.tridata[15]
DATA_OUT[16] <= lpm_bustri1:inst13.tridata[16]
DATA_OUT[17] <= lpm_bustri1:inst13.tridata[17]
DATA_OUT[18] <= lpm_bustri1:inst13.tridata[18]
ENABLE => inst3.IN0
ENABLE => inst2.IN1
READ => inst3.IN1
CLC => lpm_dff0:inst.clock
WRITE => inst2.IN0
DATA_IN[0] => lpm_bustri1:inst12.data[0]
DATA_IN[1] => lpm_bustri1:inst12.data[1]
DATA_IN[2] => lpm_bustri1:inst12.data[2]
DATA_IN[3] => lpm_bustri1:inst12.data[3]
DATA_IN[4] => lpm_bustri1:inst12.data[4]
DATA_IN[5] => lpm_bustri1:inst12.data[5]
DATA_IN[6] => lpm_bustri1:inst12.data[6]
DATA_IN[7] => lpm_bustri1:inst12.data[7]
DATA_IN[8] => lpm_bustri1:inst12.data[8]
DATA_IN[9] => lpm_bustri1:inst12.data[9]
DATA_IN[10] => lpm_bustri1:inst12.data[10]
DATA_IN[11] => lpm_bustri1:inst12.data[11]
DATA_IN[12] => lpm_bustri1:inst12.data[12]
DATA_IN[13] => lpm_bustri1:inst12.data[13]
DATA_IN[14] => lpm_bustri1:inst12.data[14]
DATA_IN[15] => lpm_bustri1:inst12.data[15]
DATA_IN[16] => lpm_bustri1:inst12.data[16]
DATA_IN[17] => lpm_bustri1:inst12.data[17]
DATA_IN[18] => lpm_bustri1:inst12.data[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst|CELL:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|lpm_decode16:inst38
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|course-project|MEMORY:inst3|lpm_decode16:inst38|lpm_decode:lpm_decode_component
data[0] => decode_p7f:auto_generated.data[0]
data[1] => decode_p7f:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_p7f:auto_generated.eq[0]
eq[1] <= decode_p7f:auto_generated.eq[1]
eq[2] <= decode_p7f:auto_generated.eq[2]
eq[3] <= decode_p7f:auto_generated.eq[3]


|course-project|MEMORY:inst3|lpm_decode16:inst38|lpm_decode:lpm_decode_component|decode_p7f:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|lpm_counter11:inst23
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|course-project|MEMORY:inst3|lpm_counter11:inst23|lpm_counter:lpm_counter_component
clock => cntr_3pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_3pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3pi:auto_generated.q[0]
q[1] <= cntr_3pi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|lpm_counter11:inst23|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
sclr => _~5.IN1
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|course-project|MEMORY:inst3|lpm_constant7:inst2
result[0] <= lpm_constant:lpm_constant_component.result[0]


|course-project|MEMORY:inst3|lpm_constant7:inst2|lpm_constant:lpm_constant_component
result[0] <= <GND>


|course-project|MEMORY:inst3|MEM:inst4
DATA_OUT[0] <= lpm_bustri5:inst12.tridata[0]
DATA_OUT[1] <= lpm_bustri5:inst12.tridata[1]
DATA_OUT[2] <= lpm_bustri5:inst12.tridata[2]
DATA_OUT[3] <= lpm_bustri5:inst12.tridata[3]
DATA_OUT[4] <= lpm_bustri5:inst12.tridata[4]
DATA_OUT[5] <= lpm_bustri5:inst12.tridata[5]
DATA_OUT[6] <= lpm_bustri5:inst12.tridata[6]
DATA_OUT[7] <= lpm_bustri5:inst12.tridata[7]
DATA_OUT[8] <= lpm_bustri5:inst12.tridata[8]
DATA_OUT[9] <= lpm_bustri5:inst12.tridata[9]
DATA_OUT[10] <= lpm_bustri5:inst12.tridata[10]
DATA_OUT[11] <= lpm_bustri5:inst12.tridata[11]
DATA_OUT[12] <= lpm_bustri5:inst12.tridata[12]
DATA_OUT[13] <= lpm_bustri5:inst12.tridata[13]
DATA_OUT[14] <= lpm_bustri5:inst12.tridata[14]
DATA_OUT[15] <= lpm_bustri5:inst12.tridata[15]
DATA_OUT[16] <= lpm_bustri5:inst12.tridata[16]
DATA_OUT[17] <= lpm_bustri5:inst12.tridata[17]
DATA_OUT[18] <= lpm_bustri5:inst12.tridata[18]
READ => lpm_bustri5:inst12.enabledt
READ => inst4.IN0
READ => LPM_RAM_IO:inst3.outenab
READ => inst5.DATAIN
READ => inst9.IN1
WRITE => inst4.IN1
WRITE => LPM_RAM_IO:inst3.we
WRITE => inst2.DATAIN
WRITE => inst7.IN1
WRITE => lpm_bustri5:inst13.enabledt
CLC => LPM_RAM_IO:inst3.inclock
CLC => inst15.CLK
CLC => inst2.CLK
CLC => inst5.CLK
CLC => inst14.IN0
ARAM[0] => ~NO_FANOUT~
ARAM[1] => ~NO_FANOUT~
ARAM[2] => lpm_counter2:inst.data[2]
ARAM[3] => lpm_counter2:inst.data[3]
ARAM[4] => lpm_counter2:inst.data[4]
ARAM[5] => lpm_counter2:inst.data[5]
ARAM[6] => lpm_counter2:inst.data[6]
ARAM[7] => lpm_counter2:inst.data[7]
ARAM[8] => lpm_counter2:inst.data[8]
ARAM[9] => lpm_counter2:inst.data[9]
ARAM[10] => lpm_counter2:inst.data[10]
ARAM[11] => lpm_counter2:inst.data[11]
DATA_IN[0] => lpm_bustri5:inst13.data[0]
DATA_IN[1] => lpm_bustri5:inst13.data[1]
DATA_IN[2] => lpm_bustri5:inst13.data[2]
DATA_IN[3] => lpm_bustri5:inst13.data[3]
DATA_IN[4] => lpm_bustri5:inst13.data[4]
DATA_IN[5] => lpm_bustri5:inst13.data[5]
DATA_IN[6] => lpm_bustri5:inst13.data[6]
DATA_IN[7] => lpm_bustri5:inst13.data[7]
DATA_IN[8] => lpm_bustri5:inst13.data[8]
DATA_IN[9] => lpm_bustri5:inst13.data[9]
DATA_IN[10] => lpm_bustri5:inst13.data[10]
DATA_IN[11] => lpm_bustri5:inst13.data[11]
DATA_IN[12] => lpm_bustri5:inst13.data[12]
DATA_IN[13] => lpm_bustri5:inst13.data[13]
DATA_IN[14] => lpm_bustri5:inst13.data[14]
DATA_IN[15] => lpm_bustri5:inst13.data[15]
DATA_IN[16] => lpm_bustri5:inst13.data[16]
DATA_IN[17] => lpm_bustri5:inst13.data[17]
DATA_IN[18] => lpm_bustri5:inst13.data[18]


|course-project|MEMORY:inst3|MEM:inst4|lpm_bustri5:inst12
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|MEM:inst4|lpm_bustri5:inst12|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|MEM:inst4|LPM_RAM_IO:inst3
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
dio[10] <> datatri[10]
dio[11] <> datatri[11]
dio[12] <> datatri[12]
dio[13] <> datatri[13]
dio[14] <> datatri[14]
dio[15] <> datatri[15]
dio[16] <> datatri[16]
dio[17] <> datatri[17]
dio[18] <> datatri[18]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
address[11] => altram:sram.address[11]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
outenab => _~0.IN0
outenab => datatri[18]~0.IN0
memenab => _~2.IN1
memenab => datatri[18]~0.IN1
we => _~1.IN0


|course-project|MEMORY:inst3|MEM:inst4|LPM_RAM_IO:inst3|altram:sram
we => _~0.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
address[11] => altsyncram:ram_block.address_a[11]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _~0.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]
q[16] <= altsyncram:ram_block.q_a[16]
q[17] <= altsyncram:ram_block.q_a[17]
q[18] <= altsyncram:ram_block.q_a[18]


|course-project|MEMORY:inst3|MEM:inst4|LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block
wren_a => altsyncram_ki91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ki91:auto_generated.data_a[0]
data_a[1] => altsyncram_ki91:auto_generated.data_a[1]
data_a[2] => altsyncram_ki91:auto_generated.data_a[2]
data_a[3] => altsyncram_ki91:auto_generated.data_a[3]
data_a[4] => altsyncram_ki91:auto_generated.data_a[4]
data_a[5] => altsyncram_ki91:auto_generated.data_a[5]
data_a[6] => altsyncram_ki91:auto_generated.data_a[6]
data_a[7] => altsyncram_ki91:auto_generated.data_a[7]
data_a[8] => altsyncram_ki91:auto_generated.data_a[8]
data_a[9] => altsyncram_ki91:auto_generated.data_a[9]
data_a[10] => altsyncram_ki91:auto_generated.data_a[10]
data_a[11] => altsyncram_ki91:auto_generated.data_a[11]
data_a[12] => altsyncram_ki91:auto_generated.data_a[12]
data_a[13] => altsyncram_ki91:auto_generated.data_a[13]
data_a[14] => altsyncram_ki91:auto_generated.data_a[14]
data_a[15] => altsyncram_ki91:auto_generated.data_a[15]
data_a[16] => altsyncram_ki91:auto_generated.data_a[16]
data_a[17] => altsyncram_ki91:auto_generated.data_a[17]
data_a[18] => altsyncram_ki91:auto_generated.data_a[18]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ki91:auto_generated.address_a[0]
address_a[1] => altsyncram_ki91:auto_generated.address_a[1]
address_a[2] => altsyncram_ki91:auto_generated.address_a[2]
address_a[3] => altsyncram_ki91:auto_generated.address_a[3]
address_a[4] => altsyncram_ki91:auto_generated.address_a[4]
address_a[5] => altsyncram_ki91:auto_generated.address_a[5]
address_a[6] => altsyncram_ki91:auto_generated.address_a[6]
address_a[7] => altsyncram_ki91:auto_generated.address_a[7]
address_a[8] => altsyncram_ki91:auto_generated.address_a[8]
address_a[9] => altsyncram_ki91:auto_generated.address_a[9]
address_a[10] => altsyncram_ki91:auto_generated.address_a[10]
address_a[11] => altsyncram_ki91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ki91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ki91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ki91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ki91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ki91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ki91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ki91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ki91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ki91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ki91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ki91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ki91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ki91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ki91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ki91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ki91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ki91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ki91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ki91:auto_generated.q_a[17]
q_a[18] <= altsyncram_ki91:auto_generated.q_a[18]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|course-project|MEMORY:inst3|MEM:inst4|LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block|altsyncram_ki91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE


|course-project|MEMORY:inst3|MEM:inst4|lpm_counter2:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]


|course-project|MEMORY:inst3|MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_dbj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_dbj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_dbj:auto_generated.sload
data[0] => cntr_dbj:auto_generated.data[0]
data[1] => cntr_dbj:auto_generated.data[1]
data[2] => cntr_dbj:auto_generated.data[2]
data[3] => cntr_dbj:auto_generated.data[3]
data[4] => cntr_dbj:auto_generated.data[4]
data[5] => cntr_dbj:auto_generated.data[5]
data[6] => cntr_dbj:auto_generated.data[6]
data[7] => cntr_dbj:auto_generated.data[7]
data[8] => cntr_dbj:auto_generated.data[8]
data[9] => cntr_dbj:auto_generated.data[9]
data[10] => cntr_dbj:auto_generated.data[10]
data[11] => cntr_dbj:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_dbj:auto_generated.q[0]
q[1] <= cntr_dbj:auto_generated.q[1]
q[2] <= cntr_dbj:auto_generated.q[2]
q[3] <= cntr_dbj:auto_generated.q[3]
q[4] <= cntr_dbj:auto_generated.q[4]
q[5] <= cntr_dbj:auto_generated.q[5]
q[6] <= cntr_dbj:auto_generated.q[6]
q[7] <= cntr_dbj:auto_generated.q[7]
q[8] <= cntr_dbj:auto_generated.q[8]
q[9] <= cntr_dbj:auto_generated.q[9]
q[10] <= cntr_dbj:auto_generated.q[10]
q[11] <= cntr_dbj:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|course-project|MEMORY:inst3|MEM:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_dbj:auto_generated
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~25.IN0
data[0] => _~24.IN1
data[1] => _~23.IN1
data[2] => _~22.IN1
data[3] => _~21.IN1
data[4] => _~20.IN1
data[5] => _~19.IN1
data[6] => _~18.IN1
data[7] => _~17.IN1
data[8] => _~16.IN1
data[9] => _~15.IN1
data[10] => _~14.IN1
data[11] => _~13.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
sload => _~27.IN1
sload => counter_reg_bit1a[11]~13.IN1


|course-project|MEMORY:inst3|MEM:inst4|lpm_bustri5:inst13
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
data[16] => lpm_bustri:lpm_bustri_component.data[16]
data[17] => lpm_bustri:lpm_bustri_component.data[17]
data[18] => lpm_bustri:lpm_bustri_component.data[18]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]
tridata[16] <> lpm_bustri:lpm_bustri_component.tridata[16]
tridata[17] <> lpm_bustri:lpm_bustri_component.tridata[17]
tridata[18] <> lpm_bustri:lpm_bustri_component.tridata[18]


|course-project|MEMORY:inst3|MEM:inst4|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
tridata[16] <> dout[16]
tridata[17] <> dout[17]
tridata[18] <> dout[18]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
data[16] => dout[16].DATAIN
data[17] => dout[17].DATAIN
data[18] => dout[18].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[18].OE
enabledt => dout[17].OE
enabledt => dout[16].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~18.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~17.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~15.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~14.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~13.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~12.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~11.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~10.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~9.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~8.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~7.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~6.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~5.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~4.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~3.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~2.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|lpm_bustri12:inst11
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|lpm_bustri12:inst11|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|lpm_bustri12:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|lpm_bustri12:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|lpm_dff5:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]


|course-project|MEMORY:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


|course-project|MEMORY:inst3|lpm_bustri12:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]


|course-project|MEMORY:inst3|lpm_bustri12:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|lpm_bustri17:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|lpm_bustri17:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|course-project|lpm_bustri17:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|course-project|lpm_bustri17:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


