$date
	Sun Aug 09 16:49:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led8 $end
$var wire 1 " led7 $end
$var wire 1 # led6 $end
$var wire 1 $ led5 $end
$var wire 1 % led4 $end
$var wire 1 & led3 $end
$var wire 1 ' led2 $end
$var wire 1 ( led1 $end
$var reg 1 ) p1 $end
$var reg 1 * p10 $end
$var reg 1 + p11 $end
$var reg 1 , p12 $end
$var reg 1 - p13 $end
$var reg 1 . p14 $end
$var reg 1 / p2 $end
$var reg 1 0 p3 $end
$var reg 1 1 p4 $end
$var reg 1 2 p5 $end
$var reg 1 3 p6 $end
$var reg 1 4 p7 $end
$var reg 1 5 p8 $end
$var reg 1 6 p9 $end
$scope module pr1 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 ( out1 $end
$var wire 1 7 s1 $end
$var wire 1 8 s2 $end
$var wire 1 9 s3 $end
$var wire 1 : s4 $end
$var wire 1 ; wa $end
$var wire 1 < wb $end
$var wire 1 = wc $end
$upscope $end
$scope module pr2 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 ' out2 $end
$var wire 1 > s5 $end
$var wire 1 ? s6 $end
$var wire 1 @ wa $end
$var wire 1 A wb $end
$var wire 1 B wc $end
$upscope $end
$scope module pr3 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 C $end
$var wire 1 4 D $end
$var wire 1 & out3 $end
$var wire 1 C s10 $end
$var wire 1 D s11 $end
$var wire 1 E s12 $end
$var wire 1 F s13 $end
$var wire 1 G s14 $end
$var wire 1 H s7 $end
$var wire 1 I s8 $end
$var wire 1 J s9 $end
$var wire 1 K wa $end
$var wire 1 L wb $end
$var wire 1 M wc $end
$var wire 1 N wd $end
$upscope $end
$scope module pr4 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 C $end
$var wire 1 4 D $end
$var wire 1 % out4 $end
$var wire 1 O s15 $end
$var wire 1 P s16 $end
$var wire 1 Q s17 $end
$var wire 1 R wa $end
$var wire 1 S wb $end
$var wire 1 T wc $end
$var wire 1 U wd $end
$upscope $end
$scope module pr5 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 $ out5 $end
$upscope $end
$scope module pr6 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 # out6 $end
$upscope $end
$scope module pr7 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 " out7 $end
$upscope $end
$scope module pr8 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 ! out8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1'
1(
18
1>
17
1=
1B
1<
1A
1;
09
0:
1@
0?
00
0/
0)
#2
0(
0'
07
08
0>
0=
0B
10
#3
1(
17
1=
1B
0<
0A
00
1/
#4
0(
07
0=
0B
10
#5
1(
1'
18
1:
1>
1?
1=
1B
1<
1A
0;
0@
00
0/
1)
#6
08
0>
0=
19
0B
10
#7
0'
0(
0:
0?
1=
09
1B
0<
0A
00
1/
#8
1&
1(
1H
0%
0=
19
0B
1N
1U
1M
0D
1T
1L
0C
0G
1S
1K
0I
0J
0E
0F
1R
0O
0P
0Q
10
04
03
02
01
#9
0&
0H
0N
0U
14
#10
1N
1U
0M
0T
04
13
#11
0N
1D
0U
14
#12
1N
1U
1M
0D
1T
0L
0S
04
03
12
#13
1&
0N
1G
0U
14
#14
1&
1C
1N
0G
1U
0M
0T
04
13
#15
0&
0C
0N
0U
14
#16
1%
1O
1N
1U
1M
1T
1L
1S
0K
0R
04
03
02
11
#17
1&
0%
0O
0N
1F
0U
14
#18
1&
1J
1N
0F
1U
0M
0T
04
13
#19
0&
0J
1%
0N
0U
1Q
14
#20
1&
1I
1O
1N
1U
1M
1T
0Q
0L
0S
1P
04
03
12
#21
0&
0I
0O
0N
0U
14
#22
1N
1U
0M
0T
04
13
#23
1&
0N
1E
0U
1Q
14
#50
1$
1"
0+
0*
06
05
#51
0$
1+
#52
0+
1*
#53
1+
#54
0"
0+
0*
16
#55
1+
#56
0+
1*
#57
1+
#58
1$
1"
0+
0*
06
15
#59
1+
#60
0+
1*
#61
1+
#62
0+
0*
16
#63
1+
#64
0+
1*
#65
0$
1+
#70
1!
1#
0.
0-
0,
#71
0!
1.
#72
0#
1!
0.
1-
#73
1#
1.
#74
0!
0.
0-
1,
#75
1.
#76
0#
1!
0.
1-
#77
1#
1.
#100
