
bootloader_iot_box.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003734  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08003918  08003918  00004918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b90  08003b90  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003b90  08003b90  00004b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b98  08003b98  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b98  08003b98  00004b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b9c  08003b9c  00004b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003ba0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a38  20000068  08003c08  00005068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000aa0  08003c08  00005aa0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000999d  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000223d  00000000  00000000  0000ea2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  00010c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b4  00000000  00000000  00011550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e47  00000000  00000000  00011c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c674  00000000  00000000  0002ba4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091d05  00000000  00000000  000380bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9dc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002788  00000000  00000000  000c9e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000cc590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000068 	.word	0x20000068
 8000200:	00000000 	.word	0x00000000
 8000204:	08003900 	.word	0x08003900

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000006c 	.word	0x2000006c
 8000220:	08003900 	.word	0x08003900

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <GetPage>:
 * Some STM32F103C8 have 64 KB FLASH Memory, so I guess they have Page 0 to Page 63 only.
 */

/* FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller */
static uint32_t GetPage(uint32_t Address)
{
 8000234:	b480      	push	{r7}
 8000236:	b085      	sub	sp, #20
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 800023c:	2300      	movs	r3, #0
 800023e:	60fb      	str	r3, [r7, #12]
 8000240:	e015      	b.n	800026e <GetPage+0x3a>
  {
	  if((Address < (0x08000000 + (FLASH_PAGE_SIZE *(indx+1))) ) && (Address >= (0x08000000 + FLASH_PAGE_SIZE*indx)))
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 8000248:	02db      	lsls	r3, r3, #11
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	429a      	cmp	r2, r3
 800024e:	d20b      	bcs.n	8000268 <GetPage+0x34>
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000256:	02db      	lsls	r3, r3, #11
 8000258:	687a      	ldr	r2, [r7, #4]
 800025a:	429a      	cmp	r2, r3
 800025c:	d304      	bcc.n	8000268 <GetPage+0x34>
	  {
		  return (0x08000000 + FLASH_PAGE_SIZE*indx);
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000264:	02db      	lsls	r3, r3, #11
 8000266:	e006      	b.n	8000276 <GetPage+0x42>
  for (int indx=0; indx<128; indx++)
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	3301      	adds	r3, #1
 800026c:	60fb      	str	r3, [r7, #12]
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2b7f      	cmp	r3, #127	@ 0x7f
 8000272:	dde6      	ble.n	8000242 <GetPage+0xe>
	  }
  }

  return 0;
 8000274:	2300      	movs	r3, #0
}
 8000276:	4618      	mov	r0, r3
 8000278:	3714      	adds	r7, #20
 800027a:	46bd      	mov	sp, r7
 800027c:	bc80      	pop	{r7}
 800027e:	4770      	bx	lr

08000280 <Flash_Write_Data>:
   float float_variable =  thing.a;
   return float_variable;
}

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *Data, uint16_t numberofwords)
{
 8000280:	b5b0      	push	{r4, r5, r7, lr}
 8000282:	b08a      	sub	sp, #40	@ 0x28
 8000284:	af00      	add	r7, sp, #0
 8000286:	60f8      	str	r0, [r7, #12]
 8000288:	60b9      	str	r1, [r7, #8]
 800028a:	4613      	mov	r3, r2
 800028c:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 800028e:	2300      	movs	r3, #0
 8000290:	627b      	str	r3, [r7, #36]	@ 0x24

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 8000292:	f001 f8dd 	bl	8001450 <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 8000296:	68f8      	ldr	r0, [r7, #12]
 8000298:	f7ff ffcc 	bl	8000234 <GetPage>
 800029c:	6238      	str	r0, [r7, #32]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 800029e:	88fb      	ldrh	r3, [r7, #6]
 80002a0:	009b      	lsls	r3, r3, #2
 80002a2:	461a      	mov	r2, r3
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	4413      	add	r3, r2
 80002a8:	61fb      	str	r3, [r7, #28]
	  uint32_t EndPage = GetPage(EndPageAdress);
 80002aa:	69f8      	ldr	r0, [r7, #28]
 80002ac:	f7ff ffc2 	bl	8000234 <GetPage>
 80002b0:	61b8      	str	r0, [r7, #24]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80002b2:	4b20      	ldr	r3, [pc, #128]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 80002b8:	4a1e      	ldr	r2, [pc, #120]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002ba:	6a3b      	ldr	r3, [r7, #32]
 80002bc:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 80002be:	69ba      	ldr	r2, [r7, #24]
 80002c0:	6a3b      	ldr	r3, [r7, #32]
 80002c2:	1ad3      	subs	r3, r2, r3
 80002c4:	0adb      	lsrs	r3, r3, #11
 80002c6:	3301      	adds	r3, #1
 80002c8:	4a1a      	ldr	r2, [pc, #104]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002ca:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80002cc:	f107 0314 	add.w	r3, r7, #20
 80002d0:	4619      	mov	r1, r3
 80002d2:	4818      	ldr	r0, [pc, #96]	@ (8000334 <Flash_Write_Data+0xb4>)
 80002d4:	f001 f9ae 	bl	8001634 <HAL_FLASHEx_Erase>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d01f      	beq.n	800031e <Flash_Write_Data+0x9e>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 80002de:	f001 f8ed 	bl	80014bc <HAL_FLASH_GetError>
 80002e2:	4603      	mov	r3, r0
 80002e4:	e022      	b.n	800032c <Flash_Write_Data+0xac>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, Data[sofar]) == HAL_OK)
 80002e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002e8:	009b      	lsls	r3, r3, #2
 80002ea:	68ba      	ldr	r2, [r7, #8]
 80002ec:	4413      	add	r3, r2
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	2200      	movs	r2, #0
 80002f2:	461c      	mov	r4, r3
 80002f4:	4615      	mov	r5, r2
 80002f6:	4622      	mov	r2, r4
 80002f8:	462b      	mov	r3, r5
 80002fa:	68f9      	ldr	r1, [r7, #12]
 80002fc:	2002      	movs	r0, #2
 80002fe:	f001 f837 	bl	8001370 <HAL_FLASH_Program>
 8000302:	4603      	mov	r3, r0
 8000304:	2b00      	cmp	r3, #0
 8000306:	d106      	bne.n	8000316 <Flash_Write_Data+0x96>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	3304      	adds	r3, #4
 800030c:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 800030e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000310:	3301      	adds	r3, #1
 8000312:	627b      	str	r3, [r7, #36]	@ 0x24
 8000314:	e003      	b.n	800031e <Flash_Write_Data+0x9e>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8000316:	f001 f8d1 	bl	80014bc <HAL_FLASH_GetError>
 800031a:	4603      	mov	r3, r0
 800031c:	e006      	b.n	800032c <Flash_Write_Data+0xac>
	   while (sofar<numberofwords)
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000322:	429a      	cmp	r2, r3
 8000324:	dbdf      	blt.n	80002e6 <Flash_Write_Data+0x66>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8000326:	f001 f8b9 	bl	800149c <HAL_FLASH_Lock>

	   return 0;
 800032a:	2300      	movs	r3, #0
}
 800032c:	4618      	mov	r0, r3
 800032e:	3728      	adds	r7, #40	@ 0x28
 8000330:	46bd      	mov	sp, r7
 8000332:	bdb0      	pop	{r4, r5, r7, pc}
 8000334:	20000084 	.word	0x20000084

08000338 <debugPrint>:
extern CRC_HandleTypeDef hcrc;
extern UART_HandleTypeDef huart1;


void debugPrint(const char *fmt, ...)
{
 8000338:	b40f      	push	{r0, r1, r2, r3}
 800033a:	b580      	push	{r7, lr}
 800033c:	b0c6      	sub	sp, #280	@ 0x118
 800033e:	af00      	add	r7, sp, #0
		char buff[128] = {0};
 8000340:	2300      	movs	r3, #0
 8000342:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000346:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800034a:	227c      	movs	r2, #124	@ 0x7c
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f002 fe46 	bl	8002fe0 <memset>
		char buff2[145] = {0};
 8000354:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000358:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	3304      	adds	r3, #4
 8000362:	228d      	movs	r2, #141	@ 0x8d
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f002 fe3a 	bl	8002fe0 <memset>
		va_list arg;
		va_start(arg, fmt);
 800036c:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8000370:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000374:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000378:	601a      	str	r2, [r3, #0]
		vsprintf(buff, fmt, arg);
 800037a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800037e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000382:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8000386:	681a      	ldr	r2, [r3, #0]
 8000388:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 800038c:	f002 fe1e 	bl	8002fcc <vsiprintf>
		va_end(arg);
		sprintf(buff2,"@>%s",buff);
 8000390:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	490c      	ldr	r1, [pc, #48]	@ (80003c8 <debugPrint+0x90>)
 8000398:	4618      	mov	r0, r3
 800039a:	f002 fde1 	bl	8002f60 <siprintf>
		HAL_UART_Transmit(&huart1,(uint8_t*)buff2,strlen(buff2),HAL_MAX_DELAY);
 800039e:	1d3b      	adds	r3, r7, #4
 80003a0:	4618      	mov	r0, r3
 80003a2:	f7ff ff3f 	bl	8000224 <strlen>
 80003a6:	4603      	mov	r3, r0
 80003a8:	b29a      	uxth	r2, r3
 80003aa:	1d39      	adds	r1, r7, #4
 80003ac:	f04f 33ff 	mov.w	r3, #4294967295
 80003b0:	4806      	ldr	r0, [pc, #24]	@ (80003cc <debugPrint+0x94>)
 80003b2:	f002 f80f 	bl	80023d4 <HAL_UART_Transmit>
}
 80003b6:	bf00      	nop
 80003b8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80003bc:	46bd      	mov	sp, r7
 80003be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80003c2:	b004      	add	sp, #16
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	08003918 	.word	0x08003918
 80003cc:	2000089c 	.word	0x2000089c

080003d0 <round_up_u32>:
	.isNeedUpdateFirmware = 1,
	.crc32 = 0x96655B80
};
uint8_t buffer_page_read_write[CODE_PAGE_SIZE];//buffer to read write flash, assurance roundup 4 byte unit write flash
static uint32_t round_up_u32(uint32_t len)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
    if (len % sizeof(uint32_t))
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	f003 0303 	and.w	r3, r3, #3
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d004      	beq.n	80003ec <round_up_u32+0x1c>
    {
        return (len + sizeof(uint32_t) - (len % sizeof(uint32_t)));
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	f023 0303 	bic.w	r3, r3, #3
 80003e8:	3304      	adds	r3, #4
 80003ea:	e000      	b.n	80003ee <round_up_u32+0x1e>
    }

    return len;
 80003ec:	687b      	ldr	r3, [r7, #4]
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	370c      	adds	r7, #12
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bc80      	pop	{r7}
 80003f6:	4770      	bx	lr

080003f8 <firmware_update_commitStateFirmware>:
    	debugPrint("%02X ", *((uint8_t*)buf + i));
    }
    debugPrint("\n");
}
void firmware_update_commitStateFirmware(bool isSuccess)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	4603      	mov	r3, r0
 8000400:	71fb      	strb	r3, [r7, #7]
		fwUpdateInfo.isNeedUpdateFirmware = false;
 8000402:	4b11      	ldr	r3, [pc, #68]	@ (8000448 <firmware_update_commitStateFirmware+0x50>)
 8000404:	2200      	movs	r2, #0
 8000406:	605a      	str	r2, [r3, #4]
		uint32_t crc32 = HAL_CRC_Calculate(&hcrc, (uint32_t*)&fwUpdateInfo, 2);
 8000408:	2202      	movs	r2, #2
 800040a:	490f      	ldr	r1, [pc, #60]	@ (8000448 <firmware_update_commitStateFirmware+0x50>)
 800040c:	480f      	ldr	r0, [pc, #60]	@ (800044c <firmware_update_commitStateFirmware+0x54>)
 800040e:	f000 fe3a 	bl	8001086 <HAL_CRC_Calculate>
 8000412:	60f8      	str	r0, [r7, #12]
//		uint32_t crc32 = crc32_compute((uint8_t*)&fwUpdateInfo,sizeof(firmware_update_info_t) - 4, NULL);
		fwUpdateInfo.crc32 = crc32;
 8000414:	4a0c      	ldr	r2, [pc, #48]	@ (8000448 <firmware_update_commitStateFirmware+0x50>)
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	6093      	str	r3, [r2, #8]
		memset(buffer_page_read_write, 0, CODE_PAGE_SIZE);
 800041a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800041e:	2100      	movs	r1, #0
 8000420:	480b      	ldr	r0, [pc, #44]	@ (8000450 <firmware_update_commitStateFirmware+0x58>)
 8000422:	f002 fddd 	bl	8002fe0 <memset>
		memcpy(buffer_page_read_write, &fwUpdateInfo, sizeof(fwUpdateInfo));
 8000426:	4b0a      	ldr	r3, [pc, #40]	@ (8000450 <firmware_update_commitStateFirmware+0x58>)
 8000428:	4a07      	ldr	r2, [pc, #28]	@ (8000448 <firmware_update_commitStateFirmware+0x50>)
 800042a:	ca07      	ldmia	r2, {r0, r1, r2}
 800042c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		FLASH_PageErase(FLASH_ADDR_FIRMWARE_UPDATE_INFO);
 8000430:	4808      	ldr	r0, [pc, #32]	@ (8000454 <firmware_update_commitStateFirmware+0x5c>)
 8000432:	f001 f987 	bl	8001744 <FLASH_PageErase>
		Flash_Write_Data(FLASH_ADDR_FIRMWARE_UPDATE_INFO, (uint32_t*)buffer_page_read_write,3);
 8000436:	2203      	movs	r2, #3
 8000438:	4905      	ldr	r1, [pc, #20]	@ (8000450 <firmware_update_commitStateFirmware+0x58>)
 800043a:	4806      	ldr	r0, [pc, #24]	@ (8000454 <firmware_update_commitStateFirmware+0x5c>)
 800043c:	f7ff ff20 	bl	8000280 <Flash_Write_Data>
//		fmc_erase_page_address(FLASH_ADDR_FIRMWARE_UPDATE_INFO);
//		fmc_program(FLASH_ADDR_FIRMWARE_UPDATE_INFO, (uint32_t*)buffer_page_read_write, round_up_u32(sizeof(fwUpdateInfo))/4);

}
 8000440:	bf00      	nop
 8000442:	3710      	adds	r7, #16
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	20000000 	.word	0x20000000
 800044c:	20000894 	.word	0x20000894
 8000450:	20000094 	.word	0x20000094
 8000454:	0803f000 	.word	0x0803f000

08000458 <firmware_update_checkHaveNewFimrware>:
bool firmware_update_checkHaveNewFimrware()
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
//		memset(buffer_page_read_write, 0, CODE_PAGE_SIZE);
//		memcpy(buffer_page_read_write, &fwUpdateInfo, sizeof(fwUpdateInfo));
//		user_flash_erase(FLASH_ADDR_FIRMWARE_UPDATE_INFO, 1);
//		user_flash_writeToFlash(FLASH_ADDR_FIRMWARE_UPDATE_INFO, (uint8_t*)buffer_page_read_write, round_up_u32(sizeof(fwUpdateInfo))/4);

		memcpy((void*)&fwUpdateInfo, (void*)FLASH_ADDR_FIRMWARE_UPDATE_INFO, sizeof(fwUpdateInfo));
 800045e:	4b1c      	ldr	r3, [pc, #112]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 8000460:	4a1c      	ldr	r2, [pc, #112]	@ (80004d4 <firmware_update_checkHaveNewFimrware+0x7c>)
 8000462:	ca07      	ldmia	r2, {r0, r1, r2}
 8000464:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		FIRMWARE_UPDATE_DGB("firmware info size %d: crc - 0x%08X\n", sizeof(firmware_update_info_t), fwUpdateInfo.crc32);
 8000468:	4b19      	ldr	r3, [pc, #100]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 800046a:	689b      	ldr	r3, [r3, #8]
 800046c:	461a      	mov	r2, r3
 800046e:	210c      	movs	r1, #12
 8000470:	4819      	ldr	r0, [pc, #100]	@ (80004d8 <firmware_update_checkHaveNewFimrware+0x80>)
 8000472:	f7ff ff61 	bl	8000338 <debugPrint>
//		NRF_LOG_HEXDUMP_INFO(&fwUpdateInfo, sizeof(firmware_update_info_t));
		uint32_t crc32 = HAL_CRC_Calculate(&hcrc, (uint32_t*)&fwUpdateInfo, 2);
 8000476:	2202      	movs	r2, #2
 8000478:	4915      	ldr	r1, [pc, #84]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 800047a:	4818      	ldr	r0, [pc, #96]	@ (80004dc <firmware_update_checkHaveNewFimrware+0x84>)
 800047c:	f000 fe03 	bl	8001086 <HAL_CRC_Calculate>
 8000480:	6078      	str	r0, [r7, #4]
//		uint32_t crc32 = crc32_compute((uint8_t*)&fwUpdateInfo,sizeof(firmware_update_info_t) - 4, NULL);
		FIRMWARE_UPDATE_DGB("crc cal: 0x%08X\n", crc32);
 8000482:	6879      	ldr	r1, [r7, #4]
 8000484:	4816      	ldr	r0, [pc, #88]	@ (80004e0 <firmware_update_checkHaveNewFimrware+0x88>)
 8000486:	f7ff ff57 	bl	8000338 <debugPrint>
		if(fwUpdateInfo.crc32 == 0xFFFFFFFF || fwUpdateInfo.crc32 != crc32)
 800048a:	4b11      	ldr	r3, [pc, #68]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000492:	d004      	beq.n	800049e <firmware_update_checkHaveNewFimrware+0x46>
 8000494:	4b0e      	ldr	r3, [pc, #56]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 8000496:	689b      	ldr	r3, [r3, #8]
 8000498:	687a      	ldr	r2, [r7, #4]
 800049a:	429a      	cmp	r2, r3
 800049c:	d003      	beq.n	80004a6 <firmware_update_checkHaveNewFimrware+0x4e>
		{
				FIRMWARE_UPDATE_DGB("fw info empty\n");
 800049e:	4811      	ldr	r0, [pc, #68]	@ (80004e4 <firmware_update_checkHaveNewFimrware+0x8c>)
 80004a0:	f7ff ff4a 	bl	8000338 <debugPrint>
 80004a4:	e00b      	b.n	80004be <firmware_update_checkHaveNewFimrware+0x66>
		}
		else
		{
				if(fwUpdateInfo.isNeedUpdateFirmware != 0)
 80004a6:	4b0a      	ldr	r3, [pc, #40]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d007      	beq.n	80004be <firmware_update_checkHaveNewFimrware+0x66>
				{
						FIRMWARE_UPDATE_DGB("Need update new firmware size %d byte\n",fwUpdateInfo.firmwareSize);
 80004ae:	4b08      	ldr	r3, [pc, #32]	@ (80004d0 <firmware_update_checkHaveNewFimrware+0x78>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4619      	mov	r1, r3
 80004b4:	480c      	ldr	r0, [pc, #48]	@ (80004e8 <firmware_update_checkHaveNewFimrware+0x90>)
 80004b6:	f7ff ff3f 	bl	8000338 <debugPrint>
						return true;
 80004ba:	2301      	movs	r3, #1
 80004bc:	e003      	b.n	80004c6 <firmware_update_checkHaveNewFimrware+0x6e>
				}
		}
		FIRMWARE_UPDATE_DGB("No need update firmware\n");
 80004be:	480b      	ldr	r0, [pc, #44]	@ (80004ec <firmware_update_checkHaveNewFimrware+0x94>)
 80004c0:	f7ff ff3a 	bl	8000338 <debugPrint>
		return false;
 80004c4:	2300      	movs	r3, #0
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000000 	.word	0x20000000
 80004d4:	0803f000 	.word	0x0803f000
 80004d8:	08003930 	.word	0x08003930
 80004dc:	20000894 	.word	0x20000894
 80004e0:	08003958 	.word	0x08003958
 80004e4:	0800396c 	.word	0x0800396c
 80004e8:	0800397c 	.word	0x0800397c
 80004ec:	080039a4 	.word	0x080039a4

080004f0 <firmware_update_updateNewFirmware>:


bool firmware_update_updateNewFirmware()
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b088      	sub	sp, #32
 80004f4:	af00      	add	r7, sp, #0
		uint32_t firmware_size = fwUpdateInfo.firmwareSize;
 80004f6:	4b31      	ldr	r3, [pc, #196]	@ (80005bc <firmware_update_updateNewFirmware+0xcc>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	60bb      	str	r3, [r7, #8]
		uint32_t num_page_need_erase;
		uint32_t firmware_bytes_left = firmware_size % CODE_PAGE_SIZE;
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000502:	607b      	str	r3, [r7, #4]
		if(firmware_bytes_left == 0)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d103      	bne.n	8000512 <firmware_update_updateNewFirmware+0x22>
		{
				num_page_need_erase = firmware_size/CODE_PAGE_SIZE;
 800050a:	68bb      	ldr	r3, [r7, #8]
 800050c:	0adb      	lsrs	r3, r3, #11
 800050e:	61fb      	str	r3, [r7, #28]
 8000510:	e003      	b.n	800051a <firmware_update_updateNewFirmware+0x2a>
		}
		else
		{
				num_page_need_erase = 1 + firmware_size/CODE_PAGE_SIZE;
 8000512:	68bb      	ldr	r3, [r7, #8]
 8000514:	0adb      	lsrs	r3, r3, #11
 8000516:	3301      	adds	r3, #1
 8000518:	61fb      	str	r3, [r7, #28]
		}

		uint32_t dst_addr = FLASH_ADDR_START_APPLICATION;
 800051a:	4b29      	ldr	r3, [pc, #164]	@ (80005c0 <firmware_update_updateNewFirmware+0xd0>)
 800051c:	61bb      	str	r3, [r7, #24]
		uint32_t src_addr = FLASH_ADDR_FIRMWARE_UPDATE_DOWNLOAD;
 800051e:	4b29      	ldr	r3, [pc, #164]	@ (80005c4 <firmware_update_updateNewFirmware+0xd4>)
 8000520:	617b      	str	r3, [r7, #20]


		FIRMWARE_UPDATE_DGB("Firmware size: %d bytes, num page erase: %d\n",firmware_size, num_page_need_erase);
 8000522:	69fa      	ldr	r2, [r7, #28]
 8000524:	68b9      	ldr	r1, [r7, #8]
 8000526:	4828      	ldr	r0, [pc, #160]	@ (80005c8 <firmware_update_updateNewFirmware+0xd8>)
 8000528:	f7ff ff06 	bl	8000338 <debugPrint>

		FIRMWARE_UPDATE_DGB("src_start_addr: 0x%08X, dst_start_addr: 0x%08X\n",src_addr,dst_addr);
 800052c:	69ba      	ldr	r2, [r7, #24]
 800052e:	6979      	ldr	r1, [r7, #20]
 8000530:	4826      	ldr	r0, [pc, #152]	@ (80005cc <firmware_update_updateNewFirmware+0xdc>)
 8000532:	f7ff ff01 	bl	8000338 <debugPrint>

		for(uint32_t page_idx = 0; page_idx < num_page_need_erase; page_idx++)
 8000536:	2300      	movs	r3, #0
 8000538:	613b      	str	r3, [r7, #16]
 800053a:	e030      	b.n	800059e <firmware_update_updateNewFirmware+0xae>
		{
				uint32_t size_copy = CODE_PAGE_SIZE;
 800053c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000540:	60fb      	str	r3, [r7, #12]
				FLASH_PageErase(dst_addr);
 8000542:	69b8      	ldr	r0, [r7, #24]
 8000544:	f001 f8fe 	bl	8001744 <FLASH_PageErase>
				if((page_idx	== num_page_need_erase - 1) && firmware_bytes_left > 0)
 8000548:	69fb      	ldr	r3, [r7, #28]
 800054a:	3b01      	subs	r3, #1
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	429a      	cmp	r2, r3
 8000550:	d106      	bne.n	8000560 <firmware_update_updateNewFirmware+0x70>
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d003      	beq.n	8000560 <firmware_update_updateNewFirmware+0x70>
				{
						size_copy = round_up_u32(firmware_bytes_left);
 8000558:	6878      	ldr	r0, [r7, #4]
 800055a:	f7ff ff39 	bl	80003d0 <round_up_u32>
 800055e:	60f8      	str	r0, [r7, #12]
				}
				FIRMWARE_UPDATE_DGB("copy from 0x%08X to 0x%08X with %d bytes\n",src_addr, dst_addr, size_copy);
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	69ba      	ldr	r2, [r7, #24]
 8000564:	6979      	ldr	r1, [r7, #20]
 8000566:	481a      	ldr	r0, [pc, #104]	@ (80005d0 <firmware_update_updateNewFirmware+0xe0>)
 8000568:	f7ff fee6 	bl	8000338 <debugPrint>
				memcpy(buffer_page_read_write, (void*)src_addr, size_copy);
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	4619      	mov	r1, r3
 8000572:	4818      	ldr	r0, [pc, #96]	@ (80005d4 <firmware_update_updateNewFirmware+0xe4>)
 8000574:	f002 fd68 	bl	8003048 <memcpy>
				Flash_Write_Data(dst_addr, (uint32_t*)buffer_page_read_write, size_copy/4);
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	089b      	lsrs	r3, r3, #2
 800057c:	b29b      	uxth	r3, r3
 800057e:	461a      	mov	r2, r3
 8000580:	4914      	ldr	r1, [pc, #80]	@ (80005d4 <firmware_update_updateNewFirmware+0xe4>)
 8000582:	69b8      	ldr	r0, [r7, #24]
 8000584:	f7ff fe7c 	bl	8000280 <Flash_Write_Data>

				dst_addr = dst_addr + CODE_PAGE_SIZE;
 8000588:	69bb      	ldr	r3, [r7, #24]
 800058a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800058e:	61bb      	str	r3, [r7, #24]
				src_addr = src_addr + CODE_PAGE_SIZE;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000596:	617b      	str	r3, [r7, #20]
		for(uint32_t page_idx = 0; page_idx < num_page_need_erase; page_idx++)
 8000598:	693b      	ldr	r3, [r7, #16]
 800059a:	3301      	adds	r3, #1
 800059c:	613b      	str	r3, [r7, #16]
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	69fb      	ldr	r3, [r7, #28]
 80005a2:	429a      	cmp	r2, r3
 80005a4:	d3ca      	bcc.n	800053c <firmware_update_updateNewFirmware+0x4c>
		}

		//calculate checksum or hash to verify
		dst_addr = FLASH_ADDR_START_APPLICATION;
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <firmware_update_updateNewFirmware+0xd0>)
 80005a8:	61bb      	str	r3, [r7, #24]
//		{
//				FIRMWARE_UPDATE_DGB("hash not match\n");
//				return false;
//		}
//		FIRMWARE_UPDATE_DGB("hash check OK\n");
		firmware_update_commitStateFirmware(true);
 80005aa:	2001      	movs	r0, #1
 80005ac:	f7ff ff24 	bl	80003f8 <firmware_update_commitStateFirmware>
		return true;
 80005b0:	2301      	movs	r3, #1
//			FIRMWARE_UPDATE_DGB("Something error!!!\n");
//
//		//return false if verify fails or any error
//		return false;
//
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	3720      	adds	r7, #32
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	20000000 	.word	0x20000000
 80005c0:	08008000 	.word	0x08008000
 80005c4:	08023000 	.word	0x08023000
 80005c8:	080039c0 	.word	0x080039c0
 80005cc:	080039f0 	.word	0x080039f0
 80005d0:	08003a20 	.word	0x08003a20
 80005d4:	20000094 	.word	0x20000094

080005d8 <BootJumpToApplication>:
#include "stdio.h"
#define ADDR_APP_PROGRAM 0x08008000
#include "stm32f1xx_hal.h"

void BootJumpToApplication(uint32_t appAddress)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e0:	b672      	cpsid	i
}
 80005e2:	bf00      	nop
    // VÃ´ hiá»‡u hÃ³a táº¥t cáº£ cÃ¡c ngáº¯t
    __disable_irq();

    // Reset táº¥t cáº£ cÃ¡c ngáº¯t pending trong NVIC
    for (uint32_t i = 0; i < 8; i++) {
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
 80005e8:	e010      	b.n	800060c <BootJumpToApplication+0x34>
        NVIC->ICER[i] = 0xFFFFFFFF;
 80005ea:	4a1c      	ldr	r2, [pc, #112]	@ (800065c <BootJumpToApplication+0x84>)
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	3320      	adds	r3, #32
 80005f0:	f04f 31ff 	mov.w	r1, #4294967295
 80005f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80005f8:	4a18      	ldr	r2, [pc, #96]	@ (800065c <BootJumpToApplication+0x84>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	3360      	adds	r3, #96	@ 0x60
 80005fe:	f04f 31ff 	mov.w	r1, #4294967295
 8000602:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0; i < 8; i++) {
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	3301      	adds	r3, #1
 800060a:	617b      	str	r3, [r7, #20]
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	2b07      	cmp	r3, #7
 8000610:	d9eb      	bls.n	80005ea <BootJumpToApplication+0x12>
    }

    // Táº¯t bá»™ Ä‘áº¿m SysTick
    SysTick->CTRL = 0;
 8000612:	4b13      	ldr	r3, [pc, #76]	@ (8000660 <BootJumpToApplication+0x88>)
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
    SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk;
 8000618:	4b12      	ldr	r3, [pc, #72]	@ (8000664 <BootJumpToApplication+0x8c>)
 800061a:	685b      	ldr	r3, [r3, #4]
 800061c:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <BootJumpToApplication+0x8c>)
 800061e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000622:	6053      	str	r3, [r2, #4]

    // VÃ´ hiá»‡u hÃ³a cÃ¡c lá»—i há»‡ thá»‘ng (usage, bus, memory faults)
    SCB->SHCSR &= ~(SCB_SHCSR_USGFAULTENA_Msk |
 8000624:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <BootJumpToApplication+0x8c>)
 8000626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000628:	4a0e      	ldr	r2, [pc, #56]	@ (8000664 <BootJumpToApplication+0x8c>)
 800062a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800062e:	6253      	str	r3, [r2, #36]	@ 0x24
                    SCB_SHCSR_BUSFAULTENA_Msk |
                    SCB_SHCSR_MEMFAULTENA_Msk);

    // Thiáº¿t láº­p láº¡i vector table Ä‘á»ƒ trá»? Ä‘áº¿n á»©ng dá»¥ng
    SCB->VTOR = appAddress;
 8000630:	4a0c      	ldr	r2, [pc, #48]	@ (8000664 <BootJumpToApplication+0x8c>)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6093      	str	r3, [r2, #8]

    // Thiáº¿t láº­p Main Stack Pointer tá»« vector table cá»§a á»©ng dá»¥ng
    __set_MSP(*((volatile uint32_t*)appAddress));
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	f383 8808 	msr	MSP, r3
}
 8000642:	bf00      	nop

    // Láº¥y Ä‘á»‹a chá»‰ cá»§a hÃ m reset handler tá»« vector table
    uint32_t jumpAddress = *((volatile uint32_t*)(appAddress + 4));
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	3304      	adds	r3, #4
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	613b      	str	r3, [r7, #16]
    void (*resetHandler)(void) = (void*)jumpAddress;
 800064c:	693b      	ldr	r3, [r7, #16]
 800064e:	60fb      	str	r3, [r7, #12]

    // Nháº£y Ä‘áº¿n hÃ m reset handler cá»§a á»©ng dá»¥ng
    resetHandler();
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	4798      	blx	r3
}
 8000654:	bf00      	nop
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000e010 	.word	0xe000e010
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <SOFT_RESET>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SOFT_RESET(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800066c:	b672      	cpsid	i
}
 800066e:	bf00      	nop
    __disable_irq();// Close all interrupts
	HAL_NVIC_SystemReset();//RESET MCU
 8000670:	f000 fcdd 	bl	800102e <HAL_NVIC_SystemReset>
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}

08000678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800067e:	b662      	cpsie	i
}
 8000680:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000682:	f000 fb37 	bl	8000cf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000686:	f000 f883 	bl	8000790 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068a:	f000 f92f 	bl	80008ec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800068e:	f000 f8d9 	bl	8000844 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000692:	f000 f901 	bl	8000898 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000696:	f000 f8c1 	bl	800081c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  debugPrint("BOOTLOADER: Init done\r\n");
 800069a:	4833      	ldr	r0, [pc, #204]	@ (8000768 <main+0xf0>)
 800069c:	f7ff fe4c 	bl	8000338 <debugPrint>
  debugPrint("BOOTLOADER: HW_VER: %d, FW_VER: %d\n", HW_VER_NUMBER, FIRM_VER);
 80006a0:	2201      	movs	r2, #1
 80006a2:	2101      	movs	r1, #1
 80006a4:	4831      	ldr	r0, [pc, #196]	@ (800076c <main+0xf4>)
 80006a6:	f7ff fe47 	bl	8000338 <debugPrint>
  uint16_t cnt = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	807b      	strh	r3, [r7, #2]
  debugPrint("Bootloader custom start!\n");
 80006ae:	4830      	ldr	r0, [pc, #192]	@ (8000770 <main+0xf8>)
 80006b0:	f7ff fe42 	bl	8000338 <debugPrint>
  HAL_Delay(100);
 80006b4:	2064      	movs	r0, #100	@ 0x64
 80006b6:	f000 fb7f 	bl	8000db8 <HAL_Delay>
  volatile uint8_t retry = 4;
 80006ba:	2304      	movs	r3, #4
 80006bc:	707b      	strb	r3, [r7, #1]

  if(firmware_update_checkHaveNewFimrware())
 80006be:	f7ff fecb 	bl	8000458 <firmware_update_checkHaveNewFimrware>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d02a      	beq.n	800071e <main+0xa6>
  		{
  			while (--retry)
 80006c8:	e012      	b.n	80006f0 <main+0x78>
  			{
  				if(firmware_update_updateNewFirmware())
 80006ca:	f7ff ff11 	bl	80004f0 <firmware_update_updateNewFirmware>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <main+0x64>
  				{
  					debugPrint("update firmware success!\n");
 80006d4:	4827      	ldr	r0, [pc, #156]	@ (8000774 <main+0xfc>)
 80006d6:	f7ff fe2f 	bl	8000338 <debugPrint>
  						break;
 80006da:	e011      	b.n	8000700 <main+0x88>
  				}
  				else
  				{
  					debugPrint("update firmware fail, retry left %d",retry);
 80006dc:	787b      	ldrb	r3, [r7, #1]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	4619      	mov	r1, r3
 80006e2:	4825      	ldr	r0, [pc, #148]	@ (8000778 <main+0x100>)
 80006e4:	f7ff fe28 	bl	8000338 <debugPrint>
  				}
  				HAL_Delay(5000);
 80006e8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006ec:	f000 fb64 	bl	8000db8 <HAL_Delay>
  			while (--retry)
 80006f0:	787b      	ldrb	r3, [r7, #1]
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	3b01      	subs	r3, #1
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	461a      	mov	r2, r3
 80006fa:	707a      	strb	r2, [r7, #1]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d1e4      	bne.n	80006ca <main+0x52>
  			}
  			if(retry == 0)
 8000700:	787b      	ldrb	r3, [r7, #1]
 8000702:	b2db      	uxtb	r3, r3
 8000704:	2b00      	cmp	r3, #0
 8000706:	d10a      	bne.n	800071e <main+0xa6>
  			{
  				debugPrint("restart....\n");
 8000708:	481c      	ldr	r0, [pc, #112]	@ (800077c <main+0x104>)
 800070a:	f7ff fe15 	bl	8000338 <debugPrint>
  				HAL_Delay(10000);
 800070e:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000712:	f000 fb51 	bl	8000db8 <HAL_Delay>
  				SOFT_RESET();
 8000716:	f7ff ffa7 	bl	8000668 <SOFT_RESET>
  				while(1);
 800071a:	bf00      	nop
 800071c:	e7fd      	b.n	800071a <main+0xa2>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  for (int i = 0; i < 6; i++)
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	e00e      	b.n	8000742 <main+0xca>
      {
		debugPrint("jump to app ... %d\n",i);
 8000724:	6879      	ldr	r1, [r7, #4]
 8000726:	4816      	ldr	r0, [pc, #88]	@ (8000780 <main+0x108>)
 8000728:	f7ff fe06 	bl	8000338 <debugPrint>
		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800072c:	2101      	movs	r1, #1
 800072e:	4815      	ldr	r0, [pc, #84]	@ (8000784 <main+0x10c>)
 8000730:	f001 f9d4 	bl	8001adc <HAL_GPIO_TogglePin>
		 HAL_Delay(1000);
 8000734:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000738:	f000 fb3e 	bl	8000db8 <HAL_Delay>
	  for (int i = 0; i < 6; i++)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3301      	adds	r3, #1
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b05      	cmp	r3, #5
 8000746:	dded      	ble.n	8000724 <main+0xac>
      }
				cnt++;
 8000748:	887b      	ldrh	r3, [r7, #2]
 800074a:	3301      	adds	r3, #1
 800074c:	807b      	strh	r3, [r7, #2]
				break;
 800074e:	bf00      	nop
  }


  BootJumpToApplication(FLASH_ADDR_START_APPLICATION);
 8000750:	480d      	ldr	r0, [pc, #52]	@ (8000788 <main+0x110>)
 8000752:	f7ff ff41 	bl	80005d8 <BootJumpToApplication>


  debugPrint("After main, should never be reached.\n");
 8000756:	480d      	ldr	r0, [pc, #52]	@ (800078c <main+0x114>)
 8000758:	f7ff fdee 	bl	8000338 <debugPrint>
 800075c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	08003a4c 	.word	0x08003a4c
 800076c:	08003a64 	.word	0x08003a64
 8000770:	08003a88 	.word	0x08003a88
 8000774:	08003aa4 	.word	0x08003aa4
 8000778:	08003ac0 	.word	0x08003ac0
 800077c:	08003ae4 	.word	0x08003ae4
 8000780:	08003af4 	.word	0x08003af4
 8000784:	40010c00 	.word	0x40010c00
 8000788:	08008000 	.word	0x08008000
 800078c:	08003b08 	.word	0x08003b08

08000790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b090      	sub	sp, #64	@ 0x40
 8000794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000796:	f107 0318 	add.w	r3, r7, #24
 800079a:	2228      	movs	r2, #40	@ 0x28
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f002 fc1e 	bl	8002fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007b2:	2301      	movs	r3, #1
 80007b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80007bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80007c0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c2:	2301      	movs	r3, #1
 80007c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c6:	2302      	movs	r3, #2
 80007c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007d0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80007d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d6:	f107 0318 	add.w	r3, r7, #24
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 f998 	bl	8001b10 <HAL_RCC_OscConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80007e6:	f000 f8f9 	bl	80009dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ea:	230f      	movs	r3, #15
 80007ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ee:	2302      	movs	r3, #2
 80007f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2102      	movs	r1, #2
 8000804:	4618      	mov	r0, r3
 8000806:	f001 fc05 	bl	8002014 <HAL_RCC_ClockConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000810:	f000 f8e4 	bl	80009dc <Error_Handler>
  }
}
 8000814:	bf00      	nop
 8000816:	3740      	adds	r7, #64	@ 0x40
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}

0800081c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_CRC_Init+0x20>)
 8000822:	4a07      	ldr	r2, [pc, #28]	@ (8000840 <MX_CRC_Init+0x24>)
 8000824:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_CRC_Init+0x20>)
 8000828:	f000 fc11 	bl	800104e <HAL_CRC_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000832:	f000 f8d3 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000894 	.word	0x20000894
 8000840:	40023000 	.word	0x40023000

08000844 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000848:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 800084a:	4a12      	ldr	r2, [pc, #72]	@ (8000894 <MX_USART1_UART_Init+0x50>)
 800084c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800084e:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 8000850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000854:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b0e      	ldr	r3, [pc, #56]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b0c      	ldr	r3, [pc, #48]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b09      	ldr	r3, [pc, #36]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800087a:	4805      	ldr	r0, [pc, #20]	@ (8000890 <MX_USART1_UART_Init+0x4c>)
 800087c:	f001 fd5a 	bl	8002334 <HAL_UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000886:	f000 f8a9 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	2000089c 	.word	0x2000089c
 8000894:	40013800 	.word	0x40013800

08000898 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 800089e:	4a12      	ldr	r2, [pc, #72]	@ (80008e8 <MX_USART2_UART_Init+0x50>)
 80008a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008a2:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008be:	220c      	movs	r2, #12
 80008c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008d0:	f001 fd30 	bl	8002334 <HAL_UART_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008da:	f000 f87f 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200008e4 	.word	0x200008e4
 80008e8:	40004400 	.word	0x40004400

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b088      	sub	sp, #32
 80008f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f2:	f107 0310 	add.w	r3, r7, #16
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000900:	4b32      	ldr	r3, [pc, #200]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000902:	699b      	ldr	r3, [r3, #24]
 8000904:	4a31      	ldr	r2, [pc, #196]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000906:	f043 0320 	orr.w	r3, r3, #32
 800090a:	6193      	str	r3, [r2, #24]
 800090c:	4b2f      	ldr	r3, [pc, #188]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	f003 0320 	and.w	r3, r3, #32
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000918:	4b2c      	ldr	r3, [pc, #176]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	4a2b      	ldr	r2, [pc, #172]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800091e:	f043 0310 	orr.w	r3, r3, #16
 8000922:	6193      	str	r3, [r2, #24]
 8000924:	4b29      	ldr	r3, [pc, #164]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000926:	699b      	ldr	r3, [r3, #24]
 8000928:	f003 0310 	and.w	r3, r3, #16
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000930:	4b26      	ldr	r3, [pc, #152]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	4a25      	ldr	r2, [pc, #148]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000936:	f043 0304 	orr.w	r3, r3, #4
 800093a:	6193      	str	r3, [r2, #24]
 800093c:	4b23      	ldr	r3, [pc, #140]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	f003 0304 	and.w	r3, r3, #4
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000948:	4b20      	ldr	r3, [pc, #128]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	4a1f      	ldr	r2, [pc, #124]	@ (80009cc <MX_GPIO_Init+0xe0>)
 800094e:	f043 0308 	orr.w	r3, r3, #8
 8000952:	6193      	str	r3, [r2, #24]
 8000954:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <MX_GPIO_Init+0xe0>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	f003 0308 	and.w	r3, r3, #8
 800095c:	603b      	str	r3, [r7, #0]
 800095e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	481a      	ldr	r0, [pc, #104]	@ (80009d0 <MX_GPIO_Init+0xe4>)
 8000966:	f001 f8a1 	bl	8001aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	2101      	movs	r1, #1
 800096e:	4819      	ldr	r0, [pc, #100]	@ (80009d4 <MX_GPIO_Init+0xe8>)
 8000970:	f001 f89c 	bl	8001aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000974:	2308      	movs	r3, #8
 8000976:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000978:	2300      	movs	r3, #0
 800097a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000980:	f107 0310 	add.w	r3, r7, #16
 8000984:	4619      	mov	r1, r3
 8000986:	4814      	ldr	r0, [pc, #80]	@ (80009d8 <MX_GPIO_Init+0xec>)
 8000988:	f000 fefc 	bl	8001784 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_DE_Pin;
 800098c:	2302      	movs	r3, #2
 800098e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000990:	2301      	movs	r3, #1
 8000992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 800099c:	f107 0310 	add.w	r3, r7, #16
 80009a0:	4619      	mov	r1, r3
 80009a2:	480b      	ldr	r0, [pc, #44]	@ (80009d0 <MX_GPIO_Init+0xe4>)
 80009a4:	f000 feee 	bl	8001784 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80009a8:	2301      	movs	r3, #1
 80009aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	2302      	movs	r3, #2
 80009b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80009b8:	f107 0310 	add.w	r3, r7, #16
 80009bc:	4619      	mov	r1, r3
 80009be:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_GPIO_Init+0xe8>)
 80009c0:	f000 fee0 	bl	8001784 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009c4:	bf00      	nop
 80009c6:	3720      	adds	r7, #32
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40010800 	.word	0x40010800
 80009d4:	40010c00 	.word	0x40010c00
 80009d8:	40011000 	.word	0x40011000

080009dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <Error_Handler+0x8>

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009ee:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <HAL_MspInit+0x5c>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	4a14      	ldr	r2, [pc, #80]	@ (8000a44 <HAL_MspInit+0x5c>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6193      	str	r3, [r2, #24]
 80009fa:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <HAL_MspInit+0x5c>)
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <HAL_MspInit+0x5c>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a44 <HAL_MspInit+0x5c>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a10:	61d3      	str	r3, [r2, #28]
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <HAL_MspInit+0x5c>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a48 <HAL_MspInit+0x60>)
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	4a04      	ldr	r2, [pc, #16]	@ (8000a48 <HAL_MspInit+0x60>)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr
 8000a44:	40021000 	.word	0x40021000
 8000a48:	40010000 	.word	0x40010000

08000a4c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b085      	sub	sp, #20
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a09      	ldr	r2, [pc, #36]	@ (8000a80 <HAL_CRC_MspInit+0x34>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d10b      	bne.n	8000a76 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000a5e:	4b09      	ldr	r3, [pc, #36]	@ (8000a84 <HAL_CRC_MspInit+0x38>)
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	4a08      	ldr	r2, [pc, #32]	@ (8000a84 <HAL_CRC_MspInit+0x38>)
 8000a64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a68:	6153      	str	r3, [r2, #20]
 8000a6a:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <HAL_CRC_MspInit+0x38>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr
 8000a80:	40023000 	.word	0x40023000
 8000a84:	40021000 	.word	0x40021000

08000a88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	@ 0x28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 0318 	add.w	r3, r7, #24
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8000ba0 <HAL_UART_MspInit+0x118>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d13a      	bne.n	8000b1e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aa8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	4a3d      	ldr	r2, [pc, #244]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000aae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ab2:	6193      	str	r3, [r2, #24]
 8000ab4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac0:	4b38      	ldr	r3, [pc, #224]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a37      	ldr	r2, [pc, #220]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000ac6:	f043 0304 	orr.w	r3, r3, #4
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b35      	ldr	r3, [pc, #212]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_MCU_Pin;
 8000ad8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TX_MCU_GPIO_Port, &GPIO_InitStruct);
 8000ae6:	f107 0318 	add.w	r3, r7, #24
 8000aea:	4619      	mov	r1, r3
 8000aec:	482e      	ldr	r0, [pc, #184]	@ (8000ba8 <HAL_UART_MspInit+0x120>)
 8000aee:	f000 fe49 	bl	8001784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_MCU_Pin;
 8000af2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8000b00:	f107 0318 	add.w	r3, r7, #24
 8000b04:	4619      	mov	r1, r3
 8000b06:	4828      	ldr	r0, [pc, #160]	@ (8000ba8 <HAL_UART_MspInit+0x120>)
 8000b08:	f000 fe3c 	bl	8001784 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	2025      	movs	r0, #37	@ 0x25
 8000b12:	f000 fa62 	bl	8000fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b16:	2025      	movs	r0, #37	@ 0x25
 8000b18:	f000 fa7b 	bl	8001012 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b1c:	e03c      	b.n	8000b98 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a22      	ldr	r2, [pc, #136]	@ (8000bac <HAL_UART_MspInit+0x124>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d137      	bne.n	8000b98 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b28:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000b2a:	69db      	ldr	r3, [r3, #28]
 8000b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b32:	61d3      	str	r3, [r2, #28]
 8000b34:	4b1b      	ldr	r3, [pc, #108]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000b36:	69db      	ldr	r3, [r3, #28]
 8000b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a17      	ldr	r2, [pc, #92]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <HAL_UART_MspInit+0x11c>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 8000b58:	2304      	movs	r3, #4
 8000b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 8000b64:	f107 0318 	add.w	r3, r7, #24
 8000b68:	4619      	mov	r1, r3
 8000b6a:	480f      	ldr	r0, [pc, #60]	@ (8000ba8 <HAL_UART_MspInit+0x120>)
 8000b6c:	f000 fe0a 	bl	8001784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8000b70:	2308      	movs	r3, #8
 8000b72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b74:	2300      	movs	r3, #0
 8000b76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8000b7c:	f107 0318 	add.w	r3, r7, #24
 8000b80:	4619      	mov	r1, r3
 8000b82:	4809      	ldr	r0, [pc, #36]	@ (8000ba8 <HAL_UART_MspInit+0x120>)
 8000b84:	f000 fdfe 	bl	8001784 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2026      	movs	r0, #38	@ 0x26
 8000b8e:	f000 fa24 	bl	8000fda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b92:	2026      	movs	r0, #38	@ 0x26
 8000b94:	f000 fa3d 	bl	8001012 <HAL_NVIC_EnableIRQ>
}
 8000b98:	bf00      	nop
 8000b9a:	3728      	adds	r7, #40	@ 0x28
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40013800 	.word	0x40013800
 8000ba4:	40021000 	.word	0x40021000
 8000ba8:	40010800 	.word	0x40010800
 8000bac:	40004400 	.word	0x40004400

08000bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <NMI_Handler+0x4>

08000bb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <HardFault_Handler+0x4>

08000bc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <MemManage_Handler+0x4>

08000bc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <BusFault_Handler+0x4>

08000bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <UsageFault_Handler+0x4>

08000bd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bc80      	pop	{r7}
 8000be2:	4770      	bx	lr

08000be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr

08000bf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bc80      	pop	{r7}
 8000bfa:	4770      	bx	lr

08000bfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c00:	f000 f8be 	bl	8000d80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c0c:	4802      	ldr	r0, [pc, #8]	@ (8000c18 <USART1_IRQHandler+0x10>)
 8000c0e:	f001 fc6d 	bl	80024ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	2000089c 	.word	0x2000089c

08000c1c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c20:	4802      	ldr	r0, [pc, #8]	@ (8000c2c <USART2_IRQHandler+0x10>)
 8000c22:	f001 fc63 	bl	80024ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200008e4 	.word	0x200008e4

08000c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c38:	4a14      	ldr	r2, [pc, #80]	@ (8000c8c <_sbrk+0x5c>)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <_sbrk+0x60>)
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <_sbrk+0x64>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	@ (8000c98 <_sbrk+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <_sbrk+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d207      	bcs.n	8000c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c60:	f002 f9c6 	bl	8002ff0 <__errno>
 8000c64:	4603      	mov	r3, r0
 8000c66:	220c      	movs	r2, #12
 8000c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6e:	e009      	b.n	8000c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	4a05      	ldr	r2, [pc, #20]	@ (8000c94 <_sbrk+0x64>)
 8000c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	2000c000 	.word	0x2000c000
 8000c90:	00000400 	.word	0x00000400
 8000c94:	2000092c 	.word	0x2000092c
 8000c98:	20000aa0 	.word	0x20000aa0

08000c9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr

08000ca8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ca8:	f7ff fff8 	bl	8000c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000cae:	490c      	ldr	r1, [pc, #48]	@ (8000ce0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000cb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ce4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb4:	e002      	b.n	8000cbc <LoopCopyDataInit>

08000cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cba:	3304      	adds	r3, #4

08000cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc0:	d3f9      	bcc.n	8000cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc2:	4a09      	ldr	r2, [pc, #36]	@ (8000ce8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000cc4:	4c09      	ldr	r4, [pc, #36]	@ (8000cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc8:	e001      	b.n	8000cce <LoopFillZerobss>

08000cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ccc:	3204      	adds	r2, #4

08000cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd0:	d3fb      	bcc.n	8000cca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cd2:	f002 f993 	bl	8002ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cd6:	f7ff fccf 	bl	8000678 <main>
  bx lr
 8000cda:	4770      	bx	lr
  ldr r0, =_sdata
 8000cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ce4:	08003ba0 	.word	0x08003ba0
  ldr r2, =_sbss
 8000ce8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cec:	20000aa0 	.word	0x20000aa0

08000cf0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cf0:	e7fe      	b.n	8000cf0 <ADC1_2_IRQHandler>
	...

08000cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <HAL_Init+0x28>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a07      	ldr	r2, [pc, #28]	@ (8000d1c <HAL_Init+0x28>)
 8000cfe:	f043 0310 	orr.w	r3, r3, #16
 8000d02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d04:	2003      	movs	r0, #3
 8000d06:	f000 f95d 	bl	8000fc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d0a:	200f      	movs	r0, #15
 8000d0c:	f000 f808 	bl	8000d20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d10:	f7ff fe6a 	bl	80009e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d14:	2300      	movs	r3, #0
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40022000 	.word	0x40022000

08000d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d28:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <HAL_InitTick+0x54>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <HAL_InitTick+0x58>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	4619      	mov	r1, r3
 8000d32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f000 f979 	bl	8001036 <HAL_SYSTICK_Config>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00e      	b.n	8000d6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b0f      	cmp	r3, #15
 8000d52:	d80a      	bhi.n	8000d6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d54:	2200      	movs	r2, #0
 8000d56:	6879      	ldr	r1, [r7, #4]
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f000 f93d 	bl	8000fda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d60:	4a06      	ldr	r2, [pc, #24]	@ (8000d7c <HAL_InitTick+0x5c>)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d66:	2300      	movs	r3, #0
 8000d68:	e000      	b.n	8000d6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	2000000c 	.word	0x2000000c
 8000d78:	20000014 	.word	0x20000014
 8000d7c:	20000010 	.word	0x20000010

08000d80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d84:	4b05      	ldr	r3, [pc, #20]	@ (8000d9c <HAL_IncTick+0x1c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b05      	ldr	r3, [pc, #20]	@ (8000da0 <HAL_IncTick+0x20>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	4a03      	ldr	r2, [pc, #12]	@ (8000da0 <HAL_IncTick+0x20>)
 8000d92:	6013      	str	r3, [r2, #0]
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	20000014 	.word	0x20000014
 8000da0:	20000930 	.word	0x20000930

08000da4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return uwTick;
 8000da8:	4b02      	ldr	r3, [pc, #8]	@ (8000db4 <HAL_GetTick+0x10>)
 8000daa:	681b      	ldr	r3, [r3, #0]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr
 8000db4:	20000930 	.word	0x20000930

08000db8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dc0:	f7ff fff0 	bl	8000da4 <HAL_GetTick>
 8000dc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dd0:	d005      	beq.n	8000dde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dfc <HAL_Delay+0x44>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dde:	bf00      	nop
 8000de0:	f7ff ffe0 	bl	8000da4 <HAL_GetTick>
 8000de4:	4602      	mov	r2, r0
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d8f7      	bhi.n	8000de0 <HAL_Delay+0x28>
  {
  }
}
 8000df0:	bf00      	nop
 8000df2:	bf00      	nop
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000014 	.word	0x20000014

08000e00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e10:	4b0c      	ldr	r3, [pc, #48]	@ (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e32:	4a04      	ldr	r2, [pc, #16]	@ (8000e44 <__NVIC_SetPriorityGrouping+0x44>)
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	60d3      	str	r3, [r2, #12]
}
 8000e38:	bf00      	nop
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e4c:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <__NVIC_GetPriorityGrouping+0x18>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	f003 0307 	and.w	r3, r3, #7
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bc80      	pop	{r7}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	e000ed00 	.word	0xe000ed00

08000e64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db0b      	blt.n	8000e8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	f003 021f 	and.w	r2, r3, #31
 8000e7c:	4906      	ldr	r1, [pc, #24]	@ (8000e98 <__NVIC_EnableIRQ+0x34>)
 8000e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e82:	095b      	lsrs	r3, r3, #5
 8000e84:	2001      	movs	r0, #1
 8000e86:	fa00 f202 	lsl.w	r2, r0, r2
 8000e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	e000e100 	.word	0xe000e100

08000e9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	db0a      	blt.n	8000ec6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	490c      	ldr	r1, [pc, #48]	@ (8000ee8 <__NVIC_SetPriority+0x4c>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	0112      	lsls	r2, r2, #4
 8000ebc:	b2d2      	uxtb	r2, r2
 8000ebe:	440b      	add	r3, r1
 8000ec0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec4:	e00a      	b.n	8000edc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	4908      	ldr	r1, [pc, #32]	@ (8000eec <__NVIC_SetPriority+0x50>)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	f003 030f 	and.w	r3, r3, #15
 8000ed2:	3b04      	subs	r3, #4
 8000ed4:	0112      	lsls	r2, r2, #4
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	440b      	add	r3, r1
 8000eda:	761a      	strb	r2, [r3, #24]
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	e000e100 	.word	0xe000e100
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b089      	sub	sp, #36	@ 0x24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f1c3 0307 	rsb	r3, r3, #7
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	bf28      	it	cs
 8000f0e:	2304      	movcs	r3, #4
 8000f10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	3304      	adds	r3, #4
 8000f16:	2b06      	cmp	r3, #6
 8000f18:	d902      	bls.n	8000f20 <NVIC_EncodePriority+0x30>
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3b03      	subs	r3, #3
 8000f1e:	e000      	b.n	8000f22 <NVIC_EncodePriority+0x32>
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f24:	f04f 32ff 	mov.w	r2, #4294967295
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	43da      	mvns	r2, r3
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	401a      	ands	r2, r3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f38:	f04f 31ff 	mov.w	r1, #4294967295
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	43d9      	mvns	r1, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f48:	4313      	orrs	r3, r2
         );
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3724      	adds	r7, #36	@ 0x24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr

08000f54 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f58:	f3bf 8f4f 	dsb	sy
}
 8000f5c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <__NVIC_SystemReset+0x24>)
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f66:	4904      	ldr	r1, [pc, #16]	@ (8000f78 <__NVIC_SystemReset+0x24>)
 8000f68:	4b04      	ldr	r3, [pc, #16]	@ (8000f7c <__NVIC_SystemReset+0x28>)
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f6e:	f3bf 8f4f 	dsb	sy
}
 8000f72:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <__NVIC_SystemReset+0x20>
 8000f78:	e000ed00 	.word	0xe000ed00
 8000f7c:	05fa0004 	.word	0x05fa0004

08000f80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f90:	d301      	bcc.n	8000f96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f92:	2301      	movs	r3, #1
 8000f94:	e00f      	b.n	8000fb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f96:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <SysTick_Config+0x40>)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f9e:	210f      	movs	r1, #15
 8000fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa4:	f7ff ff7a 	bl	8000e9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <SysTick_Config+0x40>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fae:	4b04      	ldr	r3, [pc, #16]	@ (8000fc0 <SysTick_Config+0x40>)
 8000fb0:	2207      	movs	r2, #7
 8000fb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	e000e010 	.word	0xe000e010

08000fc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ff17 	bl	8000e00 <__NVIC_SetPriorityGrouping>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
 8000fe6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fec:	f7ff ff2c 	bl	8000e48 <__NVIC_GetPriorityGrouping>
 8000ff0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	68b9      	ldr	r1, [r7, #8]
 8000ff6:	6978      	ldr	r0, [r7, #20]
 8000ff8:	f7ff ff7a 	bl	8000ef0 <NVIC_EncodePriority>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001002:	4611      	mov	r1, r2
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff49 	bl	8000e9c <__NVIC_SetPriority>
}
 800100a:	bf00      	nop
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	4603      	mov	r3, r0
 800101a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800101c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff1f 	bl	8000e64 <__NVIC_EnableIRQ>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001032:	f7ff ff8f 	bl	8000f54 <__NVIC_SystemReset>

08001036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b082      	sub	sp, #8
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	f7ff ff9e 	bl	8000f80 <SysTick_Config>
 8001044:	4603      	mov	r3, r0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e00e      	b.n	800107e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	795b      	ldrb	r3, [r3, #5]
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	d105      	bne.n	8001076 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff fceb 	bl	8000a4c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2201      	movs	r2, #1
 800107a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001086:	b480      	push	{r7}
 8001088:	b087      	sub	sp, #28
 800108a:	af00      	add	r7, sp, #0
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2202      	movs	r2, #2
 800109a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f042 0201 	orr.w	r2, r2, #1
 80010aa:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
 80010b0:	e00a      	b.n	80010c8 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	441a      	add	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6812      	ldr	r2, [r2, #0]
 80010c0:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	3301      	adds	r3, #1
 80010c6:	617b      	str	r3, [r7, #20]
 80010c8:	697a      	ldr	r2, [r7, #20]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d3f0      	bcc.n	80010b2 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2201      	movs	r2, #1
 80010dc:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80010de:	693b      	ldr	r3, [r7, #16]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	371c      	adds	r7, #28
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr

080010ea <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b085      	sub	sp, #20
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d008      	beq.n	8001114 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2204      	movs	r2, #4
 8001106:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e020      	b.n	8001156 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f022 020e 	bic.w	r2, r2, #14
 8001122:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f022 0201 	bic.w	r2, r2, #1
 8001132:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800113c:	2101      	movs	r1, #1
 800113e:	fa01 f202 	lsl.w	r2, r1, r2
 8001142:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2201      	movs	r2, #1
 8001148:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001154:	7bfb      	ldrb	r3, [r7, #15]
}
 8001156:	4618      	mov	r0, r3
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr

08001160 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001168:	2300      	movs	r3, #0
 800116a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d005      	beq.n	8001184 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2204      	movs	r2, #4
 800117c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	73fb      	strb	r3, [r7, #15]
 8001182:	e0d6      	b.n	8001332 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f022 020e 	bic.w	r2, r2, #14
 8001192:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f022 0201 	bic.w	r2, r2, #1
 80011a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	461a      	mov	r2, r3
 80011aa:	4b64      	ldr	r3, [pc, #400]	@ (800133c <HAL_DMA_Abort_IT+0x1dc>)
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d958      	bls.n	8001262 <HAL_DMA_Abort_IT+0x102>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a62      	ldr	r2, [pc, #392]	@ (8001340 <HAL_DMA_Abort_IT+0x1e0>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d04f      	beq.n	800125a <HAL_DMA_Abort_IT+0xfa>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a61      	ldr	r2, [pc, #388]	@ (8001344 <HAL_DMA_Abort_IT+0x1e4>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d048      	beq.n	8001256 <HAL_DMA_Abort_IT+0xf6>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a5f      	ldr	r2, [pc, #380]	@ (8001348 <HAL_DMA_Abort_IT+0x1e8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d040      	beq.n	8001250 <HAL_DMA_Abort_IT+0xf0>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a5e      	ldr	r2, [pc, #376]	@ (800134c <HAL_DMA_Abort_IT+0x1ec>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d038      	beq.n	800124a <HAL_DMA_Abort_IT+0xea>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a5c      	ldr	r2, [pc, #368]	@ (8001350 <HAL_DMA_Abort_IT+0x1f0>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d030      	beq.n	8001244 <HAL_DMA_Abort_IT+0xe4>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001354 <HAL_DMA_Abort_IT+0x1f4>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d028      	beq.n	800123e <HAL_DMA_Abort_IT+0xde>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a52      	ldr	r2, [pc, #328]	@ (800133c <HAL_DMA_Abort_IT+0x1dc>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d020      	beq.n	8001238 <HAL_DMA_Abort_IT+0xd8>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a57      	ldr	r2, [pc, #348]	@ (8001358 <HAL_DMA_Abort_IT+0x1f8>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d019      	beq.n	8001234 <HAL_DMA_Abort_IT+0xd4>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a55      	ldr	r2, [pc, #340]	@ (800135c <HAL_DMA_Abort_IT+0x1fc>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d012      	beq.n	8001230 <HAL_DMA_Abort_IT+0xd0>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a54      	ldr	r2, [pc, #336]	@ (8001360 <HAL_DMA_Abort_IT+0x200>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d00a      	beq.n	800122a <HAL_DMA_Abort_IT+0xca>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a52      	ldr	r2, [pc, #328]	@ (8001364 <HAL_DMA_Abort_IT+0x204>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d102      	bne.n	8001224 <HAL_DMA_Abort_IT+0xc4>
 800121e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001222:	e01b      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001224:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001228:	e018      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 800122a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800122e:	e015      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001230:	2310      	movs	r3, #16
 8001232:	e013      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001234:	2301      	movs	r3, #1
 8001236:	e011      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001238:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800123c:	e00e      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 800123e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001242:	e00b      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001244:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001248:	e008      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 800124a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800124e:	e005      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001250:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001254:	e002      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 8001256:	2310      	movs	r3, #16
 8001258:	e000      	b.n	800125c <HAL_DMA_Abort_IT+0xfc>
 800125a:	2301      	movs	r3, #1
 800125c:	4a42      	ldr	r2, [pc, #264]	@ (8001368 <HAL_DMA_Abort_IT+0x208>)
 800125e:	6053      	str	r3, [r2, #4]
 8001260:	e057      	b.n	8001312 <HAL_DMA_Abort_IT+0x1b2>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a36      	ldr	r2, [pc, #216]	@ (8001340 <HAL_DMA_Abort_IT+0x1e0>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d04f      	beq.n	800130c <HAL_DMA_Abort_IT+0x1ac>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a34      	ldr	r2, [pc, #208]	@ (8001344 <HAL_DMA_Abort_IT+0x1e4>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d048      	beq.n	8001308 <HAL_DMA_Abort_IT+0x1a8>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a33      	ldr	r2, [pc, #204]	@ (8001348 <HAL_DMA_Abort_IT+0x1e8>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d040      	beq.n	8001302 <HAL_DMA_Abort_IT+0x1a2>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a31      	ldr	r2, [pc, #196]	@ (800134c <HAL_DMA_Abort_IT+0x1ec>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d038      	beq.n	80012fc <HAL_DMA_Abort_IT+0x19c>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a30      	ldr	r2, [pc, #192]	@ (8001350 <HAL_DMA_Abort_IT+0x1f0>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d030      	beq.n	80012f6 <HAL_DMA_Abort_IT+0x196>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a2e      	ldr	r2, [pc, #184]	@ (8001354 <HAL_DMA_Abort_IT+0x1f4>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d028      	beq.n	80012f0 <HAL_DMA_Abort_IT+0x190>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a26      	ldr	r2, [pc, #152]	@ (800133c <HAL_DMA_Abort_IT+0x1dc>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d020      	beq.n	80012ea <HAL_DMA_Abort_IT+0x18a>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001358 <HAL_DMA_Abort_IT+0x1f8>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d019      	beq.n	80012e6 <HAL_DMA_Abort_IT+0x186>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a29      	ldr	r2, [pc, #164]	@ (800135c <HAL_DMA_Abort_IT+0x1fc>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d012      	beq.n	80012e2 <HAL_DMA_Abort_IT+0x182>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a27      	ldr	r2, [pc, #156]	@ (8001360 <HAL_DMA_Abort_IT+0x200>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d00a      	beq.n	80012dc <HAL_DMA_Abort_IT+0x17c>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a26      	ldr	r2, [pc, #152]	@ (8001364 <HAL_DMA_Abort_IT+0x204>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d102      	bne.n	80012d6 <HAL_DMA_Abort_IT+0x176>
 80012d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012d4:	e01b      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012da:	e018      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e0:	e015      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012e2:	2310      	movs	r3, #16
 80012e4:	e013      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e011      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80012ee:	e00e      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012f0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80012f4:	e00b      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012fa:	e008      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 80012fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001300:	e005      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 8001302:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001306:	e002      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 8001308:	2310      	movs	r3, #16
 800130a:	e000      	b.n	800130e <HAL_DMA_Abort_IT+0x1ae>
 800130c:	2301      	movs	r3, #1
 800130e:	4a17      	ldr	r2, [pc, #92]	@ (800136c <HAL_DMA_Abort_IT+0x20c>)
 8001310:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2201      	movs	r2, #1
 8001316:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	4798      	blx	r3
    } 
  }
  return status;
 8001332:	7bfb      	ldrb	r3, [r7, #15]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40020080 	.word	0x40020080
 8001340:	40020008 	.word	0x40020008
 8001344:	4002001c 	.word	0x4002001c
 8001348:	40020030 	.word	0x40020030
 800134c:	40020044 	.word	0x40020044
 8001350:	40020058 	.word	0x40020058
 8001354:	4002006c 	.word	0x4002006c
 8001358:	40020408 	.word	0x40020408
 800135c:	4002041c 	.word	0x4002041c
 8001360:	40020430 	.word	0x40020430
 8001364:	40020444 	.word	0x40020444
 8001368:	40020400 	.word	0x40020400
 800136c:	40020000 	.word	0x40020000

08001370 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800138a:	4b2f      	ldr	r3, [pc, #188]	@ (8001448 <HAL_FLASH_Program+0xd8>)
 800138c:	7e1b      	ldrb	r3, [r3, #24]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d101      	bne.n	8001396 <HAL_FLASH_Program+0x26>
 8001392:	2302      	movs	r3, #2
 8001394:	e054      	b.n	8001440 <HAL_FLASH_Program+0xd0>
 8001396:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <HAL_FLASH_Program+0xd8>)
 8001398:	2201      	movs	r2, #1
 800139a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800139c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80013a0:	f000 f8b2 	bl	8001508 <FLASH_WaitForLastOperation>
 80013a4:	4603      	mov	r3, r0
 80013a6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80013a8:	7dfb      	ldrb	r3, [r7, #23]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d144      	bne.n	8001438 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d102      	bne.n	80013ba <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80013b4:	2301      	movs	r3, #1
 80013b6:	757b      	strb	r3, [r7, #21]
 80013b8:	e007      	b.n	80013ca <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d102      	bne.n	80013c6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80013c0:	2302      	movs	r3, #2
 80013c2:	757b      	strb	r3, [r7, #21]
 80013c4:	e001      	b.n	80013ca <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80013c6:	2304      	movs	r3, #4
 80013c8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80013ca:	2300      	movs	r3, #0
 80013cc:	75bb      	strb	r3, [r7, #22]
 80013ce:	e02d      	b.n	800142c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80013d0:	7dbb      	ldrb	r3, [r7, #22]
 80013d2:	005a      	lsls	r2, r3, #1
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	eb02 0c03 	add.w	ip, r2, r3
 80013da:	7dbb      	ldrb	r3, [r7, #22]
 80013dc:	0119      	lsls	r1, r3, #4
 80013de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013e2:	f1c1 0620 	rsb	r6, r1, #32
 80013e6:	f1a1 0020 	sub.w	r0, r1, #32
 80013ea:	fa22 f401 	lsr.w	r4, r2, r1
 80013ee:	fa03 f606 	lsl.w	r6, r3, r6
 80013f2:	4334      	orrs	r4, r6
 80013f4:	fa23 f000 	lsr.w	r0, r3, r0
 80013f8:	4304      	orrs	r4, r0
 80013fa:	fa23 f501 	lsr.w	r5, r3, r1
 80013fe:	b2a3      	uxth	r3, r4
 8001400:	4619      	mov	r1, r3
 8001402:	4660      	mov	r0, ip
 8001404:	f000 f864 	bl	80014d0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001408:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800140c:	f000 f87c 	bl	8001508 <FLASH_WaitForLastOperation>
 8001410:	4603      	mov	r3, r0
 8001412:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001414:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <HAL_FLASH_Program+0xdc>)
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	4a0c      	ldr	r2, [pc, #48]	@ (800144c <HAL_FLASH_Program+0xdc>)
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001420:	7dfb      	ldrb	r3, [r7, #23]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d107      	bne.n	8001436 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001426:	7dbb      	ldrb	r3, [r7, #22]
 8001428:	3301      	adds	r3, #1
 800142a:	75bb      	strb	r3, [r7, #22]
 800142c:	7dba      	ldrb	r2, [r7, #22]
 800142e:	7d7b      	ldrb	r3, [r7, #21]
 8001430:	429a      	cmp	r2, r3
 8001432:	d3cd      	bcc.n	80013d0 <HAL_FLASH_Program+0x60>
 8001434:	e000      	b.n	8001438 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001436:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001438:	4b03      	ldr	r3, [pc, #12]	@ (8001448 <HAL_FLASH_Program+0xd8>)
 800143a:	2200      	movs	r2, #0
 800143c:	761a      	strb	r2, [r3, #24]

  return status;
 800143e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001440:	4618      	mov	r0, r3
 8001442:	371c      	adds	r7, #28
 8001444:	46bd      	mov	sp, r7
 8001446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001448:	20000938 	.word	0x20000938
 800144c:	40022000 	.word	0x40022000

08001450 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001456:	2300      	movs	r3, #0
 8001458:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800145a:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <HAL_FLASH_Unlock+0x40>)
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001462:	2b00      	cmp	r3, #0
 8001464:	d00d      	beq.n	8001482 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001466:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <HAL_FLASH_Unlock+0x40>)
 8001468:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <HAL_FLASH_Unlock+0x44>)
 800146a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800146c:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <HAL_FLASH_Unlock+0x40>)
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <HAL_FLASH_Unlock+0x48>)
 8001470:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001472:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <HAL_FLASH_Unlock+0x40>)
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001482:	79fb      	ldrb	r3, [r7, #7]
}
 8001484:	4618      	mov	r0, r3
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40022000 	.word	0x40022000
 8001494:	45670123 	.word	0x45670123
 8001498:	cdef89ab 	.word	0xcdef89ab

0800149c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80014a0:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <HAL_FLASH_Lock+0x1c>)
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <HAL_FLASH_Lock+0x1c>)
 80014a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014aa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	40022000 	.word	0x40022000

080014bc <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80014c0:	4b02      	ldr	r3, [pc, #8]	@ (80014cc <HAL_FLASH_GetError+0x10>)
 80014c2:	69db      	ldr	r3, [r3, #28]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr
 80014cc:	20000938 	.word	0x20000938

080014d0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014dc:	4b08      	ldr	r3, [pc, #32]	@ (8001500 <FLASH_Program_HalfWord+0x30>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80014e2:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <FLASH_Program_HalfWord+0x34>)
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	4a07      	ldr	r2, [pc, #28]	@ (8001504 <FLASH_Program_HalfWord+0x34>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	887a      	ldrh	r2, [r7, #2]
 80014f2:	801a      	strh	r2, [r3, #0]
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bc80      	pop	{r7}
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000938 	.word	0x20000938
 8001504:	40022000 	.word	0x40022000

08001508 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001510:	f7ff fc48 	bl	8000da4 <HAL_GetTick>
 8001514:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001516:	e010      	b.n	800153a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800151e:	d00c      	beq.n	800153a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d007      	beq.n	8001536 <FLASH_WaitForLastOperation+0x2e>
 8001526:	f7ff fc3d 	bl	8000da4 <HAL_GetTick>
 800152a:	4602      	mov	r2, r0
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	429a      	cmp	r2, r3
 8001534:	d201      	bcs.n	800153a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e025      	b.n	8001586 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800153a:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <FLASH_WaitForLastOperation+0x88>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1e8      	bne.n	8001518 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001546:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <FLASH_WaitForLastOperation+0x88>)
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	f003 0320 	and.w	r3, r3, #32
 800154e:	2b00      	cmp	r3, #0
 8001550:	d002      	beq.n	8001558 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001552:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <FLASH_WaitForLastOperation+0x88>)
 8001554:	2220      	movs	r2, #32
 8001556:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001558:	4b0d      	ldr	r3, [pc, #52]	@ (8001590 <FLASH_WaitForLastOperation+0x88>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	f003 0310 	and.w	r3, r3, #16
 8001560:	2b00      	cmp	r3, #0
 8001562:	d10b      	bne.n	800157c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001564:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <FLASH_WaitForLastOperation+0x88>)
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800156c:	2b00      	cmp	r3, #0
 800156e:	d105      	bne.n	800157c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001570:	4b07      	ldr	r3, [pc, #28]	@ (8001590 <FLASH_WaitForLastOperation+0x88>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001578:	2b00      	cmp	r3, #0
 800157a:	d003      	beq.n	8001584 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800157c:	f000 f80a 	bl	8001594 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e000      	b.n	8001586 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001584:	2300      	movs	r3, #0
}
 8001586:	4618      	mov	r0, r3
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40022000 	.word	0x40022000

08001594 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800159a:	2300      	movs	r3, #0
 800159c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800159e:	4b23      	ldr	r3, [pc, #140]	@ (800162c <FLASH_SetErrorCode+0x98>)
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	f003 0310 	and.w	r3, r3, #16
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d009      	beq.n	80015be <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80015aa:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <FLASH_SetErrorCode+0x9c>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	f043 0302 	orr.w	r3, r3, #2
 80015b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001630 <FLASH_SetErrorCode+0x9c>)
 80015b4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f043 0310 	orr.w	r3, r3, #16
 80015bc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80015be:	4b1b      	ldr	r3, [pc, #108]	@ (800162c <FLASH_SetErrorCode+0x98>)
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d009      	beq.n	80015de <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80015ca:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <FLASH_SetErrorCode+0x9c>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	f043 0301 	orr.w	r3, r3, #1
 80015d2:	4a17      	ldr	r2, [pc, #92]	@ (8001630 <FLASH_SetErrorCode+0x9c>)
 80015d4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80015de:	4b13      	ldr	r3, [pc, #76]	@ (800162c <FLASH_SetErrorCode+0x98>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00b      	beq.n	8001602 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80015ea:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <FLASH_SetErrorCode+0x9c>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f043 0304 	orr.w	r3, r3, #4
 80015f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001630 <FLASH_SetErrorCode+0x9c>)
 80015f4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80015f6:	4b0d      	ldr	r3, [pc, #52]	@ (800162c <FLASH_SetErrorCode+0x98>)
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	4a0c      	ldr	r2, [pc, #48]	@ (800162c <FLASH_SetErrorCode+0x98>)
 80015fc:	f023 0301 	bic.w	r3, r3, #1
 8001600:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f240 1201 	movw	r2, #257	@ 0x101
 8001608:	4293      	cmp	r3, r2
 800160a:	d106      	bne.n	800161a <FLASH_SetErrorCode+0x86>
 800160c:	4b07      	ldr	r3, [pc, #28]	@ (800162c <FLASH_SetErrorCode+0x98>)
 800160e:	69db      	ldr	r3, [r3, #28]
 8001610:	4a06      	ldr	r2, [pc, #24]	@ (800162c <FLASH_SetErrorCode+0x98>)
 8001612:	f023 0301 	bic.w	r3, r3, #1
 8001616:	61d3      	str	r3, [r2, #28]
}  
 8001618:	e002      	b.n	8001620 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800161a:	4a04      	ldr	r2, [pc, #16]	@ (800162c <FLASH_SetErrorCode+0x98>)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	60d3      	str	r3, [r2, #12]
}  
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40022000 	.word	0x40022000
 8001630:	20000938 	.word	0x20000938

08001634 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001646:	4b2f      	ldr	r3, [pc, #188]	@ (8001704 <HAL_FLASHEx_Erase+0xd0>)
 8001648:	7e1b      	ldrb	r3, [r3, #24]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d101      	bne.n	8001652 <HAL_FLASHEx_Erase+0x1e>
 800164e:	2302      	movs	r3, #2
 8001650:	e053      	b.n	80016fa <HAL_FLASHEx_Erase+0xc6>
 8001652:	4b2c      	ldr	r3, [pc, #176]	@ (8001704 <HAL_FLASHEx_Erase+0xd0>)
 8001654:	2201      	movs	r2, #1
 8001656:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d116      	bne.n	800168e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001660:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001664:	f7ff ff50 	bl	8001508 <FLASH_WaitForLastOperation>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d141      	bne.n	80016f2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800166e:	2001      	movs	r0, #1
 8001670:	f000 f84c 	bl	800170c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001674:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001678:	f7ff ff46 	bl	8001508 <FLASH_WaitForLastOperation>
 800167c:	4603      	mov	r3, r0
 800167e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001680:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <HAL_FLASHEx_Erase+0xd4>)
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	4a20      	ldr	r2, [pc, #128]	@ (8001708 <HAL_FLASHEx_Erase+0xd4>)
 8001686:	f023 0304 	bic.w	r3, r3, #4
 800168a:	6113      	str	r3, [r2, #16]
 800168c:	e031      	b.n	80016f2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800168e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001692:	f7ff ff39 	bl	8001508 <FLASH_WaitForLastOperation>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d12a      	bne.n	80016f2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	f04f 32ff 	mov.w	r2, #4294967295
 80016a2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	e019      	b.n	80016e0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80016ac:	68b8      	ldr	r0, [r7, #8]
 80016ae:	f000 f849 	bl	8001744 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016b2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80016b6:	f7ff ff27 	bl	8001508 <FLASH_WaitForLastOperation>
 80016ba:	4603      	mov	r3, r0
 80016bc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80016be:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_FLASHEx_Erase+0xd4>)
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	4a11      	ldr	r2, [pc, #68]	@ (8001708 <HAL_FLASHEx_Erase+0xd4>)
 80016c4:	f023 0302 	bic.w	r3, r3, #2
 80016c8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d003      	beq.n	80016d8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	601a      	str	r2, [r3, #0]
            break;
 80016d6:	e00c      	b.n	80016f2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016de:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	02da      	lsls	r2, r3, #11
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	4413      	add	r3, r2
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d3dc      	bcc.n	80016ac <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <HAL_FLASHEx_Erase+0xd0>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	761a      	strb	r2, [r3, #24]

  return status;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000938 	.word	0x20000938
 8001708:	40022000 	.word	0x40022000

0800170c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001714:	4b09      	ldr	r3, [pc, #36]	@ (800173c <FLASH_MassErase+0x30>)
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800171a:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <FLASH_MassErase+0x34>)
 800171c:	691b      	ldr	r3, [r3, #16]
 800171e:	4a08      	ldr	r2, [pc, #32]	@ (8001740 <FLASH_MassErase+0x34>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001726:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <FLASH_MassErase+0x34>)
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <FLASH_MassErase+0x34>)
 800172c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001730:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	20000938 	.word	0x20000938
 8001740:	40022000 	.word	0x40022000

08001744 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <FLASH_PageErase+0x38>)
 800174e:	2200      	movs	r2, #0
 8001750:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001752:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <FLASH_PageErase+0x3c>)
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	4a0a      	ldr	r2, [pc, #40]	@ (8001780 <FLASH_PageErase+0x3c>)
 8001758:	f043 0302 	orr.w	r3, r3, #2
 800175c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800175e:	4a08      	ldr	r2, [pc, #32]	@ (8001780 <FLASH_PageErase+0x3c>)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001764:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <FLASH_PageErase+0x3c>)
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <FLASH_PageErase+0x3c>)
 800176a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800176e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000938 	.word	0x20000938
 8001780:	40022000 	.word	0x40022000

08001784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001784:	b480      	push	{r7}
 8001786:	b08b      	sub	sp, #44	@ 0x2c
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001792:	2300      	movs	r3, #0
 8001794:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001796:	e179      	b.n	8001a8c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001798:	2201      	movs	r2, #1
 800179a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	69fa      	ldr	r2, [r7, #28]
 80017a8:	4013      	ands	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	f040 8168 	bne.w	8001a86 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	4a96      	ldr	r2, [pc, #600]	@ (8001a14 <HAL_GPIO_Init+0x290>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d05e      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017c0:	4a94      	ldr	r2, [pc, #592]	@ (8001a14 <HAL_GPIO_Init+0x290>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d875      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017c6:	4a94      	ldr	r2, [pc, #592]	@ (8001a18 <HAL_GPIO_Init+0x294>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d058      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017cc:	4a92      	ldr	r2, [pc, #584]	@ (8001a18 <HAL_GPIO_Init+0x294>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d86f      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017d2:	4a92      	ldr	r2, [pc, #584]	@ (8001a1c <HAL_GPIO_Init+0x298>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d052      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017d8:	4a90      	ldr	r2, [pc, #576]	@ (8001a1c <HAL_GPIO_Init+0x298>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d869      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017de:	4a90      	ldr	r2, [pc, #576]	@ (8001a20 <HAL_GPIO_Init+0x29c>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d04c      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017e4:	4a8e      	ldr	r2, [pc, #568]	@ (8001a20 <HAL_GPIO_Init+0x29c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d863      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017ea:	4a8e      	ldr	r2, [pc, #568]	@ (8001a24 <HAL_GPIO_Init+0x2a0>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d046      	beq.n	800187e <HAL_GPIO_Init+0xfa>
 80017f0:	4a8c      	ldr	r2, [pc, #560]	@ (8001a24 <HAL_GPIO_Init+0x2a0>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d85d      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017f6:	2b12      	cmp	r3, #18
 80017f8:	d82a      	bhi.n	8001850 <HAL_GPIO_Init+0xcc>
 80017fa:	2b12      	cmp	r3, #18
 80017fc:	d859      	bhi.n	80018b2 <HAL_GPIO_Init+0x12e>
 80017fe:	a201      	add	r2, pc, #4	@ (adr r2, 8001804 <HAL_GPIO_Init+0x80>)
 8001800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001804:	0800187f 	.word	0x0800187f
 8001808:	08001859 	.word	0x08001859
 800180c:	0800186b 	.word	0x0800186b
 8001810:	080018ad 	.word	0x080018ad
 8001814:	080018b3 	.word	0x080018b3
 8001818:	080018b3 	.word	0x080018b3
 800181c:	080018b3 	.word	0x080018b3
 8001820:	080018b3 	.word	0x080018b3
 8001824:	080018b3 	.word	0x080018b3
 8001828:	080018b3 	.word	0x080018b3
 800182c:	080018b3 	.word	0x080018b3
 8001830:	080018b3 	.word	0x080018b3
 8001834:	080018b3 	.word	0x080018b3
 8001838:	080018b3 	.word	0x080018b3
 800183c:	080018b3 	.word	0x080018b3
 8001840:	080018b3 	.word	0x080018b3
 8001844:	080018b3 	.word	0x080018b3
 8001848:	08001861 	.word	0x08001861
 800184c:	08001875 	.word	0x08001875
 8001850:	4a75      	ldr	r2, [pc, #468]	@ (8001a28 <HAL_GPIO_Init+0x2a4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d013      	beq.n	800187e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001856:	e02c      	b.n	80018b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	623b      	str	r3, [r7, #32]
          break;
 800185e:	e029      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	3304      	adds	r3, #4
 8001866:	623b      	str	r3, [r7, #32]
          break;
 8001868:	e024      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	3308      	adds	r3, #8
 8001870:	623b      	str	r3, [r7, #32]
          break;
 8001872:	e01f      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	330c      	adds	r3, #12
 800187a:	623b      	str	r3, [r7, #32]
          break;
 800187c:	e01a      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001886:	2304      	movs	r3, #4
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e013      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d105      	bne.n	80018a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001894:	2308      	movs	r3, #8
 8001896:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69fa      	ldr	r2, [r7, #28]
 800189c:	611a      	str	r2, [r3, #16]
          break;
 800189e:	e009      	b.n	80018b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018a0:	2308      	movs	r3, #8
 80018a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	615a      	str	r2, [r3, #20]
          break;
 80018aa:	e003      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018ac:	2300      	movs	r3, #0
 80018ae:	623b      	str	r3, [r7, #32]
          break;
 80018b0:	e000      	b.n	80018b4 <HAL_GPIO_Init+0x130>
          break;
 80018b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	2bff      	cmp	r3, #255	@ 0xff
 80018b8:	d801      	bhi.n	80018be <HAL_GPIO_Init+0x13a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	e001      	b.n	80018c2 <HAL_GPIO_Init+0x13e>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	3304      	adds	r3, #4
 80018c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2bff      	cmp	r3, #255	@ 0xff
 80018c8:	d802      	bhi.n	80018d0 <HAL_GPIO_Init+0x14c>
 80018ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	e002      	b.n	80018d6 <HAL_GPIO_Init+0x152>
 80018d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d2:	3b08      	subs	r3, #8
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	210f      	movs	r1, #15
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	fa01 f303 	lsl.w	r3, r1, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	401a      	ands	r2, r3
 80018e8:	6a39      	ldr	r1, [r7, #32]
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	431a      	orrs	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 80c1 	beq.w	8001a86 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001904:	4b49      	ldr	r3, [pc, #292]	@ (8001a2c <HAL_GPIO_Init+0x2a8>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a48      	ldr	r2, [pc, #288]	@ (8001a2c <HAL_GPIO_Init+0x2a8>)
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b46      	ldr	r3, [pc, #280]	@ (8001a2c <HAL_GPIO_Init+0x2a8>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800191c:	4a44      	ldr	r2, [pc, #272]	@ (8001a30 <HAL_GPIO_Init+0x2ac>)
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	3302      	adds	r3, #2
 8001924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001928:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	220f      	movs	r2, #15
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	4013      	ands	r3, r2
 800193e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a3c      	ldr	r2, [pc, #240]	@ (8001a34 <HAL_GPIO_Init+0x2b0>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d01f      	beq.n	8001988 <HAL_GPIO_Init+0x204>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a38 <HAL_GPIO_Init+0x2b4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d019      	beq.n	8001984 <HAL_GPIO_Init+0x200>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a3a      	ldr	r2, [pc, #232]	@ (8001a3c <HAL_GPIO_Init+0x2b8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d013      	beq.n	8001980 <HAL_GPIO_Init+0x1fc>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a39      	ldr	r2, [pc, #228]	@ (8001a40 <HAL_GPIO_Init+0x2bc>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00d      	beq.n	800197c <HAL_GPIO_Init+0x1f8>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a38      	ldr	r2, [pc, #224]	@ (8001a44 <HAL_GPIO_Init+0x2c0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d007      	beq.n	8001978 <HAL_GPIO_Init+0x1f4>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a37      	ldr	r2, [pc, #220]	@ (8001a48 <HAL_GPIO_Init+0x2c4>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d101      	bne.n	8001974 <HAL_GPIO_Init+0x1f0>
 8001970:	2305      	movs	r3, #5
 8001972:	e00a      	b.n	800198a <HAL_GPIO_Init+0x206>
 8001974:	2306      	movs	r3, #6
 8001976:	e008      	b.n	800198a <HAL_GPIO_Init+0x206>
 8001978:	2304      	movs	r3, #4
 800197a:	e006      	b.n	800198a <HAL_GPIO_Init+0x206>
 800197c:	2303      	movs	r3, #3
 800197e:	e004      	b.n	800198a <HAL_GPIO_Init+0x206>
 8001980:	2302      	movs	r3, #2
 8001982:	e002      	b.n	800198a <HAL_GPIO_Init+0x206>
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <HAL_GPIO_Init+0x206>
 8001988:	2300      	movs	r3, #0
 800198a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800198c:	f002 0203 	and.w	r2, r2, #3
 8001990:	0092      	lsls	r2, r2, #2
 8001992:	4093      	lsls	r3, r2
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800199a:	4925      	ldr	r1, [pc, #148]	@ (8001a30 <HAL_GPIO_Init+0x2ac>)
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	089b      	lsrs	r3, r3, #2
 80019a0:	3302      	adds	r3, #2
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d006      	beq.n	80019c2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019b4:	4b25      	ldr	r3, [pc, #148]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	4924      	ldr	r1, [pc, #144]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	4313      	orrs	r3, r2
 80019be:	608b      	str	r3, [r1, #8]
 80019c0:	e006      	b.n	80019d0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019c2:	4b22      	ldr	r3, [pc, #136]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	43db      	mvns	r3, r3
 80019ca:	4920      	ldr	r1, [pc, #128]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d006      	beq.n	80019ea <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019dc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	491a      	ldr	r1, [pc, #104]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	60cb      	str	r3, [r1, #12]
 80019e8:	e006      	b.n	80019f8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ea:	4b18      	ldr	r3, [pc, #96]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019ec:	68da      	ldr	r2, [r3, #12]
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	4916      	ldr	r1, [pc, #88]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d025      	beq.n	8001a50 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	4910      	ldr	r1, [pc, #64]	@ (8001a4c <HAL_GPIO_Init+0x2c8>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	604b      	str	r3, [r1, #4]
 8001a10:	e025      	b.n	8001a5e <HAL_GPIO_Init+0x2da>
 8001a12:	bf00      	nop
 8001a14:	10320000 	.word	0x10320000
 8001a18:	10310000 	.word	0x10310000
 8001a1c:	10220000 	.word	0x10220000
 8001a20:	10210000 	.word	0x10210000
 8001a24:	10120000 	.word	0x10120000
 8001a28:	10110000 	.word	0x10110000
 8001a2c:	40021000 	.word	0x40021000
 8001a30:	40010000 	.word	0x40010000
 8001a34:	40010800 	.word	0x40010800
 8001a38:	40010c00 	.word	0x40010c00
 8001a3c:	40011000 	.word	0x40011000
 8001a40:	40011400 	.word	0x40011400
 8001a44:	40011800 	.word	0x40011800
 8001a48:	40011c00 	.word	0x40011c00
 8001a4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a50:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <HAL_GPIO_Init+0x324>)
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	43db      	mvns	r3, r3
 8001a58:	4913      	ldr	r1, [pc, #76]	@ (8001aa8 <HAL_GPIO_Init+0x324>)
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d006      	beq.n	8001a78 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa8 <HAL_GPIO_Init+0x324>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	490e      	ldr	r1, [pc, #56]	@ (8001aa8 <HAL_GPIO_Init+0x324>)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]
 8001a76:	e006      	b.n	8001a86 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a78:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa8 <HAL_GPIO_Init+0x324>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	69bb      	ldr	r3, [r7, #24]
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	4909      	ldr	r1, [pc, #36]	@ (8001aa8 <HAL_GPIO_Init+0x324>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a88:	3301      	adds	r3, #1
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a92:	fa22 f303 	lsr.w	r3, r2, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f47f ae7e 	bne.w	8001798 <HAL_GPIO_Init+0x14>
  }
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop
 8001aa0:	372c      	adds	r7, #44	@ 0x2c
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr
 8001aa8:	40010400 	.word	0x40010400

08001aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	807b      	strh	r3, [r7, #2]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001abc:	787b      	ldrb	r3, [r7, #1]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ac2:	887a      	ldrh	r2, [r7, #2]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ac8:	e003      	b.n	8001ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001aca:	887b      	ldrh	r3, [r7, #2]
 8001acc:	041a      	lsls	r2, r3, #16
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	611a      	str	r2, [r3, #16]
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aee:	887a      	ldrh	r2, [r7, #2]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4013      	ands	r3, r2
 8001af4:	041a      	lsls	r2, r3, #16
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	43d9      	mvns	r1, r3
 8001afa:	887b      	ldrh	r3, [r7, #2]
 8001afc:	400b      	ands	r3, r1
 8001afe:	431a      	orrs	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	611a      	str	r2, [r3, #16]
}
 8001b04:	bf00      	nop
 8001b06:	3714      	adds	r7, #20
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr
	...

08001b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e272      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 8087 	beq.w	8001c3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b30:	4b92      	ldr	r3, [pc, #584]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 030c 	and.w	r3, r3, #12
 8001b38:	2b04      	cmp	r3, #4
 8001b3a:	d00c      	beq.n	8001b56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b3c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d112      	bne.n	8001b6e <HAL_RCC_OscConfig+0x5e>
 8001b48:	4b8c      	ldr	r3, [pc, #560]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b54:	d10b      	bne.n	8001b6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b56:	4b89      	ldr	r3, [pc, #548]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d06c      	beq.n	8001c3c <HAL_RCC_OscConfig+0x12c>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d168      	bne.n	8001c3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e24c      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x76>
 8001b78:	4b80      	ldr	r3, [pc, #512]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a7f      	ldr	r2, [pc, #508]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b82:	6013      	str	r3, [r2, #0]
 8001b84:	e02e      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x98>
 8001b8e:	4b7b      	ldr	r3, [pc, #492]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a7a      	ldr	r2, [pc, #488]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4b78      	ldr	r3, [pc, #480]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a77      	ldr	r2, [pc, #476]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e01d      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bb0:	d10c      	bne.n	8001bcc <HAL_RCC_OscConfig+0xbc>
 8001bb2:	4b72      	ldr	r3, [pc, #456]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a71      	ldr	r2, [pc, #452]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	4b6f      	ldr	r3, [pc, #444]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e00b      	b.n	8001be4 <HAL_RCC_OscConfig+0xd4>
 8001bcc:	4b6b      	ldr	r3, [pc, #428]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a6a      	ldr	r2, [pc, #424]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	4b68      	ldr	r3, [pc, #416]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a67      	ldr	r2, [pc, #412]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001be2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d013      	beq.n	8001c14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff f8da 	bl	8000da4 <HAL_GetTick>
 8001bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf4:	f7ff f8d6 	bl	8000da4 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b64      	cmp	r3, #100	@ 0x64
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e200      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c06:	4b5d      	ldr	r3, [pc, #372]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xe4>
 8001c12:	e014      	b.n	8001c3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c14:	f7ff f8c6 	bl	8000da4 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff f8c2 	bl	8000da4 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	@ 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e1ec      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2e:	4b53      	ldr	r3, [pc, #332]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1f0      	bne.n	8001c1c <HAL_RCC_OscConfig+0x10c>
 8001c3a:	e000      	b.n	8001c3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d063      	beq.n	8001d12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c4a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00b      	beq.n	8001c6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c56:	4b49      	ldr	r3, [pc, #292]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d11c      	bne.n	8001c9c <HAL_RCC_OscConfig+0x18c>
 8001c62:	4b46      	ldr	r3, [pc, #280]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d116      	bne.n	8001c9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6e:	4b43      	ldr	r3, [pc, #268]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_RCC_OscConfig+0x176>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d001      	beq.n	8001c86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e1c0      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c86:	4b3d      	ldr	r3, [pc, #244]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4939      	ldr	r1, [pc, #228]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9a:	e03a      	b.n	8001d12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d020      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca4:	4b36      	ldr	r3, [pc, #216]	@ (8001d80 <HAL_RCC_OscConfig+0x270>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7ff f87b 	bl	8000da4 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb2:	f7ff f877 	bl	8000da4 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e1a1      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	695b      	ldr	r3, [r3, #20]
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4927      	ldr	r1, [pc, #156]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
 8001ce4:	e015      	b.n	8001d12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce6:	4b26      	ldr	r3, [pc, #152]	@ (8001d80 <HAL_RCC_OscConfig+0x270>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff f85a 	bl	8000da4 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf4:	f7ff f856 	bl	8000da4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e180      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d06:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d03a      	beq.n	8001d94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d019      	beq.n	8001d5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d26:	4b17      	ldr	r3, [pc, #92]	@ (8001d84 <HAL_RCC_OscConfig+0x274>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d2c:	f7ff f83a 	bl	8000da4 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d34:	f7ff f836 	bl	8000da4 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e160      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d46:	4b0d      	ldr	r3, [pc, #52]	@ (8001d7c <HAL_RCC_OscConfig+0x26c>)
 8001d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d52:	2001      	movs	r0, #1
 8001d54:	f000 fad0 	bl	80022f8 <RCC_Delay>
 8001d58:	e01c      	b.n	8001d94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_RCC_OscConfig+0x274>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d60:	f7ff f820 	bl	8000da4 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d66:	e00f      	b.n	8001d88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d68:	f7ff f81c 	bl	8000da4 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d908      	bls.n	8001d88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e146      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
 8001d7a:	bf00      	nop
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	42420000 	.word	0x42420000
 8001d84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d88:	4b92      	ldr	r3, [pc, #584]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1e9      	bne.n	8001d68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	f000 80a6 	beq.w	8001eee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001da2:	2300      	movs	r3, #0
 8001da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da6:	4b8b      	ldr	r3, [pc, #556]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001da8:	69db      	ldr	r3, [r3, #28]
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10d      	bne.n	8001dce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b88      	ldr	r3, [pc, #544]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	4a87      	ldr	r2, [pc, #540]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	61d3      	str	r3, [r2, #28]
 8001dbe:	4b85      	ldr	r3, [pc, #532]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dce:	4b82      	ldr	r3, [pc, #520]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d118      	bne.n	8001e0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dda:	4b7f      	ldr	r3, [pc, #508]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a7e      	ldr	r2, [pc, #504]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de6:	f7fe ffdd 	bl	8000da4 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dee:	f7fe ffd9 	bl	8000da4 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b64      	cmp	r3, #100	@ 0x64
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e103      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	4b75      	ldr	r3, [pc, #468]	@ (8001fd8 <HAL_RCC_OscConfig+0x4c8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x312>
 8001e14:	4b6f      	ldr	r3, [pc, #444]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	4a6e      	ldr	r2, [pc, #440]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6213      	str	r3, [r2, #32]
 8001e20:	e02d      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10c      	bne.n	8001e44 <HAL_RCC_OscConfig+0x334>
 8001e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	4a69      	ldr	r2, [pc, #420]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e30:	f023 0301 	bic.w	r3, r3, #1
 8001e34:	6213      	str	r3, [r2, #32]
 8001e36:	4b67      	ldr	r3, [pc, #412]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	4a66      	ldr	r2, [pc, #408]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e3c:	f023 0304 	bic.w	r3, r3, #4
 8001e40:	6213      	str	r3, [r2, #32]
 8001e42:	e01c      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	2b05      	cmp	r3, #5
 8001e4a:	d10c      	bne.n	8001e66 <HAL_RCC_OscConfig+0x356>
 8001e4c:	4b61      	ldr	r3, [pc, #388]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a60      	ldr	r2, [pc, #384]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	4b5e      	ldr	r3, [pc, #376]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	4a5d      	ldr	r2, [pc, #372]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e5e:	f043 0301 	orr.w	r3, r3, #1
 8001e62:	6213      	str	r3, [r2, #32]
 8001e64:	e00b      	b.n	8001e7e <HAL_RCC_OscConfig+0x36e>
 8001e66:	4b5b      	ldr	r3, [pc, #364]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	f023 0301 	bic.w	r3, r3, #1
 8001e70:	6213      	str	r3, [r2, #32]
 8001e72:	4b58      	ldr	r3, [pc, #352]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4a57      	ldr	r2, [pc, #348]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001e78:	f023 0304 	bic.w	r3, r3, #4
 8001e7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d015      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e86:	f7fe ff8d 	bl	8000da4 <HAL_GetTick>
 8001e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8c:	e00a      	b.n	8001ea4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f7fe ff89 	bl	8000da4 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e0b1      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ee      	beq.n	8001e8e <HAL_RCC_OscConfig+0x37e>
 8001eb0:	e014      	b.n	8001edc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eb2:	f7fe ff77 	bl	8000da4 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7fe ff73 	bl	8000da4 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e09b      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed0:	4b40      	ldr	r3, [pc, #256]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ed2:	6a1b      	ldr	r3, [r3, #32]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1ee      	bne.n	8001eba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001edc:	7dfb      	ldrb	r3, [r7, #23]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d105      	bne.n	8001eee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	4a3b      	ldr	r2, [pc, #236]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001ee8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 8087 	beq.w	8002006 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef8:	4b36      	ldr	r3, [pc, #216]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 030c 	and.w	r3, r3, #12
 8001f00:	2b08      	cmp	r3, #8
 8001f02:	d061      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d146      	bne.n	8001f9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0c:	4b33      	ldr	r3, [pc, #204]	@ (8001fdc <HAL_RCC_OscConfig+0x4cc>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f12:	f7fe ff47 	bl	8000da4 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1a:	f7fe ff43 	bl	8000da4 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e06d      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2c:	4b29      	ldr	r3, [pc, #164]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f0      	bne.n	8001f1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f40:	d108      	bne.n	8001f54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f42:	4b24      	ldr	r3, [pc, #144]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	4921      	ldr	r1, [pc, #132]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f54:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a19      	ldr	r1, [r3, #32]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f64:	430b      	orrs	r3, r1
 8001f66:	491b      	ldr	r1, [pc, #108]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <HAL_RCC_OscConfig+0x4cc>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f72:	f7fe ff17 	bl	8000da4 <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7fe ff13 	bl	8000da4 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e03d      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8c:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x46a>
 8001f98:	e035      	b.n	8002006 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <HAL_RCC_OscConfig+0x4cc>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7fe ff00 	bl	8000da4 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7fe fefc 	bl	8000da4 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e026      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_RCC_OscConfig+0x4c4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x498>
 8001fc6:	e01e      	b.n	8002006 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e019      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40007000 	.word	0x40007000
 8001fdc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <HAL_RCC_OscConfig+0x500>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d106      	bne.n	8002002 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d001      	beq.n	8002006 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40021000 	.word	0x40021000

08002014 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0d0      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b6a      	ldr	r3, [pc, #424]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d910      	bls.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b67      	ldr	r3, [pc, #412]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 0207 	bic.w	r2, r3, #7
 800203e:	4965      	ldr	r1, [pc, #404]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b63      	ldr	r3, [pc, #396]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e0b8      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d020      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0304 	and.w	r3, r3, #4
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002070:	4b59      	ldr	r3, [pc, #356]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	4a58      	ldr	r2, [pc, #352]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800207a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002088:	4b53      	ldr	r3, [pc, #332]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	4a52      	ldr	r2, [pc, #328]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002092:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002094:	4b50      	ldr	r3, [pc, #320]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	494d      	ldr	r1, [pc, #308]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d040      	beq.n	8002134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b47      	ldr	r3, [pc, #284]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d115      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e07f      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d2:	4b41      	ldr	r3, [pc, #260]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e073      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020e2:	4b3d      	ldr	r3, [pc, #244]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e06b      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020f2:	4b39      	ldr	r3, [pc, #228]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f023 0203 	bic.w	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	4936      	ldr	r1, [pc, #216]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002104:	f7fe fe4e 	bl	8000da4 <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210a:	e00a      	b.n	8002122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210c:	f7fe fe4a 	bl	8000da4 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e053      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002122:	4b2d      	ldr	r3, [pc, #180]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 020c 	and.w	r2, r3, #12
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	429a      	cmp	r2, r3
 8002132:	d1eb      	bne.n	800210c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002134:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	429a      	cmp	r2, r3
 8002140:	d210      	bcs.n	8002164 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002142:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f023 0207 	bic.w	r2, r3, #7
 800214a:	4922      	ldr	r1, [pc, #136]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	4313      	orrs	r3, r2
 8002150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d001      	beq.n	8002164 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e032      	b.n	80021ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4916      	ldr	r1, [pc, #88]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	4313      	orrs	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d009      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800218e:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	490e      	ldr	r1, [pc, #56]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021a2:	f000 f821 	bl	80021e8 <HAL_RCC_GetSysClockFreq>
 80021a6:	4602      	mov	r2, r0
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	490a      	ldr	r1, [pc, #40]	@ (80021dc <HAL_RCC_ClockConfig+0x1c8>)
 80021b4:	5ccb      	ldrb	r3, [r1, r3]
 80021b6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ba:	4a09      	ldr	r2, [pc, #36]	@ (80021e0 <HAL_RCC_ClockConfig+0x1cc>)
 80021bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <HAL_RCC_ClockConfig+0x1d0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe fdac 	bl	8000d20 <HAL_InitTick>

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40022000 	.word	0x40022000
 80021d8:	40021000 	.word	0x40021000
 80021dc:	08003b30 	.word	0x08003b30
 80021e0:	2000000c 	.word	0x2000000c
 80021e4:	20000010 	.word	0x20000010

080021e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	2300      	movs	r3, #0
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002202:	4b1e      	ldr	r3, [pc, #120]	@ (800227c <HAL_RCC_GetSysClockFreq+0x94>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f003 030c 	and.w	r3, r3, #12
 800220e:	2b04      	cmp	r3, #4
 8002210:	d002      	beq.n	8002218 <HAL_RCC_GetSysClockFreq+0x30>
 8002212:	2b08      	cmp	r3, #8
 8002214:	d003      	beq.n	800221e <HAL_RCC_GetSysClockFreq+0x36>
 8002216:	e027      	b.n	8002268 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002218:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800221a:	613b      	str	r3, [r7, #16]
      break;
 800221c:	e027      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	0c9b      	lsrs	r3, r3, #18
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	4a17      	ldr	r2, [pc, #92]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002228:	5cd3      	ldrb	r3, [r2, r3]
 800222a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d010      	beq.n	8002258 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002236:	4b11      	ldr	r3, [pc, #68]	@ (800227c <HAL_RCC_GetSysClockFreq+0x94>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	0c5b      	lsrs	r3, r3, #17
 800223c:	f003 0301 	and.w	r3, r3, #1
 8002240:	4a11      	ldr	r2, [pc, #68]	@ (8002288 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002242:	5cd3      	ldrb	r3, [r2, r3]
 8002244:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a0d      	ldr	r2, [pc, #52]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x98>)
 800224a:	fb03 f202 	mul.w	r2, r3, r2
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	fbb2 f3f3 	udiv	r3, r2, r3
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e004      	b.n	8002262 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a0c      	ldr	r2, [pc, #48]	@ (800228c <HAL_RCC_GetSysClockFreq+0xa4>)
 800225c:	fb02 f303 	mul.w	r3, r2, r3
 8002260:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	613b      	str	r3, [r7, #16]
      break;
 8002266:	e002      	b.n	800226e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002268:	4b09      	ldr	r3, [pc, #36]	@ (8002290 <HAL_RCC_GetSysClockFreq+0xa8>)
 800226a:	613b      	str	r3, [r7, #16]
      break;
 800226c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800226e:	693b      	ldr	r3, [r7, #16]
}
 8002270:	4618      	mov	r0, r3
 8002272:	371c      	adds	r7, #28
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
 8002280:	00f42400 	.word	0x00f42400
 8002284:	08003b48 	.word	0x08003b48
 8002288:	08003b58 	.word	0x08003b58
 800228c:	003d0900 	.word	0x003d0900
 8002290:	007a1200 	.word	0x007a1200

08002294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002298:	4b02      	ldr	r3, [pc, #8]	@ (80022a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr
 80022a4:	2000000c 	.word	0x2000000c

080022a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022ac:	f7ff fff2 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	0a1b      	lsrs	r3, r3, #8
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	4903      	ldr	r1, [pc, #12]	@ (80022cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022be:	5ccb      	ldrb	r3, [r1, r3]
 80022c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40021000 	.word	0x40021000
 80022cc:	08003b40 	.word	0x08003b40

080022d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022d4:	f7ff ffde 	bl	8002294 <HAL_RCC_GetHCLKFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	0adb      	lsrs	r3, r3, #11
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	4903      	ldr	r1, [pc, #12]	@ (80022f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022e6:	5ccb      	ldrb	r3, [r1, r3]
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	08003b40 	.word	0x08003b40

080022f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002300:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <RCC_Delay+0x34>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <RCC_Delay+0x38>)
 8002306:	fba2 2303 	umull	r2, r3, r2, r3
 800230a:	0a5b      	lsrs	r3, r3, #9
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	fb02 f303 	mul.w	r3, r2, r3
 8002312:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002314:	bf00      	nop
  }
  while (Delay --);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1e5a      	subs	r2, r3, #1
 800231a:	60fa      	str	r2, [r7, #12]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1f9      	bne.n	8002314 <RCC_Delay+0x1c>
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	2000000c 	.word	0x2000000c
 8002330:	10624dd3 	.word	0x10624dd3

08002334 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d101      	bne.n	8002346 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e042      	b.n	80023cc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d106      	bne.n	8002360 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7fe fb94 	bl	8000a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2224      	movs	r2, #36	@ 0x24
 8002364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002376:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 fd63 	bl	8002e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800238c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800239c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2220      	movs	r2, #32
 80023c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b08a      	sub	sp, #40	@ 0x28
 80023d8:	af02      	add	r7, sp, #8
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	603b      	str	r3, [r7, #0]
 80023e0:	4613      	mov	r3, r2
 80023e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b20      	cmp	r3, #32
 80023f2:	d175      	bne.n	80024e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d002      	beq.n	8002400 <HAL_UART_Transmit+0x2c>
 80023fa:	88fb      	ldrh	r3, [r7, #6]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e06e      	b.n	80024e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2200      	movs	r2, #0
 8002408:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2221      	movs	r2, #33	@ 0x21
 800240e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002412:	f7fe fcc7 	bl	8000da4 <HAL_GetTick>
 8002416:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	88fa      	ldrh	r2, [r7, #6]
 800241c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	88fa      	ldrh	r2, [r7, #6]
 8002422:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800242c:	d108      	bne.n	8002440 <HAL_UART_Transmit+0x6c>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d104      	bne.n	8002440 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	61bb      	str	r3, [r7, #24]
 800243e:	e003      	b.n	8002448 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002448:	e02e      	b.n	80024a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	2200      	movs	r2, #0
 8002452:	2180      	movs	r1, #128	@ 0x80
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 fb01 	bl	8002a5c <UART_WaitOnFlagUntilTimeout>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2220      	movs	r2, #32
 8002464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e03a      	b.n	80024e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10b      	bne.n	800248a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	881b      	ldrh	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002480:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	3302      	adds	r3, #2
 8002486:	61bb      	str	r3, [r7, #24]
 8002488:	e007      	b.n	800249a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	781a      	ldrb	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	3301      	adds	r3, #1
 8002498:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800249e:	b29b      	uxth	r3, r3
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1cb      	bne.n	800244a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2200      	movs	r2, #0
 80024ba:	2140      	movs	r1, #64	@ 0x40
 80024bc:	68f8      	ldr	r0, [r7, #12]
 80024be:	f000 facd 	bl	8002a5c <UART_WaitOnFlagUntilTimeout>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2220      	movs	r2, #32
 80024cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e006      	b.n	80024e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2220      	movs	r2, #32
 80024d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	e000      	b.n	80024e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80024e0:	2302      	movs	r3, #2
  }
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3720      	adds	r7, #32
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0ba      	sub	sp, #232	@ 0xe8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002512:	2300      	movs	r3, #0
 8002514:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002518:	2300      	movs	r3, #0
 800251a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800251e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800252a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10f      	bne.n	8002552 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002536:	f003 0320 	and.w	r3, r3, #32
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_UART_IRQHandler+0x66>
 800253e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002542:	f003 0320 	and.w	r3, r3, #32
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fbbc 	bl	8002cc8 <UART_Receive_IT>
      return;
 8002550:	e25b      	b.n	8002a0a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002552:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 80de 	beq.w	8002718 <HAL_UART_IRQHandler+0x22c>
 800255c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d106      	bne.n	8002576 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800256c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 80d1 	beq.w	8002718 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00b      	beq.n	800259a <HAL_UART_IRQHandler+0xae>
 8002582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800258a:	2b00      	cmp	r3, #0
 800258c:	d005      	beq.n	800259a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	f043 0201 	orr.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800259a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00b      	beq.n	80025be <HAL_UART_IRQHandler+0xd2>
 80025a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d005      	beq.n	80025be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b6:	f043 0202 	orr.w	r2, r3, #2
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00b      	beq.n	80025e2 <HAL_UART_IRQHandler+0xf6>
 80025ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d005      	beq.n	80025e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	f043 0204 	orr.w	r2, r3, #4
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80025e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d011      	beq.n	8002612 <HAL_UART_IRQHandler+0x126>
 80025ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025f2:	f003 0320 	and.w	r3, r3, #32
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d105      	bne.n	8002606 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	f043 0208 	orr.w	r2, r3, #8
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 81f2 	beq.w	8002a00 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800261c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <HAL_UART_IRQHandler+0x14e>
 8002628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 fb47 	bl	8002cc8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002644:	2b00      	cmp	r3, #0
 8002646:	bf14      	ite	ne
 8002648:	2301      	movne	r3, #1
 800264a:	2300      	moveq	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d103      	bne.n	8002666 <HAL_UART_IRQHandler+0x17a>
 800265e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d04f      	beq.n	8002706 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 fa51 	bl	8002b0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002676:	2b00      	cmp	r3, #0
 8002678:	d041      	beq.n	80026fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	3314      	adds	r3, #20
 8002680:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002684:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002688:	e853 3f00 	ldrex	r3, [r3]
 800268c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002698:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	3314      	adds	r3, #20
 80026a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80026a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80026aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80026b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80026b6:	e841 2300 	strex	r3, r2, [r1]
 80026ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80026be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1d9      	bne.n	800267a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d013      	beq.n	80026f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d2:	4a7e      	ldr	r2, [pc, #504]	@ (80028cc <HAL_UART_IRQHandler+0x3e0>)
 80026d4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe fd40 	bl	8001160 <HAL_DMA_Abort_IT>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d016      	beq.n	8002714 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026f0:	4610      	mov	r0, r2
 80026f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f4:	e00e      	b.n	8002714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f99c 	bl	8002a34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026fc:	e00a      	b.n	8002714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f998 	bl	8002a34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002704:	e006      	b.n	8002714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f994 	bl	8002a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002712:	e175      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002714:	bf00      	nop
    return;
 8002716:	e173      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271c:	2b01      	cmp	r3, #1
 800271e:	f040 814f 	bne.w	80029c0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 8148 	beq.w	80029c0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002734:	f003 0310 	and.w	r3, r3, #16
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 8141 	beq.w	80029c0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 80b6 	beq.w	80028d0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002770:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 8145 	beq.w	8002a04 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800277e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002782:	429a      	cmp	r2, r3
 8002784:	f080 813e 	bcs.w	8002a04 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800278e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	2b20      	cmp	r3, #32
 8002798:	f000 8088 	beq.w	80028ac <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	330c      	adds	r3, #12
 80027a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027aa:	e853 3f00 	ldrex	r3, [r3]
 80027ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80027b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	330c      	adds	r3, #12
 80027c4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80027c8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80027d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027d8:	e841 2300 	strex	r3, r2, [r1]
 80027dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80027e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1d9      	bne.n	800279c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	3314      	adds	r3, #20
 80027ee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027f2:	e853 3f00 	ldrex	r3, [r3]
 80027f6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80027f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027fa:	f023 0301 	bic.w	r3, r3, #1
 80027fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	3314      	adds	r3, #20
 8002808:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800280c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002810:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002812:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002814:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002818:	e841 2300 	strex	r3, r2, [r1]
 800281c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800281e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1e1      	bne.n	80027e8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	3314      	adds	r3, #20
 800282a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800282c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800282e:	e853 3f00 	ldrex	r3, [r3]
 8002832:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002834:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002836:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800283a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	3314      	adds	r3, #20
 8002844:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002848:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800284a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800284c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800284e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002850:	e841 2300 	strex	r3, r2, [r1]
 8002854:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002856:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1e3      	bne.n	8002824 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2220      	movs	r2, #32
 8002860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	330c      	adds	r3, #12
 8002870:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002874:	e853 3f00 	ldrex	r3, [r3]
 8002878:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800287a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800287c:	f023 0310 	bic.w	r3, r3, #16
 8002880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	330c      	adds	r3, #12
 800288a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800288e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002890:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002892:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002894:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002896:	e841 2300 	strex	r3, r2, [r1]
 800289a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800289c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1e3      	bne.n	800286a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fe fc1f 	bl	80010ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	b29b      	uxth	r3, r3
 80028c0:	4619      	mov	r1, r3
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f8bf 	bl	8002a46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028c8:	e09c      	b.n	8002a04 <HAL_UART_IRQHandler+0x518>
 80028ca:	bf00      	nop
 80028cc:	08002bd3 	.word	0x08002bd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028d8:	b29b      	uxth	r3, r3
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 808e 	beq.w	8002a08 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80028ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 8089 	beq.w	8002a08 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	330c      	adds	r3, #12
 80028fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002900:	e853 3f00 	ldrex	r3, [r3]
 8002904:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800290c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	330c      	adds	r3, #12
 8002916:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800291a:	647a      	str	r2, [r7, #68]	@ 0x44
 800291c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002920:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002922:	e841 2300 	strex	r3, r2, [r1]
 8002926:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1e3      	bne.n	80028f6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3314      	adds	r3, #20
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002938:	e853 3f00 	ldrex	r3, [r3]
 800293c:	623b      	str	r3, [r7, #32]
   return(result);
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3314      	adds	r3, #20
 800294e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002952:	633a      	str	r2, [r7, #48]	@ 0x30
 8002954:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002956:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800295a:	e841 2300 	strex	r3, r2, [r1]
 800295e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1e3      	bne.n	800292e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2220      	movs	r2, #32
 800296a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	330c      	adds	r3, #12
 800297a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	e853 3f00 	ldrex	r3, [r3]
 8002982:	60fb      	str	r3, [r7, #12]
   return(result);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f023 0310 	bic.w	r3, r3, #16
 800298a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	330c      	adds	r3, #12
 8002994:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002998:	61fa      	str	r2, [r7, #28]
 800299a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800299c:	69b9      	ldr	r1, [r7, #24]
 800299e:	69fa      	ldr	r2, [r7, #28]
 80029a0:	e841 2300 	strex	r3, r2, [r1]
 80029a4:	617b      	str	r3, [r7, #20]
   return(result);
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1e3      	bne.n	8002974 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029b6:	4619      	mov	r1, r3
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f844 	bl	8002a46 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029be:	e023      	b.n	8002a08 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d009      	beq.n	80029e0 <HAL_UART_IRQHandler+0x4f4>
 80029cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f90e 	bl	8002bfa <UART_Transmit_IT>
    return;
 80029de:	e014      	b.n	8002a0a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00e      	beq.n	8002a0a <HAL_UART_IRQHandler+0x51e>
 80029ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f94d 	bl	8002c98 <UART_EndTransmit_IT>
    return;
 80029fe:	e004      	b.n	8002a0a <HAL_UART_IRQHandler+0x51e>
    return;
 8002a00:	bf00      	nop
 8002a02:	e002      	b.n	8002a0a <HAL_UART_IRQHandler+0x51e>
      return;
 8002a04:	bf00      	nop
 8002a06:	e000      	b.n	8002a0a <HAL_UART_IRQHandler+0x51e>
      return;
 8002a08:	bf00      	nop
  }
}
 8002a0a:	37e8      	adds	r7, #232	@ 0xe8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr

08002a22 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr

08002a46 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
 8002a4e:	460b      	mov	r3, r1
 8002a50:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	603b      	str	r3, [r7, #0]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a6c:	e03b      	b.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a6e:	6a3b      	ldr	r3, [r7, #32]
 8002a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a74:	d037      	beq.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a76:	f7fe f995 	bl	8000da4 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	6a3a      	ldr	r2, [r7, #32]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d302      	bcc.n	8002a8c <UART_WaitOnFlagUntilTimeout+0x30>
 8002a86:	6a3b      	ldr	r3, [r7, #32]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d101      	bne.n	8002a90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e03a      	b.n	8002b06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d023      	beq.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b80      	cmp	r3, #128	@ 0x80
 8002aa2:	d020      	beq.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b40      	cmp	r3, #64	@ 0x40
 8002aa8:	d01d      	beq.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d116      	bne.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	617b      	str	r3, [r7, #20]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 f81d 	bl	8002b0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2208      	movs	r2, #8
 8002ad8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e00f      	b.n	8002b06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	4013      	ands	r3, r2
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	bf0c      	ite	eq
 8002af6:	2301      	moveq	r3, #1
 8002af8:	2300      	movne	r3, #0
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	461a      	mov	r2, r3
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d0b4      	beq.n	8002a6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b095      	sub	sp, #84	@ 0x54
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	330c      	adds	r3, #12
 8002b1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b20:	e853 3f00 	ldrex	r3, [r3]
 8002b24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	330c      	adds	r3, #12
 8002b34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b36:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b3e:	e841 2300 	strex	r3, r2, [r1]
 8002b42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1e5      	bne.n	8002b16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	3314      	adds	r3, #20
 8002b50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	e853 3f00 	ldrex	r3, [r3]
 8002b58:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	f023 0301 	bic.w	r3, r3, #1
 8002b60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3314      	adds	r3, #20
 8002b68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b72:	e841 2300 	strex	r3, r2, [r1]
 8002b76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1e5      	bne.n	8002b4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d119      	bne.n	8002bba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	330c      	adds	r3, #12
 8002b8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	e853 3f00 	ldrex	r3, [r3]
 8002b94:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	f023 0310 	bic.w	r3, r3, #16
 8002b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	330c      	adds	r3, #12
 8002ba4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ba6:	61ba      	str	r2, [r7, #24]
 8002ba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002baa:	6979      	ldr	r1, [r7, #20]
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	e841 2300 	strex	r3, r2, [r1]
 8002bb2:	613b      	str	r3, [r7, #16]
   return(result);
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1e5      	bne.n	8002b86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002bc8:	bf00      	nop
 8002bca:	3754      	adds	r7, #84	@ 0x54
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr

08002bd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b084      	sub	sp, #16
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f7ff ff21 	bl	8002a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bf2:	bf00      	nop
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002bfa:	b480      	push	{r7}
 8002bfc:	b085      	sub	sp, #20
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b21      	cmp	r3, #33	@ 0x21
 8002c0c:	d13e      	bne.n	8002c8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c16:	d114      	bne.n	8002c42 <UART_Transmit_IT+0x48>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d110      	bne.n	8002c42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	881b      	ldrh	r3, [r3, #0]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	1c9a      	adds	r2, r3, #2
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	621a      	str	r2, [r3, #32]
 8002c40:	e008      	b.n	8002c54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	1c59      	adds	r1, r3, #1
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6211      	str	r1, [r2, #32]
 8002c4c:	781a      	ldrb	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	4619      	mov	r1, r3
 8002c62:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10f      	bne.n	8002c88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	e000      	b.n	8002c8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002c8c:	2302      	movs	r3, #2
  }
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3714      	adds	r7, #20
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff fea9 	bl	8002a10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08c      	sub	sp, #48	@ 0x30
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b22      	cmp	r3, #34	@ 0x22
 8002cda:	f040 80ae 	bne.w	8002e3a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ce6:	d117      	bne.n	8002d18 <UART_Receive_IT+0x50>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d113      	bne.n	8002d18 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	1c9a      	adds	r2, r3, #2
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d16:	e026      	b.n	8002d66 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d2a:	d007      	beq.n	8002d3c <UART_Receive_IT+0x74>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10a      	bne.n	8002d4a <UART_Receive_IT+0x82>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d106      	bne.n	8002d4a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d46:	701a      	strb	r2, [r3, #0]
 8002d48:	e008      	b.n	8002d5c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	4619      	mov	r1, r3
 8002d74:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d15d      	bne.n	8002e36 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0220 	bic.w	r2, r2, #32
 8002d88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68da      	ldr	r2, [r3, #12]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0201 	bic.w	r2, r2, #1
 8002da8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d135      	bne.n	8002e2c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	330c      	adds	r3, #12
 8002dcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	e853 3f00 	ldrex	r3, [r3]
 8002dd4:	613b      	str	r3, [r7, #16]
   return(result);
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	f023 0310 	bic.w	r3, r3, #16
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	330c      	adds	r3, #12
 8002de4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de6:	623a      	str	r2, [r7, #32]
 8002de8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dea:	69f9      	ldr	r1, [r7, #28]
 8002dec:	6a3a      	ldr	r2, [r7, #32]
 8002dee:	e841 2300 	strex	r3, r2, [r1]
 8002df2:	61bb      	str	r3, [r7, #24]
   return(result);
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1e5      	bne.n	8002dc6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	d10a      	bne.n	8002e1e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e22:	4619      	mov	r1, r3
 8002e24:	6878      	ldr	r0, [r7, #4]
 8002e26:	f7ff fe0e 	bl	8002a46 <HAL_UARTEx_RxEventCallback>
 8002e2a:	e002      	b.n	8002e32 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f7ff fdf8 	bl	8002a22 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	e002      	b.n	8002e3c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002e36:	2300      	movs	r3, #0
 8002e38:	e000      	b.n	8002e3c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002e3a:	2302      	movs	r3, #2
  }
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3730      	adds	r7, #48	@ 0x30
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002e7e:	f023 030c 	bic.w	r3, r3, #12
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6812      	ldr	r2, [r2, #0]
 8002e86:	68b9      	ldr	r1, [r7, #8]
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2c      	ldr	r2, [pc, #176]	@ (8002f58 <UART_SetConfig+0x114>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d103      	bne.n	8002eb4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002eac:	f7ff fa10 	bl	80022d0 <HAL_RCC_GetPCLK2Freq>
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	e002      	b.n	8002eba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002eb4:	f7ff f9f8 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8002eb8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	4413      	add	r3, r2
 8002ec2:	009a      	lsls	r2, r3, #2
 8002ec4:	441a      	add	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ed0:	4a22      	ldr	r2, [pc, #136]	@ (8002f5c <UART_SetConfig+0x118>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	095b      	lsrs	r3, r3, #5
 8002ed8:	0119      	lsls	r1, r3, #4
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	4613      	mov	r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4413      	add	r3, r2
 8002ee2:	009a      	lsls	r2, r3, #2
 8002ee4:	441a      	add	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8002f5c <UART_SetConfig+0x118>)
 8002ef2:	fba3 0302 	umull	r0, r3, r3, r2
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	2064      	movs	r0, #100	@ 0x64
 8002efa:	fb00 f303 	mul.w	r3, r0, r3
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	3332      	adds	r3, #50	@ 0x32
 8002f04:	4a15      	ldr	r2, [pc, #84]	@ (8002f5c <UART_SetConfig+0x118>)
 8002f06:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f10:	4419      	add	r1, r3
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	4613      	mov	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	009a      	lsls	r2, r3, #2
 8002f1c:	441a      	add	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f28:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <UART_SetConfig+0x118>)
 8002f2a:	fba3 0302 	umull	r0, r3, r3, r2
 8002f2e:	095b      	lsrs	r3, r3, #5
 8002f30:	2064      	movs	r0, #100	@ 0x64
 8002f32:	fb00 f303 	mul.w	r3, r0, r3
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	011b      	lsls	r3, r3, #4
 8002f3a:	3332      	adds	r3, #50	@ 0x32
 8002f3c:	4a07      	ldr	r2, [pc, #28]	@ (8002f5c <UART_SetConfig+0x118>)
 8002f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f42:	095b      	lsrs	r3, r3, #5
 8002f44:	f003 020f 	and.w	r2, r3, #15
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	440a      	add	r2, r1
 8002f4e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002f50:	bf00      	nop
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40013800 	.word	0x40013800
 8002f5c:	51eb851f 	.word	0x51eb851f

08002f60 <siprintf>:
 8002f60:	b40e      	push	{r1, r2, r3}
 8002f62:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002f66:	b500      	push	{lr}
 8002f68:	b09c      	sub	sp, #112	@ 0x70
 8002f6a:	ab1d      	add	r3, sp, #116	@ 0x74
 8002f6c:	9002      	str	r0, [sp, #8]
 8002f6e:	9006      	str	r0, [sp, #24]
 8002f70:	9107      	str	r1, [sp, #28]
 8002f72:	9104      	str	r1, [sp, #16]
 8002f74:	4808      	ldr	r0, [pc, #32]	@ (8002f98 <siprintf+0x38>)
 8002f76:	4909      	ldr	r1, [pc, #36]	@ (8002f9c <siprintf+0x3c>)
 8002f78:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f7c:	9105      	str	r1, [sp, #20]
 8002f7e:	6800      	ldr	r0, [r0, #0]
 8002f80:	a902      	add	r1, sp, #8
 8002f82:	9301      	str	r3, [sp, #4]
 8002f84:	f000 f9c0 	bl	8003308 <_svfiprintf_r>
 8002f88:	2200      	movs	r2, #0
 8002f8a:	9b02      	ldr	r3, [sp, #8]
 8002f8c:	701a      	strb	r2, [r3, #0]
 8002f8e:	b01c      	add	sp, #112	@ 0x70
 8002f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f94:	b003      	add	sp, #12
 8002f96:	4770      	bx	lr
 8002f98:	20000018 	.word	0x20000018
 8002f9c:	ffff0208 	.word	0xffff0208

08002fa0 <_vsiprintf_r>:
 8002fa0:	b500      	push	{lr}
 8002fa2:	b09b      	sub	sp, #108	@ 0x6c
 8002fa4:	9100      	str	r1, [sp, #0]
 8002fa6:	9104      	str	r1, [sp, #16]
 8002fa8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002fac:	9105      	str	r1, [sp, #20]
 8002fae:	9102      	str	r1, [sp, #8]
 8002fb0:	4905      	ldr	r1, [pc, #20]	@ (8002fc8 <_vsiprintf_r+0x28>)
 8002fb2:	9103      	str	r1, [sp, #12]
 8002fb4:	4669      	mov	r1, sp
 8002fb6:	f000 f9a7 	bl	8003308 <_svfiprintf_r>
 8002fba:	2200      	movs	r2, #0
 8002fbc:	9b00      	ldr	r3, [sp, #0]
 8002fbe:	701a      	strb	r2, [r3, #0]
 8002fc0:	b01b      	add	sp, #108	@ 0x6c
 8002fc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fc6:	bf00      	nop
 8002fc8:	ffff0208 	.word	0xffff0208

08002fcc <vsiprintf>:
 8002fcc:	4613      	mov	r3, r2
 8002fce:	460a      	mov	r2, r1
 8002fd0:	4601      	mov	r1, r0
 8002fd2:	4802      	ldr	r0, [pc, #8]	@ (8002fdc <vsiprintf+0x10>)
 8002fd4:	6800      	ldr	r0, [r0, #0]
 8002fd6:	f7ff bfe3 	b.w	8002fa0 <_vsiprintf_r>
 8002fda:	bf00      	nop
 8002fdc:	20000018 	.word	0x20000018

08002fe0 <memset>:
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4402      	add	r2, r0
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d100      	bne.n	8002fea <memset+0xa>
 8002fe8:	4770      	bx	lr
 8002fea:	f803 1b01 	strb.w	r1, [r3], #1
 8002fee:	e7f9      	b.n	8002fe4 <memset+0x4>

08002ff0 <__errno>:
 8002ff0:	4b01      	ldr	r3, [pc, #4]	@ (8002ff8 <__errno+0x8>)
 8002ff2:	6818      	ldr	r0, [r3, #0]
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	20000018 	.word	0x20000018

08002ffc <__libc_init_array>:
 8002ffc:	b570      	push	{r4, r5, r6, lr}
 8002ffe:	2600      	movs	r6, #0
 8003000:	4d0c      	ldr	r5, [pc, #48]	@ (8003034 <__libc_init_array+0x38>)
 8003002:	4c0d      	ldr	r4, [pc, #52]	@ (8003038 <__libc_init_array+0x3c>)
 8003004:	1b64      	subs	r4, r4, r5
 8003006:	10a4      	asrs	r4, r4, #2
 8003008:	42a6      	cmp	r6, r4
 800300a:	d109      	bne.n	8003020 <__libc_init_array+0x24>
 800300c:	f000 fc78 	bl	8003900 <_init>
 8003010:	2600      	movs	r6, #0
 8003012:	4d0a      	ldr	r5, [pc, #40]	@ (800303c <__libc_init_array+0x40>)
 8003014:	4c0a      	ldr	r4, [pc, #40]	@ (8003040 <__libc_init_array+0x44>)
 8003016:	1b64      	subs	r4, r4, r5
 8003018:	10a4      	asrs	r4, r4, #2
 800301a:	42a6      	cmp	r6, r4
 800301c:	d105      	bne.n	800302a <__libc_init_array+0x2e>
 800301e:	bd70      	pop	{r4, r5, r6, pc}
 8003020:	f855 3b04 	ldr.w	r3, [r5], #4
 8003024:	4798      	blx	r3
 8003026:	3601      	adds	r6, #1
 8003028:	e7ee      	b.n	8003008 <__libc_init_array+0xc>
 800302a:	f855 3b04 	ldr.w	r3, [r5], #4
 800302e:	4798      	blx	r3
 8003030:	3601      	adds	r6, #1
 8003032:	e7f2      	b.n	800301a <__libc_init_array+0x1e>
 8003034:	08003b98 	.word	0x08003b98
 8003038:	08003b98 	.word	0x08003b98
 800303c:	08003b98 	.word	0x08003b98
 8003040:	08003b9c 	.word	0x08003b9c

08003044 <__retarget_lock_acquire_recursive>:
 8003044:	4770      	bx	lr

08003046 <__retarget_lock_release_recursive>:
 8003046:	4770      	bx	lr

08003048 <memcpy>:
 8003048:	440a      	add	r2, r1
 800304a:	4291      	cmp	r1, r2
 800304c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003050:	d100      	bne.n	8003054 <memcpy+0xc>
 8003052:	4770      	bx	lr
 8003054:	b510      	push	{r4, lr}
 8003056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800305a:	4291      	cmp	r1, r2
 800305c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003060:	d1f9      	bne.n	8003056 <memcpy+0xe>
 8003062:	bd10      	pop	{r4, pc}

08003064 <_free_r>:
 8003064:	b538      	push	{r3, r4, r5, lr}
 8003066:	4605      	mov	r5, r0
 8003068:	2900      	cmp	r1, #0
 800306a:	d040      	beq.n	80030ee <_free_r+0x8a>
 800306c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003070:	1f0c      	subs	r4, r1, #4
 8003072:	2b00      	cmp	r3, #0
 8003074:	bfb8      	it	lt
 8003076:	18e4      	addlt	r4, r4, r3
 8003078:	f000 f8de 	bl	8003238 <__malloc_lock>
 800307c:	4a1c      	ldr	r2, [pc, #112]	@ (80030f0 <_free_r+0x8c>)
 800307e:	6813      	ldr	r3, [r2, #0]
 8003080:	b933      	cbnz	r3, 8003090 <_free_r+0x2c>
 8003082:	6063      	str	r3, [r4, #4]
 8003084:	6014      	str	r4, [r2, #0]
 8003086:	4628      	mov	r0, r5
 8003088:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800308c:	f000 b8da 	b.w	8003244 <__malloc_unlock>
 8003090:	42a3      	cmp	r3, r4
 8003092:	d908      	bls.n	80030a6 <_free_r+0x42>
 8003094:	6820      	ldr	r0, [r4, #0]
 8003096:	1821      	adds	r1, r4, r0
 8003098:	428b      	cmp	r3, r1
 800309a:	bf01      	itttt	eq
 800309c:	6819      	ldreq	r1, [r3, #0]
 800309e:	685b      	ldreq	r3, [r3, #4]
 80030a0:	1809      	addeq	r1, r1, r0
 80030a2:	6021      	streq	r1, [r4, #0]
 80030a4:	e7ed      	b.n	8003082 <_free_r+0x1e>
 80030a6:	461a      	mov	r2, r3
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	b10b      	cbz	r3, 80030b0 <_free_r+0x4c>
 80030ac:	42a3      	cmp	r3, r4
 80030ae:	d9fa      	bls.n	80030a6 <_free_r+0x42>
 80030b0:	6811      	ldr	r1, [r2, #0]
 80030b2:	1850      	adds	r0, r2, r1
 80030b4:	42a0      	cmp	r0, r4
 80030b6:	d10b      	bne.n	80030d0 <_free_r+0x6c>
 80030b8:	6820      	ldr	r0, [r4, #0]
 80030ba:	4401      	add	r1, r0
 80030bc:	1850      	adds	r0, r2, r1
 80030be:	4283      	cmp	r3, r0
 80030c0:	6011      	str	r1, [r2, #0]
 80030c2:	d1e0      	bne.n	8003086 <_free_r+0x22>
 80030c4:	6818      	ldr	r0, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	4408      	add	r0, r1
 80030ca:	6010      	str	r0, [r2, #0]
 80030cc:	6053      	str	r3, [r2, #4]
 80030ce:	e7da      	b.n	8003086 <_free_r+0x22>
 80030d0:	d902      	bls.n	80030d8 <_free_r+0x74>
 80030d2:	230c      	movs	r3, #12
 80030d4:	602b      	str	r3, [r5, #0]
 80030d6:	e7d6      	b.n	8003086 <_free_r+0x22>
 80030d8:	6820      	ldr	r0, [r4, #0]
 80030da:	1821      	adds	r1, r4, r0
 80030dc:	428b      	cmp	r3, r1
 80030de:	bf01      	itttt	eq
 80030e0:	6819      	ldreq	r1, [r3, #0]
 80030e2:	685b      	ldreq	r3, [r3, #4]
 80030e4:	1809      	addeq	r1, r1, r0
 80030e6:	6021      	streq	r1, [r4, #0]
 80030e8:	6063      	str	r3, [r4, #4]
 80030ea:	6054      	str	r4, [r2, #4]
 80030ec:	e7cb      	b.n	8003086 <_free_r+0x22>
 80030ee:	bd38      	pop	{r3, r4, r5, pc}
 80030f0:	20000a9c 	.word	0x20000a9c

080030f4 <sbrk_aligned>:
 80030f4:	b570      	push	{r4, r5, r6, lr}
 80030f6:	4e0f      	ldr	r6, [pc, #60]	@ (8003134 <sbrk_aligned+0x40>)
 80030f8:	460c      	mov	r4, r1
 80030fa:	6831      	ldr	r1, [r6, #0]
 80030fc:	4605      	mov	r5, r0
 80030fe:	b911      	cbnz	r1, 8003106 <sbrk_aligned+0x12>
 8003100:	f000 fbaa 	bl	8003858 <_sbrk_r>
 8003104:	6030      	str	r0, [r6, #0]
 8003106:	4621      	mov	r1, r4
 8003108:	4628      	mov	r0, r5
 800310a:	f000 fba5 	bl	8003858 <_sbrk_r>
 800310e:	1c43      	adds	r3, r0, #1
 8003110:	d103      	bne.n	800311a <sbrk_aligned+0x26>
 8003112:	f04f 34ff 	mov.w	r4, #4294967295
 8003116:	4620      	mov	r0, r4
 8003118:	bd70      	pop	{r4, r5, r6, pc}
 800311a:	1cc4      	adds	r4, r0, #3
 800311c:	f024 0403 	bic.w	r4, r4, #3
 8003120:	42a0      	cmp	r0, r4
 8003122:	d0f8      	beq.n	8003116 <sbrk_aligned+0x22>
 8003124:	1a21      	subs	r1, r4, r0
 8003126:	4628      	mov	r0, r5
 8003128:	f000 fb96 	bl	8003858 <_sbrk_r>
 800312c:	3001      	adds	r0, #1
 800312e:	d1f2      	bne.n	8003116 <sbrk_aligned+0x22>
 8003130:	e7ef      	b.n	8003112 <sbrk_aligned+0x1e>
 8003132:	bf00      	nop
 8003134:	20000a98 	.word	0x20000a98

08003138 <_malloc_r>:
 8003138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800313c:	1ccd      	adds	r5, r1, #3
 800313e:	f025 0503 	bic.w	r5, r5, #3
 8003142:	3508      	adds	r5, #8
 8003144:	2d0c      	cmp	r5, #12
 8003146:	bf38      	it	cc
 8003148:	250c      	movcc	r5, #12
 800314a:	2d00      	cmp	r5, #0
 800314c:	4606      	mov	r6, r0
 800314e:	db01      	blt.n	8003154 <_malloc_r+0x1c>
 8003150:	42a9      	cmp	r1, r5
 8003152:	d904      	bls.n	800315e <_malloc_r+0x26>
 8003154:	230c      	movs	r3, #12
 8003156:	6033      	str	r3, [r6, #0]
 8003158:	2000      	movs	r0, #0
 800315a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800315e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003234 <_malloc_r+0xfc>
 8003162:	f000 f869 	bl	8003238 <__malloc_lock>
 8003166:	f8d8 3000 	ldr.w	r3, [r8]
 800316a:	461c      	mov	r4, r3
 800316c:	bb44      	cbnz	r4, 80031c0 <_malloc_r+0x88>
 800316e:	4629      	mov	r1, r5
 8003170:	4630      	mov	r0, r6
 8003172:	f7ff ffbf 	bl	80030f4 <sbrk_aligned>
 8003176:	1c43      	adds	r3, r0, #1
 8003178:	4604      	mov	r4, r0
 800317a:	d158      	bne.n	800322e <_malloc_r+0xf6>
 800317c:	f8d8 4000 	ldr.w	r4, [r8]
 8003180:	4627      	mov	r7, r4
 8003182:	2f00      	cmp	r7, #0
 8003184:	d143      	bne.n	800320e <_malloc_r+0xd6>
 8003186:	2c00      	cmp	r4, #0
 8003188:	d04b      	beq.n	8003222 <_malloc_r+0xea>
 800318a:	6823      	ldr	r3, [r4, #0]
 800318c:	4639      	mov	r1, r7
 800318e:	4630      	mov	r0, r6
 8003190:	eb04 0903 	add.w	r9, r4, r3
 8003194:	f000 fb60 	bl	8003858 <_sbrk_r>
 8003198:	4581      	cmp	r9, r0
 800319a:	d142      	bne.n	8003222 <_malloc_r+0xea>
 800319c:	6821      	ldr	r1, [r4, #0]
 800319e:	4630      	mov	r0, r6
 80031a0:	1a6d      	subs	r5, r5, r1
 80031a2:	4629      	mov	r1, r5
 80031a4:	f7ff ffa6 	bl	80030f4 <sbrk_aligned>
 80031a8:	3001      	adds	r0, #1
 80031aa:	d03a      	beq.n	8003222 <_malloc_r+0xea>
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	442b      	add	r3, r5
 80031b0:	6023      	str	r3, [r4, #0]
 80031b2:	f8d8 3000 	ldr.w	r3, [r8]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	bb62      	cbnz	r2, 8003214 <_malloc_r+0xdc>
 80031ba:	f8c8 7000 	str.w	r7, [r8]
 80031be:	e00f      	b.n	80031e0 <_malloc_r+0xa8>
 80031c0:	6822      	ldr	r2, [r4, #0]
 80031c2:	1b52      	subs	r2, r2, r5
 80031c4:	d420      	bmi.n	8003208 <_malloc_r+0xd0>
 80031c6:	2a0b      	cmp	r2, #11
 80031c8:	d917      	bls.n	80031fa <_malloc_r+0xc2>
 80031ca:	1961      	adds	r1, r4, r5
 80031cc:	42a3      	cmp	r3, r4
 80031ce:	6025      	str	r5, [r4, #0]
 80031d0:	bf18      	it	ne
 80031d2:	6059      	strne	r1, [r3, #4]
 80031d4:	6863      	ldr	r3, [r4, #4]
 80031d6:	bf08      	it	eq
 80031d8:	f8c8 1000 	streq.w	r1, [r8]
 80031dc:	5162      	str	r2, [r4, r5]
 80031de:	604b      	str	r3, [r1, #4]
 80031e0:	4630      	mov	r0, r6
 80031e2:	f000 f82f 	bl	8003244 <__malloc_unlock>
 80031e6:	f104 000b 	add.w	r0, r4, #11
 80031ea:	1d23      	adds	r3, r4, #4
 80031ec:	f020 0007 	bic.w	r0, r0, #7
 80031f0:	1ac2      	subs	r2, r0, r3
 80031f2:	bf1c      	itt	ne
 80031f4:	1a1b      	subne	r3, r3, r0
 80031f6:	50a3      	strne	r3, [r4, r2]
 80031f8:	e7af      	b.n	800315a <_malloc_r+0x22>
 80031fa:	6862      	ldr	r2, [r4, #4]
 80031fc:	42a3      	cmp	r3, r4
 80031fe:	bf0c      	ite	eq
 8003200:	f8c8 2000 	streq.w	r2, [r8]
 8003204:	605a      	strne	r2, [r3, #4]
 8003206:	e7eb      	b.n	80031e0 <_malloc_r+0xa8>
 8003208:	4623      	mov	r3, r4
 800320a:	6864      	ldr	r4, [r4, #4]
 800320c:	e7ae      	b.n	800316c <_malloc_r+0x34>
 800320e:	463c      	mov	r4, r7
 8003210:	687f      	ldr	r7, [r7, #4]
 8003212:	e7b6      	b.n	8003182 <_malloc_r+0x4a>
 8003214:	461a      	mov	r2, r3
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	42a3      	cmp	r3, r4
 800321a:	d1fb      	bne.n	8003214 <_malloc_r+0xdc>
 800321c:	2300      	movs	r3, #0
 800321e:	6053      	str	r3, [r2, #4]
 8003220:	e7de      	b.n	80031e0 <_malloc_r+0xa8>
 8003222:	230c      	movs	r3, #12
 8003224:	4630      	mov	r0, r6
 8003226:	6033      	str	r3, [r6, #0]
 8003228:	f000 f80c 	bl	8003244 <__malloc_unlock>
 800322c:	e794      	b.n	8003158 <_malloc_r+0x20>
 800322e:	6005      	str	r5, [r0, #0]
 8003230:	e7d6      	b.n	80031e0 <_malloc_r+0xa8>
 8003232:	bf00      	nop
 8003234:	20000a9c 	.word	0x20000a9c

08003238 <__malloc_lock>:
 8003238:	4801      	ldr	r0, [pc, #4]	@ (8003240 <__malloc_lock+0x8>)
 800323a:	f7ff bf03 	b.w	8003044 <__retarget_lock_acquire_recursive>
 800323e:	bf00      	nop
 8003240:	20000a94 	.word	0x20000a94

08003244 <__malloc_unlock>:
 8003244:	4801      	ldr	r0, [pc, #4]	@ (800324c <__malloc_unlock+0x8>)
 8003246:	f7ff befe 	b.w	8003046 <__retarget_lock_release_recursive>
 800324a:	bf00      	nop
 800324c:	20000a94 	.word	0x20000a94

08003250 <__ssputs_r>:
 8003250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003254:	461f      	mov	r7, r3
 8003256:	688e      	ldr	r6, [r1, #8]
 8003258:	4682      	mov	sl, r0
 800325a:	42be      	cmp	r6, r7
 800325c:	460c      	mov	r4, r1
 800325e:	4690      	mov	r8, r2
 8003260:	680b      	ldr	r3, [r1, #0]
 8003262:	d82d      	bhi.n	80032c0 <__ssputs_r+0x70>
 8003264:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003268:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800326c:	d026      	beq.n	80032bc <__ssputs_r+0x6c>
 800326e:	6965      	ldr	r5, [r4, #20]
 8003270:	6909      	ldr	r1, [r1, #16]
 8003272:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003276:	eba3 0901 	sub.w	r9, r3, r1
 800327a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800327e:	1c7b      	adds	r3, r7, #1
 8003280:	444b      	add	r3, r9
 8003282:	106d      	asrs	r5, r5, #1
 8003284:	429d      	cmp	r5, r3
 8003286:	bf38      	it	cc
 8003288:	461d      	movcc	r5, r3
 800328a:	0553      	lsls	r3, r2, #21
 800328c:	d527      	bpl.n	80032de <__ssputs_r+0x8e>
 800328e:	4629      	mov	r1, r5
 8003290:	f7ff ff52 	bl	8003138 <_malloc_r>
 8003294:	4606      	mov	r6, r0
 8003296:	b360      	cbz	r0, 80032f2 <__ssputs_r+0xa2>
 8003298:	464a      	mov	r2, r9
 800329a:	6921      	ldr	r1, [r4, #16]
 800329c:	f7ff fed4 	bl	8003048 <memcpy>
 80032a0:	89a3      	ldrh	r3, [r4, #12]
 80032a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80032a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032aa:	81a3      	strh	r3, [r4, #12]
 80032ac:	6126      	str	r6, [r4, #16]
 80032ae:	444e      	add	r6, r9
 80032b0:	6026      	str	r6, [r4, #0]
 80032b2:	463e      	mov	r6, r7
 80032b4:	6165      	str	r5, [r4, #20]
 80032b6:	eba5 0509 	sub.w	r5, r5, r9
 80032ba:	60a5      	str	r5, [r4, #8]
 80032bc:	42be      	cmp	r6, r7
 80032be:	d900      	bls.n	80032c2 <__ssputs_r+0x72>
 80032c0:	463e      	mov	r6, r7
 80032c2:	4632      	mov	r2, r6
 80032c4:	4641      	mov	r1, r8
 80032c6:	6820      	ldr	r0, [r4, #0]
 80032c8:	f000 faac 	bl	8003824 <memmove>
 80032cc:	2000      	movs	r0, #0
 80032ce:	68a3      	ldr	r3, [r4, #8]
 80032d0:	1b9b      	subs	r3, r3, r6
 80032d2:	60a3      	str	r3, [r4, #8]
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	4433      	add	r3, r6
 80032d8:	6023      	str	r3, [r4, #0]
 80032da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032de:	462a      	mov	r2, r5
 80032e0:	f000 fad8 	bl	8003894 <_realloc_r>
 80032e4:	4606      	mov	r6, r0
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d1e0      	bne.n	80032ac <__ssputs_r+0x5c>
 80032ea:	4650      	mov	r0, sl
 80032ec:	6921      	ldr	r1, [r4, #16]
 80032ee:	f7ff feb9 	bl	8003064 <_free_r>
 80032f2:	230c      	movs	r3, #12
 80032f4:	f8ca 3000 	str.w	r3, [sl]
 80032f8:	89a3      	ldrh	r3, [r4, #12]
 80032fa:	f04f 30ff 	mov.w	r0, #4294967295
 80032fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003302:	81a3      	strh	r3, [r4, #12]
 8003304:	e7e9      	b.n	80032da <__ssputs_r+0x8a>
	...

08003308 <_svfiprintf_r>:
 8003308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800330c:	4698      	mov	r8, r3
 800330e:	898b      	ldrh	r3, [r1, #12]
 8003310:	4607      	mov	r7, r0
 8003312:	061b      	lsls	r3, r3, #24
 8003314:	460d      	mov	r5, r1
 8003316:	4614      	mov	r4, r2
 8003318:	b09d      	sub	sp, #116	@ 0x74
 800331a:	d510      	bpl.n	800333e <_svfiprintf_r+0x36>
 800331c:	690b      	ldr	r3, [r1, #16]
 800331e:	b973      	cbnz	r3, 800333e <_svfiprintf_r+0x36>
 8003320:	2140      	movs	r1, #64	@ 0x40
 8003322:	f7ff ff09 	bl	8003138 <_malloc_r>
 8003326:	6028      	str	r0, [r5, #0]
 8003328:	6128      	str	r0, [r5, #16]
 800332a:	b930      	cbnz	r0, 800333a <_svfiprintf_r+0x32>
 800332c:	230c      	movs	r3, #12
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	f04f 30ff 	mov.w	r0, #4294967295
 8003334:	b01d      	add	sp, #116	@ 0x74
 8003336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800333a:	2340      	movs	r3, #64	@ 0x40
 800333c:	616b      	str	r3, [r5, #20]
 800333e:	2300      	movs	r3, #0
 8003340:	9309      	str	r3, [sp, #36]	@ 0x24
 8003342:	2320      	movs	r3, #32
 8003344:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003348:	2330      	movs	r3, #48	@ 0x30
 800334a:	f04f 0901 	mov.w	r9, #1
 800334e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003352:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80034ec <_svfiprintf_r+0x1e4>
 8003356:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800335a:	4623      	mov	r3, r4
 800335c:	469a      	mov	sl, r3
 800335e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003362:	b10a      	cbz	r2, 8003368 <_svfiprintf_r+0x60>
 8003364:	2a25      	cmp	r2, #37	@ 0x25
 8003366:	d1f9      	bne.n	800335c <_svfiprintf_r+0x54>
 8003368:	ebba 0b04 	subs.w	fp, sl, r4
 800336c:	d00b      	beq.n	8003386 <_svfiprintf_r+0x7e>
 800336e:	465b      	mov	r3, fp
 8003370:	4622      	mov	r2, r4
 8003372:	4629      	mov	r1, r5
 8003374:	4638      	mov	r0, r7
 8003376:	f7ff ff6b 	bl	8003250 <__ssputs_r>
 800337a:	3001      	adds	r0, #1
 800337c:	f000 80a7 	beq.w	80034ce <_svfiprintf_r+0x1c6>
 8003380:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003382:	445a      	add	r2, fp
 8003384:	9209      	str	r2, [sp, #36]	@ 0x24
 8003386:	f89a 3000 	ldrb.w	r3, [sl]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 809f 	beq.w	80034ce <_svfiprintf_r+0x1c6>
 8003390:	2300      	movs	r3, #0
 8003392:	f04f 32ff 	mov.w	r2, #4294967295
 8003396:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800339a:	f10a 0a01 	add.w	sl, sl, #1
 800339e:	9304      	str	r3, [sp, #16]
 80033a0:	9307      	str	r3, [sp, #28]
 80033a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80033a8:	4654      	mov	r4, sl
 80033aa:	2205      	movs	r2, #5
 80033ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033b0:	484e      	ldr	r0, [pc, #312]	@ (80034ec <_svfiprintf_r+0x1e4>)
 80033b2:	f000 fa61 	bl	8003878 <memchr>
 80033b6:	9a04      	ldr	r2, [sp, #16]
 80033b8:	b9d8      	cbnz	r0, 80033f2 <_svfiprintf_r+0xea>
 80033ba:	06d0      	lsls	r0, r2, #27
 80033bc:	bf44      	itt	mi
 80033be:	2320      	movmi	r3, #32
 80033c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033c4:	0711      	lsls	r1, r2, #28
 80033c6:	bf44      	itt	mi
 80033c8:	232b      	movmi	r3, #43	@ 0x2b
 80033ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033ce:	f89a 3000 	ldrb.w	r3, [sl]
 80033d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80033d4:	d015      	beq.n	8003402 <_svfiprintf_r+0xfa>
 80033d6:	4654      	mov	r4, sl
 80033d8:	2000      	movs	r0, #0
 80033da:	f04f 0c0a 	mov.w	ip, #10
 80033de:	9a07      	ldr	r2, [sp, #28]
 80033e0:	4621      	mov	r1, r4
 80033e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033e6:	3b30      	subs	r3, #48	@ 0x30
 80033e8:	2b09      	cmp	r3, #9
 80033ea:	d94b      	bls.n	8003484 <_svfiprintf_r+0x17c>
 80033ec:	b1b0      	cbz	r0, 800341c <_svfiprintf_r+0x114>
 80033ee:	9207      	str	r2, [sp, #28]
 80033f0:	e014      	b.n	800341c <_svfiprintf_r+0x114>
 80033f2:	eba0 0308 	sub.w	r3, r0, r8
 80033f6:	fa09 f303 	lsl.w	r3, r9, r3
 80033fa:	4313      	orrs	r3, r2
 80033fc:	46a2      	mov	sl, r4
 80033fe:	9304      	str	r3, [sp, #16]
 8003400:	e7d2      	b.n	80033a8 <_svfiprintf_r+0xa0>
 8003402:	9b03      	ldr	r3, [sp, #12]
 8003404:	1d19      	adds	r1, r3, #4
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	9103      	str	r1, [sp, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	bfbb      	ittet	lt
 800340e:	425b      	neglt	r3, r3
 8003410:	f042 0202 	orrlt.w	r2, r2, #2
 8003414:	9307      	strge	r3, [sp, #28]
 8003416:	9307      	strlt	r3, [sp, #28]
 8003418:	bfb8      	it	lt
 800341a:	9204      	strlt	r2, [sp, #16]
 800341c:	7823      	ldrb	r3, [r4, #0]
 800341e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003420:	d10a      	bne.n	8003438 <_svfiprintf_r+0x130>
 8003422:	7863      	ldrb	r3, [r4, #1]
 8003424:	2b2a      	cmp	r3, #42	@ 0x2a
 8003426:	d132      	bne.n	800348e <_svfiprintf_r+0x186>
 8003428:	9b03      	ldr	r3, [sp, #12]
 800342a:	3402      	adds	r4, #2
 800342c:	1d1a      	adds	r2, r3, #4
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	9203      	str	r2, [sp, #12]
 8003432:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003436:	9305      	str	r3, [sp, #20]
 8003438:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80034f0 <_svfiprintf_r+0x1e8>
 800343c:	2203      	movs	r2, #3
 800343e:	4650      	mov	r0, sl
 8003440:	7821      	ldrb	r1, [r4, #0]
 8003442:	f000 fa19 	bl	8003878 <memchr>
 8003446:	b138      	cbz	r0, 8003458 <_svfiprintf_r+0x150>
 8003448:	2240      	movs	r2, #64	@ 0x40
 800344a:	9b04      	ldr	r3, [sp, #16]
 800344c:	eba0 000a 	sub.w	r0, r0, sl
 8003450:	4082      	lsls	r2, r0
 8003452:	4313      	orrs	r3, r2
 8003454:	3401      	adds	r4, #1
 8003456:	9304      	str	r3, [sp, #16]
 8003458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800345c:	2206      	movs	r2, #6
 800345e:	4825      	ldr	r0, [pc, #148]	@ (80034f4 <_svfiprintf_r+0x1ec>)
 8003460:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003464:	f000 fa08 	bl	8003878 <memchr>
 8003468:	2800      	cmp	r0, #0
 800346a:	d036      	beq.n	80034da <_svfiprintf_r+0x1d2>
 800346c:	4b22      	ldr	r3, [pc, #136]	@ (80034f8 <_svfiprintf_r+0x1f0>)
 800346e:	bb1b      	cbnz	r3, 80034b8 <_svfiprintf_r+0x1b0>
 8003470:	9b03      	ldr	r3, [sp, #12]
 8003472:	3307      	adds	r3, #7
 8003474:	f023 0307 	bic.w	r3, r3, #7
 8003478:	3308      	adds	r3, #8
 800347a:	9303      	str	r3, [sp, #12]
 800347c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800347e:	4433      	add	r3, r6
 8003480:	9309      	str	r3, [sp, #36]	@ 0x24
 8003482:	e76a      	b.n	800335a <_svfiprintf_r+0x52>
 8003484:	460c      	mov	r4, r1
 8003486:	2001      	movs	r0, #1
 8003488:	fb0c 3202 	mla	r2, ip, r2, r3
 800348c:	e7a8      	b.n	80033e0 <_svfiprintf_r+0xd8>
 800348e:	2300      	movs	r3, #0
 8003490:	f04f 0c0a 	mov.w	ip, #10
 8003494:	4619      	mov	r1, r3
 8003496:	3401      	adds	r4, #1
 8003498:	9305      	str	r3, [sp, #20]
 800349a:	4620      	mov	r0, r4
 800349c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034a0:	3a30      	subs	r2, #48	@ 0x30
 80034a2:	2a09      	cmp	r2, #9
 80034a4:	d903      	bls.n	80034ae <_svfiprintf_r+0x1a6>
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0c6      	beq.n	8003438 <_svfiprintf_r+0x130>
 80034aa:	9105      	str	r1, [sp, #20]
 80034ac:	e7c4      	b.n	8003438 <_svfiprintf_r+0x130>
 80034ae:	4604      	mov	r4, r0
 80034b0:	2301      	movs	r3, #1
 80034b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80034b6:	e7f0      	b.n	800349a <_svfiprintf_r+0x192>
 80034b8:	ab03      	add	r3, sp, #12
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	462a      	mov	r2, r5
 80034be:	4638      	mov	r0, r7
 80034c0:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <_svfiprintf_r+0x1f4>)
 80034c2:	a904      	add	r1, sp, #16
 80034c4:	f3af 8000 	nop.w
 80034c8:	1c42      	adds	r2, r0, #1
 80034ca:	4606      	mov	r6, r0
 80034cc:	d1d6      	bne.n	800347c <_svfiprintf_r+0x174>
 80034ce:	89ab      	ldrh	r3, [r5, #12]
 80034d0:	065b      	lsls	r3, r3, #25
 80034d2:	f53f af2d 	bmi.w	8003330 <_svfiprintf_r+0x28>
 80034d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034d8:	e72c      	b.n	8003334 <_svfiprintf_r+0x2c>
 80034da:	ab03      	add	r3, sp, #12
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	462a      	mov	r2, r5
 80034e0:	4638      	mov	r0, r7
 80034e2:	4b06      	ldr	r3, [pc, #24]	@ (80034fc <_svfiprintf_r+0x1f4>)
 80034e4:	a904      	add	r1, sp, #16
 80034e6:	f000 f87d 	bl	80035e4 <_printf_i>
 80034ea:	e7ed      	b.n	80034c8 <_svfiprintf_r+0x1c0>
 80034ec:	08003b5a 	.word	0x08003b5a
 80034f0:	08003b60 	.word	0x08003b60
 80034f4:	08003b64 	.word	0x08003b64
 80034f8:	00000000 	.word	0x00000000
 80034fc:	08003251 	.word	0x08003251

08003500 <_printf_common>:
 8003500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003504:	4616      	mov	r6, r2
 8003506:	4698      	mov	r8, r3
 8003508:	688a      	ldr	r2, [r1, #8]
 800350a:	690b      	ldr	r3, [r1, #16]
 800350c:	4607      	mov	r7, r0
 800350e:	4293      	cmp	r3, r2
 8003510:	bfb8      	it	lt
 8003512:	4613      	movlt	r3, r2
 8003514:	6033      	str	r3, [r6, #0]
 8003516:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800351a:	460c      	mov	r4, r1
 800351c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003520:	b10a      	cbz	r2, 8003526 <_printf_common+0x26>
 8003522:	3301      	adds	r3, #1
 8003524:	6033      	str	r3, [r6, #0]
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	0699      	lsls	r1, r3, #26
 800352a:	bf42      	ittt	mi
 800352c:	6833      	ldrmi	r3, [r6, #0]
 800352e:	3302      	addmi	r3, #2
 8003530:	6033      	strmi	r3, [r6, #0]
 8003532:	6825      	ldr	r5, [r4, #0]
 8003534:	f015 0506 	ands.w	r5, r5, #6
 8003538:	d106      	bne.n	8003548 <_printf_common+0x48>
 800353a:	f104 0a19 	add.w	sl, r4, #25
 800353e:	68e3      	ldr	r3, [r4, #12]
 8003540:	6832      	ldr	r2, [r6, #0]
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	42ab      	cmp	r3, r5
 8003546:	dc2b      	bgt.n	80035a0 <_printf_common+0xa0>
 8003548:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800354c:	6822      	ldr	r2, [r4, #0]
 800354e:	3b00      	subs	r3, #0
 8003550:	bf18      	it	ne
 8003552:	2301      	movne	r3, #1
 8003554:	0692      	lsls	r2, r2, #26
 8003556:	d430      	bmi.n	80035ba <_printf_common+0xba>
 8003558:	4641      	mov	r1, r8
 800355a:	4638      	mov	r0, r7
 800355c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003560:	47c8      	blx	r9
 8003562:	3001      	adds	r0, #1
 8003564:	d023      	beq.n	80035ae <_printf_common+0xae>
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	6922      	ldr	r2, [r4, #16]
 800356a:	f003 0306 	and.w	r3, r3, #6
 800356e:	2b04      	cmp	r3, #4
 8003570:	bf14      	ite	ne
 8003572:	2500      	movne	r5, #0
 8003574:	6833      	ldreq	r3, [r6, #0]
 8003576:	f04f 0600 	mov.w	r6, #0
 800357a:	bf08      	it	eq
 800357c:	68e5      	ldreq	r5, [r4, #12]
 800357e:	f104 041a 	add.w	r4, r4, #26
 8003582:	bf08      	it	eq
 8003584:	1aed      	subeq	r5, r5, r3
 8003586:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800358a:	bf08      	it	eq
 800358c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003590:	4293      	cmp	r3, r2
 8003592:	bfc4      	itt	gt
 8003594:	1a9b      	subgt	r3, r3, r2
 8003596:	18ed      	addgt	r5, r5, r3
 8003598:	42b5      	cmp	r5, r6
 800359a:	d11a      	bne.n	80035d2 <_printf_common+0xd2>
 800359c:	2000      	movs	r0, #0
 800359e:	e008      	b.n	80035b2 <_printf_common+0xb2>
 80035a0:	2301      	movs	r3, #1
 80035a2:	4652      	mov	r2, sl
 80035a4:	4641      	mov	r1, r8
 80035a6:	4638      	mov	r0, r7
 80035a8:	47c8      	blx	r9
 80035aa:	3001      	adds	r0, #1
 80035ac:	d103      	bne.n	80035b6 <_printf_common+0xb6>
 80035ae:	f04f 30ff 	mov.w	r0, #4294967295
 80035b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b6:	3501      	adds	r5, #1
 80035b8:	e7c1      	b.n	800353e <_printf_common+0x3e>
 80035ba:	2030      	movs	r0, #48	@ 0x30
 80035bc:	18e1      	adds	r1, r4, r3
 80035be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80035c8:	4422      	add	r2, r4
 80035ca:	3302      	adds	r3, #2
 80035cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80035d0:	e7c2      	b.n	8003558 <_printf_common+0x58>
 80035d2:	2301      	movs	r3, #1
 80035d4:	4622      	mov	r2, r4
 80035d6:	4641      	mov	r1, r8
 80035d8:	4638      	mov	r0, r7
 80035da:	47c8      	blx	r9
 80035dc:	3001      	adds	r0, #1
 80035de:	d0e6      	beq.n	80035ae <_printf_common+0xae>
 80035e0:	3601      	adds	r6, #1
 80035e2:	e7d9      	b.n	8003598 <_printf_common+0x98>

080035e4 <_printf_i>:
 80035e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035e8:	7e0f      	ldrb	r7, [r1, #24]
 80035ea:	4691      	mov	r9, r2
 80035ec:	2f78      	cmp	r7, #120	@ 0x78
 80035ee:	4680      	mov	r8, r0
 80035f0:	460c      	mov	r4, r1
 80035f2:	469a      	mov	sl, r3
 80035f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80035f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80035fa:	d807      	bhi.n	800360c <_printf_i+0x28>
 80035fc:	2f62      	cmp	r7, #98	@ 0x62
 80035fe:	d80a      	bhi.n	8003616 <_printf_i+0x32>
 8003600:	2f00      	cmp	r7, #0
 8003602:	f000 80d3 	beq.w	80037ac <_printf_i+0x1c8>
 8003606:	2f58      	cmp	r7, #88	@ 0x58
 8003608:	f000 80ba 	beq.w	8003780 <_printf_i+0x19c>
 800360c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003610:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003614:	e03a      	b.n	800368c <_printf_i+0xa8>
 8003616:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800361a:	2b15      	cmp	r3, #21
 800361c:	d8f6      	bhi.n	800360c <_printf_i+0x28>
 800361e:	a101      	add	r1, pc, #4	@ (adr r1, 8003624 <_printf_i+0x40>)
 8003620:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003624:	0800367d 	.word	0x0800367d
 8003628:	08003691 	.word	0x08003691
 800362c:	0800360d 	.word	0x0800360d
 8003630:	0800360d 	.word	0x0800360d
 8003634:	0800360d 	.word	0x0800360d
 8003638:	0800360d 	.word	0x0800360d
 800363c:	08003691 	.word	0x08003691
 8003640:	0800360d 	.word	0x0800360d
 8003644:	0800360d 	.word	0x0800360d
 8003648:	0800360d 	.word	0x0800360d
 800364c:	0800360d 	.word	0x0800360d
 8003650:	08003793 	.word	0x08003793
 8003654:	080036bb 	.word	0x080036bb
 8003658:	0800374d 	.word	0x0800374d
 800365c:	0800360d 	.word	0x0800360d
 8003660:	0800360d 	.word	0x0800360d
 8003664:	080037b5 	.word	0x080037b5
 8003668:	0800360d 	.word	0x0800360d
 800366c:	080036bb 	.word	0x080036bb
 8003670:	0800360d 	.word	0x0800360d
 8003674:	0800360d 	.word	0x0800360d
 8003678:	08003755 	.word	0x08003755
 800367c:	6833      	ldr	r3, [r6, #0]
 800367e:	1d1a      	adds	r2, r3, #4
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6032      	str	r2, [r6, #0]
 8003684:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003688:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800368c:	2301      	movs	r3, #1
 800368e:	e09e      	b.n	80037ce <_printf_i+0x1ea>
 8003690:	6833      	ldr	r3, [r6, #0]
 8003692:	6820      	ldr	r0, [r4, #0]
 8003694:	1d19      	adds	r1, r3, #4
 8003696:	6031      	str	r1, [r6, #0]
 8003698:	0606      	lsls	r6, r0, #24
 800369a:	d501      	bpl.n	80036a0 <_printf_i+0xbc>
 800369c:	681d      	ldr	r5, [r3, #0]
 800369e:	e003      	b.n	80036a8 <_printf_i+0xc4>
 80036a0:	0645      	lsls	r5, r0, #25
 80036a2:	d5fb      	bpl.n	800369c <_printf_i+0xb8>
 80036a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80036a8:	2d00      	cmp	r5, #0
 80036aa:	da03      	bge.n	80036b4 <_printf_i+0xd0>
 80036ac:	232d      	movs	r3, #45	@ 0x2d
 80036ae:	426d      	negs	r5, r5
 80036b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036b4:	230a      	movs	r3, #10
 80036b6:	4859      	ldr	r0, [pc, #356]	@ (800381c <_printf_i+0x238>)
 80036b8:	e011      	b.n	80036de <_printf_i+0xfa>
 80036ba:	6821      	ldr	r1, [r4, #0]
 80036bc:	6833      	ldr	r3, [r6, #0]
 80036be:	0608      	lsls	r0, r1, #24
 80036c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80036c4:	d402      	bmi.n	80036cc <_printf_i+0xe8>
 80036c6:	0649      	lsls	r1, r1, #25
 80036c8:	bf48      	it	mi
 80036ca:	b2ad      	uxthmi	r5, r5
 80036cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80036ce:	6033      	str	r3, [r6, #0]
 80036d0:	bf14      	ite	ne
 80036d2:	230a      	movne	r3, #10
 80036d4:	2308      	moveq	r3, #8
 80036d6:	4851      	ldr	r0, [pc, #324]	@ (800381c <_printf_i+0x238>)
 80036d8:	2100      	movs	r1, #0
 80036da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80036de:	6866      	ldr	r6, [r4, #4]
 80036e0:	2e00      	cmp	r6, #0
 80036e2:	bfa8      	it	ge
 80036e4:	6821      	ldrge	r1, [r4, #0]
 80036e6:	60a6      	str	r6, [r4, #8]
 80036e8:	bfa4      	itt	ge
 80036ea:	f021 0104 	bicge.w	r1, r1, #4
 80036ee:	6021      	strge	r1, [r4, #0]
 80036f0:	b90d      	cbnz	r5, 80036f6 <_printf_i+0x112>
 80036f2:	2e00      	cmp	r6, #0
 80036f4:	d04b      	beq.n	800378e <_printf_i+0x1aa>
 80036f6:	4616      	mov	r6, r2
 80036f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80036fc:	fb03 5711 	mls	r7, r3, r1, r5
 8003700:	5dc7      	ldrb	r7, [r0, r7]
 8003702:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003706:	462f      	mov	r7, r5
 8003708:	42bb      	cmp	r3, r7
 800370a:	460d      	mov	r5, r1
 800370c:	d9f4      	bls.n	80036f8 <_printf_i+0x114>
 800370e:	2b08      	cmp	r3, #8
 8003710:	d10b      	bne.n	800372a <_printf_i+0x146>
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	07df      	lsls	r7, r3, #31
 8003716:	d508      	bpl.n	800372a <_printf_i+0x146>
 8003718:	6923      	ldr	r3, [r4, #16]
 800371a:	6861      	ldr	r1, [r4, #4]
 800371c:	4299      	cmp	r1, r3
 800371e:	bfde      	ittt	le
 8003720:	2330      	movle	r3, #48	@ 0x30
 8003722:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003726:	f106 36ff 	addle.w	r6, r6, #4294967295
 800372a:	1b92      	subs	r2, r2, r6
 800372c:	6122      	str	r2, [r4, #16]
 800372e:	464b      	mov	r3, r9
 8003730:	4621      	mov	r1, r4
 8003732:	4640      	mov	r0, r8
 8003734:	f8cd a000 	str.w	sl, [sp]
 8003738:	aa03      	add	r2, sp, #12
 800373a:	f7ff fee1 	bl	8003500 <_printf_common>
 800373e:	3001      	adds	r0, #1
 8003740:	d14a      	bne.n	80037d8 <_printf_i+0x1f4>
 8003742:	f04f 30ff 	mov.w	r0, #4294967295
 8003746:	b004      	add	sp, #16
 8003748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800374c:	6823      	ldr	r3, [r4, #0]
 800374e:	f043 0320 	orr.w	r3, r3, #32
 8003752:	6023      	str	r3, [r4, #0]
 8003754:	2778      	movs	r7, #120	@ 0x78
 8003756:	4832      	ldr	r0, [pc, #200]	@ (8003820 <_printf_i+0x23c>)
 8003758:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800375c:	6823      	ldr	r3, [r4, #0]
 800375e:	6831      	ldr	r1, [r6, #0]
 8003760:	061f      	lsls	r7, r3, #24
 8003762:	f851 5b04 	ldr.w	r5, [r1], #4
 8003766:	d402      	bmi.n	800376e <_printf_i+0x18a>
 8003768:	065f      	lsls	r7, r3, #25
 800376a:	bf48      	it	mi
 800376c:	b2ad      	uxthmi	r5, r5
 800376e:	6031      	str	r1, [r6, #0]
 8003770:	07d9      	lsls	r1, r3, #31
 8003772:	bf44      	itt	mi
 8003774:	f043 0320 	orrmi.w	r3, r3, #32
 8003778:	6023      	strmi	r3, [r4, #0]
 800377a:	b11d      	cbz	r5, 8003784 <_printf_i+0x1a0>
 800377c:	2310      	movs	r3, #16
 800377e:	e7ab      	b.n	80036d8 <_printf_i+0xf4>
 8003780:	4826      	ldr	r0, [pc, #152]	@ (800381c <_printf_i+0x238>)
 8003782:	e7e9      	b.n	8003758 <_printf_i+0x174>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	f023 0320 	bic.w	r3, r3, #32
 800378a:	6023      	str	r3, [r4, #0]
 800378c:	e7f6      	b.n	800377c <_printf_i+0x198>
 800378e:	4616      	mov	r6, r2
 8003790:	e7bd      	b.n	800370e <_printf_i+0x12a>
 8003792:	6833      	ldr	r3, [r6, #0]
 8003794:	6825      	ldr	r5, [r4, #0]
 8003796:	1d18      	adds	r0, r3, #4
 8003798:	6961      	ldr	r1, [r4, #20]
 800379a:	6030      	str	r0, [r6, #0]
 800379c:	062e      	lsls	r6, r5, #24
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	d501      	bpl.n	80037a6 <_printf_i+0x1c2>
 80037a2:	6019      	str	r1, [r3, #0]
 80037a4:	e002      	b.n	80037ac <_printf_i+0x1c8>
 80037a6:	0668      	lsls	r0, r5, #25
 80037a8:	d5fb      	bpl.n	80037a2 <_printf_i+0x1be>
 80037aa:	8019      	strh	r1, [r3, #0]
 80037ac:	2300      	movs	r3, #0
 80037ae:	4616      	mov	r6, r2
 80037b0:	6123      	str	r3, [r4, #16]
 80037b2:	e7bc      	b.n	800372e <_printf_i+0x14a>
 80037b4:	6833      	ldr	r3, [r6, #0]
 80037b6:	2100      	movs	r1, #0
 80037b8:	1d1a      	adds	r2, r3, #4
 80037ba:	6032      	str	r2, [r6, #0]
 80037bc:	681e      	ldr	r6, [r3, #0]
 80037be:	6862      	ldr	r2, [r4, #4]
 80037c0:	4630      	mov	r0, r6
 80037c2:	f000 f859 	bl	8003878 <memchr>
 80037c6:	b108      	cbz	r0, 80037cc <_printf_i+0x1e8>
 80037c8:	1b80      	subs	r0, r0, r6
 80037ca:	6060      	str	r0, [r4, #4]
 80037cc:	6863      	ldr	r3, [r4, #4]
 80037ce:	6123      	str	r3, [r4, #16]
 80037d0:	2300      	movs	r3, #0
 80037d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037d6:	e7aa      	b.n	800372e <_printf_i+0x14a>
 80037d8:	4632      	mov	r2, r6
 80037da:	4649      	mov	r1, r9
 80037dc:	4640      	mov	r0, r8
 80037de:	6923      	ldr	r3, [r4, #16]
 80037e0:	47d0      	blx	sl
 80037e2:	3001      	adds	r0, #1
 80037e4:	d0ad      	beq.n	8003742 <_printf_i+0x15e>
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	079b      	lsls	r3, r3, #30
 80037ea:	d413      	bmi.n	8003814 <_printf_i+0x230>
 80037ec:	68e0      	ldr	r0, [r4, #12]
 80037ee:	9b03      	ldr	r3, [sp, #12]
 80037f0:	4298      	cmp	r0, r3
 80037f2:	bfb8      	it	lt
 80037f4:	4618      	movlt	r0, r3
 80037f6:	e7a6      	b.n	8003746 <_printf_i+0x162>
 80037f8:	2301      	movs	r3, #1
 80037fa:	4632      	mov	r2, r6
 80037fc:	4649      	mov	r1, r9
 80037fe:	4640      	mov	r0, r8
 8003800:	47d0      	blx	sl
 8003802:	3001      	adds	r0, #1
 8003804:	d09d      	beq.n	8003742 <_printf_i+0x15e>
 8003806:	3501      	adds	r5, #1
 8003808:	68e3      	ldr	r3, [r4, #12]
 800380a:	9903      	ldr	r1, [sp, #12]
 800380c:	1a5b      	subs	r3, r3, r1
 800380e:	42ab      	cmp	r3, r5
 8003810:	dcf2      	bgt.n	80037f8 <_printf_i+0x214>
 8003812:	e7eb      	b.n	80037ec <_printf_i+0x208>
 8003814:	2500      	movs	r5, #0
 8003816:	f104 0619 	add.w	r6, r4, #25
 800381a:	e7f5      	b.n	8003808 <_printf_i+0x224>
 800381c:	08003b6b 	.word	0x08003b6b
 8003820:	08003b7c 	.word	0x08003b7c

08003824 <memmove>:
 8003824:	4288      	cmp	r0, r1
 8003826:	b510      	push	{r4, lr}
 8003828:	eb01 0402 	add.w	r4, r1, r2
 800382c:	d902      	bls.n	8003834 <memmove+0x10>
 800382e:	4284      	cmp	r4, r0
 8003830:	4623      	mov	r3, r4
 8003832:	d807      	bhi.n	8003844 <memmove+0x20>
 8003834:	1e43      	subs	r3, r0, #1
 8003836:	42a1      	cmp	r1, r4
 8003838:	d008      	beq.n	800384c <memmove+0x28>
 800383a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800383e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003842:	e7f8      	b.n	8003836 <memmove+0x12>
 8003844:	4601      	mov	r1, r0
 8003846:	4402      	add	r2, r0
 8003848:	428a      	cmp	r2, r1
 800384a:	d100      	bne.n	800384e <memmove+0x2a>
 800384c:	bd10      	pop	{r4, pc}
 800384e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003856:	e7f7      	b.n	8003848 <memmove+0x24>

08003858 <_sbrk_r>:
 8003858:	b538      	push	{r3, r4, r5, lr}
 800385a:	2300      	movs	r3, #0
 800385c:	4d05      	ldr	r5, [pc, #20]	@ (8003874 <_sbrk_r+0x1c>)
 800385e:	4604      	mov	r4, r0
 8003860:	4608      	mov	r0, r1
 8003862:	602b      	str	r3, [r5, #0]
 8003864:	f7fd f9e4 	bl	8000c30 <_sbrk>
 8003868:	1c43      	adds	r3, r0, #1
 800386a:	d102      	bne.n	8003872 <_sbrk_r+0x1a>
 800386c:	682b      	ldr	r3, [r5, #0]
 800386e:	b103      	cbz	r3, 8003872 <_sbrk_r+0x1a>
 8003870:	6023      	str	r3, [r4, #0]
 8003872:	bd38      	pop	{r3, r4, r5, pc}
 8003874:	20000a90 	.word	0x20000a90

08003878 <memchr>:
 8003878:	4603      	mov	r3, r0
 800387a:	b510      	push	{r4, lr}
 800387c:	b2c9      	uxtb	r1, r1
 800387e:	4402      	add	r2, r0
 8003880:	4293      	cmp	r3, r2
 8003882:	4618      	mov	r0, r3
 8003884:	d101      	bne.n	800388a <memchr+0x12>
 8003886:	2000      	movs	r0, #0
 8003888:	e003      	b.n	8003892 <memchr+0x1a>
 800388a:	7804      	ldrb	r4, [r0, #0]
 800388c:	3301      	adds	r3, #1
 800388e:	428c      	cmp	r4, r1
 8003890:	d1f6      	bne.n	8003880 <memchr+0x8>
 8003892:	bd10      	pop	{r4, pc}

08003894 <_realloc_r>:
 8003894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003898:	4680      	mov	r8, r0
 800389a:	4615      	mov	r5, r2
 800389c:	460c      	mov	r4, r1
 800389e:	b921      	cbnz	r1, 80038aa <_realloc_r+0x16>
 80038a0:	4611      	mov	r1, r2
 80038a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038a6:	f7ff bc47 	b.w	8003138 <_malloc_r>
 80038aa:	b92a      	cbnz	r2, 80038b8 <_realloc_r+0x24>
 80038ac:	f7ff fbda 	bl	8003064 <_free_r>
 80038b0:	2400      	movs	r4, #0
 80038b2:	4620      	mov	r0, r4
 80038b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038b8:	f000 f81a 	bl	80038f0 <_malloc_usable_size_r>
 80038bc:	4285      	cmp	r5, r0
 80038be:	4606      	mov	r6, r0
 80038c0:	d802      	bhi.n	80038c8 <_realloc_r+0x34>
 80038c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80038c6:	d8f4      	bhi.n	80038b2 <_realloc_r+0x1e>
 80038c8:	4629      	mov	r1, r5
 80038ca:	4640      	mov	r0, r8
 80038cc:	f7ff fc34 	bl	8003138 <_malloc_r>
 80038d0:	4607      	mov	r7, r0
 80038d2:	2800      	cmp	r0, #0
 80038d4:	d0ec      	beq.n	80038b0 <_realloc_r+0x1c>
 80038d6:	42b5      	cmp	r5, r6
 80038d8:	462a      	mov	r2, r5
 80038da:	4621      	mov	r1, r4
 80038dc:	bf28      	it	cs
 80038de:	4632      	movcs	r2, r6
 80038e0:	f7ff fbb2 	bl	8003048 <memcpy>
 80038e4:	4621      	mov	r1, r4
 80038e6:	4640      	mov	r0, r8
 80038e8:	f7ff fbbc 	bl	8003064 <_free_r>
 80038ec:	463c      	mov	r4, r7
 80038ee:	e7e0      	b.n	80038b2 <_realloc_r+0x1e>

080038f0 <_malloc_usable_size_r>:
 80038f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038f4:	1f18      	subs	r0, r3, #4
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	bfbc      	itt	lt
 80038fa:	580b      	ldrlt	r3, [r1, r0]
 80038fc:	18c0      	addlt	r0, r0, r3
 80038fe:	4770      	bx	lr

08003900 <_init>:
 8003900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003902:	bf00      	nop
 8003904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003906:	bc08      	pop	{r3}
 8003908:	469e      	mov	lr, r3
 800390a:	4770      	bx	lr

0800390c <_fini>:
 800390c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800390e:	bf00      	nop
 8003910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003912:	bc08      	pop	{r3}
 8003914:	469e      	mov	lr, r3
 8003916:	4770      	bx	lr
