// Seed: 1612844694
module module_0 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input supply0 id_9,
    output tri1 id_10
);
  final begin
    id_0 = 1 - id_1++;
    #1;
  end
endmodule
module module_1 (
    output tri1 id_0
    , id_4,
    input supply0 id_1,
    input wand id_2
);
  wire id_5;
  module_0(
      id_0, id_0, id_2, id_1, id_2, id_1, id_0, id_1, id_0, id_2, id_0
  );
endmodule
