<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="adders::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="adder_2::work"/><component name="Core_adder::work"/><component name="adder_3::work"/><device die="IS2X2M1" family="ProASIC3" package="vq100"/><SmartGen version="8.0"/></workspace>