Loading plugins phase: Elapsed time ==> 0s.250ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -d CY8C4245AXI-483 -s D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.078ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -dcpsoc3 PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -dcpsoc3 PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -dcpsoc3 -verilog PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 22 13:14:40 2015


======================================================================
Compiling:  PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 22 13:14:40 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -dcpsoc3 -verilog PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 22 13:14:40 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\codegentemp\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\codegentemp\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -dcpsoc3 -verilog PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 22 13:14:40 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\codegentemp\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\codegentemp\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM_DAC:BSPIM:mosi_after_ld\
	\SPIM_DAC:BSPIM:so_send\
	\SPIM_DAC:BSPIM:mosi_fin\
	\SPIM_DAC:BSPIM:mosi_cpha_0\
	\SPIM_DAC:BSPIM:mosi_cpha_1\
	\SPIM_DAC:BSPIM:pre_mosi\
	\SPIM_DAC:BSPIM:dpcounter_zero\
	\SPIM_DAC:BSPIM:control_7\
	\SPIM_DAC:BSPIM:control_6\
	\SPIM_DAC:BSPIM:control_5\
	\SPIM_DAC:BSPIM:control_4\
	\SPIM_DAC:BSPIM:control_3\
	\SPIM_DAC:BSPIM:control_2\
	\SPIM_DAC:BSPIM:control_1\
	\SPIM_DAC:BSPIM:control_0\
	\SPIM_DAC:Net_294\


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_Sampling:Net_66\ to \Timer_Sampling:Net_75\
Aliasing \Timer_Sampling:Net_82\ to \Timer_Sampling:Net_75\
Aliasing \Timer_Sampling:Net_72\ to \Timer_Sampling:Net_75\
Aliasing tmpOE__Pin_Sampling_OV_net_0 to \Timer_Sampling:Net_69\
Aliasing zero to \Timer_Sampling:Net_75\
Aliasing one to \Timer_Sampling:Net_69\
Aliasing \SPIM_DAC:BSPIM:pol_supprt\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:tx_status_3\ to \SPIM_DAC:BSPIM:load_rx_data\
Aliasing \SPIM_DAC:BSPIM:tx_status_6\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:tx_status_5\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:rx_status_3\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:rx_status_2\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:rx_status_1\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:rx_status_0\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:Net_289\ to \Timer_Sampling:Net_75\
Aliasing tmpOE__Pin_MISO_net_0 to \Timer_Sampling:Net_69\
Aliasing tmpOE__Pin_MOSI_net_0 to \Timer_Sampling:Net_69\
Aliasing tmpOE__Pin_SCLK_net_0 to \Timer_Sampling:Net_69\
Aliasing tmpOE__Pin_SS_net_0 to \Timer_Sampling:Net_69\
Aliasing tmpOE__Pin_LDAC_net_0 to \Timer_Sampling:Net_69\
Aliasing tmpOE__Pin_ISR_Check_net_0 to \Timer_Sampling:Net_69\
Aliasing \SPIM_DAC:BSPIM:so_send_reg\\D\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:mosi_pre_reg\\D\ to \Timer_Sampling:Net_75\
Aliasing \SPIM_DAC:BSPIM:dpcounter_one_reg\\D\ to \SPIM_DAC:BSPIM:load_rx_data\
Removing Lhs of wire \Timer_Sampling:Net_81\[5] = Net_32[3]
Removing Lhs of wire \Timer_Sampling:Net_66\[8] = \Timer_Sampling:Net_75\[6]
Removing Lhs of wire \Timer_Sampling:Net_82\[9] = \Timer_Sampling:Net_75\[6]
Removing Lhs of wire \Timer_Sampling:Net_72\[10] = \Timer_Sampling:Net_75\[6]
Removing Rhs of wire tmpOE__Pin_Sampling_OV_net_0[17] = \Timer_Sampling:Net_69\[7]
Removing Rhs of wire zero[21] = \Timer_Sampling:Net_75\[6]
Removing Lhs of wire one[22] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire \SPIM_DAC:Net_276\[24] = Net_77[25]
Removing Rhs of wire \SPIM_DAC:BSPIM:load_rx_data\[28] = \SPIM_DAC:BSPIM:dpcounter_one\[29]
Removing Lhs of wire \SPIM_DAC:BSPIM:pol_supprt\[30] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:miso_to_dp\[31] = \SPIM_DAC:Net_244\[32]
Removing Lhs of wire \SPIM_DAC:Net_244\[32] = Net_76[174]
Removing Rhs of wire Net_73[36] = \SPIM_DAC:BSPIM:mosi_reg\[37]
Removing Rhs of wire \SPIM_DAC:BSPIM:mosi_from_dp\[43] = \SPIM_DAC:BSPIM:mosi_from_dpL\[157]
Removing Rhs of wire \SPIM_DAC:BSPIM:tx_status_1\[59] = \SPIM_DAC:BSPIM:dpMOSI_fifo_empty\[60]
Removing Rhs of wire \SPIM_DAC:BSPIM:tx_status_2\[61] = \SPIM_DAC:BSPIM:dpMOSI_fifo_not_full\[62]
Removing Lhs of wire \SPIM_DAC:BSPIM:tx_status_3\[63] = \SPIM_DAC:BSPIM:load_rx_data\[28]
Removing Rhs of wire \SPIM_DAC:BSPIM:rx_status_4\[65] = \SPIM_DAC:BSPIM:dpMISO_fifo_full\[66]
Removing Rhs of wire \SPIM_DAC:BSPIM:rx_status_5\[67] = \SPIM_DAC:BSPIM:dpMISO_fifo_not_empty\[68]
Removing Lhs of wire \SPIM_DAC:BSPIM:tx_status_6\[70] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:tx_status_5\[71] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:rx_status_3\[72] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:rx_status_2\[73] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:rx_status_1\[74] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:rx_status_0\[75] = zero[21]
Removing Lhs of wire \SPIM_DAC:Net_273\[85] = zero[21]
Removing Lhs of wire \SPIM_DAC:Net_289\[175] = zero[21]
Removing Lhs of wire tmpOE__Pin_MISO_net_0[177] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire tmpOE__Pin_MOSI_net_0[182] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire tmpOE__Pin_SCLK_net_0[188] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire tmpOE__Pin_SS_net_0[194] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire tmpOE__Pin_LDAC_net_0[201] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire tmpOE__Pin_ISR_Check_net_0[207] = tmpOE__Pin_Sampling_OV_net_0[17]
Removing Lhs of wire \SPIM_DAC:BSPIM:so_send_reg\\D\[212] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:mosi_pre_reg\\D\[218] = zero[21]
Removing Lhs of wire \SPIM_DAC:BSPIM:dpcounter_one_reg\\D\[220] = \SPIM_DAC:BSPIM:load_rx_data\[28]
Removing Lhs of wire \SPIM_DAC:BSPIM:mosi_from_dp_reg\\D\[221] = \SPIM_DAC:BSPIM:mosi_from_dp\[43]

------------------------------------------------------
Aliased 0 equations, 37 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM_DAC:BSPIM:load_rx_data\' (cost = 1):
\SPIM_DAC:BSPIM:load_rx_data\ <= ((not \SPIM_DAC:BSPIM:count_4\ and not \SPIM_DAC:BSPIM:count_3\ and not \SPIM_DAC:BSPIM:count_2\ and not \SPIM_DAC:BSPIM:count_1\ and \SPIM_DAC:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj" -dcpsoc3 PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.609ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Thursday, 22 October 2015 13:14:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\Develop\Rhythm Machine\PSoC\PSoC_Fixedpoint_DDS_RhythmMachine\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cydsn\PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.cyprj -d CY8C4245AXI-483 PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM_DAC:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_DAC:BSPIM:mosi_pre_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_SPIM_DAC'. Fanout=1, Signal=Net_77_digital
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_Timer_counter'. Signal=Net_32_ff8
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM_DAC:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Pin_ISR_Check(0), Pin_MISO(0), Pin_Sampling_OV(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Sampling_OV(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sampling_OV(0)__PA ,
            input => Net_27 ,
            pad => Pin_Sampling_OV(0)_PAD );

    Pin : Name = Pin_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_MISO(0)__PA ,
            fb => Net_76 ,
            pad => Pin_MISO(0)_PAD );

    Pin : Name = Pin_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_MOSI(0)__PA ,
            input => Net_73 ,
            pad => Pin_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SCLK(0)__PA ,
            input => Net_74 ,
            pad => Pin_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SS(0)__PA ,
            input => Net_75 ,
            pad => Pin_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LDAC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LDAC(0)__PA ,
            pad => Pin_LDAC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ISR_Check(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ISR_Check(0)__PA ,
            pad => Pin_ISR_Check(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPIM_DAC:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\
        );
        Output = \SPIM_DAC:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_DAC:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
        );
        Output = \SPIM_DAC:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_DAC:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\
        );
        Output = \SPIM_DAC:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_DAC:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\ * \SPIM_DAC:BSPIM:rx_status_4\
        );
        Output = \SPIM_DAC:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_73, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_73 * !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * \SPIM_DAC:BSPIM:count_1\ * 
              !\SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:ld_ident\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:mosi_from_dp\
            + !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:mosi_from_dp\
        );
        Output = Net_73 (fanout=2)

    MacroCell: Name=\SPIM_DAC:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              \SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              !\SPIM_DAC:BSPIM:ld_ident\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              \SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:tx_status_1\
        );
        Output = \SPIM_DAC:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM_DAC:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              \SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:tx_status_1\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * \SPIM_DAC:BSPIM:count_1\ * 
              !\SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:ld_ident\
        );
        Output = \SPIM_DAC:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM_DAC:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\
            + !\SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:tx_status_1\
        );
        Output = \SPIM_DAC:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=Net_75, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * !Net_75
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !Net_75
            + \SPIM_DAC:BSPIM:state_1\ * \SPIM_DAC:BSPIM:state_0\ * !Net_75
        );
        Output = Net_75 (fanout=2)

    MacroCell: Name=\SPIM_DAC:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              !\SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              \SPIM_DAC:BSPIM:load_cond\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:load_cond\
            + \SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              !\SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              \SPIM_DAC:BSPIM:load_cond\
            + \SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              !\SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              \SPIM_DAC:BSPIM:load_cond\
        );
        Output = \SPIM_DAC:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_DAC:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:ld_ident\
            + \SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:ld_ident\
            + \SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * \SPIM_DAC:BSPIM:count_1\ * 
              !\SPIM_DAC:BSPIM:count_0\ * \SPIM_DAC:BSPIM:ld_ident\
        );
        Output = \SPIM_DAC:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_DAC:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:cnt_enable\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:cnt_enable\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:cnt_enable\
            + \SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:cnt_enable\
        );
        Output = \SPIM_DAC:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_74, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_1\ * \SPIM_DAC:BSPIM:state_0\ * Net_74
        );
        Output = Net_74 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_DAC:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_77_digital ,
            cs_addr_2 => \SPIM_DAC:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_DAC:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_DAC:BSPIM:state_0\ ,
            route_si => Net_76 ,
            f1_load => \SPIM_DAC:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_DAC:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_DAC:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_DAC:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_77_digital ,
            cs_addr_2 => \SPIM_DAC:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_DAC:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_DAC:BSPIM:state_0\ ,
            route_si => Net_76 ,
            f1_load => \SPIM_DAC:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_DAC:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_DAC:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_DAC:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_DAC:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_DAC:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_DAC:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_DAC:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_DAC:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_77_digital ,
            status_4 => \SPIM_DAC:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_DAC:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_DAC:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_DAC:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_DAC:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_DAC:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_77_digital ,
            status_6 => \SPIM_DAC:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_DAC:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_DAC:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_DAC:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_77_digital ,
            enable => \SPIM_DAC:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_DAC:BSPIM:count_6\ ,
            count_5 => \SPIM_DAC:BSPIM:count_5\ ,
            count_4 => \SPIM_DAC:BSPIM:count_4\ ,
            count_3 => \SPIM_DAC:BSPIM:count_3\ ,
            count_2 => \SPIM_DAC:BSPIM:count_2\ ,
            count_1 => \SPIM_DAC:BSPIM:count_1\ ,
            count_0 => \SPIM_DAC:BSPIM:count_0\ ,
            tc => \SPIM_DAC:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_Timer_Sampling
        PORT MAP (
            interrupt => Net_26 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    9 :   27 :   36 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :   19 :   32 : 40.63 %
  Unique P-terms              :   33 :   31 :   64 : 51.56 %
  Total P-terms               :   38 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1210400s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0010799 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.86
                   Pterms :            5.29
               Macrocells :            1.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 111, final cost is 111 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.25 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_DAC:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              \SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              !\SPIM_DAC:BSPIM:ld_ident\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              \SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:tx_status_1\
        );
        Output = \SPIM_DAC:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_DAC:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\
        );
        Output = \SPIM_DAC:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_DAC:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              !\SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              \SPIM_DAC:BSPIM:load_cond\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:load_cond\
            + \SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              !\SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              \SPIM_DAC:BSPIM:load_cond\
            + \SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:count_4\ * 
              !\SPIM_DAC:BSPIM:count_3\ * !\SPIM_DAC:BSPIM:count_2\ * 
              !\SPIM_DAC:BSPIM:count_1\ * !\SPIM_DAC:BSPIM:count_0\ * 
              \SPIM_DAC:BSPIM:load_cond\
        );
        Output = \SPIM_DAC:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_DAC:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              \SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:tx_status_1\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * \SPIM_DAC:BSPIM:count_1\ * 
              !\SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:ld_ident\
        );
        Output = \SPIM_DAC:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_DAC:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_77_digital ,
        cs_addr_2 => \SPIM_DAC:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_DAC:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_DAC:BSPIM:state_0\ ,
        route_si => Net_76 ,
        f1_load => \SPIM_DAC:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_DAC:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_DAC:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_DAC:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_DAC:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_DAC:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_DAC:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_DAC:BSPIM:sR16:Dp:u0\

statusicell: Name =\SPIM_DAC:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_77_digital ,
        status_4 => \SPIM_DAC:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_DAC:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_DAC:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_DAC:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_DAC:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_73, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_73 * !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * \SPIM_DAC:BSPIM:count_1\ * 
              !\SPIM_DAC:BSPIM:count_0\ * !\SPIM_DAC:BSPIM:ld_ident\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:mosi_from_dp\
            + !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:mosi_from_dp\
        );
        Output = Net_73 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_DAC:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
        );
        Output = \SPIM_DAC:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_DAC:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * !\SPIM_DAC:BSPIM:count_1\ * 
              \SPIM_DAC:BSPIM:count_0\ * \SPIM_DAC:BSPIM:rx_status_4\
        );
        Output = \SPIM_DAC:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_DAC:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:ld_ident\
            + \SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:ld_ident\
            + \SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:count_4\ * !\SPIM_DAC:BSPIM:count_3\ * 
              !\SPIM_DAC:BSPIM:count_2\ * \SPIM_DAC:BSPIM:count_1\ * 
              !\SPIM_DAC:BSPIM:count_0\ * \SPIM_DAC:BSPIM:ld_ident\
        );
        Output = \SPIM_DAC:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_DAC:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\
            + !\SPIM_DAC:BSPIM:state_1\ * !\SPIM_DAC:BSPIM:state_0\ * 
              !\SPIM_DAC:BSPIM:tx_status_1\
        );
        Output = \SPIM_DAC:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_DAC:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_77_digital ,
        enable => \SPIM_DAC:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_DAC:BSPIM:count_6\ ,
        count_5 => \SPIM_DAC:BSPIM:count_5\ ,
        count_4 => \SPIM_DAC:BSPIM:count_4\ ,
        count_3 => \SPIM_DAC:BSPIM:count_3\ ,
        count_2 => \SPIM_DAC:BSPIM:count_2\ ,
        count_1 => \SPIM_DAC:BSPIM:count_1\ ,
        count_0 => \SPIM_DAC:BSPIM:count_0\ ,
        tc => \SPIM_DAC:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_DAC:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\
        );
        Output = \SPIM_DAC:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_DAC:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_77_digital ,
        cs_addr_2 => \SPIM_DAC:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_DAC:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_DAC:BSPIM:state_0\ ,
        route_si => Net_76 ,
        f1_load => \SPIM_DAC:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_DAC:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_DAC:BSPIM:sR16:Dp:u1\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_75, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * !Net_75
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * !Net_75
            + \SPIM_DAC:BSPIM:state_1\ * \SPIM_DAC:BSPIM:state_0\ * !Net_75
        );
        Output = Net_75 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_74, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\
            + \SPIM_DAC:BSPIM:state_1\ * \SPIM_DAC:BSPIM:state_0\ * Net_74
        );
        Output = Net_74 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_DAC:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_77_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:cnt_enable\
            + !\SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\ * !\SPIM_DAC:BSPIM:cnt_enable\
            + \SPIM_DAC:BSPIM:state_2\ * !\SPIM_DAC:BSPIM:state_1\ * 
              \SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:cnt_enable\
            + \SPIM_DAC:BSPIM:state_2\ * \SPIM_DAC:BSPIM:state_1\ * 
              !\SPIM_DAC:BSPIM:state_0\ * \SPIM_DAC:BSPIM:cnt_enable\
        );
        Output = \SPIM_DAC:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_DAC:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_77_digital ,
        status_6 => \SPIM_DAC:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_DAC:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_DAC:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =ISR_Timer_Sampling
        PORT MAP (
            interrupt => Net_26 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_LDAC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LDAC(0)__PA ,
        pad => Pin_LDAC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Sampling_OV(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sampling_OV(0)__PA ,
        input => Net_27 ,
        pad => Pin_Sampling_OV(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_ISR_Check(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ISR_Check(0)__PA ,
        pad => Pin_ISR_Check(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_MOSI(0)__PA ,
        input => Net_73 ,
        pad => Pin_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SCLK(0)__PA ,
        input => Net_74 ,
        pad => Pin_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SS(0)__PA ,
        input => Net_75 ,
        pad => Pin_SS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_MISO(0)__PA ,
        fb => Net_76 ,
        pad => Pin_MISO(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_8 => Net_32_ff8 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_Sampling:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_32_ff8 ,
            capture => zero ,
            count => tmpOE__Pin_Sampling_OV_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_41 ,
            tr_overflow => Net_27 ,
            tr_compare_match => Net_42 ,
            line_out => Net_43 ,
            line_out_compl => Net_44 ,
            interrupt => Net_26 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_77_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        Pin_LDAC(0) | 
     |   1 |       |      NONE |         CMOS_OUT | Pin_Sampling_OV(0) | In(Net_27)
     |   3 |       |      NONE |         CMOS_OUT |   Pin_ISR_Check(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        Pin_MOSI(0) | In(Net_73)
     |   6 |     * |      NONE |         CMOS_OUT |        Pin_SCLK(0) | In(Net_74)
     |   7 |     * |      NONE |         CMOS_OUT |          Pin_SS(0) | In(Net_75)
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   4 |       |      NONE |     HI_Z_DIGITAL |        Pin_MISO(0) | FB(Net_76)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Fixedpoint_DDS_ThythmMachine_MCP4922_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.328ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.359ms
API generation phase: Elapsed time ==> 0s.612ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.002ms
