Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun May 19 04:35:30 2024
| Host         : CSE-P07-216886 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CLOCK_timing_summary_routed.rpt -pb CLOCK_timing_summary_routed.pb -rpx CLOCK_timing_summary_routed.rpx -warn_on_violation
| Design       : CLOCK
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     134         
TIMING-20  Warning           Non-clocked latch               25          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (184)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (217)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (184)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: button_clk/clk_out_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: selector_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (217)
--------------------------------------------------
 There are 217 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  235          inf        0.000                      0                  235           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LD_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            buzz_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.038ns  (logic 4.623ns (51.150%)  route 4.415ns (48.850%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         LDCE                         0.000     0.000 r  LD_reg[0]/G
    SLICE_X59Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LD_reg[0]/Q
                         net (fo=2, routed)           0.949     1.710    LD_OBUF[0]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.152     1.862 r  buzz_en_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.466     5.328    buzz_en_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.710     9.038 r  buzz_en_OBUF_inst/O
                         net (fo=0)                   0.000     9.038    buzz_en
    M18                                                               r  buzz_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 5.130ns (57.451%)  route 3.799ns (42.549%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 f  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.485     2.349    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.328     2.677 r  gut/segments_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.681     3.358    gut/segments_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.153     3.511 r  gut/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.680     5.191    segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738     8.930 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.930    segments[4]
    U8                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.883ns (54.820%)  route 4.024ns (45.180%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 f  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.485     2.349    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.328     2.677 r  gut/segments_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.681     3.358    gut/segments_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     3.482 r  gut/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     5.387    segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.907 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.907    segments[2]
    U5                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.892ns (56.458%)  route 3.773ns (43.542%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 f  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.485     2.349    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.328     2.677 r  gut/segments_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.676     3.353    gut/segments_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     3.477 r  gut/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.659     5.136    segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.665 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.665    segments[5]
    W6                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 5.003ns (58.005%)  route 3.622ns (41.995%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 r  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.843     2.707    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.354     3.061 r  gut/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.887    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     8.624 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.624    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.770ns (55.321%)  route 3.853ns (44.679%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 r  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.843     2.707    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.328     3.035 r  gut/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.057     5.092    segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.623 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.623    segments[0]
    U7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.984ns (59.020%)  route 3.460ns (40.980%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 r  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.841     2.705    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.354     3.059 r  gut/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.725    segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.444 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.444    segments[6]
    W7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LD_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.266ns (50.520%)  route 4.178ns (49.480%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         LDCE                         0.000     0.000 r  LD_reg[0]/G
    SLICE_X59Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LD_reg[0]/Q
                         net (fo=2, routed)           4.178     4.939    LD_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.444 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.444    LD[0]
    U16                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.267ns  (logic 4.743ns (57.376%)  route 3.524ns (42.624%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         LDCE                         0.000     0.000 r  display2_reg[2]/G
    SLICE_X63Y26         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  display2_reg[2]/Q
                         net (fo=1, routed)           0.953     1.714    gut/segments_OBUF[3]_inst_i_1_0[2]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.150     1.864 r  gut/segments_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.841     2.705    gut/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.328     3.033 r  gut/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.730     4.763    segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.267 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.267    segments[1]
    V5                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            decimal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.304ns (53.730%)  route 3.706ns (46.270%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_state_reg[2]/Q
                         net (fo=29, routed)          1.549     2.005    gut/state[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I3_O)        0.146     2.151 r  gut/decimal_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.157     4.308    decimal_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.702     8.010 r  decimal_OBUF_inst/O
                         net (fo=0)                   0.000     8.010    decimal
    V7                                                                r  decimal (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Right/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Right/DB/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  Right/DB/q2_reg/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Right/DB/q2_reg/Q
                         net (fo=2, routed)           0.131     0.259    Right/DB/q2
    SLICE_X36Y19         FDRE                                         r  Right/DB/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Up/DB/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE                         0.000     0.000 r  Up/DB/q2_reg/C
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Up/DB/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    Up/DB/q2
    SLICE_X32Y20         FDRE                                         r  Up/DB/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Down/DB/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE                         0.000     0.000 r  Down/DB/q2_reg/C
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Down/DB/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    Down/DB/q2
    SLICE_X30Y18         FDRE                                         r  Down/DB/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C__0/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C__0/SYN/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE                         0.000     0.000 r  C__0/DB/q2_reg/C
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C__0/DB/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    C__0/DB/q2
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  C__0/DB/q1_i_1__3/O
                         net (fo=1, routed)           0.000     0.285    C__0/SYN/q1_reg_0
    SLICE_X30Y18         FDRE                                         r  C__0/SYN/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.984%)  route 0.100ns (35.016%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.100     0.241    Down/machine/state[1]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.286 r  Down/machine/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.286    nextstate[2]
    SLICE_X59Y25         FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Left/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Left/SYN/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE                         0.000     0.000 r  Left/DB/q2_reg/C
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Left/DB/q2_reg/Q
                         net (fo=2, routed)           0.109     0.250    Left/DB/q2
    SLICE_X32Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.295 r  Left/DB/q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.295    Left/SYN/q1_reg_0
    SLICE_X32Y20         FDRE                                         r  Left/SYN/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Up/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Up/SYN/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE                         0.000     0.000 r  Up/DB/q2_reg/C
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Up/DB/q2_reg/Q
                         net (fo=2, routed)           0.075     0.203    Up/DB/q2
    SLICE_X32Y20         LUT3 (Prop_lut3_I1_O)        0.099     0.302 r  Up/DB/q1_i_1/O
                         net (fo=1, routed)           0.000     0.302    Up/SYN/q1_reg_0
    SLICE_X32Y20         FDRE                                         r  Up/SYN/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm/minutes_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alarm/minutes_counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.235%)  route 0.123ns (39.765%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  alarm/minutes_counter/count_reg[1]/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  alarm/minutes_counter/count_reg[1]/Q
                         net (fo=14, routed)          0.123     0.264    alarm/minutes_counter/Q[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.309 r  alarm/minutes_counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    alarm/minutes_counter/count[2]_i_1__0_n_0
    SLICE_X64Y28         FDCE                                         r  alarm/minutes_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm/minutes_counter/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alarm/minutes_counter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  alarm/minutes_counter/count_reg[1]/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  alarm/minutes_counter/count_reg[1]/Q
                         net (fo=14, routed)          0.125     0.266    alarm/minutes_counter/Q[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  alarm/minutes_counter/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.311    alarm/minutes_counter/count[3]_i_1__1_n_0
    SLICE_X64Y28         FDCE                                         r  alarm/minutes_counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Down/DB/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Down/SYN/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE                         0.000     0.000 r  Down/DB/q2_reg/C
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Down/DB/q2_reg/Q
                         net (fo=2, routed)           0.071     0.219    Down/DB/q2
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.098     0.317 r  Down/DB/q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    Down/SYN/q1_reg_0
    SLICE_X30Y18         FDRE                                         r  Down/SYN/q1_reg/D
  -------------------------------------------------------------------    -------------------





