
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.SBDQfkRDYs/device.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.465 ; gain = 0.000 ; free physical = 9444 ; free virtual = 16975
Finished Parsing XDC File [/tmp/tmp.SBDQfkRDYs/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.465 ; gain = 0.000 ; free physical = 9777 ; free virtual = 17308
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 2391.465 ; gain = 902.270 ; free physical = 9777 ; free virtual = 17308
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2455.496 ; gain = 64.031 ; free physical = 9321 ; free virtual = 16852

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7cb4077d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2627.684 ; gain = 172.188 ; free physical = 7899 ; free virtual = 15431

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7cb4077d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7768 ; free virtual = 15309
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9f76da33

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7766 ; free virtual = 15308
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ee1a718c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7761 ; free virtual = 15304
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ee1a718c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7767 ; free virtual = 15310
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ee1a718c

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7766 ; free virtual = 15309
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ee1a718c

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7765 ; free virtual = 15308
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.559 ; gain = 0.000 ; free physical = 7765 ; free virtual = 15308
Ending Logic Optimization Task | Checksum: 17c57ceed

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2748.559 ; gain = 0.004 ; free physical = 7761 ; free virtual = 15305

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17c57ceed

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2748.559 ; gain = 0.000 ; free physical = 7751 ; free virtual = 15298

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17c57ceed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.559 ; gain = 0.000 ; free physical = 7751 ; free virtual = 15297

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.559 ; gain = 0.000 ; free physical = 7751 ; free virtual = 15297
Ending Netlist Obfuscation Task | Checksum: 17c57ceed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.559 ; gain = 0.000 ; free physical = 7751 ; free virtual = 15298
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 2748.559 ; gain = 357.094 ; free physical = 7751 ; free virtual = 15299
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.559 ; gain = 0.000 ; free physical = 7752 ; free virtual = 15299
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.SBDQfkRDYs/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.SBDQfkRDYs/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2916.684 ; gain = 133.137 ; free physical = 8675 ; free virtual = 16185
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.590 ; gain = 0.000 ; free physical = 7856 ; free virtual = 15367
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91e7496d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2926.590 ; gain = 0.000 ; free physical = 7856 ; free virtual = 15367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.590 ; gain = 0.000 ; free physical = 7855 ; free virtual = 15366

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de197ab5

Time (s): cpu = 00:00:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4027.863 ; gain = 1101.273 ; free physical = 4408 ; free virtual = 11980

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 102c8442b

Time (s): cpu = 00:00:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4066.902 ; gain = 1140.312 ; free physical = 4370 ; free virtual = 11942

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 102c8442b

Time (s): cpu = 00:00:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4066.902 ; gain = 1140.312 ; free physical = 4370 ; free virtual = 11942
Phase 1 Placer Initialization | Checksum: 102c8442b

Time (s): cpu = 00:00:50 ; elapsed = 00:02:25 . Memory (MB): peak = 4066.902 ; gain = 1140.312 ; free physical = 4371 ; free virtual = 11943

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11987bba0

Time (s): cpu = 00:00:51 ; elapsed = 00:02:25 . Memory (MB): peak = 4066.902 ; gain = 1140.312 ; free physical = 4356 ; free virtual = 11928

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11890

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17a777e66

Time (s): cpu = 00:00:55 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4313 ; free virtual = 11885
Phase 2.2 Global Placement Core | Checksum: 1d5d826c4

Time (s): cpu = 00:00:55 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4323 ; free virtual = 11895
Phase 2 Global Placement | Checksum: 1d5d826c4

Time (s): cpu = 00:00:55 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4322 ; free virtual = 11894

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 174996942

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4316 ; free virtual = 11888

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1405b8583

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4304 ; free virtual = 11876

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22a1fa35f

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4303 ; free virtual = 11875

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1cde99fbf

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4291 ; free virtual = 11863

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1f8d714b1

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4300 ; free virtual = 11872

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 13bc13124

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4317 ; free virtual = 11889

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 188f2a039

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4342 ; free virtual = 11914

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b6d0f6fd

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4364 ; free virtual = 11936

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 132742707

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4369 ; free virtual = 11941
Phase 3 Detail Placement | Checksum: 132742707

Time (s): cpu = 00:00:56 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4371 ; free virtual = 11943

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b0f52478

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: b0f52478

Time (s): cpu = 00:00:57 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4485 ; free virtual = 12057
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.221. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12d64fdc1

Time (s): cpu = 00:00:57 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4498 ; free virtual = 12070
Phase 4.1 Post Commit Optimization | Checksum: 12d64fdc1

Time (s): cpu = 00:00:57 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4498 ; free virtual = 12070

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12d64fdc1

Time (s): cpu = 00:00:57 ; elapsed = 00:02:27 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4494 ; free virtual = 12066

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12d64fdc1

Time (s): cpu = 00:01:00 ; elapsed = 00:02:30 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4390 ; free virtual = 11962

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 4390 ; free virtual = 11962
Phase 4.4 Final Placement Cleanup | Checksum: 166abf160

Time (s): cpu = 00:01:00 ; elapsed = 00:02:30 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4389 ; free virtual = 11961
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166abf160

Time (s): cpu = 00:01:00 ; elapsed = 00:02:30 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4388 ; free virtual = 11960
Ending Placer Task | Checksum: e5133ee6

Time (s): cpu = 00:01:00 ; elapsed = 00:02:30 . Memory (MB): peak = 4074.906 ; gain = 1148.316 ; free physical = 4387 ; free virtual = 11959
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:41 . Memory (MB): peak = 4074.906 ; gain = 1158.223 ; free physical = 4404 ; free virtual = 11976
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 4404 ; free virtual = 11976
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 4379 ; free virtual = 11954
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.SBDQfkRDYs/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 4275 ; free virtual = 11852
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 4228 ; free virtual = 11815
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 42e9919b ConstDB: 0 ShapeSum: a229ad4b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "go" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "go". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_mem_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_mem_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 6cafb717

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3739 ; free virtual = 11268
Post Restoration Checksum: NetGraph: 58181e12 NumContArr: 14979905 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6cafb717

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3721 ; free virtual = 11250

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6cafb717

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3678 ; free virtual = 11207

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6cafb717

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3678 ; free virtual = 11207

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 6cafb717

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3659 ; free virtual = 11188

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: ac9c1850

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3654 ; free virtual = 11183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.221  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 6fa82bf9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3649 ; free virtual = 11178

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 270
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 260
  Number of Partially Routed Nets     = 10
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 158fd1934

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3640 ; free virtual = 11169

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.221  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 23f2fdc03

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3624 ; free virtual = 11153

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1c8ad9761

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3624 ; free virtual = 11153
Phase 4 Rip-up And Reroute | Checksum: 1c8ad9761

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3623 ; free virtual = 11153

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c8ad9761

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3622 ; free virtual = 11151

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c8ad9761

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3622 ; free virtual = 11151
Phase 5 Delay and Skew Optimization | Checksum: 1c8ad9761

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3622 ; free virtual = 11151

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1edf3a06d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11149
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.221  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1edf3a06d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11149
Phase 6 Post Hold Fix | Checksum: 1edf3a06d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3619 ; free virtual = 11148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00937677 %
  Global Horizontal Routing Utilization  = 0.0161709 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 234380b2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3613 ; free virtual = 11142

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 234380b2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3612 ; free virtual = 11141

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 234380b2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11140

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.221  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 234380b2a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3612 ; free virtual = 11141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3656 ; free virtual = 11185

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3656 ; free virtual = 11185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3656 ; free virtual = 11185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4074.906 ; gain = 0.000 ; free physical = 3649 ; free virtual = 11181
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.SBDQfkRDYs/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.SBDQfkRDYs/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 4115.934 ; gain = 41.027 ; free physical = 3065 ; free virtual = 10595
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.SBDQfkRDYs/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4115.934 ; gain = 0.000 ; free physical = 2954 ; free virtual = 10486
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 13:36:53 2020...
