<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14585/DA14586 SDK6: OTP Header</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14585/DA14586 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">OTP Header<div class="ingroups"><a class="el" href="group___u_t_i_l_i_t_i_e_s.html">Utilities</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>OTP Header API.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:otp__hdr_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="otp__hdr_8h.html">otp_hdr.h</a></td></tr>
<tr class="memdesc:otp__hdr_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of OTP header field offsets and addresses. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga25cf7acba8ff394e9c5608f722e828aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a>&#160;&#160;&#160;(0x07F80000)</td></tr>
<tr class="memdesc:ga25cf7acba8ff394e9c5608f722e828aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP memory base address.  <a href="#ga25cf7acba8ff394e9c5608f722e828aa">More...</a><br /></td></tr>
<tr class="separator:ga25cf7acba8ff394e9c5608f722e828aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91237e5b0b8a5b9db114ea6c76757170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga91237e5b0b8a5b9db114ea6c76757170">MEMORY_OTP_END</a>&#160;&#160;&#160;(0x07F90000)</td></tr>
<tr class="separator:ga91237e5b0b8a5b9db114ea6c76757170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12e356f002a023b4cd0b8429f028e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gac12e356f002a023b4cd0b8429f028e01">MEMORY_OTP_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga91237e5b0b8a5b9db114ea6c76757170">MEMORY_OTP_END</a> - <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a>)</td></tr>
<tr class="memdesc:gac12e356f002a023b4cd0b8429f028e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP memory size:  <a href="#gac12e356f002a023b4cd0b8429f028e01">More...</a><br /></td></tr>
<tr class="separator:gac12e356f002a023b4cd0b8429f028e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c2f8b614e411c08fbf5a7f973da2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf4c2f8b614e411c08fbf5a7f973da2c4">OTP_HDR_BASE_OFFSET</a>&#160;&#160;&#160;(0xFE00)</td></tr>
<tr class="memdesc:gaf4c2f8b614e411c08fbf5a7f973da2c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP header offset.  <a href="#gaf4c2f8b614e411c08fbf5a7f973da2c4">More...</a><br /></td></tr>
<tr class="separator:gaf4c2f8b614e411c08fbf5a7f973da2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ce46f88a8d14c4d84b98620253c029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gac1ce46f88a8d14c4d84b98620253c029">OTP_HDR_SWD_ENABLE_OFFSET</a>&#160;&#160;&#160;(0xFFF8)</td></tr>
<tr class="memdesc:gac1ce46f88a8d14c4d84b98620253c029"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWD enable flag offset.  <a href="#gac1ce46f88a8d14c4d84b98620253c029">More...</a><br /></td></tr>
<tr class="separator:gac1ce46f88a8d14c4d84b98620253c029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1d9b38e0db5a12addc329fae6fb408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga0b1d9b38e0db5a12addc329fae6fb408">OTP_HDR_OTP_DMA_LENGTH_OFFSET</a>&#160;&#160;&#160;(0xFFF0)</td></tr>
<tr class="memdesc:ga0b1d9b38e0db5a12addc329fae6fb408"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP DMA length offset.  <a href="#ga0b1d9b38e0db5a12addc329fae6fb408">More...</a><br /></td></tr>
<tr class="separator:ga0b1d9b38e0db5a12addc329fae6fb408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d86a1e7778b23e9774f099c4af950f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga14d86a1e7778b23e9774f099c4af950f">OTP_HDR_RESERVED1_OFFSET</a>&#160;&#160;&#160;(0xFFE8)</td></tr>
<tr class="memdesc:ga14d86a1e7778b23e9774f099c4af950f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ga14d86a1e7778b23e9774f099c4af950f">More...</a><br /></td></tr>
<tr class="separator:ga14d86a1e7778b23e9774f099c4af950f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28eef6c41564618d7213d6a7b51bf61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga28eef6c41564618d7213d6a7b51bf61f">OTP_HDR_RESERVED3_OFFSET</a>&#160;&#160;&#160;(0xFFB8)</td></tr>
<tr class="memdesc:ga28eef6c41564618d7213d6a7b51bf61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ga28eef6c41564618d7213d6a7b51bf61f">More...</a><br /></td></tr>
<tr class="separator:ga28eef6c41564618d7213d6a7b51bf61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda78c616aa19cb3a770d00264a9d167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaeda78c616aa19cb3a770d00264a9d167">OTP_HDR_COMPANY_NUMBER_OFFSET</a>&#160;&#160;&#160;(0xFFB0)</td></tr>
<tr class="memdesc:gaeda78c616aa19cb3a770d00264a9d167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Company number offset.  <a href="#gaeda78c616aa19cb3a770d00264a9d167">More...</a><br /></td></tr>
<tr class="separator:gaeda78c616aa19cb3a770d00264a9d167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3432dc1b8d85f2c3e98742678b566094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3432dc1b8d85f2c3e98742678b566094">OTP_HDR_BDADDR_OFFSET</a>&#160;&#160;&#160;(0xFFA8)</td></tr>
<tr class="memdesc:ga3432dc1b8d85f2c3e98742678b566094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bluetooth Device Address offset.  <a href="#ga3432dc1b8d85f2c3e98742678b566094">More...</a><br /></td></tr>
<tr class="separator:ga3432dc1b8d85f2c3e98742678b566094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b41143ab255ea5116b5ffa7270835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga803b41143ab255ea5116b5ffa7270835">OTP_HDR_SIGN_ALG_SEL_OFFSET</a>&#160;&#160;&#160;(0xFFA0)</td></tr>
<tr class="memdesc:ga803b41143ab255ea5116b5ffa7270835"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signature Algorithm Selector offset.  <a href="#ga803b41143ab255ea5116b5ffa7270835">More...</a><br /></td></tr>
<tr class="separator:ga803b41143ab255ea5116b5ffa7270835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f44003b800fad7d48230689a34cf536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3f44003b800fad7d48230689a34cf536">OTP_HDR_SIGN_CUST_CODE_OFFSET</a>&#160;&#160;&#160;(0xFF28)</td></tr>
<tr class="memdesc:ga3f44003b800fad7d48230689a34cf536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signature of Customer Code offset.  <a href="#ga3f44003b800fad7d48230689a34cf536">More...</a><br /></td></tr>
<tr class="separator:ga3f44003b800fad7d48230689a34cf536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889f39d67b84c07dbfa534c6c5ec8831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga889f39d67b84c07dbfa534c6c5ec8831">OTP_HDR_TRIM_VCO_OFFSET</a>&#160;&#160;&#160;(0xFF20)</td></tr>
<tr class="memdesc:ga889f39d67b84c07dbfa534c6c5ec8831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim value for the VCO offset.  <a href="#ga889f39d67b84c07dbfa534c6c5ec8831">More...</a><br /></td></tr>
<tr class="separator:ga889f39d67b84c07dbfa534c6c5ec8831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b88510da476bcba73377888090f710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga50b88510da476bcba73377888090f710">OTP_HDR_TRIM_XTAL16M_OFFSET</a>&#160;&#160;&#160;(0xFF18)</td></tr>
<tr class="memdesc:ga50b88510da476bcba73377888090f710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim value for the XTAL16M oscillator offset.  <a href="#ga50b88510da476bcba73377888090f710">More...</a><br /></td></tr>
<tr class="separator:ga50b88510da476bcba73377888090f710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d6436cf4c78c63d25755d02598493b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gad7d6436cf4c78c63d25755d02598493b">OTP_HDR_TRIM_RC16M_OFFSET</a>&#160;&#160;&#160;(0xFF10)</td></tr>
<tr class="memdesc:gad7d6436cf4c78c63d25755d02598493b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim value for the RC16M oscillator offset.  <a href="#gad7d6436cf4c78c63d25755d02598493b">More...</a><br /></td></tr>
<tr class="separator:gad7d6436cf4c78c63d25755d02598493b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fcb0608a273274801ae82f2e4df03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf3fcb0608a273274801ae82f2e4df03b">OTP_HDR_TRIM_BANDGAP_OFFSET</a>&#160;&#160;&#160;(0xFF08)</td></tr>
<tr class="memdesc:gaf3fcb0608a273274801ae82f2e4df03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim value for the BandGap offset.  <a href="#gaf3fcb0608a273274801ae82f2e4df03b">More...</a><br /></td></tr>
<tr class="separator:gaf3fcb0608a273274801ae82f2e4df03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1779cdb1549daf4757070b1205b394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3b1779cdb1549daf4757070b1205b394">OTP_HDR_TRIM_RFIO_CAP_OFFSET</a>&#160;&#160;&#160;(0xFF00)</td></tr>
<tr class="memdesc:ga3b1779cdb1549daf4757070b1205b394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim value for the RFIO capacitance offset.  <a href="#ga3b1779cdb1549daf4757070b1205b394">More...</a><br /></td></tr>
<tr class="separator:ga3b1779cdb1549daf4757070b1205b394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e2a9f072ef4282c9f66cb5fb94c814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga90e2a9f072ef4282c9f66cb5fb94c814">OTP_HDR_TRIM_LNA_OFFSET</a>&#160;&#160;&#160;(0xFEF8)</td></tr>
<tr class="memdesc:ga90e2a9f072ef4282c9f66cb5fb94c814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trim value for the LNA offset.  <a href="#ga90e2a9f072ef4282c9f66cb5fb94c814">More...</a><br /></td></tr>
<tr class="separator:ga90e2a9f072ef4282c9f66cb5fb94c814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1ab1924e554fc000505c27f8ae29db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3f1ab1924e554fc000505c27f8ae29db">OTP_HDR_CALIBRATION_FLAGS_OFFSET</a>&#160;&#160;&#160;(0xFEF0)</td></tr>
<tr class="memdesc:ga3f1ab1924e554fc000505c27f8ae29db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration Flags offset.  <a href="#ga3f1ab1924e554fc000505c27f8ae29db">More...</a><br /></td></tr>
<tr class="separator:ga3f1ab1924e554fc000505c27f8ae29db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b52e8b247ff48488daa380b0b99ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gae2b52e8b247ff48488daa380b0b99ec2">OTP_HDR_SLEEP_CLK_SOURCE_OFFSET</a>&#160;&#160;&#160;(0xFEE8)</td></tr>
<tr class="memdesc:gae2b52e8b247ff48488daa380b0b99ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Clock Source Flag offset.  <a href="#gae2b52e8b247ff48488daa380b0b99ec2">More...</a><br /></td></tr>
<tr class="separator:gae2b52e8b247ff48488daa380b0b99ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1837a74cb22ef849fe939b98d3230d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga1837a74cb22ef849fe939b98d3230d0f">OTP_HDR_PACKAGE_OFFSET</a>&#160;&#160;&#160;(0xFEE0)</td></tr>
<tr class="memdesc:ga1837a74cb22ef849fe939b98d3230d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Package Flag offset.  <a href="#ga1837a74cb22ef849fe939b98d3230d0f">More...</a><br /></td></tr>
<tr class="separator:ga1837a74cb22ef849fe939b98d3230d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88974dfeed1a69baa6fe9b5070a393d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga88974dfeed1a69baa6fe9b5070a393d4">OTP_HDR_RESERVED2_OFFSET</a>&#160;&#160;&#160;(0xFEC8)</td></tr>
<tr class="memdesc:ga88974dfeed1a69baa6fe9b5070a393d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#ga88974dfeed1a69baa6fe9b5070a393d4">More...</a><br /></td></tr>
<tr class="separator:ga88974dfeed1a69baa6fe9b5070a393d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3ff6e08745eedc9f7be1b3f789a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga4d3ff6e08745eedc9f7be1b3f789a366">OTP_HDR_BOOT_MAPPING_OFFSET</a>&#160;&#160;&#160;(0xFEC0)</td></tr>
<tr class="memdesc:ga4d3ff6e08745eedc9f7be1b3f789a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boot specific mapping offset.  <a href="#ga4d3ff6e08745eedc9f7be1b3f789a366">More...</a><br /></td></tr>
<tr class="separator:ga4d3ff6e08745eedc9f7be1b3f789a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1fce4e5c58f91cb3befb98921dcd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga5f1fce4e5c58f91cb3befb98921dcd88">OTP_HDR_UART_STX_TO_OFFSET</a>&#160;&#160;&#160;(0xFEB8)</td></tr>
<tr class="memdesc:ga5f1fce4e5c58f91cb3befb98921dcd88"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STX Timeout offset.  <a href="#ga5f1fce4e5c58f91cb3befb98921dcd88">More...</a><br /></td></tr>
<tr class="separator:ga5f1fce4e5c58f91cb3befb98921dcd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5a15476cf64cbc45710788632a27d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga2f5a15476cf64cbc45710788632a27d3">OTP_HDR_OTP_CONTROL_OFFSET</a>&#160;&#160;&#160;(0xFEB0)</td></tr>
<tr class="memdesc:ga2f5a15476cf64cbc45710788632a27d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">OTP control value offset.  <a href="#ga2f5a15476cf64cbc45710788632a27d3">More...</a><br /></td></tr>
<tr class="separator:ga2f5a15476cf64cbc45710788632a27d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72f4a0715e2b8dae17f0c501db17837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf72f4a0715e2b8dae17f0c501db17837">OTP_HDR_CUSTOMER_FIELD_OFFSET</a>&#160;&#160;&#160;(0xFE20)</td></tr>
<tr class="memdesc:gaf72f4a0715e2b8dae17f0c501db17837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Customer Specific Field (21 64-bit words) offset.  <a href="#gaf72f4a0715e2b8dae17f0c501db17837">More...</a><br /></td></tr>
<tr class="separator:gaf72f4a0715e2b8dae17f0c501db17837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d079c8cc92beccb3937f7216375e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga77d079c8cc92beccb3937f7216375e2c">OTP_HDR_CRC_TRIM_CAL_OFFSET</a>&#160;&#160;&#160;(0xFE18)</td></tr>
<tr class="memdesc:ga77d079c8cc92beccb3937f7216375e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC for Trim and Calibration values offset.  <a href="#ga77d079c8cc92beccb3937f7216375e2c">More...</a><br /></td></tr>
<tr class="separator:ga77d079c8cc92beccb3937f7216375e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e9aee588227d42695a3c612d650d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga97e9aee588227d42695a3c612d650d95">OTP_HDR_IQ_TRIM_VALUE_OFFSET</a>&#160;&#160;&#160;(0xFE10)</td></tr>
<tr class="memdesc:ga97e9aee588227d42695a3c612d650d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">IQ Trim value offset.  <a href="#ga97e9aee588227d42695a3c612d650d95">More...</a><br /></td></tr>
<tr class="separator:ga97e9aee588227d42695a3c612d650d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26304e9d74ba5d2a9782f6718b12bf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga26304e9d74ba5d2a9782f6718b12bf5c">OTP_HDR_APP_PROG_FLAG2_OFFSET</a>&#160;&#160;&#160;(0xFE08)</td></tr>
<tr class="memdesc:ga26304e9d74ba5d2a9782f6718b12bf5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Application Programmed Flag #2 offset.  <a href="#ga26304e9d74ba5d2a9782f6718b12bf5c">More...</a><br /></td></tr>
<tr class="separator:ga26304e9d74ba5d2a9782f6718b12bf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3286eb2db81bd8a43776ef6cabe8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaea3286eb2db81bd8a43776ef6cabe8f4">OTP_HDR_APP_PROG_FLAG1_OFFSET</a>&#160;&#160;&#160;(0xFE00)</td></tr>
<tr class="memdesc:gaea3286eb2db81bd8a43776ef6cabe8f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Application Programmed Flag #1 offset.  <a href="#gaea3286eb2db81bd8a43776ef6cabe8f4">More...</a><br /></td></tr>
<tr class="separator:gaea3286eb2db81bd8a43776ef6cabe8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf90cd354457ad1a6458ff046226864f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gadf90cd354457ad1a6458ff046226864f">OTP_HDR_BASE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf4c2f8b614e411c08fbf5a7f973da2c4">OTP_HDR_BASE_OFFSET</a>)</td></tr>
<tr class="separator:gadf90cd354457ad1a6458ff046226864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950991bf788ac0f804d157e22bcc0412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga950991bf788ac0f804d157e22bcc0412">OTP_HDR_SWD_ENABLE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gac1ce46f88a8d14c4d84b98620253c029">OTP_HDR_SWD_ENABLE_OFFSET</a>)</td></tr>
<tr class="separator:ga950991bf788ac0f804d157e22bcc0412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b51b00a986365fcc2b0dbf620f691a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga56b51b00a986365fcc2b0dbf620f691a">OTP_HDR_OTP_DMA_LENGTH_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga0b1d9b38e0db5a12addc329fae6fb408">OTP_HDR_OTP_DMA_LENGTH_OFFSET</a>)</td></tr>
<tr class="separator:ga56b51b00a986365fcc2b0dbf620f691a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd847040c2b04683e54af3416f0dbc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga8bd847040c2b04683e54af3416f0dbc3">OTP_HDR_RESERVED1_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga14d86a1e7778b23e9774f099c4af950f">OTP_HDR_RESERVED1_OFFSET</a>)</td></tr>
<tr class="separator:ga8bd847040c2b04683e54af3416f0dbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2d54969d0f4139d660a4f67915ebd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga6b2d54969d0f4139d660a4f67915ebd5">OTP_HDR_RESERVED3_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga28eef6c41564618d7213d6a7b51bf61f">OTP_HDR_RESERVED3_OFFSET</a>)</td></tr>
<tr class="separator:ga6b2d54969d0f4139d660a4f67915ebd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3548ea652be77aff0fd92d2a6864338e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3548ea652be77aff0fd92d2a6864338e">OTP_HDR_COMPANY_NUMBER_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaeda78c616aa19cb3a770d00264a9d167">OTP_HDR_COMPANY_NUMBER_OFFSET</a>)</td></tr>
<tr class="separator:ga3548ea652be77aff0fd92d2a6864338e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1621b43c75f528ecad0dbff9e79b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga0e1621b43c75f528ecad0dbff9e79b87">OTP_HDR_BDADDR_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3432dc1b8d85f2c3e98742678b566094">OTP_HDR_BDADDR_OFFSET</a>)</td></tr>
<tr class="separator:ga0e1621b43c75f528ecad0dbff9e79b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa4346df702f41f489a71401f275983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gacaa4346df702f41f489a71401f275983">OTP_HDR_SIGN_ALG_SEL_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga803b41143ab255ea5116b5ffa7270835">OTP_HDR_SIGN_ALG_SEL_OFFSET</a>)</td></tr>
<tr class="separator:gacaa4346df702f41f489a71401f275983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a7b412c6b5b3119d71e94f18897645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga18a7b412c6b5b3119d71e94f18897645">OTP_HDR_SIGN_CUST_CODE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3f44003b800fad7d48230689a34cf536">OTP_HDR_SIGN_CUST_CODE_OFFSET</a>)</td></tr>
<tr class="separator:ga18a7b412c6b5b3119d71e94f18897645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0ffc7ac09384c4a2989362e609eec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga7b0ffc7ac09384c4a2989362e609eec2">OTP_HDR_TRIM_VCO_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga889f39d67b84c07dbfa534c6c5ec8831">OTP_HDR_TRIM_VCO_OFFSET</a>)</td></tr>
<tr class="separator:ga7b0ffc7ac09384c4a2989362e609eec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca01738e3a7ae82b1c4b36753b7cda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga9ca01738e3a7ae82b1c4b36753b7cda7">OTP_HDR_TRIM_XTAL16M_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga50b88510da476bcba73377888090f710">OTP_HDR_TRIM_XTAL16M_OFFSET</a>)</td></tr>
<tr class="separator:ga9ca01738e3a7ae82b1c4b36753b7cda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fcadc0fc9f98803e2562f977a4a811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga15fcadc0fc9f98803e2562f977a4a811">OTP_HDR_TRIM_RC16M_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gad7d6436cf4c78c63d25755d02598493b">OTP_HDR_TRIM_RC16M_OFFSET</a>)</td></tr>
<tr class="separator:ga15fcadc0fc9f98803e2562f977a4a811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965f13a68b4a88f30f1f7ec5fcd99ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga965f13a68b4a88f30f1f7ec5fcd99ca3">OTP_HDR_TRIM_BANDGAP_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf3fcb0608a273274801ae82f2e4df03b">OTP_HDR_TRIM_BANDGAP_OFFSET</a>)</td></tr>
<tr class="separator:ga965f13a68b4a88f30f1f7ec5fcd99ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19ef97990d7d244cfec3aa02e2979d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf19ef97990d7d244cfec3aa02e2979d1">OTP_HDR_TRIM_RFIO_CAP_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3b1779cdb1549daf4757070b1205b394">OTP_HDR_TRIM_RFIO_CAP_OFFSET</a>)</td></tr>
<tr class="separator:gaf19ef97990d7d244cfec3aa02e2979d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd51a23277b6a9d784a3f3f3b6572e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gadd51a23277b6a9d784a3f3f3b6572e2b">OTP_HDR_TRIM_LNA_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga90e2a9f072ef4282c9f66cb5fb94c814">OTP_HDR_TRIM_LNA_OFFSET</a>)</td></tr>
<tr class="separator:gadd51a23277b6a9d784a3f3f3b6572e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2705eadb1aa85dadc05fbab9937b5eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga2705eadb1aa85dadc05fbab9937b5eea">OTP_HDR_CALIBRATION_FLAGS_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3f1ab1924e554fc000505c27f8ae29db">OTP_HDR_CALIBRATION_FLAGS_OFFSET</a>)</td></tr>
<tr class="separator:ga2705eadb1aa85dadc05fbab9937b5eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181fd643e3d954b1bb8c9ca5ac594c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga181fd643e3d954b1bb8c9ca5ac594c38">OTP_HDR_SLEEP_CLK_SOURCE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gae2b52e8b247ff48488daa380b0b99ec2">OTP_HDR_SLEEP_CLK_SOURCE_OFFSET</a>)</td></tr>
<tr class="separator:ga181fd643e3d954b1bb8c9ca5ac594c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31fe5ee9353b97614bad03994fea02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaa31fe5ee9353b97614bad03994fea02b">OTP_HDR_PACKAGE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga1837a74cb22ef849fe939b98d3230d0f">OTP_HDR_PACKAGE_OFFSET</a>)</td></tr>
<tr class="separator:gaa31fe5ee9353b97614bad03994fea02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ce1200d4a88dd146edca044f30d0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gad5ce1200d4a88dd146edca044f30d0df">OTP_HDR_RESERVED2_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga88974dfeed1a69baa6fe9b5070a393d4">OTP_HDR_RESERVED2_OFFSET</a>)</td></tr>
<tr class="separator:gad5ce1200d4a88dd146edca044f30d0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4be293843bb36df54a3f43e550d2d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaa4be293843bb36df54a3f43e550d2d82">OTP_HDR_BOOT_MAPPING_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga4d3ff6e08745eedc9f7be1b3f789a366">OTP_HDR_BOOT_MAPPING_OFFSET</a>)</td></tr>
<tr class="separator:gaa4be293843bb36df54a3f43e550d2d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88e01d6a88c86b92f87bceee475f1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaa88e01d6a88c86b92f87bceee475f1fa">OTP_HDR_UART_STX_TO_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga5f1fce4e5c58f91cb3befb98921dcd88">OTP_HDR_UART_STX_TO_OFFSET</a>)</td></tr>
<tr class="separator:gaa88e01d6a88c86b92f87bceee475f1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17310e782eb6c1c3cbcf48cbcd318c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga17310e782eb6c1c3cbcf48cbcd318c28">OTP_HDR_OTP_CONTROL_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga2f5a15476cf64cbc45710788632a27d3">OTP_HDR_OTP_CONTROL_OFFSET</a>)</td></tr>
<tr class="separator:ga17310e782eb6c1c3cbcf48cbcd318c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1522da616cb120c3d0de983074432c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga1522da616cb120c3d0de983074432c9c">OTP_HDR_CUSTOMER_FIELD_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf72f4a0715e2b8dae17f0c501db17837">OTP_HDR_CUSTOMER_FIELD_OFFSET</a>)</td></tr>
<tr class="separator:ga1522da616cb120c3d0de983074432c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936edf632deca45a95a5e8628b5b47bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga936edf632deca45a95a5e8628b5b47bd">OTP_HDR_CRC_TRIM_CAL_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga77d079c8cc92beccb3937f7216375e2c">OTP_HDR_CRC_TRIM_CAL_OFFSET</a>)</td></tr>
<tr class="separator:ga936edf632deca45a95a5e8628b5b47bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf1023bf2477e078e1e01020d922d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaecf1023bf2477e078e1e01020d922d7c">OTP_HDR_IQ_TRIM_VALUE_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga97e9aee588227d42695a3c612d650d95">OTP_HDR_IQ_TRIM_VALUE_OFFSET</a>)</td></tr>
<tr class="separator:gaecf1023bf2477e078e1e01020d922d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0eacdff59c9cc2f414a4b29d54f16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gabf0eacdff59c9cc2f414a4b29d54f16b">OTP_HDR_APP_PROG_FLAG2_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga26304e9d74ba5d2a9782f6718b12bf5c">OTP_HDR_APP_PROG_FLAG2_OFFSET</a>)</td></tr>
<tr class="separator:gabf0eacdff59c9cc2f414a4b29d54f16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6151e935b757511f975ae1be7440a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga2f6151e935b757511f975ae1be7440a1">OTP_HDR_APP_PROG_FLAG1_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaea3286eb2db81bd8a43776ef6cabe8f4">OTP_HDR_APP_PROG_FLAG1_OFFSET</a>)</td></tr>
<tr class="separator:ga2f6151e935b757511f975ae1be7440a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga47c67e4d2af64bdd43ecdca37c7dd16a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga47c67e4d2af64bdd43ecdca37c7dd16a">otp_hdr_get_bd_address</a> (uint8_t *bd_addr)</td></tr>
<tr class="memdesc:ga47c67e4d2af64bdd43ecdca37c7dd16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the BD address from OTP Header.  <a href="#ga47c67e4d2af64bdd43ecdca37c7dd16a">More...</a><br /></td></tr>
<tr class="separator:ga47c67e4d2af64bdd43ecdca37c7dd16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>OTP Header API. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga25cf7acba8ff394e9c5608f722e828aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25cf7acba8ff394e9c5608f722e828aa">&#9670;&nbsp;</a></span>MEMORY_OTP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_OTP_BASE&#160;&#160;&#160;(0x07F80000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP memory base address. </p>

</div>
</div>
<a id="ga91237e5b0b8a5b9db114ea6c76757170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91237e5b0b8a5b9db114ea6c76757170">&#9670;&nbsp;</a></span>MEMORY_OTP_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_OTP_END&#160;&#160;&#160;(0x07F90000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac12e356f002a023b4cd0b8429f028e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12e356f002a023b4cd0b8429f028e01">&#9670;&nbsp;</a></span>MEMORY_OTP_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_OTP_SIZE&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga91237e5b0b8a5b9db114ea6c76757170">MEMORY_OTP_END</a> - <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP memory size: </p>
<ul>
<li>64kB in DA14585/586</li>
<li>32kB in DA14531</li>
<li>12kB in DA14535 </li>
</ul>

</div>
</div>
<a id="ga2f6151e935b757511f975ae1be7440a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f6151e935b757511f975ae1be7440a1">&#9670;&nbsp;</a></span>OTP_HDR_APP_PROG_FLAG1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_APP_PROG_FLAG1_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaea3286eb2db81bd8a43776ef6cabe8f4">OTP_HDR_APP_PROG_FLAG1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea3286eb2db81bd8a43776ef6cabe8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea3286eb2db81bd8a43776ef6cabe8f4">&#9670;&nbsp;</a></span>OTP_HDR_APP_PROG_FLAG1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_APP_PROG_FLAG1_OFFSET&#160;&#160;&#160;(0xFE00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Application Programmed Flag #1 offset. </p>

</div>
</div>
<a id="gabf0eacdff59c9cc2f414a4b29d54f16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0eacdff59c9cc2f414a4b29d54f16b">&#9670;&nbsp;</a></span>OTP_HDR_APP_PROG_FLAG2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_APP_PROG_FLAG2_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga26304e9d74ba5d2a9782f6718b12bf5c">OTP_HDR_APP_PROG_FLAG2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26304e9d74ba5d2a9782f6718b12bf5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26304e9d74ba5d2a9782f6718b12bf5c">&#9670;&nbsp;</a></span>OTP_HDR_APP_PROG_FLAG2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_APP_PROG_FLAG2_OFFSET&#160;&#160;&#160;(0xFE08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Application Programmed Flag #2 offset. </p>

</div>
</div>
<a id="gadf90cd354457ad1a6458ff046226864f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf90cd354457ad1a6458ff046226864f">&#9670;&nbsp;</a></span>OTP_HDR_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_BASE_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf4c2f8b614e411c08fbf5a7f973da2c4">OTP_HDR_BASE_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4c2f8b614e411c08fbf5a7f973da2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4c2f8b614e411c08fbf5a7f973da2c4">&#9670;&nbsp;</a></span>OTP_HDR_BASE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_BASE_OFFSET&#160;&#160;&#160;(0xFE00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP header offset. </p>

</div>
</div>
<a id="ga0e1621b43c75f528ecad0dbff9e79b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e1621b43c75f528ecad0dbff9e79b87">&#9670;&nbsp;</a></span>OTP_HDR_BDADDR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_BDADDR_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3432dc1b8d85f2c3e98742678b566094">OTP_HDR_BDADDR_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3432dc1b8d85f2c3e98742678b566094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3432dc1b8d85f2c3e98742678b566094">&#9670;&nbsp;</a></span>OTP_HDR_BDADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_BDADDR_OFFSET&#160;&#160;&#160;(0xFFA8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bluetooth Device Address offset. </p>

</div>
</div>
<a id="gaa4be293843bb36df54a3f43e550d2d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4be293843bb36df54a3f43e550d2d82">&#9670;&nbsp;</a></span>OTP_HDR_BOOT_MAPPING_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_BOOT_MAPPING_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga4d3ff6e08745eedc9f7be1b3f789a366">OTP_HDR_BOOT_MAPPING_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4d3ff6e08745eedc9f7be1b3f789a366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3ff6e08745eedc9f7be1b3f789a366">&#9670;&nbsp;</a></span>OTP_HDR_BOOT_MAPPING_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_BOOT_MAPPING_OFFSET&#160;&#160;&#160;(0xFEC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boot specific mapping offset. </p>

</div>
</div>
<a id="ga2705eadb1aa85dadc05fbab9937b5eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2705eadb1aa85dadc05fbab9937b5eea">&#9670;&nbsp;</a></span>OTP_HDR_CALIBRATION_FLAGS_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_CALIBRATION_FLAGS_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3f1ab1924e554fc000505c27f8ae29db">OTP_HDR_CALIBRATION_FLAGS_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f1ab1924e554fc000505c27f8ae29db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f1ab1924e554fc000505c27f8ae29db">&#9670;&nbsp;</a></span>OTP_HDR_CALIBRATION_FLAGS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_CALIBRATION_FLAGS_OFFSET&#160;&#160;&#160;(0xFEF0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration Flags offset. </p>

</div>
</div>
<a id="ga3548ea652be77aff0fd92d2a6864338e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3548ea652be77aff0fd92d2a6864338e">&#9670;&nbsp;</a></span>OTP_HDR_COMPANY_NUMBER_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_COMPANY_NUMBER_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaeda78c616aa19cb3a770d00264a9d167">OTP_HDR_COMPANY_NUMBER_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeda78c616aa19cb3a770d00264a9d167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeda78c616aa19cb3a770d00264a9d167">&#9670;&nbsp;</a></span>OTP_HDR_COMPANY_NUMBER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_COMPANY_NUMBER_OFFSET&#160;&#160;&#160;(0xFFB0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Company number offset. </p>

</div>
</div>
<a id="ga936edf632deca45a95a5e8628b5b47bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga936edf632deca45a95a5e8628b5b47bd">&#9670;&nbsp;</a></span>OTP_HDR_CRC_TRIM_CAL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_CRC_TRIM_CAL_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga77d079c8cc92beccb3937f7216375e2c">OTP_HDR_CRC_TRIM_CAL_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77d079c8cc92beccb3937f7216375e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d079c8cc92beccb3937f7216375e2c">&#9670;&nbsp;</a></span>OTP_HDR_CRC_TRIM_CAL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_CRC_TRIM_CAL_OFFSET&#160;&#160;&#160;(0xFE18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC for Trim and Calibration values offset. </p>

</div>
</div>
<a id="ga1522da616cb120c3d0de983074432c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1522da616cb120c3d0de983074432c9c">&#9670;&nbsp;</a></span>OTP_HDR_CUSTOMER_FIELD_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_CUSTOMER_FIELD_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf72f4a0715e2b8dae17f0c501db17837">OTP_HDR_CUSTOMER_FIELD_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf72f4a0715e2b8dae17f0c501db17837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf72f4a0715e2b8dae17f0c501db17837">&#9670;&nbsp;</a></span>OTP_HDR_CUSTOMER_FIELD_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_CUSTOMER_FIELD_OFFSET&#160;&#160;&#160;(0xFE20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Customer Specific Field (21 64-bit words) offset. </p>

</div>
</div>
<a id="gaecf1023bf2477e078e1e01020d922d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf1023bf2477e078e1e01020d922d7c">&#9670;&nbsp;</a></span>OTP_HDR_IQ_TRIM_VALUE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_IQ_TRIM_VALUE_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga97e9aee588227d42695a3c612d650d95">OTP_HDR_IQ_TRIM_VALUE_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97e9aee588227d42695a3c612d650d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e9aee588227d42695a3c612d650d95">&#9670;&nbsp;</a></span>OTP_HDR_IQ_TRIM_VALUE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_IQ_TRIM_VALUE_OFFSET&#160;&#160;&#160;(0xFE10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IQ Trim value offset. </p>

</div>
</div>
<a id="ga17310e782eb6c1c3cbcf48cbcd318c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17310e782eb6c1c3cbcf48cbcd318c28">&#9670;&nbsp;</a></span>OTP_HDR_OTP_CONTROL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_OTP_CONTROL_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga2f5a15476cf64cbc45710788632a27d3">OTP_HDR_OTP_CONTROL_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f5a15476cf64cbc45710788632a27d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f5a15476cf64cbc45710788632a27d3">&#9670;&nbsp;</a></span>OTP_HDR_OTP_CONTROL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_OTP_CONTROL_OFFSET&#160;&#160;&#160;(0xFEB0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP control value offset. </p>

</div>
</div>
<a id="ga56b51b00a986365fcc2b0dbf620f691a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b51b00a986365fcc2b0dbf620f691a">&#9670;&nbsp;</a></span>OTP_HDR_OTP_DMA_LENGTH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_OTP_DMA_LENGTH_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga0b1d9b38e0db5a12addc329fae6fb408">OTP_HDR_OTP_DMA_LENGTH_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b1d9b38e0db5a12addc329fae6fb408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b1d9b38e0db5a12addc329fae6fb408">&#9670;&nbsp;</a></span>OTP_HDR_OTP_DMA_LENGTH_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_OTP_DMA_LENGTH_OFFSET&#160;&#160;&#160;(0xFFF0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>OTP DMA length offset. </p>

</div>
</div>
<a id="gaa31fe5ee9353b97614bad03994fea02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa31fe5ee9353b97614bad03994fea02b">&#9670;&nbsp;</a></span>OTP_HDR_PACKAGE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_PACKAGE_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga1837a74cb22ef849fe939b98d3230d0f">OTP_HDR_PACKAGE_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1837a74cb22ef849fe939b98d3230d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1837a74cb22ef849fe939b98d3230d0f">&#9670;&nbsp;</a></span>OTP_HDR_PACKAGE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_PACKAGE_OFFSET&#160;&#160;&#160;(0xFEE0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Package Flag offset. </p>

</div>
</div>
<a id="ga8bd847040c2b04683e54af3416f0dbc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd847040c2b04683e54af3416f0dbc3">&#9670;&nbsp;</a></span>OTP_HDR_RESERVED1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_RESERVED1_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga14d86a1e7778b23e9774f099c4af950f">OTP_HDR_RESERVED1_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga14d86a1e7778b23e9774f099c4af950f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14d86a1e7778b23e9774f099c4af950f">&#9670;&nbsp;</a></span>OTP_HDR_RESERVED1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_RESERVED1_OFFSET&#160;&#160;&#160;(0xFFE8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="gad5ce1200d4a88dd146edca044f30d0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ce1200d4a88dd146edca044f30d0df">&#9670;&nbsp;</a></span>OTP_HDR_RESERVED2_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_RESERVED2_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga88974dfeed1a69baa6fe9b5070a393d4">OTP_HDR_RESERVED2_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga88974dfeed1a69baa6fe9b5070a393d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88974dfeed1a69baa6fe9b5070a393d4">&#9670;&nbsp;</a></span>OTP_HDR_RESERVED2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_RESERVED2_OFFSET&#160;&#160;&#160;(0xFEC8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="ga6b2d54969d0f4139d660a4f67915ebd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2d54969d0f4139d660a4f67915ebd5">&#9670;&nbsp;</a></span>OTP_HDR_RESERVED3_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_RESERVED3_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga28eef6c41564618d7213d6a7b51bf61f">OTP_HDR_RESERVED3_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga28eef6c41564618d7213d6a7b51bf61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28eef6c41564618d7213d6a7b51bf61f">&#9670;&nbsp;</a></span>OTP_HDR_RESERVED3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_RESERVED3_OFFSET&#160;&#160;&#160;(0xFFB8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

</div>
</div>
<a id="gacaa4346df702f41f489a71401f275983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa4346df702f41f489a71401f275983">&#9670;&nbsp;</a></span>OTP_HDR_SIGN_ALG_SEL_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SIGN_ALG_SEL_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga803b41143ab255ea5116b5ffa7270835">OTP_HDR_SIGN_ALG_SEL_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga803b41143ab255ea5116b5ffa7270835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803b41143ab255ea5116b5ffa7270835">&#9670;&nbsp;</a></span>OTP_HDR_SIGN_ALG_SEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SIGN_ALG_SEL_OFFSET&#160;&#160;&#160;(0xFFA0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signature Algorithm Selector offset. </p>

</div>
</div>
<a id="ga18a7b412c6b5b3119d71e94f18897645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a7b412c6b5b3119d71e94f18897645">&#9670;&nbsp;</a></span>OTP_HDR_SIGN_CUST_CODE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SIGN_CUST_CODE_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3f44003b800fad7d48230689a34cf536">OTP_HDR_SIGN_CUST_CODE_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f44003b800fad7d48230689a34cf536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f44003b800fad7d48230689a34cf536">&#9670;&nbsp;</a></span>OTP_HDR_SIGN_CUST_CODE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SIGN_CUST_CODE_OFFSET&#160;&#160;&#160;(0xFF28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signature of Customer Code offset. </p>

</div>
</div>
<a id="ga181fd643e3d954b1bb8c9ca5ac594c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181fd643e3d954b1bb8c9ca5ac594c38">&#9670;&nbsp;</a></span>OTP_HDR_SLEEP_CLK_SOURCE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SLEEP_CLK_SOURCE_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gae2b52e8b247ff48488daa380b0b99ec2">OTP_HDR_SLEEP_CLK_SOURCE_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2b52e8b247ff48488daa380b0b99ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b52e8b247ff48488daa380b0b99ec2">&#9670;&nbsp;</a></span>OTP_HDR_SLEEP_CLK_SOURCE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SLEEP_CLK_SOURCE_OFFSET&#160;&#160;&#160;(0xFEE8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sleep Clock Source Flag offset. </p>

</div>
</div>
<a id="ga950991bf788ac0f804d157e22bcc0412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950991bf788ac0f804d157e22bcc0412">&#9670;&nbsp;</a></span>OTP_HDR_SWD_ENABLE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SWD_ENABLE_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gac1ce46f88a8d14c4d84b98620253c029">OTP_HDR_SWD_ENABLE_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac1ce46f88a8d14c4d84b98620253c029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ce46f88a8d14c4d84b98620253c029">&#9670;&nbsp;</a></span>OTP_HDR_SWD_ENABLE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_SWD_ENABLE_OFFSET&#160;&#160;&#160;(0xFFF8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWD enable flag offset. </p>

</div>
</div>
<a id="ga965f13a68b4a88f30f1f7ec5fcd99ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965f13a68b4a88f30f1f7ec5fcd99ca3">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_BANDGAP_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_BANDGAP_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gaf3fcb0608a273274801ae82f2e4df03b">OTP_HDR_TRIM_BANDGAP_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3fcb0608a273274801ae82f2e4df03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3fcb0608a273274801ae82f2e4df03b">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_BANDGAP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_BANDGAP_OFFSET&#160;&#160;&#160;(0xFF08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim value for the BandGap offset. </p>

</div>
</div>
<a id="gadd51a23277b6a9d784a3f3f3b6572e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd51a23277b6a9d784a3f3f3b6572e2b">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_LNA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_LNA_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga90e2a9f072ef4282c9f66cb5fb94c814">OTP_HDR_TRIM_LNA_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga90e2a9f072ef4282c9f66cb5fb94c814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e2a9f072ef4282c9f66cb5fb94c814">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_LNA_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_LNA_OFFSET&#160;&#160;&#160;(0xFEF8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim value for the LNA offset. </p>

</div>
</div>
<a id="ga15fcadc0fc9f98803e2562f977a4a811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fcadc0fc9f98803e2562f977a4a811">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_RC16M_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_RC16M_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#gad7d6436cf4c78c63d25755d02598493b">OTP_HDR_TRIM_RC16M_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7d6436cf4c78c63d25755d02598493b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7d6436cf4c78c63d25755d02598493b">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_RC16M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_RC16M_OFFSET&#160;&#160;&#160;(0xFF10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim value for the RC16M oscillator offset. </p>

</div>
</div>
<a id="gaf19ef97990d7d244cfec3aa02e2979d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf19ef97990d7d244cfec3aa02e2979d1">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_RFIO_CAP_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_RFIO_CAP_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga3b1779cdb1549daf4757070b1205b394">OTP_HDR_TRIM_RFIO_CAP_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b1779cdb1549daf4757070b1205b394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1779cdb1549daf4757070b1205b394">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_RFIO_CAP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_RFIO_CAP_OFFSET&#160;&#160;&#160;(0xFF00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim value for the RFIO capacitance offset. </p>

</div>
</div>
<a id="ga7b0ffc7ac09384c4a2989362e609eec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0ffc7ac09384c4a2989362e609eec2">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_VCO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_VCO_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga889f39d67b84c07dbfa534c6c5ec8831">OTP_HDR_TRIM_VCO_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga889f39d67b84c07dbfa534c6c5ec8831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga889f39d67b84c07dbfa534c6c5ec8831">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_VCO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_VCO_OFFSET&#160;&#160;&#160;(0xFF20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim value for the VCO offset. </p>

</div>
</div>
<a id="ga9ca01738e3a7ae82b1c4b36753b7cda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca01738e3a7ae82b1c4b36753b7cda7">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_XTAL16M_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_XTAL16M_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga50b88510da476bcba73377888090f710">OTP_HDR_TRIM_XTAL16M_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga50b88510da476bcba73377888090f710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b88510da476bcba73377888090f710">&#9670;&nbsp;</a></span>OTP_HDR_TRIM_XTAL16M_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_TRIM_XTAL16M_OFFSET&#160;&#160;&#160;(0xFF18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trim value for the XTAL16M oscillator offset. </p>

</div>
</div>
<a id="gaa88e01d6a88c86b92f87bceee475f1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88e01d6a88c86b92f87bceee475f1fa">&#9670;&nbsp;</a></span>OTP_HDR_UART_STX_TO_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_UART_STX_TO_ADDR&#160;&#160;&#160;(<a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga25cf7acba8ff394e9c5608f722e828aa">MEMORY_OTP_BASE</a> + <a class="el" href="group___o_t_p___h_e_a_d_e_r.html#ga5f1fce4e5c58f91cb3befb98921dcd88">OTP_HDR_UART_STX_TO_OFFSET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f1fce4e5c58f91cb3befb98921dcd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1fce4e5c58f91cb3befb98921dcd88">&#9670;&nbsp;</a></span>OTP_HDR_UART_STX_TO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTP_HDR_UART_STX_TO_OFFSET&#160;&#160;&#160;(0xFEB8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART STX Timeout offset. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga47c67e4d2af64bdd43ecdca37c7dd16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47c67e4d2af64bdd43ecdca37c7dd16a">&#9670;&nbsp;</a></span>otp_hdr_get_bd_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void otp_hdr_get_bd_address </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>bd_addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the BD address from OTP Header. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">bd_addr</td><td>The BD address value returned. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:40 for DA14585/DA14586 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
