[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676931 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676931 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676931 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12579206 heartbeat IPC: 1.123 cumulative IPC: 1.123 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 25126413 heartbeat IPC: 0.797 cumulative IPC: 0.9324 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38520659 heartbeat IPC: 0.7466 cumulative IPC: 0.861 (Simulation time: 00 hr 03 min 41 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43901333 cumulative IPC: 0.9111 (Simulation time: 00 hr 04 min 34 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43901333 cumulative IPC: 0.9111 (Simulation time: 00 hr 04 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9111 instructions: 40000000 cycles: 43901333
CPU 0 Branch Prediction Accuracy: 96.01% MPKI: 11.12 Average ROB Occupancy at Mispredict: 35.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.579
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457611 HIT:     419885 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457611 HIT:     419885 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685265 HIT:     467274 MISS:     217991 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359615 HIT:     291786 MISS:      67829 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96891 HIT:       6425 MISS:      90466 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142864 HIT:     142538 MISS:        326 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85895 HIT:      26525 MISS:      59370 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 169.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6352641 HIT:    6268123 MISS:      84518 MSHR_MERGE:      27386
cpu0->cpu0_L1I LOAD         ACCESS:    6352641 HIT:    6268123 MISS:      84518 MSHR_MERGE:      27386
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.96 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13171988 HIT:   12158144 MISS:    1013844 MSHR_MERGE:     528570
cpu0->cpu0_L1D LOAD         ACCESS:    8085438 HIT:    7555085 MISS:     530353 MSHR_MERGE:     227866
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992918 HIT:    4596939 MISS:     395979 MSHR_MERGE:     299087
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93632 HIT:       6120 MISS:      87512 MSHR_MERGE:       1617
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5457134 HIT:    5345539 MISS:     111595 MSHR_MERGE:      50422
cpu0->cpu0_ITLB LOAD         ACCESS:    5457134 HIT:    5345539 MISS:     111595 MSHR_MERGE:      50422
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.836 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12476251 HIT:   11757252 MISS:     718999 MSHR_MERGE:     322561
cpu0->cpu0_DTLB LOAD         ACCESS:   12476251 HIT:   11757252 MISS:     718999 MSHR_MERGE:     322561
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.64 cycles
cpu0->LLC TOTAL        ACCESS:     335651 HIT:      59023 MISS:     276628 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67829 HIT:      18872 MISS:      48957 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90466 HIT:      14256 MISS:      76210 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117986 HIT:      11393 MISS:     106593 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59370 HIT:      14502 MISS:      44868 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1286
  ROW_BUFFER_MISS:     168719
  AVG DBUS CONGESTED CYCLE: 13.18
Channel 0 WQ ROW_BUFFER_HIT:      15870
  ROW_BUFFER_MISS:      92200
  FULL:          0
Channel 0 REFRESHES ISSUED:       3658
