\hypertarget{group___i2_s___interrupts___definition}{}\doxysection{I2S Interrupts Definition}
\label{group___i2_s___interrupts___definition}\index{I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_gab8c1738dec1de93ea5b5b9c7e9cd3f75}{I2\+S\+\_\+\+IT\+\_\+\+RXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b292843107573ae82aa13d88916646}{SPI\+\_\+\+IER\+\_\+\+RXPIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_gac5a0263c7057167d4269709dd763e4b0}{I2\+S\+\_\+\+IT\+\_\+\+TXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ad06dce5bd7f4f2d1db25e8ecd33a4}{SPI\+\_\+\+IER\+\_\+\+TXPIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga0da474b054deee559e34c2a3a21954ac}{I2\+S\+\_\+\+IT\+\_\+\+DXP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fde811db0bae41847c2c56d20e1983b}{SPI\+\_\+\+IER\+\_\+\+DXPIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga54aba7dc06f97fb4839de5f42bd5a47d}{I2\+S\+\_\+\+IT\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga933fcdd67c4df6d41543e33ac1bc9c79}{I2\+S\+\_\+\+IT\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga99074a0dd886996031aa05c883003f2e}{I2\+S\+\_\+\+IT\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}{I2\+S\+\_\+\+IT\+\_\+\+ERR}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_s___interrupts___definition_ga0da474b054deee559e34c2a3a21954ac}\label{group___i2_s___interrupts___definition_ga0da474b054deee559e34c2a3a21954ac}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_DXP@{I2S\_IT\_DXP}}
\index{I2S\_IT\_DXP@{I2S\_IT\_DXP}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_DXP}{I2S\_IT\_DXP}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+DXP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fde811db0bae41847c2c56d20e1983b}{SPI\+\_\+\+IER\+\_\+\+DXPIE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00315}{315}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}\label{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_ERR@{I2S\_IT\_ERR}}
\index{I2S\_IT\_ERR@{I2S\_IT\_ERR}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_ERR}{I2S\_IT\_ERR}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+ERR~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00319}{319}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___interrupts___definition_ga99074a0dd886996031aa05c883003f2e}\label{group___i2_s___interrupts___definition_ga99074a0dd886996031aa05c883003f2e}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_FRE@{I2S\_IT\_FRE}}
\index{I2S\_IT\_FRE@{I2S\_IT\_FRE}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_FRE}{I2S\_IT\_FRE}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+FRE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f63f1611444f70daf6b08fc18490ee}{SPI\+\_\+\+IER\+\_\+\+TIFREIE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00318}{318}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___interrupts___definition_ga933fcdd67c4df6d41543e33ac1bc9c79}\label{group___i2_s___interrupts___definition_ga933fcdd67c4df6d41543e33ac1bc9c79}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_OVR@{I2S\_IT\_OVR}}
\index{I2S\_IT\_OVR@{I2S\_IT\_OVR}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_OVR}{I2S\_IT\_OVR}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba53086c19a3260e0555ace5d700c42}{SPI\+\_\+\+IER\+\_\+\+OVRIE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00317}{317}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___interrupts___definition_gab8c1738dec1de93ea5b5b9c7e9cd3f75}\label{group___i2_s___interrupts___definition_gab8c1738dec1de93ea5b5b9c7e9cd3f75}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_RXP@{I2S\_IT\_RXP}}
\index{I2S\_IT\_RXP@{I2S\_IT\_RXP}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_RXP}{I2S\_IT\_RXP}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+RXP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b292843107573ae82aa13d88916646}{SPI\+\_\+\+IER\+\_\+\+RXPIE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00313}{313}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___interrupts___definition_gac5a0263c7057167d4269709dd763e4b0}\label{group___i2_s___interrupts___definition_gac5a0263c7057167d4269709dd763e4b0}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_TXP@{I2S\_IT\_TXP}}
\index{I2S\_IT\_TXP@{I2S\_IT\_TXP}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_TXP}{I2S\_IT\_TXP}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+TXP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ad06dce5bd7f4f2d1db25e8ecd33a4}{SPI\+\_\+\+IER\+\_\+\+TXPIE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00314}{314}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

\mbox{\Hypertarget{group___i2_s___interrupts___definition_ga54aba7dc06f97fb4839de5f42bd5a47d}\label{group___i2_s___interrupts___definition_ga54aba7dc06f97fb4839de5f42bd5a47d}} 
\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_UDR@{I2S\_IT\_UDR}}
\index{I2S\_IT\_UDR@{I2S\_IT\_UDR}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsection{\texorpdfstring{I2S\_IT\_UDR}{I2S\_IT\_UDR}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+UDR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d0436c4b553cc357b52b9ecaaf542f}{SPI\+\_\+\+IER\+\_\+\+UDRIE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source_l00316}{316}} of file \mbox{\hyperlink{stm32h7xx__hal__i2s_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2s.\+h}}.

