{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729631398327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729631398327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 18:09:58 2024 " "Processing started: Tue Oct 22 18:09:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729631398327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631398327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631398327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729631398489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729631398489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceVGA-behavior " "Found design unit 1: interfaceVGA-behavior" {  } { { "interfaceVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/interfaceVGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402429 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceVGA " "Found entity 1: interfaceVGA" {  } { { "interfaceVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/interfaceVGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/somadorGenerico.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402429 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/somadorGenerico.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorVGA-behavior " "Found design unit 1: controladorVGA-behavior" {  } { { "controladorVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/controladorVGA.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402430 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/controladorVGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMCaracteres.vhd 4 1 " "Found 4 design units, including 1 entities, in source file ROMCaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMcaracteres-size8x8 " "Found design unit 1: ROMcaracteres-size8x8" {  } { { "ROMCaracteres.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/ROMCaracteres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROMcaracteres-size16x16 " "Found design unit 2: ROMcaracteres-size16x16" {  } { { "ROMCaracteres.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/ROMCaracteres.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ROMcaracteres-size32x32 " "Found design unit 3: ROMcaracteres-size32x32" {  } { { "ROMCaracteres.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/ROMCaracteres.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402430 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMcaracteres " "Found entity 1: ROMcaracteres" {  } { { "ROMCaracteres.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/ROMCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcMemAddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcMemAddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcMemAddr-arc " "Found design unit 1: calcMemAddr-arc" {  } { { "calcMemAddr.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/calcMemAddr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402431 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcMemAddr " "Found entity 1: calcMemAddr" {  } { { "calcMemAddr.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/calcMemAddr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorCaracteres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file geradorCaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorCaracteres-behavior " "Found design unit 1: geradorCaracteres-behavior" {  } { { "geradorCaracteres.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/geradorCaracteres.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402431 ""} { "Info" "ISGN_ENTITY_NAME" "1 geradorCaracteres " "Found entity 1: geradorCaracteres" {  } { { "geradorCaracteres.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/geradorCaracteres.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dual_port_ram_dual_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_dual_port_ram_dual_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_dual_port_ram_dual_clock-rtl " "Found design unit 1: simple_dual_port_ram_dual_clock-rtl" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/simple_dual_port_ram_dual_clock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402432 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/simple_dual_port_ram_dual_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driverVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file driverVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverVGA-arc " "Found design unit 1: driverVGA-arc" {  } { { "driverVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/driverVGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402433 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverVGA " "Found entity 1: driverVGA" {  } { { "driverVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/driverVGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROMVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROMVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROMVGA-assincrona " "Found design unit 1: memoriaROMVGA-assincrona" {  } { { "memoriaROMVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaROMVGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402433 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROMVGA " "Found entity 1: memoriaROMVGA" {  } { { "memoriaROMVGA.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaROMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico-Behavioral " "Found design unit 1: muxGenerico-Behavioral" {  } { { "muxGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/muxGenerico.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402434 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico " "Found entity 1: muxGenerico" {  } { { "muxGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/muxGenerico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicaDeDesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicaDeDesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDeDesvio-comportamento " "Found design unit 1: logicaDeDesvio-comportamento" {  } { { "logicaDeDesvio.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/logicaDeDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402434 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDeDesvio " "Found entity 1: logicaDeDesvio" {  } { { "logicaDeDesvio.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/logicaDeDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arquitetura " "Found design unit 1: relogio-arquitetura" {  } { { "relogio.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/relogio.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402435 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/somaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402435 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/somaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402436 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3X8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3X8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3X8.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/decoder3X8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402436 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3X8.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/decoder3X8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/muxGenerico4x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402437 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402437 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402437 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/buffer_3_state_8portas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402438 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/buffer_3_state_1porta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402438 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402439 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402439 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaR0M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaR0M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaR0M.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaR0M.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402440 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaR0M.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaR0M.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402440 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402440 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402441 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402441 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402442 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradoresArqRegMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402442 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729631402442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729631402486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:U_CPU\"" {  } { { "relogio.vhd" "U_CPU" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/relogio.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:U_CPU\|muxGenerico2x1:MUX_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:U_CPU\|muxGenerico2x1:MUX_ULA\"" {  } { { "CPU.vhd" "MUX_ULA" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:U_CPU\|muxGenerico4x1:MUX_JMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:U_CPU\|muxGenerico4x1:MUX_JMP\"" {  } { { "CPU.vhd" "MUX_JMP" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:U_CPU\|bancoRegistradoresArqRegMem:BANCOREG " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:U_CPU\|bancoRegistradoresArqRegMem:BANCOREG\"" {  } { { "CPU.vhd" "BANCOREG" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:U_CPU\|registradorGenerico:REG_RETORNO " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:U_CPU\|registradorGenerico:REG_RETORNO\"" {  } { { "CPU.vhd" "REG_RETORNO" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop CPU:U_CPU\|flipFlop:FLAG " "Elaborating entity \"flipFlop\" for hierarchy \"CPU:U_CPU\|flipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:U_CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:U_CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:U_CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:U_CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:U_CPU\|decoderInstru:decoderI " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:U_CPU\|decoderInstru:decoderI\"" {  } { { "CPU.vhd" "decoderI" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDeDesvio CPU:U_CPU\|logicaDeDesvio:desvio_inst " "Elaborating entity \"logicaDeDesvio\" for hierarchy \"CPU:U_CPU\|logicaDeDesvio:desvio_inst\"" {  } { { "CPU.vhd" "desvio_inst" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/CPU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "relogio.vhd" "ROM1" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/relogio.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402494 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0100000000000\" 13 15 memoriaR0M.vhd(43) " "VHDL Expression error at memoriaR0M.vhd(43): expression \"\"0100000000000\"\" has 13 elements ; expected 15 elements." {  } { { "memoriaR0M.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/memoriaR0M.vhd" 43 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1729631402496 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memoriaROM:ROM1 " "Can't elaborate user hierarchy \"memoriaROM:ROM1\"" {  } { { "relogio.vhd" "ROM1" { Text "/home/brnoschsaloli/Documents/DesComp/projetos/descomp_projeto1/relogio/relogio.vhd" 108 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729631402496 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729631402552 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 22 18:10:02 2024 " "Processing ended: Tue Oct 22 18:10:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729631402552 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729631402552 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729631402552 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402552 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729631402625 ""}
