Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Loaded all available family support information.
Opening project file
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/coregen.cgp.
WARNING:sim - The IP Clocking Wizard 1.7 does not exist within the repository,
   and cannot be recustomized or regenerated. It is not available in CoreGen
   14.4, and may have been removed or replaced. To generate Clocking Wizard 1.7
   please use a previous version of ISE in which this IP is available, or add
   the user repository which contains this IP.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'uart_fifo'...
Applying external generics to 'uart_fifo'...
Delivering associated files for 'uart_fifo'...
Delivering EJava files for 'uart_fifo'...
Generating implementation netlist for 'uart_fifo'...
INFO:sim - Pre-processing HDL files for 'uart_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'uart_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'uart_fifo'...
Writing Verilog behavioral simulation model for 'uart_fifo'...
WARNING:sim - Overwriting existing file
   /home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo/do
   c/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo
Delivered 1 file into directory
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'uart_fifo'...
Generating ISE project...
XCO file found: uart_fifo.xco
XMDF file found: uart_fifo_xmdf.tcl
Adding
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.asy
-view all -origin_type imported
Adding
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.ngc
-view all -origin_type created
Checking file
"/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.ngc"
for project device match ...
File
"/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.ngc"
device information matches project device.
Adding
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/aom/Work/fpga_project/test/uart_test/cores/coregen/tmp/_cg/uart_fifo.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/uart_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
