AArch64 A83
(* Tests add (shifted register), right shift by zero (noop) *)

{ 0:X0=42; 0:X1=1; }

P0;
ADD X0, X0, X1, lsr #0;

exists (0:X0=43)

