// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        outpix_8,
        outpix_7,
        outpix_6,
        loopWidth,
        pix_19,
        pix_18,
        outpix_3,
        select_ln552,
        sext_ln552,
        select_ln552_1_cast_cast,
        outpix_2,
        outpix,
        rampStart_1,
        cmp8,
        patternId_val_load,
        Zplate_Hor_Control_Start,
        cmp2_i267,
        zext_ln1084,
        y,
        colorFormatLocal,
        barWidth_cast,
        barWidth,
        Zplate_Hor_Control_Delta,
        Zplate_Ver_Control_Start,
        cmp12_i,
        Zplate_Ver_Control_Delta,
        sub_i_i_i,
        barWidthMinSamples,
        width_val_cast30,
        height_val_cast24,
        zext_ln565,
        empty,
        icmp,
        Sel,
        dpDynamicRange,
        dpYUVCoef,
        passthruEndX_val_load,
        passthruStartX_val_load,
        passthruStartY_val_load,
        rev,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        outpix_11_out,
        outpix_11_out_ap_vld,
        outpix_10_out,
        outpix_10_out_ap_vld,
        outpix_9_out,
        outpix_9_out_ap_vld,
        p_0_0_0248_out_i,
        p_0_0_0248_out_o,
        p_0_0_0248_out_o_ap_vld,
        p_0_0_09246_out_i,
        p_0_0_09246_out_o,
        p_0_0_09246_out_o_ap_vld,
        p_0_0_010244_out_i,
        p_0_0_010244_out_o,
        p_0_0_010244_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        s,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [7:0] outpix_8;
input  [7:0] outpix_7;
input  [7:0] outpix_6;
input  [15:0] loopWidth;
input  [7:0] pix_19;
input  [7:0] pix_18;
input  [7:0] outpix_3;
input  [4:0] select_ln552;
input  [0:0] sext_ln552;
input  [2:0] select_ln552_1_cast_cast;
input  [7:0] outpix_2;
input  [7:0] outpix;
input  [7:0] rampStart_1;
input  [0:0] cmp8;
input  [7:0] patternId_val_load;
input  [15:0] Zplate_Hor_Control_Start;
input  [0:0] cmp2_i267;
input  [7:0] zext_ln1084;
input  [15:0] y;
input  [7:0] colorFormatLocal;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] Zplate_Hor_Control_Delta;
input  [15:0] Zplate_Ver_Control_Start;
input  [0:0] cmp12_i;
input  [15:0] Zplate_Ver_Control_Delta;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [15:0] width_val_cast30;
input  [15:0] height_val_cast24;
input  [15:0] zext_ln565;
input  [7:0] empty;
input  [0:0] icmp;
input  [1:0] Sel;
input  [7:0] dpDynamicRange;
input  [7:0] dpYUVCoef;
input  [15:0] passthruEndX_val_load;
input  [15:0] passthruStartX_val_load;
input  [15:0] passthruStartY_val_load;
input  [0:0] rev;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
output  [7:0] outpix_11_out;
output   outpix_11_out_ap_vld;
output  [7:0] outpix_10_out;
output   outpix_10_out_ap_vld;
output  [7:0] outpix_9_out;
output   outpix_9_out_ap_vld;
input  [7:0] p_0_0_0248_out_i;
output  [7:0] p_0_0_0248_out_o;
output   p_0_0_0248_out_o_ap_vld;
input  [7:0] p_0_0_09246_out_i;
output  [7:0] p_0_0_09246_out_o;
output   p_0_0_09246_out_o_ap_vld;
input  [7:0] p_0_0_010244_out_i;
output  [7:0] p_0_0_010244_out_o;
output   p_0_0_010244_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
input  [31:0] s;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg srcYUV_read;
reg bckgndYUV_write;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg outpix_11_out_ap_vld;
reg outpix_10_out_ap_vld;
reg outpix_9_out_ap_vld;
reg[7:0] p_0_0_0248_out_o;
reg p_0_0_0248_out_o_ap_vld;
reg[7:0] p_0_0_09246_out_o;
reg p_0_0_09246_out_o_ap_vld;
reg[7:0] p_0_0_010244_out_o;
reg p_0_0_010244_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln565_reg_4628;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter6_reg;
wire   [0:0] cmp8_read_reg_4533;
reg    ap_predicate_op507_read_state8;
reg    ap_block_state8_pp0_stage0_iter7;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter8_reg;
reg    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1806_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
reg    redYuv_ce0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
reg    grnYuv_ce0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
reg    bluYuv_ce0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
reg    blkYuv_ce0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
reg    whiYuv_ce0;
wire   [7:0] whiYuv_q0;
reg   [2:0] tpgBarSelRgb_r_address0;
reg    tpgBarSelRgb_r_ce0;
wire   [1:0] tpgBarSelRgb_r_q0;
reg   [2:0] tpgBarSelYuv_y_address0;
reg    tpgBarSelYuv_y_ce0;
wire   [7:0] tpgBarSelYuv_y_q0;
reg   [2:0] tpgBarSelRgb_g_address0;
reg    tpgBarSelRgb_g_ce0;
wire   [1:0] tpgBarSelRgb_g_q0;
reg   [2:0] tpgBarSelYuv_u_address0;
reg    tpgBarSelYuv_u_ce0;
wire   [7:0] tpgBarSelYuv_u_q0;
reg   [2:0] tpgBarSelYuv_v_address0;
reg    tpgBarSelYuv_v_ce0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
reg   [2:0] tpgBarSelRgb_b_address0;
reg    tpgBarSelRgb_b_ce0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
reg    tpgSinTableArray_ce0;
wire  signed [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
reg    tpgTartanBarArray_ce0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
reg    whiYuv_1_ce0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
reg    blkYuv_1_ce0;
wire   [7:0] blkYuv_1_q0;
wire   [10:0] tpgSinTableArray_9bit_address0;
reg    tpgSinTableArray_9bit_ce0;
wire   [8:0] tpgSinTableArray_9bit_q0;
wire   [10:0] tpgSinTableArray_9bit_address1;
reg    tpgSinTableArray_9bit_ce1;
wire   [8:0] tpgSinTableArray_9bit_q1;
wire   [10:0] tpgSinTableArray_9bit_address2;
reg    tpgSinTableArray_9bit_ce2;
wire   [8:0] tpgSinTableArray_9bit_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
reg    tpgCheckerBoardArray_ce0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
reg    DPtpgBarSelRgb_VESA_r_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
reg    DPtpgBarSelRgb_VESA_g_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
reg    DPtpgBarSelRgb_VESA_b_ce0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
reg    srcYUV_blk_n;
wire   [1:0] grp_fu_1693_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter4_reg;
wire   [7:0] patternId_val_load_read_reg_4529;
wire   [7:0] colorFormatLocal_read_reg_4499;
reg   [0:0] or_ln1494_reg_4784;
reg   [0:0] or_ln1494_reg_4784_pp0_iter4_reg;
reg    ap_predicate_pred528_state7;
reg    ap_predicate_pred533_state7;
reg    ap_predicate_pred543_state9;
reg    ap_predicate_pred549_state9;
reg    ap_predicate_pred556_state9;
wire   [0:0] cmp2_i267_read_reg_4506;
wire   [7:0] patternId_val_load_read_read_fu_656_p2;
wire   [0:0] cmp8_read_read_fu_662_p2;
wire   [11:0] barWidth_cast_cast_fu_1735_p1;
reg   [11:0] barWidth_cast_cast_reg_4581;
wire   [15:0] zext_ln1084_cast_fu_1739_p1;
reg   [15:0] zext_ln1084_cast_reg_4586;
wire   [7:0] select_ln552_1_cast_cast_cast_cast_fu_1747_p1;
reg   [7:0] select_ln552_1_cast_cast_cast_cast_reg_4591;
wire   [7:0] sext_ln552_cast_fu_1751_p3;
reg   [7:0] sext_ln552_cast_reg_4597;
wire   [7:0] select_ln552_cast_fu_1759_p1;
reg   [7:0] select_ln552_cast_reg_4603;
reg   [15:0] x_3_reg_4609;
reg   [15:0] x_3_reg_4609_pp0_iter1_reg;
reg   [15:0] x_3_reg_4609_pp0_iter2_reg;
reg   [15:0] x_3_reg_4609_pp0_iter3_reg;
reg   [15:0] x_3_reg_4609_pp0_iter4_reg;
reg   [15:0] x_3_reg_4609_pp0_iter5_reg;
reg   [15:0] x_3_reg_4609_pp0_iter6_reg;
reg   [15:0] x_3_reg_4609_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_4628_pp0_iter7_reg;
wire   [0:0] icmp_ln1072_fu_1818_p2;
reg   [0:0] icmp_ln1072_reg_4632;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_4632_pp0_iter7_reg;
wire   [0:0] icmp_ln1746_fu_1830_p2;
reg   [0:0] icmp_ln1746_reg_4642;
reg   [0:0] icmp_ln1746_reg_4642_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_4642_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_4642_pp0_iter3_reg;
wire   [0:0] cmp54_i_fu_1842_p2;
reg   [0:0] cmp54_i_reg_4646;
reg   [0:0] cmp54_i_reg_4646_pp0_iter1_reg;
reg   [0:0] cmp54_i_reg_4646_pp0_iter2_reg;
reg   [0:0] cmp54_i_reg_4646_pp0_iter3_reg;
reg   [0:0] cmp54_i_reg_4646_pp0_iter4_reg;
reg   [0:0] cmp54_i_reg_4646_pp0_iter5_reg;
reg   [0:0] cmp54_i_reg_4646_pp0_iter6_reg;
wire   [0:0] cmp121_i_fu_1848_p2;
reg   [0:0] cmp121_i_reg_4650;
reg   [0:0] cmp121_i_reg_4650_pp0_iter1_reg;
reg   [0:0] cmp121_i_reg_4650_pp0_iter2_reg;
reg   [0:0] cmp121_i_reg_4650_pp0_iter3_reg;
reg   [0:0] cmp121_i_reg_4650_pp0_iter4_reg;
reg   [0:0] cmp121_i_reg_4650_pp0_iter5_reg;
reg   [0:0] cmp121_i_reg_4650_pp0_iter6_reg;
wire   [0:0] icmp_ln1563_fu_1860_p2;
reg   [0:0] icmp_ln1563_reg_4654;
reg   [0:0] icmp_ln1563_reg_4654_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_4654_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_4654_pp0_iter3_reg;
wire   [0:0] icmp_ln1449_fu_1915_p2;
reg   [0:0] icmp_ln1449_reg_4673;
wire   [0:0] and_ln1449_fu_1933_p2;
reg   [0:0] and_ln1449_reg_4677;
wire   [0:0] icmp_ln1473_fu_1955_p2;
reg   [0:0] icmp_ln1473_reg_4681;
wire   [0:0] icmp_ln1381_fu_1979_p2;
reg   [0:0] icmp_ln1381_reg_4685;
reg   [0:0] icmp_ln1381_reg_4685_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_4685_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_4685_pp0_iter3_reg;
wire   [0:0] icmp_ln1330_fu_2003_p2;
reg   [0:0] icmp_ln1330_reg_4689;
reg   [0:0] icmp_ln1330_reg_4689_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_4689_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_4689_pp0_iter3_reg;
wire   [0:0] and_ln1337_fu_2009_p2;
reg   [0:0] and_ln1337_reg_4693;
reg   [0:0] and_ln1337_reg_4693_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_4693_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_4693_pp0_iter3_reg;
wire   [16:0] zext_ln1347_fu_2015_p1;
wire   [0:0] icmp_ln1095_fu_2031_p2;
reg   [0:0] icmp_ln1095_reg_4702;
reg   [0:0] icmp_ln1095_reg_4702_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_4702_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_4702_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_4702_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_4702_pp0_iter5_reg;
wire   [0:0] or_ln736_fu_2085_p2;
reg   [0:0] or_ln736_reg_4706;
reg   [0:0] or_ln736_reg_4706_pp0_iter1_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter2_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter3_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter4_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter5_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter6_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter7_reg;
reg   [0:0] or_ln736_reg_4706_pp0_iter8_reg;
wire   [0:0] and_ln1751_fu_2106_p2;
reg   [0:0] and_ln1751_reg_4713;
reg   [0:0] and_ln1751_reg_4713_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_4713_pp0_iter3_reg;
wire   [0:0] and_ln1568_fu_2142_p2;
reg   [0:0] and_ln1568_reg_4717;
reg   [0:0] and_ln1568_reg_4717_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_4717_pp0_iter3_reg;
wire   [0:0] icmp_ln1586_fu_2169_p2;
reg   [0:0] icmp_ln1586_reg_4721;
reg   [0:0] icmp_ln1586_reg_4721_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_4721_pp0_iter3_reg;
wire   [7:0] r_fu_2215_p3;
reg   [7:0] r_reg_4725;
reg   [7:0] r_reg_4725_pp0_iter2_reg;
reg   [7:0] r_reg_4725_pp0_iter3_reg;
reg   [7:0] r_reg_4725_pp0_iter4_reg;
reg   [7:0] r_reg_4725_pp0_iter5_reg;
wire   [7:0] g_fu_2241_p3;
reg   [7:0] g_reg_4731;
reg   [7:0] g_reg_4731_pp0_iter2_reg;
reg   [7:0] g_reg_4731_pp0_iter3_reg;
reg   [7:0] g_reg_4731_pp0_iter4_reg;
wire   [7:0] b_fu_2267_p3;
reg   [7:0] b_reg_4736;
reg   [7:0] b_reg_4736_pp0_iter2_reg;
reg   [7:0] b_reg_4736_pp0_iter3_reg;
reg   [7:0] b_reg_4736_pp0_iter4_reg;
wire   [14:0] zext_ln1302_fu_2275_p1;
wire   [15:0] zext_ln1302_1_fu_2279_p1;
reg   [15:0] zext_ln1302_1_reg_4749;
wire   [0:0] icmp_ln1478_fu_2345_p2;
wire   [0:0] icmp_ln1483_fu_2351_p2;
wire   [0:0] and_ln1386_fu_2400_p2;
reg   [0:0] and_ln1386_reg_4772;
reg   [0:0] and_ln1386_reg_4772_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_4772_pp0_iter3_reg;
wire   [0:0] icmp_ln1405_fu_2427_p2;
reg   [0:0] icmp_ln1405_reg_4776;
reg   [0:0] icmp_ln1405_reg_4776_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_4776_pp0_iter3_reg;
wire   [0:0] icmp_ln1250_fu_2469_p2;
reg   [0:0] icmp_ln1250_reg_4780;
reg   [0:0] icmp_ln1250_reg_4780_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_4780_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_4780_pp0_iter4_reg;
wire   [0:0] or_ln1494_fu_2499_p2;
reg   [0:0] or_ln1494_reg_4784_pp0_iter3_reg;
reg   [0:0] or_ln1494_reg_4784_pp0_iter5_reg;
reg   [0:0] or_ln1494_reg_4784_pp0_iter6_reg;
wire  signed [15:0] grp_fu_4326_p3;
wire   [7:0] b_3_fu_2609_p3;
reg   [7:0] b_3_reg_4808;
reg   [7:0] b_3_reg_4808_pp0_iter5_reg;
wire  signed [15:0] grp_reg_int_s_fu_2528_ap_return;
wire   [7:0] g_2_fu_2875_p3;
reg   [7:0] g_2_reg_4829;
wire   [0:0] trunc_ln1273_fu_3079_p1;
wire   [7:0] r_3_fu_3106_p3;
wire   [1:0] select_ln1228_fu_3209_p3;
wire   [1:0] select_ln1207_fu_3220_p3;
wire   [1:0] select_ln1186_fu_3231_p3;
wire   [1:0] select_ln1165_fu_3242_p3;
wire   [1:0] select_ln1144_fu_3253_p3;
reg   [7:0] outpix_14_reg_5081;
reg   [7:0] outpix_13_reg_5087;
reg   [7:0] outpix_12_reg_5093;
wire   [7:0] pix_14_fu_3493_p3;
wire   [7:0] pix_11_fu_3501_p3;
wire  signed [7:0] pix_9_cast_fu_3509_p1;
wire  signed [7:0] pix_10_cast_fu_3513_p1;
wire  signed [7:0] pix_11_cast_fu_3517_p1;
wire  signed [7:0] sext_ln1784_fu_3521_p1;
wire  signed [7:0] sext_ln1785_fu_3525_p1;
wire  signed [7:0] sext_ln1786_fu_3529_p1;
wire   [7:0] select_ln552_1_fu_3536_p3;
wire   [7:0] tmp_26_fu_3588_p3;
wire   [7:0] tmp_25_fu_3621_p3;
wire   [7:0] outpix_26_fu_3634_p3;
wire   [7:0] outpix_22_fu_3798_p3;
wire   [7:0] outpix_24_fu_3821_p3;
wire   [7:0] outpix_23_fu_3847_p3;
wire   [7:0] outpix_37_fu_3880_p3;
wire   [7:0] outpix_38_fu_3916_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_3924_p1;
wire   [7:0] outpix_20_fu_3932_p3;
wire   [7:0] outpix_21_fu_3939_p3;
wire   [7:0] outpix_35_fu_3980_p3;
wire   [7:0] outpix_36_fu_4016_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4024_p1;
wire   [7:0] outpix_31_fu_4090_p2;
wire   [7:0] outpix_32_fu_4096_p3;
wire   [7:0] outpix_33_fu_4110_p3;
wire   [7:0] outpix_34_fu_4146_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4154_p1;
wire   [7:0] outpix_17_fu_4158_p3;
wire   [7:0] outpix_29_fu_4168_p1;
wire   [7:0] outpix_30_fu_4172_p3;
wire   [7:0] outpix_15_fu_4179_p3;
wire   [7:0] outpix_16_fu_4185_p3;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1909_ap_return;
reg    grp_reg_ap_uint_10_s_fu_1909_ap_ce;
reg    ap_predicate_op116_call_state1;
reg    ap_block_state8_pp0_stage0_iter7_ignore_call0;
reg    ap_block_state10_pp0_stage0_iter9_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp116;
wire   [15:0] grp_reg_int_s_fu_2528_d;
reg    grp_reg_int_s_fu_2528_ap_ce;
reg    ap_predicate_op302_call_state4;
reg    ap_block_state8_pp0_stage0_iter7_ignore_call6;
reg    ap_block_state10_pp0_stage0_iter9_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp302;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1308;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1308;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1308;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1519_reg_1330;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1504_reg_1341;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1228_reg_1352;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352;
reg    ap_predicate_pred1389_state7;
reg    ap_predicate_pred1393_state7;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1207_reg_1363;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363;
reg    ap_predicate_pred1410_state7;
reg    ap_predicate_pred1414_state7;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1186_reg_1374;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374;
reg    ap_predicate_pred1431_state7;
reg    ap_predicate_pred1435_state7;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1165_reg_1385;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385;
reg    ap_predicate_pred1452_state7;
reg    ap_predicate_pred1456_state7;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1144_reg_1396;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396;
reg    ap_predicate_pred1473_state7;
reg    ap_predicate_pred1477_state7;
reg   [7:0] ap_phi_mux_outpix_41_phi_fu_1410_p74;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_41_reg_1407;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_41_reg_1407;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_41_reg_1407;
reg    ap_predicate_pred1578_state9;
reg    ap_predicate_pred1582_state9;
reg    ap_predicate_pred1586_state9;
reg    ap_predicate_pred1590_state9;
reg    ap_predicate_pred1594_state9;
reg    ap_predicate_pred1598_state9;
reg    ap_predicate_pred1602_state9;
reg    ap_predicate_pred1622_state7;
reg    ap_predicate_pred1626_state7;
reg    ap_predicate_pred1630_state7;
reg    ap_predicate_pred1634_state7;
reg    ap_predicate_pred1638_state7;
reg    ap_predicate_pred1642_state7;
reg    ap_predicate_pred1651_state9;
reg    ap_predicate_pred1656_state9;
reg    ap_predicate_pred1663_state9;
reg    ap_predicate_pred1668_state9;
reg    ap_predicate_pred1675_state9;
reg    ap_predicate_pred1680_state9;
reg    ap_predicate_pred1684_state9;
reg    ap_predicate_pred1689_state9;
reg    ap_predicate_pred1695_state9;
reg    ap_predicate_pred1701_state9;
reg    ap_predicate_pred1706_state9;
reg    ap_predicate_pred1711_state9;
reg    ap_predicate_pred1715_state9;
reg    ap_predicate_pred1719_state9;
reg    ap_predicate_pred1723_state9;
reg    ap_predicate_pred1733_state9;
reg    ap_predicate_pred1737_state9;
reg    ap_predicate_pred1741_state9;
reg    ap_predicate_pred1746_state9;
reg   [7:0] ap_phi_mux_outpix_40_phi_fu_1491_p74;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_40_reg_1486;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_40_reg_1486;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_40_reg_1486;
reg   [7:0] ap_phi_mux_outpix_39_phi_fu_1579_p74;
reg   [7:0] ap_phi_reg_pp0_iter9_outpix_39_reg_1574;
wire   [7:0] ap_phi_reg_pp0_iter0_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter1_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter2_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter3_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter4_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter5_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter6_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter7_outpix_39_reg_1574;
reg   [7:0] ap_phi_reg_pp0_iter8_outpix_39_reg_1574;
reg   [7:0] ap_phi_mux_outpix_47_phi_fu_1666_p4;
wire   [7:0] outpix_44_fu_4231_p3;
wire   [7:0] ap_phi_reg_pp0_iter9_outpix_47_reg_1663;
reg   [7:0] ap_phi_mux_outpix_46_phi_fu_1676_p4;
wire   [7:0] outpix_43_fu_4238_p3;
wire   [7:0] ap_phi_reg_pp0_iter9_outpix_46_reg_1673;
reg   [7:0] ap_phi_mux_outpix_45_phi_fu_1686_p4;
wire   [7:0] outpix_42_fu_4245_p3;
wire   [7:0] ap_phi_reg_pp0_iter9_outpix_45_reg_1683;
wire   [63:0] zext_ln1281_fu_1882_p1;
wire   [63:0] zext_ln1285_fu_1893_p1;
wire   [63:0] zext_ln1289_fu_1904_p1;
wire   [63:0] zext_ln1784_fu_3039_p1;
wire   [63:0] zext_ln1600_fu_3074_p1;
wire   [63:0] zext_ln1419_fu_3146_p1;
wire   [63:0] zext_ln1784_1_fu_3316_p1;
wire   [63:0] zext_ln1600_1_fu_3336_p1;
reg    ap_predicate_pred1850_state8;
reg    ap_predicate_pred1854_state8;
reg    ap_predicate_pred1849_state8;
wire   [63:0] zext_ln1519_fu_3346_p1;
wire   [63:0] zext_ln1504_fu_3351_p1;
wire   [63:0] zext_ln1419_1_fu_3356_p1;
reg    ap_predicate_pred1877_state8;
reg    ap_predicate_pred1881_state8;
reg    ap_predicate_pred1876_state8;
wire   [63:0] zext_ln1355_fu_3375_p1;
wire   [63:0] zext_ln1260_fu_3384_p1;
reg    ap_predicate_pred1895_state8;
reg    ap_predicate_pred1899_state8;
reg    ap_predicate_pred1894_state8;
wire   [63:0] zext_ln1228_fu_3394_p1;
wire   [63:0] zext_ln1207_fu_3399_p1;
wire   [63:0] zext_ln1186_fu_3404_p1;
wire   [63:0] zext_ln1165_fu_3409_p1;
wire   [63:0] zext_ln1144_fu_3414_p1;
wire   [15:0] zext_ln552_fu_4198_p1;
wire   [15:0] zext_ln1101_fu_3425_p1;
reg    ap_predicate_pred1951_state8;
reg    ap_predicate_pred1957_state8;
wire   [7:0] zext_ln1257_fu_3178_p1;
wire   [7:0] empty_116_fu_3168_p1;
reg    ap_predicate_pred1976_state7;
reg    ap_predicate_pred1982_state7;
wire   [15:0] add_ln1341_fu_2945_p2;
wire   [15:0] shl_ln2_fu_2974_p3;
reg    ap_predicate_pred2000_state6;
reg    ap_predicate_pred2006_state6;
wire   [7:0] zext_ln1393_fu_2887_p1;
reg    ap_predicate_pred2028_state6;
reg    ap_predicate_pred2034_state6;
wire   [7:0] zext_ln1412_fu_2915_p1;
reg    ap_predicate_pred2050_state6;
reg    ap_predicate_pred2024_state6;
wire   [15:0] zext_ln552_1_fu_3952_p1;
wire   [7:0] add_ln1575_fu_2774_p2;
reg    ap_predicate_pred2076_state6;
reg    ap_predicate_pred2082_state6;
wire   [7:0] zext_ln1593_fu_2804_p1;
reg    ap_predicate_pred2096_state6;
reg    ap_predicate_pred2072_state6;
wire   [15:0] add_ln1664_fu_3642_p2;
wire   [7:0] zext_ln1758_fu_2678_p1;
reg    ap_predicate_pred2122_state6;
reg    ap_predicate_pred2128_state6;
wire   [7:0] zext_ln1775_fu_2732_p1;
wire   [0:0] icmp_ln1768_fu_2708_p2;
reg    ap_predicate_pred2147_state6;
wire   [7:0] trunc_ln571_fu_3274_p1;
wire   [7:0] add_ln1101_fu_3419_p2;
wire   [10:0] sub_ln1256_fu_2478_p2;
wire   [10:0] trunc_ln1252_fu_2474_p1;
wire   [15:0] add_ln1343_fu_2957_p2;
reg    ap_predicate_pred2192_state5;
wire   [2:0] add_ln1412_fu_2909_p2;
reg    ap_predicate_pred2203_state5;
wire   [9:0] sub_ln1411_fu_2432_p2;
wire   [9:0] add_ln1407_fu_2443_p2;
wire   [9:0] add_ln1388_fu_2411_p2;
wire   [2:0] add_ln1393_fu_2881_p2;
reg    ap_predicate_pred2248_state5;
wire   [9:0] sub_ln1490_fu_2357_p2;
wire   [9:0] add_ln1480_fu_2375_p2;
wire   [0:0] and_ln1454_fu_2300_p2;
wire   [9:0] add_ln1461_fu_2305_p2;
wire   [2:0] add_ln1593_fu_2798_p2;
reg    ap_predicate_pred2308_state5;
wire   [9:0] sub_ln1592_fu_2174_p2;
wire   [9:0] add_ln1588_fu_2185_p2;
wire   [9:0] add_ln1570_fu_2153_p2;
reg    ap_predicate_pred2351_state5;
wire   [27:0] lfsr_r_1_fu_3708_p3;
wire   [27:0] lfsr_g_1_fu_3744_p3;
wire   [27:0] lfsr_b_1_fu_3780_p3;
wire   [2:0] add_ln1775_fu_2726_p2;
reg    ap_predicate_pred2369_state5;
wire   [9:0] add_ln1774_fu_2714_p2;
wire   [9:0] zext_ln1770_fu_2754_p1;
reg    ap_predicate_pred2140_state6;
wire   [5:0] add_ln1753_fu_2117_p2;
wire   [0:0] xor_ln1758_fu_2672_p2;
reg    ap_predicate_pred2408_state5;
reg   [15:0] phi_mul_fu_474;
wire   [15:0] add_ln570_fu_3004_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_478;
wire   [15:0] add_ln565_fu_1812_p2;
reg   [15:0] ap_sig_allocacmp_x_3;
reg   [0:0] rampVal_2_flag_1_fu_482;
reg   [0:0] hdata_flag_1_fu_486;
reg   [0:0] rampVal_3_flag_1_fu_490;
reg   [7:0] outpix_1_fu_494;
reg   [7:0] outpix_4_fu_498;
reg   [7:0] outpix_5_fu_502;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] empty_117_fu_3112_p1;
wire  signed [4:0] select_ln552_1_cast_cast_cast_fu_1743_p1;
wire   [15:0] or_ln1746_fu_1824_p2;
wire   [15:0] or_ln1563_fu_1854_p2;
wire   [10:0] x_12_fu_1878_p1;
wire   [10:0] add_ln1285_fu_1887_p2;
wire   [10:0] add_ln1289_fu_1898_p2;
wire   [16:0] height_val_cast24_cast_fu_1727_p1;
wire   [16:0] add_ln1449_fu_1921_p2;
wire   [16:0] zext_ln565_cast_fu_1723_p1;
wire   [0:0] icmp_ln1449_1_fu_1927_p2;
wire   [16:0] width_val_cast30_cast_fu_1731_p1;
wire   [16:0] sub35_i_fu_1949_p2;
wire   [16:0] x_18_cast31_fu_1945_p1;
wire   [15:0] or_ln1381_fu_1973_p2;
wire   [15:0] or_ln1330_fu_1997_p2;
wire   [15:0] or_ln1095_fu_2025_p2;
wire   [0:0] icmp_ln736_1_fu_2043_p2;
wire   [0:0] icmp_ln736_2_fu_2055_p2;
wire   [0:0] xor_ln736_1_fu_2049_p2;
wire   [0:0] icmp_ln736_fu_2037_p2;
wire   [0:0] and_ln736_fu_2067_p2;
wire   [0:0] xor_ln736_2_fu_2061_p2;
wire   [0:0] and_ln736_1_fu_2073_p2;
wire   [0:0] xor_ln736_fu_2079_p2;
wire   [0:0] icmp_ln1751_fu_2100_p2;
wire   [10:0] zext_ln1568_fu_2133_p1;
wire   [0:0] icmp_ln1568_fu_2137_p2;
wire   [8:0] add_ln1281_fu_2197_p2;
wire   [0:0] tmp_4_fu_2203_p3;
wire   [7:0] trunc_ln1281_fu_2211_p1;
wire   [8:0] add_ln1285_1_fu_2223_p2;
wire   [0:0] tmp_8_fu_2229_p3;
wire   [7:0] trunc_ln1285_fu_2237_p1;
wire   [8:0] add_ln1289_1_fu_2249_p2;
wire   [0:0] tmp_10_fu_2255_p3;
wire   [7:0] trunc_ln1289_fu_2263_p1;
wire   [10:0] zext_ln1454_fu_2291_p1;
wire   [0:0] icmp_ln1454_fu_2295_p2;
wire   [10:0] zext_ln1386_fu_2391_p1;
wire   [0:0] icmp_ln1386_fu_2395_p2;
wire   [11:0] zext_ln1250_fu_2459_p1;
wire   [11:0] add_ln1250_fu_2463_p2;
wire   [14:0] shl_ln1_fu_2508_p3;
wire  signed [16:0] grp_fu_4308_p3;
wire   [14:0] grp_fu_4317_p3;
wire  signed [15:0] zext_ln1304_1_fu_2567_p0;
wire   [15:0] grp_fu_4334_p3;
wire  signed [15:0] grp_fu_4344_p3;
wire  signed [15:0] add_ln1304_3_fu_2573_p1;
wire  signed [16:0] sext_ln1304_1_fu_2570_p1;
wire   [16:0] zext_ln1304_1_fu_2567_p1;
wire   [16:0] add_ln1304_2_fu_2577_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1304_3_fu_2573_p2;
wire   [0:0] tmp_14_fu_2583_p3;
wire   [7:0] trunc_ln2_fu_2591_p4;
wire   [7:0] b_1_fu_2601_p3;
wire   [0:0] trunc_ln565_5_fu_2664_p1;
wire   [2:0] trunc_ln565_2_fu_2652_p1;
wire   [5:0] trunc_ln1768_fu_2704_p1;
wire   [5:0] add_ln1770_fu_2748_p2;
wire   [2:0] trunc_ln565_3_fu_2656_p1;
wire   [15:0] grp_fu_4354_p3;
wire   [14:0] shl_ln_fu_2829_p3;
wire  signed [15:0] zext_ln1303_1_fu_2840_p0;
wire   [15:0] grp_fu_4362_p3;
wire   [16:0] zext_ln1303_1_fu_2840_p1;
wire   [16:0] zext_ln1303_fu_2836_p1;
wire   [16:0] add_ln1303_2_fu_2843_p2;
wire   [0:0] tmp_13_fu_2849_p3;
wire   [7:0] trunc_ln1_fu_2857_p4;
wire   [7:0] g_1_fu_2867_p3;
wire   [2:0] trunc_ln565_6_fu_2668_p1;
wire   [2:0] trunc_ln565_4_fu_2660_p1;
wire   [0:0] trunc_ln1778_fu_3013_p1;
wire   [3:0] shl_ln5_fu_3017_p3;
wire   [3:0] trunc_ln1778_1_fu_3029_p1;
wire   [3:0] or_ln1778_fu_3033_p2;
wire   [0:0] trunc_ln1596_fu_3048_p1;
wire   [4:0] trunc_ln1596_1_fu_3064_p1;
wire   [4:0] shl_ln4_fu_3052_p3;
wire   [4:0] tBarSel_fu_3068_p2;
wire   [16:0] grp_fu_4370_p3;
wire   [0:0] tmp_12_fu_3082_p3;
wire   [7:0] trunc_ln_fu_3089_p4;
wire   [7:0] r_1_fu_3098_p3;
wire   [2:0] trunc_ln1415_fu_3120_p1;
wire   [5:0] shl_ln3_fu_3124_p3;
wire   [5:0] trunc_ln1415_1_fu_3136_p1;
wire   [5:0] or_ln1415_fu_3140_p2;
wire   [2:0] trunc_ln565_7_fu_3000_p1;
wire   [2:0] add_ln1257_fu_3172_p2;
wire   [0:0] x_8_fu_3206_p1;
wire   [0:0] x_7_fu_3217_p1;
wire   [0:0] x_6_fu_3228_p1;
wire   [0:0] x_5_fu_3239_p1;
wire   [0:0] x_4_fu_3250_p1;
wire  signed [2:0] sext_ln1600_fu_3332_p1;
wire  signed [15:0] lshr_ln3_fu_3366_p1;
wire   [15:0] grp_fu_4380_p3;
wire   [10:0] lshr_ln3_fu_3366_p4;
wire   [7:0] trunc_ln565_8_fu_3270_p1;
wire   [0:0] cmp136_i_fu_3482_p2;
wire   [0:0] trunc_ln1734_fu_3479_p1;
wire   [0:0] and_ln1801_fu_3487_p2;
wire   [0:0] outpix_28_fu_3533_p1;
wire   [7:0] x_11_fu_3548_p1;
wire   [0:0] icmp_ln1629_fu_3554_p2;
wire   [15:0] select_ln1629_fu_3560_p3;
wire   [0:0] icmp_ln1637_fu_3572_p2;
wire   [0:0] icmp_ln1637_1_fu_3577_p2;
wire   [0:0] or_ln1637_fu_3582_p2;
wire   [7:0] tmp_20_fu_3568_p1;
wire   [0:0] icmp_ln1637_2_fu_3596_p2;
wire   [0:0] or_ln1637_1_fu_3601_p2;
wire   [0:0] or_ln1637_2_fu_3615_p2;
wire   [0:0] trunc_ln1629_fu_3551_p1;
wire   [0:0] and_ln1661_fu_3629_p2;
wire   [7:0] tmp_22_fu_3607_p3;
wire   [0:0] tmp_15_fu_3684_p3;
wire   [0:0] trunc_ln1838_fu_3680_p1;
wire   [0:0] xor_ln1839_fu_3702_p2;
wire   [26:0] lshr_ln_fu_3692_p4;
wire   [0:0] tmp_18_fu_3720_p3;
wire   [0:0] trunc_ln1845_fu_3716_p1;
wire   [0:0] xor_ln1846_fu_3738_p2;
wire   [26:0] lshr_ln1_fu_3728_p4;
wire   [0:0] tmp_19_fu_3756_p3;
wire   [0:0] trunc_ln1852_fu_3752_p1;
wire   [0:0] xor_ln1853_fu_3774_p2;
wire   [26:0] lshr_ln2_fu_3764_p4;
wire   [6:0] tmp_2_fu_3788_p4;
wire   [0:0] x_10_fu_3665_p1;
wire   [6:0] tmp_3_fu_3811_p4;
wire   [6:0] tmp_6_fu_3829_p4;
wire   [0:0] and_ln1862_fu_3806_p2;
wire   [7:0] tmp_7_fu_3839_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3876_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_2_cast_fu_3887_p1;
wire   [0:0] trunc_ln1551_fu_3873_p1;
wire   [0:0] grp_fu_1705_p2;
wire   [0:0] xor_ln1551_fu_3898_p2;
wire   [0:0] grp_fu_1700_p2;
wire   [0:0] and_ln1551_fu_3904_p2;
wire   [0:0] or_ln1551_fu_3910_p2;
wire   [7:0] select_ln1603_fu_3891_p3;
wire   [7:0] add_ln1533_fu_3928_p2;
wire   [7:0] trunc_ln565_fu_3459_p1;
wire   [7:0] add_ln1545_fu_3946_p2;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_3976_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_1_cast_fu_3987_p1;
wire   [0:0] trunc_ln1369_fu_3973_p1;
wire   [0:0] xor_ln1369_fu_3998_p2;
wire   [0:0] and_ln1369_fu_4004_p2;
wire   [0:0] or_ln1369_fu_4010_p2;
wire   [7:0] select_ln1422_fu_3991_p3;
wire   [8:0] mul_ln1356_fu_4032_p1;
wire   [27:0] mul_ln1356_fu_4032_p2;
wire   [26:0] trunc_ln1356_fu_4038_p1;
wire   [26:0] sub_ln1356_fu_4050_p2;
wire   [7:0] trunc_ln1356_1_fu_4056_p4;
wire   [0:0] tmp_24_fu_4042_p3;
wire   [7:0] sub_ln1356_1_fu_4066_p2;
wire   [7:0] trunc_ln1356_2_fu_4072_p4;
wire   [7:0] select_ln1356_fu_4082_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_4106_p1;
wire  signed [7:0] tpgBarSelRgb_g_load_cast_fu_4117_p1;
wire   [0:0] trunc_ln1235_fu_4103_p1;
wire   [0:0] xor_ln1235_fu_4128_p2;
wire   [0:0] and_ln1235_fu_4134_p2;
wire   [0:0] or_ln1235_fu_4140_p2;
wire   [7:0] select_ln1262_fu_4121_p3;
wire   [7:0] trunc_ln565_1_fu_3463_p1;
wire   [7:0] add_ln1084_fu_4192_p2;
wire   [15:0] grp_fu_4308_p0;
wire  signed [0:0] grp_fu_4308_p1;
wire   [15:0] grp_fu_4308_p2;
wire   [7:0] grp_fu_4317_p0;
wire   [6:0] grp_fu_4317_p1;
wire   [12:0] grp_fu_4317_p2;
wire   [7:0] grp_fu_4326_p0;
wire  signed [6:0] grp_fu_4326_p1;
wire   [7:0] grp_fu_4334_p0;
wire  signed [7:0] grp_fu_4334_p1;
wire   [7:0] grp_fu_4344_p0;
wire  signed [5:0] grp_fu_4344_p1;
wire   [14:0] grp_fu_4344_p2;
wire   [7:0] grp_fu_4354_p0;
wire   [7:0] grp_fu_4354_p1;
wire   [14:0] grp_fu_4354_p2;
wire   [7:0] grp_fu_4362_p0;
wire  signed [7:0] grp_fu_4362_p1;
wire   [7:0] grp_fu_4370_p0;
wire   [4:0] grp_fu_4370_p1;
wire   [15:0] grp_fu_4370_p2;
wire   [15:0] grp_fu_4380_p2;
reg    ap_predicate_pred1647_state9;
reg    grp_fu_4308_ce;
reg    grp_fu_4317_ce;
reg    grp_fu_4326_ce;
reg    grp_fu_4334_ce;
reg    grp_fu_4344_ce;
reg    grp_fu_4354_ce;
reg    grp_fu_4362_ce;
reg    grp_fu_4370_ce;
reg    grp_fu_4380_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] grp_fu_4334_p00;
wire   [13:0] grp_fu_4344_p00;
wire   [15:0] grp_fu_4344_p20;
wire   [15:0] grp_fu_4354_p20;
wire   [12:0] grp_fu_4370_p00;
wire   [16:0] grp_fu_4370_p20;
reg    ap_condition_1608;
reg    ap_condition_1610;
reg    ap_condition_1374;
reg    ap_condition_1362;
reg    ap_condition_3915;
reg    ap_condition_2144;
reg    ap_condition_3934;
reg    ap_condition_3937;
reg    ap_condition_3942;
reg    ap_condition_3946;
reg    ap_condition_3949;
reg    ap_condition_3954;
reg    ap_condition_3959;
reg    ap_condition_3964;
reg    ap_condition_3969;
reg    ap_condition_3976;
reg    ap_condition_3980;
reg    ap_condition_3983;
reg    ap_condition_3989;
reg    ap_condition_3994;
reg    ap_condition_3997;
reg    ap_condition_4004;
reg    ap_condition_4009;
reg    ap_condition_4014;
reg    ap_condition_4020;
reg    ap_condition_4025;
reg    ap_condition_4030;
reg    ap_condition_4036;
reg    ap_condition_4041;
reg    ap_condition_4046;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 phi_mul_fu_474 = 16'd0;
#0 x_fu_478 = 16'd0;
#0 rampVal_2_flag_1_fu_482 = 1'd0;
#0 hdata_flag_1_fu_486 = 1'd0;
#0 rampVal_3_flag_1_fu_490 = 1'd0;
#0 outpix_1_fu_494 = 8'd0;
#0 outpix_4_fu_498 = 8'd0;
#0 outpix_5_fu_502 = 8'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0),
    .ce0(tpgBarSelRgb_r_ce0),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0),
    .ce0(tpgBarSelYuv_y_ce0),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0),
    .ce0(tpgBarSelRgb_g_ce0),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0),
    .ce0(tpgBarSelYuv_u_ce0),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0),
    .ce0(tpgBarSelYuv_v_ce0),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0),
    .ce0(tpgBarSelRgb_b_ce0),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bit_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_address0),
    .ce0(tpgSinTableArray_9bit_ce0),
    .q0(tpgSinTableArray_9bit_q0),
    .address1(tpgSinTableArray_9bit_address1),
    .ce1(tpgSinTableArray_9bit_ce1),
    .q1(tpgSinTableArray_9bit_q1),
    .address2(tpgSinTableArray_9bit_address2),
    .ce2(tpgSinTableArray_9bit_ce2),
    .q2(tpgSinTableArray_9bit_q2)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1909(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d_val(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1909_ap_return),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1909_ap_ce)
);

design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_2528(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(grp_reg_int_s_fu_2528_d),
    .ap_return(grp_reg_int_s_fu_2528_ap_return),
    .ap_ce(grp_reg_int_s_fu_2528_ap_ce)
);

design_1_v_tpg_0_0_mul_20s_9ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_1_1_U100(
    .din0(tpgSinTableArray_q0),
    .din1(mul_ln1356_fu_4032_p1),
    .dout(mul_ln1356_fu_4032_p2)
);

design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4308_p0),
    .din1(grp_fu_4308_p1),
    .din2(grp_fu_4308_p2),
    .ce(grp_fu_4308_ce),
    .dout(grp_fu_4308_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4317_p0),
    .din1(grp_fu_4317_p1),
    .din2(grp_fu_4317_p2),
    .ce(grp_fu_4317_ce),
    .dout(grp_fu_4317_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4326_p0),
    .din1(grp_fu_4326_p1),
    .din2(16'd32896),
    .ce(grp_fu_4326_ce),
    .dout(grp_fu_4326_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4334_p0),
    .din1(grp_fu_4334_p1),
    .din2(16'd32896),
    .ce(grp_fu_4334_ce),
    .dout(grp_fu_4334_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_15ns_16_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4344_p0),
    .din1(grp_fu_4344_p1),
    .din2(grp_fu_4344_p2),
    .ce(grp_fu_4344_ce),
    .dout(grp_fu_4344_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4354_p0),
    .din1(grp_fu_4354_p1),
    .din2(grp_fu_4354_p2),
    .ce(grp_fu_4354_ce),
    .dout(grp_fu_4354_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4362_p0),
    .din1(grp_fu_4362_p1),
    .din2(grp_fu_4326_p3),
    .ce(grp_fu_4362_ce),
    .dout(grp_fu_4362_p3)
);

design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_5ns_16ns_17_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4370_p0),
    .din1(grp_fu_4370_p1),
    .din2(grp_fu_4370_p2),
    .ce(grp_fu_4370_ce),
    .dout(grp_fu_4370_p3)
);

design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Zplate_Hor_Control_Delta),
    .din1(grp_reg_int_s_fu_2528_ap_return),
    .din2(grp_fu_4380_p2),
    .ce(grp_fu_4380_ce),
    .dout(grp_fu_4380_p3)
);

design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1473_fu_1955_p2 == 1'd1) & (icmp_ln1072_fu_1818_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1806_p2 == 1'd0)) | ((icmp_ln1072_fu_1818_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1806_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1308 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1308 <= ap_phi_reg_pp0_iter0_hHatch_reg_1308;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1473_reg_4681 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1483_fu_2351_p2 == 1'd1) & (icmp_ln1478_fu_2345_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1308 <= 1'd1;
    end else if ((((icmp_ln1473_reg_4681 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1483_fu_2351_p2 == 1'd0) & (icmp_ln1478_fu_2345_p2 == 1'd0)) | ((icmp_ln1473_reg_4681 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1478_fu_2345_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1308 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1308 <= ap_phi_reg_pp0_iter1_hHatch_reg_1308;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1610)) begin
            ap_phi_reg_pp0_iter3_outpix_39_reg_1574 <= 8'd0;
        end else if ((1'b1 == ap_condition_1608)) begin
            ap_phi_reg_pp0_iter3_outpix_39_reg_1574 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter2_outpix_39_reg_1574;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1610)) begin
            ap_phi_reg_pp0_iter3_outpix_40_reg_1486 <= 8'd0;
        end else if ((1'b1 == ap_condition_1608)) begin
            ap_phi_reg_pp0_iter3_outpix_40_reg_1486 <= 8'd255;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter2_outpix_40_reg_1486;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1610)) begin
            ap_phi_reg_pp0_iter3_outpix_41_reg_1407 <= pix_18;
        end else if ((1'b1 == ap_condition_1608)) begin
            ap_phi_reg_pp0_iter3_outpix_41_reg_1407 <= pix_19;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter2_outpix_41_reg_1407;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1374)) begin
            ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1341;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1362)) begin
            ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1330;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1638_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1634_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1630_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= select_ln552_1_cast_cast_cast_cast_reg_4591;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1626_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= outpix_2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1622_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= outpix;
    end else if (((~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load == 8'd13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln1273_fu_3079_p1 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & ((~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load == 8'd13) & (trunc_ln1273_fu_3079_p1 == 1'd0)) | ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load == 8'd13)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1642_state7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= r_3_fu_3106_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter6_outpix_39_reg_1574;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & ((~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load == 8'd13) & (trunc_ln1273_fu_3079_p1 == 1'd0)) | ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load == 8'd13)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1642_state7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= g_2_reg_4829;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1638_state7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1626_state7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= 8'd255;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1634_state7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1630_state7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1622_state7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= 8'd0;
    end else if ((~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load == 8'd13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln1273_fu_3079_p1 == 1'd1))) begin
        ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= b_3_reg_4808_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter6_outpix_40_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1638_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= pix_19;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1634_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= pix_18;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1630_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= outpix_3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1626_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= select_ln552_cast_reg_4603;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1622_state7 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= sext_ln552_cast_reg_4597;
    end else if (((~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load == 8'd13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln1273_fu_3079_p1 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & ((~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load == 8'd13) & (trunc_ln1273_fu_3079_p1 == 1'd0)) | ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load == 8'd13)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1642_state7 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= b_3_reg_4808_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter6_outpix_41_reg_1407;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1477_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 <= 2'd1;
        end else if ((ap_predicate_pred1473_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 <= select_ln1144_fu_3253_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1396;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1456_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 <= 2'd1;
        end else if ((ap_predicate_pred1452_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 <= select_ln1165_fu_3242_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1385;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1435_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 <= 2'd1;
        end else if ((ap_predicate_pred1431_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 <= select_ln1186_fu_3231_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1374;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1414_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 <= 2'd1;
        end else if ((ap_predicate_pred1410_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 <= select_ln1207_fu_3220_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1363;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1393_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 <= 2'd1;
        end else if ((ap_predicate_pred1389_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 <= select_ln1228_fu_3209_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1352;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred533_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341 <= grp_fu_1693_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1341;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred528_state7 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330 <= grp_fu_1693_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1330;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1746_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1733_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_37_fu_3880_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1741_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1723_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_35_fu_3980_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1737_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1719_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_33_fu_4110_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1715_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_29_fu_4168_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1711_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1706_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1701_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= select_ln552_1_cast_cast_cast_cast_reg_4591;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1684_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_31_fu_4090_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1695_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1680_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= 8'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1689_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1675_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1668_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= DPtpgBarSelYuv_709_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1663_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= DPtpgBarSelYuv_601_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1656_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= pix_9_cast_fu_3509_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1651_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= sext_ln1784_fu_3521_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1602_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= p_0_0_010244_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_15_fu_4179_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1594_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= rampStart_1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_20_fu_3932_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1586_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= outpix_22_fu_3798_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= tmp_26_fu_3588_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1578_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= select_ln552_1_fu_3536_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter8_outpix_39_reg_1574;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1746_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1733_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_38_fu_3916_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1741_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1723_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_36_fu_4016_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1737_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1719_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_34_fu_4146_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1715_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_30_fu_4172_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1711_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= redYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1706_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= grnYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1701_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= bluYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1695_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= blkYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1689_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= whiYuv_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1684_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_32_fu_4096_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1680_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= blkYuv_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1675_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= whiYuv_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1668_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= pix_14_fu_3493_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1663_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= pix_11_fu_3501_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1656_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= pix_10_cast_fu_3513_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1651_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= sext_ln1785_fu_3525_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1602_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= p_0_0_09246_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_16_fu_4185_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1594_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_17_fu_4158_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_21_fu_3939_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1586_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_23_fu_3847_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= outpix_26_fu_3634_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1578_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= select_ln552_1_fu_3536_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter8_outpix_40_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1746_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1741_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1737_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelYuv_v_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1733_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelRgb_b_load_2_cast_fu_3924_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1723_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelRgb_b_load_1_cast_fu_4024_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1719_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tpgBarSelRgb_b_load_cast_fu_4154_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1715_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_30_fu_4172_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1711_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= sext_ln552_cast_reg_4597;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1706_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= select_ln552_cast_reg_4603;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1701_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1684_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_32_fu_4096_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1695_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1680_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= pix_18;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1689_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1675_state9 == 1'b1)))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= pix_19;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1668_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= DPtpgBarSelYuv_709_v_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1663_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= DPtpgBarSelYuv_601_v_q0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1656_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= pix_11_cast_fu_3517_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1651_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= sext_ln1786_fu_3529_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1602_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= p_0_0_0248_out_i;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_16_fu_4185_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1594_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_17_fu_4158_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_21_fu_3939_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1586_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= outpix_24_fu_3821_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= tmp_25_fu_3621_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1578_state9 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= select_ln552_1_fu_3536_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter8_outpix_41_reg_1407;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_486 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
            hdata_flag_1_fu_486 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_1_fu_494 <= outpix_6;
        end else if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            outpix_1_fu_494 <= ap_phi_mux_outpix_45_phi_fu_1686_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_4_fu_498 <= outpix_7;
        end else if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            outpix_4_fu_498 <= ap_phi_mux_outpix_46_phi_fu_1676_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            outpix_5_fu_502 <= outpix_8;
        end else if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            outpix_5_fu_502 <= ap_phi_mux_outpix_47_phi_fu_1666_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_474 <= 16'd0;
        end else if (((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            phi_mul_fu_474 <= add_ln570_fu_3004_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_482 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
            rampVal_2_flag_1_fu_482 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_490 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
            rampVal_3_flag_1_fu_490 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln1449_reg_4673 == 1'd1) & (icmp_ln1072_reg_4632 == 1'd1) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12)) | ((icmp_ln1449_reg_4673 == 1'd0) & (1'd1 == and_ln1449_reg_4677) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln1449_reg_4673 == 1'd1) & (icmp_ln1072_reg_4632 == 1'd0) & (1'd1 == and_ln1454_fu_2300_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12)) | ((icmp_ln1449_reg_4673 == 1'd0) & (1'd1 == and_ln1454_fu_2300_p2) & (1'd0 == and_ln1449_reg_4677) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12)))))) begin
        vHatch <= 1'd1;
    end else if (((icmp_ln1449_reg_4673 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1449_reg_4677) & (1'd0 == and_ln1454_fu_2300_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_3942)) begin
            xBar_0 <= 11'd0;
        end else if ((1'b1 == ap_condition_3937)) begin
            xBar_0 <= trunc_ln1252_fu_2474_p1;
        end else if ((1'b1 == ap_condition_3934)) begin
            xBar_0 <= sub_ln1256_fu_2478_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_3954)) begin
            xCount_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3949)) begin
            xCount_0 <= add_ln1407_fu_2443_p2;
        end else if ((1'b1 == ap_condition_3946)) begin
            xCount_0 <= sub_ln1411_fu_2432_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_3969)) begin
            xCount_3_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3964)) begin
            xCount_3_0 <= add_ln1588_fu_2185_p2;
        end else if ((1'b1 == ap_condition_3959)) begin
            xCount_3_0 <= sub_ln1592_fu_2174_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_3994)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3989)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3983)) begin
            xCount_4_0 <= add_ln1480_fu_2375_p2;
        end else if ((1'b1 == ap_condition_3980)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3976)) begin
            xCount_4_0 <= sub_ln1490_fu_2357_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2369_state5 == 1'b1))) begin
            xCount_5_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3997)) begin
            xCount_5_0 <= zext_ln1770_fu_2754_p1;
        end else if ((1'b1 == ap_condition_3915)) begin
            xCount_5_0 <= add_ln1774_fu_2714_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0))) begin
            x_fu_478 <= add_ln565_fu_1812_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_478 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4014)) begin
            yCount <= 10'd0;
        end else if ((1'b1 == ap_condition_4009)) begin
            yCount <= add_ln1388_fu_2411_p2;
        end else if ((1'b1 == ap_condition_4004)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4030)) begin
            yCount_1 <= 6'd0;
        end else if ((1'b1 == ap_condition_4025)) begin
            yCount_1 <= add_ln1753_fu_2117_p2;
        end else if ((1'b1 == ap_condition_4020)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln1449_fu_1915_p2 == 1'd1) & (icmp_ln1072_fu_1818_p2 == 1'd1) & (patternId_val_load == 8'd12) & (icmp_ln565_fu_1806_p2 == 1'd0)) | ((icmp_ln1449_fu_1915_p2 == 1'd0) & (patternId_val_load == 8'd12) & (1'd1 == and_ln1449_fu_1933_p2) & (icmp_ln565_fu_1806_p2 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((icmp_ln1449_reg_4673 == 1'd1) & (icmp_ln1072_reg_4632 == 1'd0) & (1'd1 == and_ln1454_fu_2300_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12)) | ((icmp_ln1449_reg_4673 == 1'd0) & (1'd1 == and_ln1454_fu_2300_p2) & (1'd0 == and_ln1449_reg_4677) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12)))))) begin
        yCount_2 <= 10'd0;
    end else if (((icmp_ln1449_reg_4673 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln1449_reg_4677) & (1'd0 == and_ln1454_fu_2300_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        yCount_2 <= add_ln1461_fu_2305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4046)) begin
            yCount_3 <= 10'd0;
        end else if ((1'b1 == ap_condition_4041)) begin
            yCount_3 <= add_ln1570_fu_2153_p2;
        end else if ((1'b1 == ap_condition_4036)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2192_state5 == 1'b1))) begin
            zonePlateVDelta <= Zplate_Ver_Control_Start;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2000_state6 == 1'b1))) begin
            zonePlateVDelta <= add_ln1343_fu_2957_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln1337_reg_4693 <= and_ln1337_fu_2009_p2;
        and_ln1337_reg_4693_pp0_iter1_reg <= and_ln1337_reg_4693;
        and_ln1386_reg_4772 <= and_ln1386_fu_2400_p2;
        and_ln1449_reg_4677 <= and_ln1449_fu_1933_p2;
        and_ln1568_reg_4717 <= and_ln1568_fu_2142_p2;
        and_ln1751_reg_4713 <= and_ln1751_fu_2106_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        b_reg_4736 <= b_fu_2267_p3;
        barWidth_cast_cast_reg_4581[10 : 0] <= barWidth_cast_cast_fu_1735_p1[10 : 0];
        cmp121_i_reg_4650 <= cmp121_i_fu_1848_p2;
        cmp121_i_reg_4650_pp0_iter1_reg <= cmp121_i_reg_4650;
        cmp54_i_reg_4646 <= cmp54_i_fu_1842_p2;
        cmp54_i_reg_4646_pp0_iter1_reg <= cmp54_i_reg_4646;
        g_reg_4731 <= g_fu_2241_p3;
        icmp_ln1072_reg_4632 <= icmp_ln1072_fu_1818_p2;
        icmp_ln1072_reg_4632_pp0_iter1_reg <= icmp_ln1072_reg_4632;
        icmp_ln1095_reg_4702 <= icmp_ln1095_fu_2031_p2;
        icmp_ln1095_reg_4702_pp0_iter1_reg <= icmp_ln1095_reg_4702;
        icmp_ln1250_reg_4780 <= icmp_ln1250_fu_2469_p2;
        icmp_ln1330_reg_4689 <= icmp_ln1330_fu_2003_p2;
        icmp_ln1330_reg_4689_pp0_iter1_reg <= icmp_ln1330_reg_4689;
        icmp_ln1381_reg_4685 <= icmp_ln1381_fu_1979_p2;
        icmp_ln1381_reg_4685_pp0_iter1_reg <= icmp_ln1381_reg_4685;
        icmp_ln1405_reg_4776 <= icmp_ln1405_fu_2427_p2;
        icmp_ln1449_reg_4673 <= icmp_ln1449_fu_1915_p2;
        icmp_ln1473_reg_4681 <= icmp_ln1473_fu_1955_p2;
        icmp_ln1563_reg_4654 <= icmp_ln1563_fu_1860_p2;
        icmp_ln1563_reg_4654_pp0_iter1_reg <= icmp_ln1563_reg_4654;
        icmp_ln1586_reg_4721 <= icmp_ln1586_fu_2169_p2;
        icmp_ln1746_reg_4642 <= icmp_ln1746_fu_1830_p2;
        icmp_ln1746_reg_4642_pp0_iter1_reg <= icmp_ln1746_reg_4642;
        icmp_ln565_reg_4628 <= icmp_ln565_fu_1806_p2;
        icmp_ln565_reg_4628_pp0_iter1_reg <= icmp_ln565_reg_4628;
        or_ln736_reg_4706 <= or_ln736_fu_2085_p2;
        or_ln736_reg_4706_pp0_iter1_reg <= or_ln736_reg_4706;
        r_reg_4725 <= r_fu_2215_p3;
        select_ln552_1_cast_cast_cast_cast_reg_4591[4 : 0] <= select_ln552_1_cast_cast_cast_cast_fu_1747_p1[4 : 0];
        select_ln552_cast_reg_4603[4 : 0] <= select_ln552_cast_fu_1759_p1[4 : 0];
        sext_ln552_cast_reg_4597 <= sext_ln552_cast_fu_1751_p3;
        x_3_reg_4609 <= ap_sig_allocacmp_x_3;
        x_3_reg_4609_pp0_iter1_reg <= x_3_reg_4609;
        zext_ln1084_cast_reg_4586[7 : 0] <= zext_ln1084_cast_fu_1739_p1[7 : 0];
        zext_ln1302_1_reg_4749[7 : 0] <= zext_ln1302_1_fu_2279_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln1337_reg_4693_pp0_iter2_reg <= and_ln1337_reg_4693_pp0_iter1_reg;
        and_ln1337_reg_4693_pp0_iter3_reg <= and_ln1337_reg_4693_pp0_iter2_reg;
        and_ln1386_reg_4772_pp0_iter2_reg <= and_ln1386_reg_4772;
        and_ln1386_reg_4772_pp0_iter3_reg <= and_ln1386_reg_4772_pp0_iter2_reg;
        and_ln1568_reg_4717_pp0_iter2_reg <= and_ln1568_reg_4717;
        and_ln1568_reg_4717_pp0_iter3_reg <= and_ln1568_reg_4717_pp0_iter2_reg;
        and_ln1751_reg_4713_pp0_iter2_reg <= and_ln1751_reg_4713;
        and_ln1751_reg_4713_pp0_iter3_reg <= and_ln1751_reg_4713_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_predicate_pred1389_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd8) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1393_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load_read_reg_4529 == 8'd8) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1410_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd7) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1414_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load_read_reg_4529 == 8'd7) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1431_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd6) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1435_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load_read_reg_4529 == 8'd6) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1452_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd5) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1456_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load_read_reg_4529 == 8'd5) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1473_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd4) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1477_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load_read_reg_4529 == 8'd4) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1578_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd18));
        ap_predicate_pred1582_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd17));
        ap_predicate_pred1586_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd16));
        ap_predicate_pred1590_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd14));
        ap_predicate_pred1594_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd3));
        ap_predicate_pred1598_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd1));
        ap_predicate_pred1602_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd0));
        ap_predicate_pred1622_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd4) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1626_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd5) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1630_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd6) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1634_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd7) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1638_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load_read_reg_4529 == 8'd8) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1642_state7 <= ((colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load == 8'd13) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1647_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred1651_state9 <= ((cmp54_i_reg_4646_pp0_iter6_reg == 1'd1) & (cmp2_i267_read_reg_4506 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred1656_state9 <= ((cmp54_i_reg_4646_pp0_iter6_reg == 1'd0) & (cmp2_i267_read_reg_4506 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred1663_state9 <= ((cmp121_i_reg_4650_pp0_iter6_reg == 1'd1) & (cmp2_i267 == 1'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred1668_state9 <= ((cmp121_i_reg_4650_pp0_iter6_reg == 1'd0) & (cmp2_i267 == 1'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred1675_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load == 8'd12) & (or_ln1494_reg_4784_pp0_iter6_reg == 1'd1));
        ap_predicate_pred1680_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load == 8'd12) & (or_ln1494_reg_4784_pp0_iter6_reg == 1'd0));
        ap_predicate_pred1684_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load == 8'd10));
        ap_predicate_pred1689_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd8));
        ap_predicate_pred1695_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd7));
        ap_predicate_pred1701_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd6));
        ap_predicate_pred1706_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd5));
        ap_predicate_pred1711_state9 <= (~(colorFormatLocal_read_reg_4499 == 8'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd4));
        ap_predicate_pred1715_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd2));
        ap_predicate_pred1719_state9 <= ((cmp2_i267_read_reg_4506 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9));
        ap_predicate_pred1723_state9 <= ((cmp2_i267_read_reg_4506 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred1733_state9 <= ((cmp2_i267_read_reg_4506 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred1737_state9 <= ((cmp2_i267 == 1'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9));
        ap_predicate_pred1741_state9 <= ((cmp2_i267 == 1'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred1746_state9 <= ((cmp2_i267 == 1'd0) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred1849_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred1850_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (cmp2_i267_read_reg_4506 == 1'd1) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred1854_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (cmp2_i267 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred1876_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred1877_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (cmp2_i267_read_reg_4506 == 1'd1) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred1881_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (cmp2_i267 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred1894_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9));
        ap_predicate_pred1895_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (cmp2_i267_read_reg_4506 == 1'd1) & (patternId_val_load_read_reg_4529 == 8'd9));
        ap_predicate_pred1899_state8 <= ((icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (cmp2_i267 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9));
        ap_predicate_pred1951_state8 <= ((icmp_ln1095_reg_4702_pp0_iter5_reg == 1'd0) & (icmp_ln1072_reg_4632_pp0_iter5_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd2));
        ap_predicate_pred1957_state8 <= ((icmp_ln1095_reg_4702_pp0_iter5_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter5_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd2));
        ap_predicate_pred1976_state7 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0) & (icmp_ln1250_reg_4780_pp0_iter4_reg == 1'd0));
        ap_predicate_pred1982_state7 <= ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd1) & (patternId_val_load_read_reg_4529 == 8'd9) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred2000_state6 <= ((icmp_ln1330_reg_4689_pp0_iter3_reg == 1'd0) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (1'd1 == and_ln1337_reg_4693_pp0_iter3_reg) & (patternId_val_load == 8'd10));
        ap_predicate_pred2006_state6 <= ((icmp_ln1330_reg_4689_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load == 8'd10));
        ap_predicate_pred2024_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred2028_state6 <= ((icmp_ln1381_reg_4685_pp0_iter3_reg == 1'd0) & (icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln1386_reg_4772_pp0_iter3_reg) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred2034_state6 <= ((icmp_ln1381_reg_4685_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred2050_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd0) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11) & (icmp_ln1405_reg_4776_pp0_iter3_reg == 1'd0));
        ap_predicate_pred2072_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred2076_state6 <= ((icmp_ln1563_reg_4654_pp0_iter3_reg == 1'd0) & (icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln1568_reg_4717_pp0_iter3_reg) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred2082_state6 <= ((icmp_ln1563_reg_4654_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred2096_state6 <= ((icmp_ln1586_reg_4721_pp0_iter3_reg == 1'd0) & (icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd0) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred2122_state6 <= ((icmp_ln1746_reg_4642_pp0_iter3_reg == 1'd0) & (icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln1751_reg_4713_pp0_iter3_reg) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred2128_state6 <= ((icmp_ln1746_reg_4642_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred2140_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd0) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred2147_state6 <= ((icmp_ln1072_reg_4632_pp0_iter3_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter3_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred2192_state5 <= ((icmp_ln1330_reg_4689_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load == 8'd10));
        ap_predicate_pred2203_state5 <= ((icmp_ln1072_reg_4632_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred2248_state5 <= ((icmp_ln1381_reg_4685_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred2308_state5 <= ((icmp_ln1072_reg_4632_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred2351_state5 <= ((icmp_ln1563_reg_4654_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred2369_state5 <= ((icmp_ln1072_reg_4632_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred2408_state5 <= ((icmp_ln1746_reg_4642_pp0_iter2_reg == 1'd1) & (icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19));
        ap_predicate_pred528_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (or_ln1494_reg_4784_pp0_iter4_reg == 1'd0) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred533_state7 <= (~(colorFormatLocal_read_reg_4499 == 8'd1) & ~(colorFormatLocal_read_reg_4499 == 8'd0) & (or_ln1494_reg_4784_pp0_iter4_reg == 1'd1) & (patternId_val_load == 8'd12) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0));
        ap_predicate_pred543_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15));
        ap_predicate_pred549_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11));
        ap_predicate_pred556_state9 <= ((icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9));
        b_3_reg_4808 <= b_3_fu_2609_p3;
        b_3_reg_4808_pp0_iter5_reg <= b_3_reg_4808;
        b_reg_4736_pp0_iter2_reg <= b_reg_4736;
        b_reg_4736_pp0_iter3_reg <= b_reg_4736_pp0_iter2_reg;
        b_reg_4736_pp0_iter4_reg <= b_reg_4736_pp0_iter3_reg;
        cmp121_i_reg_4650_pp0_iter2_reg <= cmp121_i_reg_4650_pp0_iter1_reg;
        cmp121_i_reg_4650_pp0_iter3_reg <= cmp121_i_reg_4650_pp0_iter2_reg;
        cmp121_i_reg_4650_pp0_iter4_reg <= cmp121_i_reg_4650_pp0_iter3_reg;
        cmp121_i_reg_4650_pp0_iter5_reg <= cmp121_i_reg_4650_pp0_iter4_reg;
        cmp121_i_reg_4650_pp0_iter6_reg <= cmp121_i_reg_4650_pp0_iter5_reg;
        cmp54_i_reg_4646_pp0_iter2_reg <= cmp54_i_reg_4646_pp0_iter1_reg;
        cmp54_i_reg_4646_pp0_iter3_reg <= cmp54_i_reg_4646_pp0_iter2_reg;
        cmp54_i_reg_4646_pp0_iter4_reg <= cmp54_i_reg_4646_pp0_iter3_reg;
        cmp54_i_reg_4646_pp0_iter5_reg <= cmp54_i_reg_4646_pp0_iter4_reg;
        cmp54_i_reg_4646_pp0_iter6_reg <= cmp54_i_reg_4646_pp0_iter5_reg;
        g_2_reg_4829 <= g_2_fu_2875_p3;
        g_reg_4731_pp0_iter2_reg <= g_reg_4731;
        g_reg_4731_pp0_iter3_reg <= g_reg_4731_pp0_iter2_reg;
        g_reg_4731_pp0_iter4_reg <= g_reg_4731_pp0_iter3_reg;
        icmp_ln1072_reg_4632_pp0_iter2_reg <= icmp_ln1072_reg_4632_pp0_iter1_reg;
        icmp_ln1072_reg_4632_pp0_iter3_reg <= icmp_ln1072_reg_4632_pp0_iter2_reg;
        icmp_ln1072_reg_4632_pp0_iter4_reg <= icmp_ln1072_reg_4632_pp0_iter3_reg;
        icmp_ln1072_reg_4632_pp0_iter5_reg <= icmp_ln1072_reg_4632_pp0_iter4_reg;
        icmp_ln1072_reg_4632_pp0_iter6_reg <= icmp_ln1072_reg_4632_pp0_iter5_reg;
        icmp_ln1072_reg_4632_pp0_iter7_reg <= icmp_ln1072_reg_4632_pp0_iter6_reg;
        icmp_ln1095_reg_4702_pp0_iter2_reg <= icmp_ln1095_reg_4702_pp0_iter1_reg;
        icmp_ln1095_reg_4702_pp0_iter3_reg <= icmp_ln1095_reg_4702_pp0_iter2_reg;
        icmp_ln1095_reg_4702_pp0_iter4_reg <= icmp_ln1095_reg_4702_pp0_iter3_reg;
        icmp_ln1095_reg_4702_pp0_iter5_reg <= icmp_ln1095_reg_4702_pp0_iter4_reg;
        icmp_ln1250_reg_4780_pp0_iter2_reg <= icmp_ln1250_reg_4780;
        icmp_ln1250_reg_4780_pp0_iter3_reg <= icmp_ln1250_reg_4780_pp0_iter2_reg;
        icmp_ln1250_reg_4780_pp0_iter4_reg <= icmp_ln1250_reg_4780_pp0_iter3_reg;
        icmp_ln1330_reg_4689_pp0_iter2_reg <= icmp_ln1330_reg_4689_pp0_iter1_reg;
        icmp_ln1330_reg_4689_pp0_iter3_reg <= icmp_ln1330_reg_4689_pp0_iter2_reg;
        icmp_ln1381_reg_4685_pp0_iter2_reg <= icmp_ln1381_reg_4685_pp0_iter1_reg;
        icmp_ln1381_reg_4685_pp0_iter3_reg <= icmp_ln1381_reg_4685_pp0_iter2_reg;
        icmp_ln1405_reg_4776_pp0_iter2_reg <= icmp_ln1405_reg_4776;
        icmp_ln1405_reg_4776_pp0_iter3_reg <= icmp_ln1405_reg_4776_pp0_iter2_reg;
        icmp_ln1563_reg_4654_pp0_iter2_reg <= icmp_ln1563_reg_4654_pp0_iter1_reg;
        icmp_ln1563_reg_4654_pp0_iter3_reg <= icmp_ln1563_reg_4654_pp0_iter2_reg;
        icmp_ln1586_reg_4721_pp0_iter2_reg <= icmp_ln1586_reg_4721;
        icmp_ln1586_reg_4721_pp0_iter3_reg <= icmp_ln1586_reg_4721_pp0_iter2_reg;
        icmp_ln1746_reg_4642_pp0_iter2_reg <= icmp_ln1746_reg_4642_pp0_iter1_reg;
        icmp_ln1746_reg_4642_pp0_iter3_reg <= icmp_ln1746_reg_4642_pp0_iter2_reg;
        icmp_ln565_reg_4628_pp0_iter2_reg <= icmp_ln565_reg_4628_pp0_iter1_reg;
        icmp_ln565_reg_4628_pp0_iter3_reg <= icmp_ln565_reg_4628_pp0_iter2_reg;
        icmp_ln565_reg_4628_pp0_iter4_reg <= icmp_ln565_reg_4628_pp0_iter3_reg;
        icmp_ln565_reg_4628_pp0_iter5_reg <= icmp_ln565_reg_4628_pp0_iter4_reg;
        icmp_ln565_reg_4628_pp0_iter6_reg <= icmp_ln565_reg_4628_pp0_iter5_reg;
        icmp_ln565_reg_4628_pp0_iter7_reg <= icmp_ln565_reg_4628_pp0_iter6_reg;
        icmp_ln565_reg_4628_pp0_iter8_reg <= icmp_ln565_reg_4628_pp0_iter7_reg;
        or_ln1494_reg_4784 <= or_ln1494_fu_2499_p2;
        or_ln1494_reg_4784_pp0_iter3_reg <= or_ln1494_reg_4784;
        or_ln1494_reg_4784_pp0_iter4_reg <= or_ln1494_reg_4784_pp0_iter3_reg;
        or_ln1494_reg_4784_pp0_iter5_reg <= or_ln1494_reg_4784_pp0_iter4_reg;
        or_ln1494_reg_4784_pp0_iter6_reg <= or_ln1494_reg_4784_pp0_iter5_reg;
        or_ln736_reg_4706_pp0_iter2_reg <= or_ln736_reg_4706_pp0_iter1_reg;
        or_ln736_reg_4706_pp0_iter3_reg <= or_ln736_reg_4706_pp0_iter2_reg;
        or_ln736_reg_4706_pp0_iter4_reg <= or_ln736_reg_4706_pp0_iter3_reg;
        or_ln736_reg_4706_pp0_iter5_reg <= or_ln736_reg_4706_pp0_iter4_reg;
        or_ln736_reg_4706_pp0_iter6_reg <= or_ln736_reg_4706_pp0_iter5_reg;
        or_ln736_reg_4706_pp0_iter7_reg <= or_ln736_reg_4706_pp0_iter6_reg;
        or_ln736_reg_4706_pp0_iter8_reg <= or_ln736_reg_4706_pp0_iter7_reg;
        outpix_12_reg_5093 <= p_0_0_0248_out_i;
        outpix_13_reg_5087 <= p_0_0_09246_out_i;
        outpix_14_reg_5081 <= p_0_0_010244_out_i;
        r_reg_4725_pp0_iter2_reg <= r_reg_4725;
        r_reg_4725_pp0_iter3_reg <= r_reg_4725_pp0_iter2_reg;
        r_reg_4725_pp0_iter4_reg <= r_reg_4725_pp0_iter3_reg;
        r_reg_4725_pp0_iter5_reg <= r_reg_4725_pp0_iter4_reg;
        x_3_reg_4609_pp0_iter2_reg <= x_3_reg_4609_pp0_iter1_reg;
        x_3_reg_4609_pp0_iter3_reg <= x_3_reg_4609_pp0_iter2_reg;
        x_3_reg_4609_pp0_iter4_reg <= x_3_reg_4609_pp0_iter3_reg;
        x_3_reg_4609_pp0_iter5_reg <= x_3_reg_4609_pp0_iter4_reg;
        x_3_reg_4609_pp0_iter6_reg <= x_3_reg_4609_pp0_iter5_reg;
        x_3_reg_4609_pp0_iter7_reg <= x_3_reg_4609_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter0_outpix_39_reg_1574;
        ap_phi_reg_pp0_iter1_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter0_outpix_40_reg_1486;
        ap_phi_reg_pp0_iter1_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter0_outpix_41_reg_1407;
        ap_phi_reg_pp0_iter1_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1396;
        ap_phi_reg_pp0_iter1_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1385;
        ap_phi_reg_pp0_iter1_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1374;
        ap_phi_reg_pp0_iter1_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1363;
        ap_phi_reg_pp0_iter1_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1352;
        ap_phi_reg_pp0_iter1_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1341;
        ap_phi_reg_pp0_iter1_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter1_outpix_39_reg_1574;
        ap_phi_reg_pp0_iter2_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter1_outpix_40_reg_1486;
        ap_phi_reg_pp0_iter2_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter1_outpix_41_reg_1407;
        ap_phi_reg_pp0_iter2_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1396;
        ap_phi_reg_pp0_iter2_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1385;
        ap_phi_reg_pp0_iter2_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1374;
        ap_phi_reg_pp0_iter2_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1363;
        ap_phi_reg_pp0_iter2_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1352;
        ap_phi_reg_pp0_iter2_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1341;
        ap_phi_reg_pp0_iter2_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1396;
        ap_phi_reg_pp0_iter3_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1385;
        ap_phi_reg_pp0_iter3_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1374;
        ap_phi_reg_pp0_iter3_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1363;
        ap_phi_reg_pp0_iter3_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter3_outpix_39_reg_1574;
        ap_phi_reg_pp0_iter4_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter3_outpix_40_reg_1486;
        ap_phi_reg_pp0_iter4_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter3_outpix_41_reg_1407;
        ap_phi_reg_pp0_iter4_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1396;
        ap_phi_reg_pp0_iter4_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1385;
        ap_phi_reg_pp0_iter4_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1374;
        ap_phi_reg_pp0_iter4_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1363;
        ap_phi_reg_pp0_iter4_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1352;
        ap_phi_reg_pp0_iter4_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1341;
        ap_phi_reg_pp0_iter4_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter4_outpix_39_reg_1574;
        ap_phi_reg_pp0_iter5_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter4_outpix_40_reg_1486;
        ap_phi_reg_pp0_iter5_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter4_outpix_41_reg_1407;
        ap_phi_reg_pp0_iter5_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1396;
        ap_phi_reg_pp0_iter5_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1385;
        ap_phi_reg_pp0_iter5_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1374;
        ap_phi_reg_pp0_iter5_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1363;
        ap_phi_reg_pp0_iter5_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1352;
        ap_phi_reg_pp0_iter5_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1341;
        ap_phi_reg_pp0_iter5_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter5_outpix_39_reg_1574;
        ap_phi_reg_pp0_iter6_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter5_outpix_40_reg_1486;
        ap_phi_reg_pp0_iter6_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter5_outpix_41_reg_1407;
        ap_phi_reg_pp0_iter6_phi_ln1144_reg_1396 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1396;
        ap_phi_reg_pp0_iter6_phi_ln1165_reg_1385 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1385;
        ap_phi_reg_pp0_iter6_phi_ln1186_reg_1374 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1374;
        ap_phi_reg_pp0_iter6_phi_ln1207_reg_1363 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1363;
        ap_phi_reg_pp0_iter6_phi_ln1228_reg_1352 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1352;
        ap_phi_reg_pp0_iter6_phi_ln1504_reg_1341 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1341;
        ap_phi_reg_pp0_iter6_phi_ln1519_reg_1330 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_outpix_39_reg_1574 <= ap_phi_reg_pp0_iter7_outpix_39_reg_1574;
        ap_phi_reg_pp0_iter8_outpix_40_reg_1486 <= ap_phi_reg_pp0_iter7_outpix_40_reg_1486;
        ap_phi_reg_pp0_iter8_outpix_41_reg_1407 <= ap_phi_reg_pp0_iter7_outpix_41_reg_1407;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1586_state9 == 1'b1))) begin
        bSerie <= lfsr_b_1_fu_3780_p3;
        gSerie <= lfsr_g_1_fu_3744_p3;
        rSerie <= lfsr_r_1_fu_3708_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1806_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(patternId_val_load_read_reg_4529 == 8'd9) & ~(patternId_val_load_read_reg_4529 == 8'd11) & ~(patternId_val_load_read_reg_4529 == 8'd15) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4529 == 8'd19) & ~(patternId_val_load_read_reg_4529 == 8'd18) & ~(patternId_val_load_read_reg_4529 == 8'd17) & ~(patternId_val_load_read_reg_4529 == 8'd16) & ~(patternId_val_load_read_reg_4529 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4529 == 8'd3) & ~(patternId_val_load_read_reg_4529 == 8'd2) & ~(patternId_val_load_read_reg_4529 == 8'd1) & ~(patternId_val_load_read_reg_4529 == 8'd0) & ~(patternId_val_load_read_reg_4529 == 8'd4) & ~(patternId_val_load_read_reg_4529 == 8'd5) & ~(patternId_val_load_read_reg_4529 == 8'd6) & ~(patternId_val_load_read_reg_4529 == 8'd7) & ~(patternId_val_load_read_reg_4529 == 8'd8) & ~(patternId_val_load == 8'd10) & (icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0))) begin
        ap_phi_mux_outpix_39_phi_fu_1579_p74 = outpix_1_fu_494;
    end else begin
        ap_phi_mux_outpix_39_phi_fu_1579_p74 = ap_phi_reg_pp0_iter9_outpix_39_reg_1574;
    end
end

always @ (*) begin
    if ((~(patternId_val_load_read_reg_4529 == 8'd9) & ~(patternId_val_load_read_reg_4529 == 8'd11) & ~(patternId_val_load_read_reg_4529 == 8'd15) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4529 == 8'd19) & ~(patternId_val_load_read_reg_4529 == 8'd18) & ~(patternId_val_load_read_reg_4529 == 8'd17) & ~(patternId_val_load_read_reg_4529 == 8'd16) & ~(patternId_val_load_read_reg_4529 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4529 == 8'd3) & ~(patternId_val_load_read_reg_4529 == 8'd2) & ~(patternId_val_load_read_reg_4529 == 8'd1) & ~(patternId_val_load_read_reg_4529 == 8'd0) & ~(patternId_val_load_read_reg_4529 == 8'd4) & ~(patternId_val_load_read_reg_4529 == 8'd5) & ~(patternId_val_load_read_reg_4529 == 8'd6) & ~(patternId_val_load_read_reg_4529 == 8'd7) & ~(patternId_val_load_read_reg_4529 == 8'd8) & ~(patternId_val_load == 8'd10) & (icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0))) begin
        ap_phi_mux_outpix_40_phi_fu_1491_p74 = outpix_4_fu_498;
    end else begin
        ap_phi_mux_outpix_40_phi_fu_1491_p74 = ap_phi_reg_pp0_iter9_outpix_40_reg_1486;
    end
end

always @ (*) begin
    if ((~(patternId_val_load_read_reg_4529 == 8'd9) & ~(patternId_val_load_read_reg_4529 == 8'd11) & ~(patternId_val_load_read_reg_4529 == 8'd15) & ~(patternId_val_load == 8'd12) & ~(patternId_val_load_read_reg_4529 == 8'd19) & ~(patternId_val_load_read_reg_4529 == 8'd18) & ~(patternId_val_load_read_reg_4529 == 8'd17) & ~(patternId_val_load_read_reg_4529 == 8'd16) & ~(patternId_val_load_read_reg_4529 == 8'd14) & ~(patternId_val_load == 8'd13) & ~(patternId_val_load_read_reg_4529 == 8'd3) & ~(patternId_val_load_read_reg_4529 == 8'd2) & ~(patternId_val_load_read_reg_4529 == 8'd1) & ~(patternId_val_load_read_reg_4529 == 8'd0) & ~(patternId_val_load_read_reg_4529 == 8'd4) & ~(patternId_val_load_read_reg_4529 == 8'd5) & ~(patternId_val_load_read_reg_4529 == 8'd6) & ~(patternId_val_load_read_reg_4529 == 8'd7) & ~(patternId_val_load_read_reg_4529 == 8'd8) & ~(patternId_val_load == 8'd10) & (icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0))) begin
        ap_phi_mux_outpix_41_phi_fu_1410_p74 = outpix_5_fu_502;
    end else begin
        ap_phi_mux_outpix_41_phi_fu_1410_p74 = ap_phi_reg_pp0_iter9_outpix_41_reg_1407;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0)) begin
        if ((cmp8_read_reg_4533 == 1'd0)) begin
            ap_phi_mux_outpix_45_phi_fu_1686_p4 = ap_phi_mux_outpix_39_phi_fu_1579_p74;
        end else if ((cmp8 == 1'd1)) begin
            ap_phi_mux_outpix_45_phi_fu_1686_p4 = outpix_42_fu_4245_p3;
        end else begin
            ap_phi_mux_outpix_45_phi_fu_1686_p4 = ap_phi_reg_pp0_iter9_outpix_45_reg_1683;
        end
    end else begin
        ap_phi_mux_outpix_45_phi_fu_1686_p4 = ap_phi_reg_pp0_iter9_outpix_45_reg_1683;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0)) begin
        if ((cmp8_read_reg_4533 == 1'd0)) begin
            ap_phi_mux_outpix_46_phi_fu_1676_p4 = ap_phi_mux_outpix_40_phi_fu_1491_p74;
        end else if ((cmp8 == 1'd1)) begin
            ap_phi_mux_outpix_46_phi_fu_1676_p4 = outpix_43_fu_4238_p3;
        end else begin
            ap_phi_mux_outpix_46_phi_fu_1676_p4 = ap_phi_reg_pp0_iter9_outpix_46_reg_1673;
        end
    end else begin
        ap_phi_mux_outpix_46_phi_fu_1676_p4 = ap_phi_reg_pp0_iter9_outpix_46_reg_1673;
    end
end

always @ (*) begin
    if ((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0)) begin
        if ((cmp8_read_reg_4533 == 1'd0)) begin
            ap_phi_mux_outpix_47_phi_fu_1666_p4 = ap_phi_mux_outpix_41_phi_fu_1410_p74;
        end else if ((cmp8 == 1'd1)) begin
            ap_phi_mux_outpix_47_phi_fu_1666_p4 = outpix_44_fu_4231_p3;
        end else begin
            ap_phi_mux_outpix_47_phi_fu_1666_p4 = ap_phi_reg_pp0_iter9_outpix_47_reg_1663;
        end
    end else begin
        ap_phi_mux_outpix_47_phi_fu_1666_p4 = ap_phi_reg_pp0_iter9_outpix_47_reg_1663;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_3 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_3 = x_fu_478;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        bckgndYUV_write = 1'b1;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        blkYuv_1_ce0 = 1'b1;
    end else begin
        blkYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        blkYuv_ce0 = 1'b1;
    end else begin
        blkYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        bluYuv_ce0 = 1'b1;
    end else begin
        bluYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grnYuv_ce0 = 1'b1;
    end else begin
        grnYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4308_ce = 1'b1;
    end else begin
        grp_fu_4308_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4317_ce = 1'b1;
    end else begin
        grp_fu_4317_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4326_ce = 1'b1;
    end else begin
        grp_fu_4326_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4334_ce = 1'b1;
    end else begin
        grp_fu_4334_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4344_ce = 1'b1;
    end else begin
        grp_fu_4344_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4354_ce = 1'b1;
    end else begin
        grp_fu_4354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4362_ce = 1'b1;
    end else begin
        grp_fu_4362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4370_ce = 1'b1;
    end else begin
        grp_fu_4370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_4380_ce = 1'b1;
    end else begin
        grp_fu_4380_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_ap_uint_10_s_fu_1909_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1909_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp302) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_reg_int_s_fu_2528_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2528_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2203_state5 == 1'b1))) begin
            hBarSel_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2050_state6 == 1'b1))) begin
            hBarSel_0 = add_ln1412_fu_2909_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2050_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2203_state5 == 1'b1)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2024_state6 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2050_state6 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = zext_ln1412_fu_2915_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2024_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2050_state6 == 1'b1)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2308_state5 == 1'b1))) begin
            hBarSel_3_0 = 3'd0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2096_state6 == 1'b1))) begin
            hBarSel_3_0 = add_ln1593_fu_2798_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2096_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2308_state5 == 1'b1)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2072_state6 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2096_state6 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1593_fu_2804_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2072_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2096_state6 == 1'b1)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1982_state7 == 1'b1)) begin
            hBarSel_4_0 = empty_116_fu_3168_p1;
        end else if ((ap_predicate_pred1976_state7 == 1'b1)) begin
            hBarSel_4_0 = zext_ln1257_fu_3178_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1982_state7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1976_state7 == 1'b1)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((ap_predicate_pred1982_state7 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = empty_116_fu_3168_p1;
        end else if ((ap_predicate_pred1976_state7 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1257_fu_3178_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1982_state7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_predicate_pred1976_state7 == 1'b1)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2369_state5 == 1'b1))) begin
            hBarSel_5_0 = 3'd0;
        end else if ((1'b1 == ap_condition_3915)) begin
            hBarSel_5_0 = add_ln1775_fu_2726_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2369_state5 == 1'b1)) | ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_reg_4529 == 8'd19) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1768_fu_2708_p2 == 1'd0)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2147_state6 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_2144)) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1775_fu_2732_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2147_state6 == 1'b1)) | ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (patternId_val_load_read_reg_4529 == 8'd19) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1768_fu_2708_p2 == 1'd0)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
        hdata_loc_1_out_o = zext_ln552_1_fu_3952_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1590_state9 == 1'b1))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_10_out_ap_vld = 1'b1;
    end else begin
        outpix_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_11_out_ap_vld = 1'b1;
    end else begin
        outpix_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outpix_9_out_ap_vld = 1'b1;
    end else begin
        outpix_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_010244_out_o = trunc_ln571_fu_3274_p1;
    end else begin
        p_0_0_010244_out_o = p_0_0_010244_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_010244_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_010244_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_0248_out_o = {{srcYUV_dout[23:16]}};
    end else begin
        p_0_0_0248_out_o = p_0_0_0248_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_0248_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_0248_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_09246_out_o = {{srcYUV_dout[15:8]}};
    end else begin
        p_0_0_09246_out_o = p_0_0_09246_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_0_0_09246_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_09246_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1957_state8 == 1'b1)) begin
            rampVal = rampStart_1;
        end else if ((ap_predicate_pred1951_state8 == 1'b1)) begin
            rampVal = add_ln1101_fu_3419_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
        rampVal_2_loc_1_out_o = add_ln1664_fu_3642_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1582_state9 == 1'b1))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
        rampVal_3_loc_1_out_o = zext_ln552_fu_4198_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (ap_predicate_pred1598_state9 == 1'b1))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1957_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1951_state8 == 1'b1)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1957_state8 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1084_cast_reg_4586;
        end else if ((ap_predicate_pred1951_state8 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_3425_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1957_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1951_state8 == 1'b1)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        redYuv_ce0 = 1'b1;
    end else begin
        redYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op507_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        srcYUV_blk_n = srcYUV_empty_n;
    end else begin
        srcYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op507_read_state8 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        srcYUV_read = 1'b1;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1895_state8 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1260_fu_3384_p1;
        end else if ((ap_predicate_pred1877_state8 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1419_1_fu_3356_p1;
        end else if ((ap_predicate_pred1850_state8 == 1'b1)) begin
            tpgBarSelRgb_b_address0 = zext_ln1600_1_fu_3336_p1;
        end else begin
            tpgBarSelRgb_b_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1895_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1877_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1850_state8 == 1'b1)))) begin
        tpgBarSelRgb_b_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1895_state8 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1260_fu_3384_p1;
        end else if ((ap_predicate_pred1877_state8 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1419_1_fu_3356_p1;
        end else if ((ap_predicate_pred1850_state8 == 1'b1)) begin
            tpgBarSelRgb_g_address0 = zext_ln1600_1_fu_3336_p1;
        end else begin
            tpgBarSelRgb_g_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1895_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1877_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1850_state8 == 1'b1)))) begin
        tpgBarSelRgb_g_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1895_state8 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1260_fu_3384_p1;
        end else if ((ap_predicate_pred1877_state8 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1419_1_fu_3356_p1;
        end else if ((ap_predicate_pred1850_state8 == 1'b1)) begin
            tpgBarSelRgb_r_address0 = zext_ln1600_1_fu_3336_p1;
        end else begin
            tpgBarSelRgb_r_address0 = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1895_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1877_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1850_state8 == 1'b1)))) begin
        tpgBarSelRgb_r_ce0 = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1894_state8 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1260_fu_3384_p1;
        end else if ((ap_predicate_pred1876_state8 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1419_1_fu_3356_p1;
        end else if ((ap_predicate_pred1849_state8 == 1'b1)) begin
            tpgBarSelYuv_u_address0 = zext_ln1600_1_fu_3336_p1;
        end else begin
            tpgBarSelYuv_u_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1894_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1876_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1849_state8 == 1'b1)))) begin
        tpgBarSelYuv_u_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1894_state8 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1260_fu_3384_p1;
        end else if ((ap_predicate_pred1876_state8 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1419_1_fu_3356_p1;
        end else if ((ap_predicate_pred1849_state8 == 1'b1)) begin
            tpgBarSelYuv_v_address0 = zext_ln1600_1_fu_3336_p1;
        end else begin
            tpgBarSelYuv_v_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1894_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1876_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1849_state8 == 1'b1)))) begin
        tpgBarSelYuv_v_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((ap_predicate_pred1899_state8 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1260_fu_3384_p1;
        end else if ((ap_predicate_pred1881_state8 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1419_1_fu_3356_p1;
        end else if ((ap_predicate_pred1854_state8 == 1'b1)) begin
            tpgBarSelYuv_y_address0 = zext_ln1600_1_fu_3336_p1;
        end else begin
            tpgBarSelYuv_y_address0 = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1899_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1881_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_pred1854_state8 == 1'b1)))) begin
        tpgBarSelYuv_y_ce0 = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tpgCheckerBoardArray_ce0 = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bit_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bit_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tpgSinTableArray_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tpgTartanBarArray_ce0 = 1'b1;
    end else begin
        tpgTartanBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2248_state5 == 1'b1))) begin
            vBarSel = 3'd0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2028_state6 == 1'b1))) begin
            vBarSel = add_ln1393_fu_2881_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2408_state5 == 1'b1))) begin
            vBarSel_1 = 1'd0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2122_state6 == 1'b1))) begin
            vBarSel_1 = xor_ln1758_fu_2672_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2122_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2408_state5 == 1'b1)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2351_state5 == 1'b1))) begin
            vBarSel_2 = 8'd0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2076_state6 == 1'b1))) begin
            vBarSel_2 = add_ln1575_fu_2774_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2076_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2351_state5 == 1'b1)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2082_state6 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2076_state6 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_2774_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2082_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2076_state6 == 1'b1)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2128_state6 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2122_state6 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_2678_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2128_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2122_state6 == 1'b1)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2028_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred2248_state5 == 1'b1)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2034_state6 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2028_state6 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_2887_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2034_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2028_state6 == 1'b1)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        whiYuv_1_ce0 = 1'b1;
    end else begin
        whiYuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        whiYuv_ce0 = 1'b1;
    end else begin
        whiYuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2006_state6 == 1'b1)) begin
            zonePlateVAddr = shl_ln2_fu_2974_p3;
        end else if ((ap_predicate_pred2000_state6 == 1'b1)) begin
            zonePlateVAddr = add_ln1341_fu_2945_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2006_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2000_state6 == 1'b1)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_pred2006_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_ln2_fu_2974_p3;
        end else if ((ap_predicate_pred2000_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_2945_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2006_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2000_state6 == 1'b1)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1784_fu_3039_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1784_1_fu_3316_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1784_1_fu_3316_p1;

assign add_ln1084_fu_4192_p2 = (outpix_15_fu_4179_p3 + 8'd1);

assign add_ln1101_fu_3419_p2 = (trunc_ln565_8_fu_3270_p1 + 8'd1);

assign add_ln1250_fu_2463_p2 = (zext_ln1250_fu_2459_p1 + 12'd1);

assign add_ln1257_fu_3172_p2 = (trunc_ln565_7_fu_3000_p1 + 3'd1);

assign add_ln1281_fu_2197_p2 = (tpgSinTableArray_9bit_q2 + 9'd128);

assign add_ln1285_1_fu_2223_p2 = (tpgSinTableArray_9bit_q1 + 9'd128);

assign add_ln1285_fu_1887_p2 = (x_12_fu_1878_p1 + 11'd682);

assign add_ln1289_1_fu_2249_p2 = (tpgSinTableArray_9bit_q0 + 9'd128);

assign add_ln1289_fu_1898_p2 = ($signed(x_12_fu_1878_p1) + $signed(11'd1364));

assign add_ln1303_2_fu_2843_p2 = (zext_ln1303_1_fu_2840_p1 + zext_ln1303_fu_2836_p1);

assign add_ln1304_2_fu_2577_p2 = ($signed(sext_ln1304_1_fu_2570_p1) + $signed(zext_ln1304_1_fu_2567_p1));

assign add_ln1304_3_fu_2573_p1 = grp_fu_4334_p3;

assign add_ln1304_3_fu_2573_p2 = ($signed(grp_fu_4344_p3) + $signed(add_ln1304_3_fu_2573_p1));

assign add_ln1341_fu_2945_p2 = (zonePlateVDelta + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_2957_p2 = (zonePlateVDelta + Zplate_Ver_Control_Delta);

assign add_ln1388_fu_2411_p2 = (yCount + 10'd1);

assign add_ln1393_fu_2881_p2 = (trunc_ln565_6_fu_2668_p1 + 3'd1);

assign add_ln1407_fu_2443_p2 = (xCount_0 + 10'd1);

assign add_ln1412_fu_2909_p2 = (trunc_ln565_4_fu_2660_p1 + 3'd1);

assign add_ln1449_fu_1921_p2 = ($signed(height_val_cast24_cast_fu_1727_p1) + $signed(17'd131071));

assign add_ln1461_fu_2305_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_2375_p2 = (xCount_4_0 + 10'd1);

assign add_ln1533_fu_3928_p2 = (rampStart_1 + empty);

assign add_ln1545_fu_3946_p2 = (outpix_20_fu_3932_p3 + 8'd1);

assign add_ln1570_fu_2153_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_2774_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_2185_p2 = (xCount_3_0 + 10'd1);

assign add_ln1593_fu_2798_p2 = (trunc_ln565_3_fu_2656_p1 + 3'd1);

assign add_ln1664_fu_3642_p2 = (select_ln1629_fu_3560_p3 + 16'd1);

assign add_ln1753_fu_2117_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_2748_p2 = (trunc_ln1768_fu_2704_p1 + 6'd1);

assign add_ln1774_fu_2714_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1775_fu_2726_p2 = (trunc_ln565_2_fu_2652_p1 + 3'd1);

assign add_ln565_fu_1812_p2 = (ap_sig_allocacmp_x_3 + 16'd1);

assign add_ln570_fu_3004_p2 = (phi_mul_fu_474 + Zplate_Hor_Control_Start);

assign and_ln1235_fu_4134_p2 = (xor_ln1235_fu_4128_p2 & grp_fu_1705_p2);

assign and_ln1337_fu_2009_p2 = (icmp_ln1072_fu_1818_p2 & cmp12_i);

assign and_ln1369_fu_4004_p2 = (xor_ln1369_fu_3998_p2 & grp_fu_1705_p2);

assign and_ln1386_fu_2400_p2 = (icmp_ln1386_fu_2395_p2 & icmp_ln1072_reg_4632);

assign and_ln1449_fu_1933_p2 = (icmp_ln1449_1_fu_1927_p2 & icmp_ln1072_fu_1818_p2);

assign and_ln1454_fu_2300_p2 = (icmp_ln1454_fu_2295_p2 & icmp_ln1072_reg_4632);

assign and_ln1551_fu_3904_p2 = (xor_ln1551_fu_3898_p2 & grp_fu_1705_p2);

assign and_ln1568_fu_2142_p2 = (icmp_ln1568_fu_2137_p2 & icmp_ln1072_reg_4632);

assign and_ln1661_fu_3629_p2 = (trunc_ln1629_fu_3551_p1 & icmp);

assign and_ln1751_fu_2106_p2 = (icmp_ln1751_fu_2100_p2 & icmp_ln1072_reg_4632);

assign and_ln1801_fu_3487_p2 = (trunc_ln1734_fu_3479_p1 & cmp136_i_fu_3482_p2);

assign and_ln1862_fu_3806_p2 = (x_10_fu_3665_p1 & icmp);

assign and_ln736_1_fu_2073_p2 = (xor_ln736_2_fu_2061_p2 & and_ln736_fu_2067_p2);

assign and_ln736_fu_2067_p2 = (xor_ln736_1_fu_2049_p2 & icmp_ln736_fu_2037_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp116 = (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9_ignore_call0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7_ignore_call0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp302 = (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9_ignore_call6)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7_ignore_call6)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9 = ((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9_ignore_call0 = ((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9_ignore_call6 = ((icmp_ln565_reg_4628_pp0_iter8_reg == 1'd0) & (bckgndYUV_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((ap_predicate_op507_read_state8 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7_ignore_call0 = ((ap_predicate_op507_read_state8 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7_ignore_call6 = ((ap_predicate_op507_read_state8 == 1'b1) & (srcYUV_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1362 = ((icmp_ln565_reg_4628_pp0_iter1_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2499_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1374 = ((icmp_ln565_reg_4628_pp0_iter1_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd1) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2499_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1608 = ((icmp_ln565_reg_4628_pp0_iter1_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2499_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1610 = ((icmp_ln565_reg_4628_pp0_iter1_reg == 1'd0) & (colorFormatLocal_read_reg_4499 == 8'd0) & (patternId_val_load == 8'd12) & (or_ln1494_fu_2499_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2144 = ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0) & (icmp_ln1768_fu_2708_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3915 = ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1768_fu_2708_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3934 = ((icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1250_fu_2469_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3937 = ((icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1250_fu_2469_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3942 = ((icmp_ln1072_fu_1818_p2 == 1'd1) & (patternId_val_load_read_read_fu_656_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3946 = ((icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1405_fu_2427_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3949 = ((icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1405_fu_2427_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3954 = ((icmp_ln1072_fu_1818_p2 == 1'd1) & (patternId_val_load_read_read_fu_656_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3959 = ((icmp_ln1586_fu_2169_p2 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3964 = ((icmp_ln1586_fu_2169_p2 == 1'd1) & (icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_3969 = ((icmp_ln1072_fu_1818_p2 == 1'd1) & (patternId_val_load_read_read_fu_656_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3976 = ((icmp_ln1473_reg_4681 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1483_fu_2351_p2 == 1'd0) & (icmp_ln1478_fu_2345_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3980 = ((icmp_ln1473_reg_4681 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1483_fu_2351_p2 == 1'd1) & (icmp_ln1478_fu_2345_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3983 = ((icmp_ln1473_reg_4681 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd0) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1478_fu_2345_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_3989 = ((icmp_ln1473_fu_1955_p2 == 1'd1) & (icmp_ln1072_fu_1818_p2 == 1'd0) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3994 = ((icmp_ln1072_fu_1818_p2 == 1'd1) & (patternId_val_load == 8'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_3997 = ((icmp_ln1072_reg_4632_pp0_iter4_reg == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19) & (icmp_ln565_reg_4628_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln1768_fu_2708_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4004 = ((icmp_ln1381_reg_4685 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd1) & (1'd0 == and_ln1386_fu_2400_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4009 = ((icmp_ln1381_reg_4685 == 1'd0) & (1'd1 == and_ln1386_fu_2400_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd11) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4014 = ((icmp_ln1381_fu_1979_p2 == 1'd1) & (patternId_val_load_read_read_fu_656_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4020 = ((icmp_ln1746_reg_4642 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd1) & (1'd0 == and_ln1751_fu_2106_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4025 = ((icmp_ln1746_reg_4642 == 1'd0) & (1'd1 == and_ln1751_fu_2106_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd19) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4030 = ((icmp_ln1746_fu_1830_p2 == 1'd1) & (patternId_val_load_read_read_fu_656_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4036 = ((icmp_ln1563_reg_4654 == 1'd0) & (icmp_ln1072_reg_4632 == 1'd1) & (1'd0 == and_ln1568_fu_2142_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4041 = ((icmp_ln1563_reg_4654 == 1'd0) & (1'd1 == and_ln1568_fu_2142_p2) & (icmp_ln565_reg_4628 == 1'd0) & (patternId_val_load_read_reg_4529 == 8'd15) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4046 = ((icmp_ln1563_fu_1860_p2 == 1'd1) & (patternId_val_load_read_read_fu_656_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1308 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_39_reg_1574 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_40_reg_1486 = 'bx;

assign ap_phi_reg_pp0_iter0_outpix_41_reg_1407 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1144_reg_1396 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1165_reg_1385 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1186_reg_1374 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1207_reg_1363 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1228_reg_1352 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1504_reg_1341 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1519_reg_1330 = 'bx;

assign ap_phi_reg_pp0_iter9_outpix_45_reg_1683 = 'bx;

assign ap_phi_reg_pp0_iter9_outpix_46_reg_1673 = 'bx;

assign ap_phi_reg_pp0_iter9_outpix_47_reg_1663 = 'bx;

always @ (*) begin
    ap_predicate_op116_call_state1 = ((patternId_val_load == 8'd12) & (icmp_ln565_fu_1806_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op302_call_state4 = ((icmp_ln565_reg_4628_pp0_iter2_reg == 1'd0) & (patternId_val_load == 8'd10));
end

always @ (*) begin
    ap_predicate_op507_read_state8 = ((cmp8 == 1'd1) & (icmp_ln565_reg_4628_pp0_iter6_reg == 1'd0));
end

assign b_1_fu_2601_p3 = ((tmp_14_fu_2583_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln2_fu_2591_p4);

assign b_3_fu_2609_p3 = ((cmp2_i267[0:0] == 1'b1) ? b_reg_4736_pp0_iter3_reg : b_1_fu_2601_p3);

assign b_fu_2267_p3 = ((tmp_10_fu_2255_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1289_fu_2263_p1);

assign barWidth_cast_cast_fu_1735_p1 = barWidth_cast;

assign bckgndYUV_din = {{{ap_phi_mux_outpix_47_phi_fu_1666_p4}, {ap_phi_mux_outpix_46_phi_fu_1676_p4}}, {ap_phi_mux_outpix_45_phi_fu_1686_p4}};

assign blkYuv_1_address0 = zext_ln1519_fu_3346_p1;

assign blkYuv_address0 = zext_ln1207_fu_3399_p1;

assign bluYuv_address0 = zext_ln1186_fu_3404_p1;

assign cmp121_i_fu_1848_p2 = ((dpYUVCoef == 8'd0) ? 1'b1 : 1'b0);

assign cmp136_i_fu_3482_p2 = ((colorFormatLocal != 8'd1) ? 1'b1 : 1'b0);

assign cmp2_i267_read_reg_4506 = cmp2_i267;

assign cmp54_i_fu_1842_p2 = ((dpDynamicRange == 8'd0) ? 1'b1 : 1'b0);

assign cmp8_read_read_fu_662_p2 = cmp8;

assign cmp8_read_reg_4533 = cmp8;

assign colorFormatLocal_read_reg_4499 = colorFormatLocal;

assign empty_116_fu_3168_p1 = s[7:0];

assign empty_117_fu_3112_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign g_1_fu_2867_p3 = ((tmp_13_fu_2849_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1_fu_2857_p4);

assign g_2_fu_2875_p3 = ((cmp2_i267[0:0] == 1'b1) ? g_reg_4731_pp0_iter4_reg : g_1_fu_2867_p3);

assign g_fu_2241_p3 = ((tmp_8_fu_2229_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1285_fu_2237_p1);

assign grnYuv_address0 = zext_ln1165_fu_3409_p1;

assign grp_fu_1693_p3 = ((empty_117_fu_3112_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1700_p2 = ((colorFormatLocal == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1705_p2 = ((colorFormatLocal != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_4308_p0 = zext_ln1347_fu_2015_p1;

assign grp_fu_4308_p1 = 17'd131071;

assign grp_fu_4308_p2 = zext_ln1347_fu_2015_p1;

assign grp_fu_4317_p0 = zext_ln1302_fu_2275_p1;

assign grp_fu_4317_p1 = 15'd77;

assign grp_fu_4317_p2 = 15'd4224;

assign grp_fu_4326_p0 = zext_ln1302_fu_2275_p1;

assign grp_fu_4326_p1 = 15'd32725;

assign grp_fu_4334_p0 = grp_fu_4334_p00;

assign grp_fu_4334_p00 = g_fu_2241_p3;

assign grp_fu_4334_p1 = 16'd65429;

assign grp_fu_4344_p0 = grp_fu_4344_p00;

assign grp_fu_4344_p00 = b_fu_2267_p3;

assign grp_fu_4344_p1 = 14'd16363;

assign grp_fu_4344_p2 = grp_fu_4344_p20;

assign grp_fu_4344_p20 = shl_ln1_fu_2508_p3;

assign grp_fu_4354_p0 = zext_ln1302_1_reg_4749;

assign grp_fu_4354_p1 = 16'd150;

assign grp_fu_4354_p2 = grp_fu_4354_p20;

assign grp_fu_4354_p20 = grp_fu_4317_p3;

assign grp_fu_4362_p0 = zext_ln1302_1_reg_4749;

assign grp_fu_4362_p1 = 16'd65451;

assign grp_fu_4370_p0 = grp_fu_4370_p00;

assign grp_fu_4370_p00 = b_reg_4736_pp0_iter2_reg;

assign grp_fu_4370_p1 = 13'd29;

assign grp_fu_4370_p2 = grp_fu_4370_p20;

assign grp_fu_4370_p20 = grp_fu_4354_p3;

assign grp_fu_4380_p2 = (phi_mul_fu_474 + zonePlateVAddr_loc_1_out_i);

assign grp_reg_int_s_fu_2528_d = {{grp_fu_4308_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_486;

assign hdata_new_1_out = add_ln1545_fu_3946_p2;

assign height_val_cast24_cast_fu_1727_p1 = height_val_cast24;

assign icmp_ln1072_fu_1818_p2 = ((ap_sig_allocacmp_x_3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_2031_p2 = ((or_ln1095_fu_2025_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_2469_p2 = ((add_ln1250_fu_2463_p2 < barWidth_cast_cast_reg_4581) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_2003_p2 = ((or_ln1330_fu_1997_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_1979_p2 = ((or_ln1381_fu_1973_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_2395_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_2391_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_2427_p2 = ((xCount_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1449_1_fu_1927_p2 = ((add_ln1449_fu_1921_p2 == zext_ln565_cast_fu_1723_p1) ? 1'b1 : 1'b0);

assign icmp_ln1449_fu_1915_p2 = ((y == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_2295_p2 = ((sub_i_i_i == zext_ln1454_fu_2291_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_1955_p2 = ((sub35_i_fu_1949_p2 == x_18_cast31_fu_1945_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_2345_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_1909_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_2351_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_1909_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_1860_p2 = ((or_ln1563_fu_1854_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_2137_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_2133_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_2169_p2 = ((xCount_3_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1629_fu_3554_p2 = ((x_11_fu_3548_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1637_1_fu_3577_p2 = ((Sel == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1637_2_fu_3596_p2 = ((Sel == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1637_fu_3572_p2 = ((Sel == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_1830_p2 = ((or_ln1746_fu_1824_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_2100_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_2708_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1806_p2 = ((ap_sig_allocacmp_x_3 == loopWidth) ? 1'b1 : 1'b0);

assign icmp_ln736_1_fu_2043_p2 = ((ap_sig_allocacmp_x_3 < passthruStartX_val_load) ? 1'b1 : 1'b0);

assign icmp_ln736_2_fu_2055_p2 = ((y < passthruStartY_val_load) ? 1'b1 : 1'b0);

assign icmp_ln736_fu_2037_p2 = ((ap_sig_allocacmp_x_3 < passthruEndX_val_load) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3780_p3 = {{xor_ln1853_fu_3774_p2}, {lshr_ln2_fu_3764_p4}};

assign lfsr_g_1_fu_3744_p3 = {{xor_ln1846_fu_3738_p2}, {lshr_ln1_fu_3728_p4}};

assign lfsr_r_1_fu_3708_p3 = {{xor_ln1839_fu_3702_p2}, {lshr_ln_fu_3692_p4}};

assign lshr_ln1_fu_3728_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3764_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_3366_p1 = grp_fu_4380_p3;

assign lshr_ln3_fu_3366_p4 = {{lshr_ln3_fu_3366_p1[15:5]}};

assign lshr_ln_fu_3692_p4 = {{rSerie[27:1]}};

assign mul_ln1356_fu_4032_p1 = 28'd221;

assign or_ln1095_fu_2025_p2 = (y | ap_sig_allocacmp_x_3);

assign or_ln1235_fu_4140_p2 = (grp_fu_1700_p2 | and_ln1235_fu_4134_p2);

assign or_ln1330_fu_1997_p2 = (y | ap_sig_allocacmp_x_3);

assign or_ln1369_fu_4010_p2 = (grp_fu_1700_p2 | and_ln1369_fu_4004_p2);

assign or_ln1381_fu_1973_p2 = (y | ap_sig_allocacmp_x_3);

assign or_ln1415_fu_3140_p2 = (trunc_ln1415_1_fu_3136_p1 | shl_ln3_fu_3124_p3);

assign or_ln1494_fu_2499_p2 = (vHatch | ap_phi_reg_pp0_iter2_hHatch_reg_1308);

assign or_ln1551_fu_3910_p2 = (grp_fu_1700_p2 | and_ln1551_fu_3904_p2);

assign or_ln1563_fu_1854_p2 = (y | ap_sig_allocacmp_x_3);

assign or_ln1637_1_fu_3601_p2 = (icmp_ln1637_2_fu_3596_p2 | icmp_ln1637_1_fu_3577_p2);

assign or_ln1637_2_fu_3615_p2 = (icmp_ln1637_fu_3572_p2 | icmp_ln1637_2_fu_3596_p2);

assign or_ln1637_fu_3582_p2 = (icmp_ln1637_fu_3572_p2 | icmp_ln1637_1_fu_3577_p2);

assign or_ln1746_fu_1824_p2 = (y | ap_sig_allocacmp_x_3);

assign or_ln1778_fu_3033_p2 = (trunc_ln1778_1_fu_3029_p1 | shl_ln5_fu_3017_p3);

assign or_ln736_fu_2085_p2 = (xor_ln736_fu_2079_p2 | rev);

assign outpix_10_out = outpix_4_fu_498;

assign outpix_11_out = outpix_5_fu_502;

assign outpix_15_fu_4179_p3 = ((icmp_ln1072_reg_4632_pp0_iter7_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_3463_p1);

assign outpix_16_fu_4185_p3 = ((cmp2_i267[0:0] == 1'b1) ? outpix_15_fu_4179_p3 : 8'd128);

assign outpix_17_fu_4158_p3 = ((cmp2_i267[0:0] == 1'b1) ? rampStart_1 : 8'd128);

assign outpix_20_fu_3932_p3 = ((icmp_ln1072_reg_4632_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1533_fu_3928_p2 : trunc_ln565_fu_3459_p1);

assign outpix_21_fu_3939_p3 = ((cmp2_i267[0:0] == 1'b1) ? outpix_20_fu_3932_p3 : 8'd128);

assign outpix_22_fu_3798_p3 = {{xor_ln1839_fu_3702_p2}, {tmp_2_fu_3788_p4}};

assign outpix_23_fu_3847_p3 = ((and_ln1862_fu_3806_p2[0:0] == 1'b1) ? outpix_24_fu_3821_p3 : tmp_7_fu_3839_p3);

assign outpix_24_fu_3821_p3 = {{xor_ln1853_fu_3774_p2}, {tmp_3_fu_3811_p4}};

assign outpix_26_fu_3634_p3 = ((and_ln1661_fu_3629_p2[0:0] == 1'b1) ? tmp_25_fu_3621_p3 : tmp_22_fu_3607_p3);

assign outpix_28_fu_3533_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign outpix_29_fu_4168_p1 = rampVal_loc_1_out_i[7:0];

assign outpix_30_fu_4172_p3 = ((cmp2_i267[0:0] == 1'b1) ? outpix_29_fu_4168_p1 : 8'd128);

assign outpix_31_fu_4090_p2 = ($signed(select_ln1356_fu_4082_p3) + $signed(8'd144));

assign outpix_32_fu_4096_p3 = ((cmp2_i267[0:0] == 1'b1) ? outpix_31_fu_4090_p2 : 8'd128);

assign outpix_33_fu_4110_p3 = ((cmp2_i267[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4106_p1 : tpgBarSelYuv_y_q0);

assign outpix_34_fu_4146_p3 = ((or_ln1235_fu_4140_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1262_fu_4121_p3);

assign outpix_35_fu_3980_p3 = ((cmp2_i267[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_3976_p1 : tpgBarSelYuv_y_q0);

assign outpix_36_fu_4016_p3 = ((or_ln1369_fu_4010_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1422_fu_3991_p3);

assign outpix_37_fu_3880_p3 = ((cmp2_i267[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3876_p1 : tpgBarSelYuv_y_q0);

assign outpix_38_fu_3916_p3 = ((or_ln1551_fu_3910_p2[0:0] == 1'b1) ? tpgBarSelYuv_u_q0 : select_ln1603_fu_3891_p3);

assign outpix_42_fu_4245_p3 = ((or_ln736_reg_4706_pp0_iter8_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_39_phi_fu_1579_p74 : outpix_14_reg_5081);

assign outpix_43_fu_4238_p3 = ((or_ln736_reg_4706_pp0_iter8_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_40_phi_fu_1491_p74 : outpix_13_reg_5087);

assign outpix_44_fu_4231_p3 = ((or_ln736_reg_4706_pp0_iter8_reg[0:0] == 1'b1) ? ap_phi_mux_outpix_41_phi_fu_1410_p74 : outpix_12_reg_5093);

assign outpix_9_out = outpix_1_fu_494;

assign patternId_val_load_read_read_fu_656_p2 = patternId_val_load;

assign patternId_val_load_read_reg_4529 = patternId_val_load;

assign pix_10_cast_fu_3513_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_11_cast_fu_3517_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign pix_11_fu_3501_p3 = ((and_ln1801_fu_3487_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign pix_14_fu_3493_p3 = ((and_ln1801_fu_3487_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_9_cast_fu_3509_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign r_1_fu_3098_p3 = ((tmp_12_fu_3082_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln_fu_3089_p4);

assign r_3_fu_3106_p3 = ((cmp2_i267[0:0] == 1'b1) ? r_reg_4725_pp0_iter5_reg : r_1_fu_3098_p3);

assign r_fu_2215_p3 = ((tmp_4_fu_2203_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1281_fu_2211_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_482;

assign rampVal_2_new_1_out = (select_ln1629_fu_3560_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_490;

assign rampVal_3_new_1_out = add_ln1084_fu_4192_p2;

assign redYuv_address0 = zext_ln1144_fu_3414_p1;

assign select_ln1144_fu_3253_p3 = ((x_4_fu_3250_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1165_fu_3242_p3 = ((x_5_fu_3239_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1186_fu_3231_p3 = ((x_6_fu_3228_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1207_fu_3220_p3 = ((x_7_fu_3217_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1228_fu_3209_p3 = ((x_8_fu_3206_p1[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign select_ln1262_fu_4121_p3 = ((cmp2_i267[0:0] == 1'b1) ? tpgBarSelRgb_g_load_cast_fu_4117_p1 : tpgBarSelYuv_v_q0);

assign select_ln1356_fu_4082_p3 = ((tmp_24_fu_4042_p3[0:0] == 1'b1) ? sub_ln1356_1_fu_4066_p2 : trunc_ln1356_2_fu_4072_p4);

assign select_ln1422_fu_3991_p3 = ((cmp2_i267[0:0] == 1'b1) ? tpgBarSelRgb_g_load_1_cast_fu_3987_p1 : tpgBarSelYuv_v_q0);

assign select_ln1603_fu_3891_p3 = ((cmp2_i267[0:0] == 1'b1) ? tpgBarSelRgb_g_load_2_cast_fu_3887_p1 : tpgBarSelYuv_v_q0);

assign select_ln1629_fu_3560_p3 = ((icmp_ln1629_fu_3554_p2[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln552_1_cast_cast_cast_cast_fu_1747_p1 = $unsigned(select_ln552_1_cast_cast_cast_fu_1743_p1);

assign select_ln552_1_cast_cast_cast_fu_1743_p1 = $signed(select_ln552_1_cast_cast);

assign select_ln552_1_fu_3536_p3 = ((outpix_28_fu_3533_p1[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln552_cast_fu_1759_p1 = select_ln552;

assign sext_ln1304_1_fu_2570_p1 = grp_fu_4344_p3;

assign sext_ln1600_fu_3332_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1784_fu_3521_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln1785_fu_3525_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln1786_fu_3529_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign sext_ln552_cast_fu_1751_p3 = ((sext_ln552[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign shl_ln1_fu_2508_p3 = {{r_reg_4725_pp0_iter2_reg}, {7'd0}};

assign shl_ln2_fu_2974_p3 = {{rampStart_1}, {8'd0}};

assign shl_ln3_fu_3124_p3 = {{trunc_ln1415_fu_3120_p1}, {3'd0}};

assign shl_ln4_fu_3052_p3 = {{trunc_ln1596_fu_3048_p1}, {4'd0}};

assign shl_ln5_fu_3017_p3 = {{trunc_ln1778_fu_3013_p1}, {3'd0}};

assign shl_ln_fu_2829_p3 = {{b_reg_4736_pp0_iter4_reg}, {7'd0}};

assign sub35_i_fu_1949_p2 = ($signed(width_val_cast30_cast_fu_1731_p1) + $signed(17'd131071));

assign sub_ln1256_fu_2478_p2 = (trunc_ln1252_fu_2474_p1 - barWidth);

assign sub_ln1356_1_fu_4066_p2 = (8'd0 - trunc_ln1356_1_fu_4056_p4);

assign sub_ln1356_fu_4050_p2 = (27'd0 - trunc_ln1356_fu_4038_p1);

assign sub_ln1411_fu_2432_p2 = (xCount_0 - barWidthMinSamples);

assign sub_ln1490_fu_2357_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_1909_ap_return);

assign sub_ln1592_fu_2174_p2 = (xCount_3_0 - barWidthMinSamples);

assign tBarSel_fu_3068_p2 = (trunc_ln1596_1_fu_3064_p1 | shl_ln4_fu_3052_p3);

assign tmp_10_fu_2255_p3 = add_ln1289_1_fu_2249_p2[32'd8];

assign tmp_12_fu_3082_p3 = grp_fu_4370_p3[32'd16];

assign tmp_13_fu_2849_p3 = add_ln1303_2_fu_2843_p2[32'd16];

assign tmp_14_fu_2583_p3 = add_ln1304_2_fu_2577_p2[32'd16];

assign tmp_15_fu_3684_p3 = rSerie[32'd3];

assign tmp_18_fu_3720_p3 = gSerie[32'd3];

assign tmp_19_fu_3756_p3 = bSerie[32'd3];

assign tmp_20_fu_3568_p1 = select_ln1629_fu_3560_p3[7:0];

assign tmp_22_fu_3607_p3 = ((or_ln1637_1_fu_3601_p2[0:0] == 1'b1) ? 8'd0 : tmp_20_fu_3568_p1);

assign tmp_24_fu_4042_p3 = mul_ln1356_fu_4032_p2[32'd27];

assign tmp_25_fu_3621_p3 = ((or_ln1637_2_fu_3615_p2[0:0] == 1'b1) ? 8'd0 : tmp_20_fu_3568_p1);

assign tmp_26_fu_3588_p3 = ((or_ln1637_fu_3582_p2[0:0] == 1'b1) ? 8'd0 : tmp_20_fu_3568_p1);

assign tmp_2_fu_3788_p4 = {{rSerie[27:21]}};

assign tmp_3_fu_3811_p4 = {{bSerie[27:21]}};

assign tmp_4_fu_2203_p3 = add_ln1281_fu_2197_p2[32'd8];

assign tmp_6_fu_3829_p4 = {{gSerie[27:21]}};

assign tmp_7_fu_3839_p3 = {{xor_ln1846_fu_3738_p2}, {tmp_6_fu_3829_p4}};

assign tmp_8_fu_2229_p3 = add_ln1285_1_fu_2223_p2[32'd8];

assign tpgBarSelRgb_b_load_1_cast_fu_4024_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_3924_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4154_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_g_load_1_cast_fu_3987_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_2_cast_fu_3887_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_g_load_cast_fu_4117_p1 = $signed(tpgBarSelRgb_g_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_3976_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3876_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4106_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1600_fu_3074_p1;

assign tpgSinTableArray_9bit_address0 = zext_ln1289_fu_1904_p1;

assign tpgSinTableArray_9bit_address1 = zext_ln1285_fu_1893_p1;

assign tpgSinTableArray_9bit_address2 = zext_ln1281_fu_1882_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_3375_p1;

assign tpgTartanBarArray_address0 = zext_ln1419_fu_3146_p1;

assign trunc_ln1235_fu_4103_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign trunc_ln1252_fu_2474_p1 = add_ln1250_fu_2463_p2[10:0];

assign trunc_ln1273_fu_3079_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign trunc_ln1281_fu_2211_p1 = add_ln1281_fu_2197_p2[7:0];

assign trunc_ln1285_fu_2237_p1 = add_ln1285_1_fu_2223_p2[7:0];

assign trunc_ln1289_fu_2263_p1 = add_ln1289_1_fu_2249_p2[7:0];

assign trunc_ln1356_1_fu_4056_p4 = {{sub_ln1356_fu_4050_p2[26:19]}};

assign trunc_ln1356_2_fu_4072_p4 = {{mul_ln1356_fu_4032_p2[26:19]}};

assign trunc_ln1356_fu_4038_p1 = mul_ln1356_fu_4032_p2[26:0];

assign trunc_ln1369_fu_3973_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign trunc_ln1415_1_fu_3136_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1415_fu_3120_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1551_fu_3873_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign trunc_ln1596_1_fu_3064_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1596_fu_3048_p1 = vBarSel_2_loc_1_out_i[0:0];

assign trunc_ln1629_fu_3551_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign trunc_ln1734_fu_3479_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign trunc_ln1768_fu_2704_p1 = xCount_5_0[5:0];

assign trunc_ln1778_1_fu_3029_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1778_fu_3013_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1838_fu_3680_p1 = rSerie[0:0];

assign trunc_ln1845_fu_3716_p1 = gSerie[0:0];

assign trunc_ln1852_fu_3752_p1 = bSerie[0:0];

assign trunc_ln1_fu_2857_p4 = {{add_ln1303_2_fu_2843_p2[15:8]}};

assign trunc_ln2_fu_2591_p4 = {{add_ln1304_3_fu_2573_p2[15:8]}};

assign trunc_ln565_1_fu_3463_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln565_2_fu_2652_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln565_3_fu_2656_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln565_4_fu_2660_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln565_5_fu_2664_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_6_fu_2668_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_7_fu_3000_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln565_8_fu_3270_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln565_fu_3459_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln571_fu_3274_p1 = srcYUV_dout[7:0];

assign trunc_ln_fu_3089_p4 = {{grp_fu_4370_p3[15:8]}};

assign whiYuv_1_address0 = zext_ln1504_fu_3351_p1;

assign whiYuv_address0 = zext_ln1228_fu_3394_p1;

assign width_val_cast30_cast_fu_1731_p1 = width_val_cast30;

assign x_10_fu_3665_p1 = x_3_reg_4609_pp0_iter7_reg[0:0];

assign x_11_fu_3548_p1 = x_3_reg_4609_pp0_iter7_reg[7:0];

assign x_12_fu_1878_p1 = ap_sig_allocacmp_x_3[10:0];

assign x_18_cast31_fu_1945_p1 = ap_sig_allocacmp_x_3;

assign x_4_fu_3250_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign x_5_fu_3239_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign x_6_fu_3228_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign x_7_fu_3217_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign x_8_fu_3206_p1 = x_3_reg_4609_pp0_iter5_reg[0:0];

assign xor_ln1235_fu_4128_p2 = (trunc_ln1235_fu_4103_p1 ^ 1'd1);

assign xor_ln1369_fu_3998_p2 = (trunc_ln1369_fu_3973_p1 ^ 1'd1);

assign xor_ln1551_fu_3898_p2 = (trunc_ln1551_fu_3873_p1 ^ 1'd1);

assign xor_ln1758_fu_2672_p2 = (trunc_ln565_5_fu_2664_p1 ^ 1'd1);

assign xor_ln1839_fu_3702_p2 = (trunc_ln1838_fu_3680_p1 ^ tmp_15_fu_3684_p3);

assign xor_ln1846_fu_3738_p2 = (trunc_ln1845_fu_3716_p1 ^ tmp_18_fu_3720_p3);

assign xor_ln1853_fu_3774_p2 = (trunc_ln1852_fu_3752_p1 ^ tmp_19_fu_3756_p3);

assign xor_ln736_1_fu_2049_p2 = (icmp_ln736_1_fu_2043_p2 ^ 1'd1);

assign xor_ln736_2_fu_2061_p2 = (icmp_ln736_2_fu_2055_p2 ^ 1'd1);

assign xor_ln736_fu_2079_p2 = (1'd1 ^ and_ln736_1_fu_2073_p2);

assign zext_ln1084_cast_fu_1739_p1 = zext_ln1084;

assign zext_ln1101_fu_3425_p1 = add_ln1101_fu_3419_p2;

assign zext_ln1144_fu_3414_p1 = ap_phi_reg_pp0_iter7_phi_ln1144_reg_1396;

assign zext_ln1165_fu_3409_p1 = ap_phi_reg_pp0_iter7_phi_ln1165_reg_1385;

assign zext_ln1186_fu_3404_p1 = ap_phi_reg_pp0_iter7_phi_ln1186_reg_1374;

assign zext_ln1207_fu_3399_p1 = ap_phi_reg_pp0_iter7_phi_ln1207_reg_1363;

assign zext_ln1228_fu_3394_p1 = ap_phi_reg_pp0_iter7_phi_ln1228_reg_1352;

assign zext_ln1250_fu_2459_p1 = xBar_0;

assign zext_ln1257_fu_3178_p1 = add_ln1257_fu_3172_p2;

assign zext_ln1260_fu_3384_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1281_fu_1882_p1 = x_12_fu_1878_p1;

assign zext_ln1285_fu_1893_p1 = add_ln1285_fu_1887_p2;

assign zext_ln1289_fu_1904_p1 = add_ln1289_fu_1898_p2;

assign zext_ln1302_1_fu_2279_p1 = g_fu_2241_p3;

assign zext_ln1302_fu_2275_p1 = r_fu_2215_p3;

assign zext_ln1303_1_fu_2840_p0 = grp_fu_4362_p3;

assign zext_ln1303_1_fu_2840_p1 = $unsigned(zext_ln1303_1_fu_2840_p0);

assign zext_ln1303_fu_2836_p1 = shl_ln_fu_2829_p3;

assign zext_ln1304_1_fu_2567_p0 = grp_fu_4334_p3;

assign zext_ln1304_1_fu_2567_p1 = $unsigned(zext_ln1304_1_fu_2567_p0);

assign zext_ln1347_fu_2015_p1 = ap_sig_allocacmp_x_3;

assign zext_ln1355_fu_3375_p1 = lshr_ln3_fu_3366_p4;

assign zext_ln1386_fu_2391_p1 = yCount;

assign zext_ln1393_fu_2887_p1 = add_ln1393_fu_2881_p2;

assign zext_ln1412_fu_2915_p1 = add_ln1412_fu_2909_p2;

assign zext_ln1419_1_fu_3356_p1 = tpgTartanBarArray_q0;

assign zext_ln1419_fu_3146_p1 = or_ln1415_fu_3140_p2;

assign zext_ln1454_fu_2291_p1 = yCount_2;

assign zext_ln1504_fu_3351_p1 = ap_phi_reg_pp0_iter7_phi_ln1504_reg_1341;

assign zext_ln1519_fu_3346_p1 = ap_phi_reg_pp0_iter7_phi_ln1519_reg_1330;

assign zext_ln1568_fu_2133_p1 = yCount_3;

assign zext_ln1593_fu_2804_p1 = add_ln1593_fu_2798_p2;

assign zext_ln1600_1_fu_3336_p1 = $unsigned(sext_ln1600_fu_3332_p1);

assign zext_ln1600_fu_3074_p1 = tBarSel_fu_3068_p2;

assign zext_ln1758_fu_2678_p1 = xor_ln1758_fu_2672_p2;

assign zext_ln1770_fu_2754_p1 = add_ln1770_fu_2748_p2;

assign zext_ln1775_fu_2732_p1 = add_ln1775_fu_2726_p2;

assign zext_ln1784_1_fu_3316_p1 = DPtpgBarArray_q0;

assign zext_ln1784_fu_3039_p1 = or_ln1778_fu_3033_p2;

assign zext_ln552_1_fu_3952_p1 = add_ln1545_fu_3946_p2;

assign zext_ln552_fu_4198_p1 = add_ln1084_fu_4192_p2;

assign zext_ln565_cast_fu_1723_p1 = zext_ln565;

always @ (posedge ap_clk) begin
    barWidth_cast_cast_reg_4581[11] <= 1'b0;
    zext_ln1084_cast_reg_4586[15:8] <= 8'b00000000;
    select_ln552_1_cast_cast_cast_cast_reg_4591[7:5] <= 3'b000;
    select_ln552_cast_reg_4603[7:5] <= 3'b000;
    zext_ln1302_1_reg_4749[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
