//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Mar 27 18:34:16 2013 (1364423656)
// Driver 304.88
//

.version 3.0
.target sm_21, texmode_independent
.address_size 32

.const .align 4 .b8 sha256_padding[64] = {128, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
.visible .const .align 4 .b8 invert_table[512] = {1, 0, 0, 0, 171, 0, 0, 0, 205, 0, 0, 0, 183, 0, 0, 0, 57, 0, 0, 0, 163, 0, 0, 0, 197, 0, 0, 0, 239, 0, 0, 0, 241, 0, 0, 0, 27, 0, 0, 0, 61, 0, 0, 0, 167, 0, 0, 0, 41, 0, 0, 0, 19, 0, 0, 0, 53, 0, 0, 0, 223, 0, 0, 0, 225, 0, 0, 0, 139, 0, 0, 0, 173, 0, 0, 0, 151, 0, 0, 0, 25, 0, 0, 0, 131, 0, 0, 0, 165, 0, 0, 0, 207, 0, 0, 0, 209, 0, 0, 0, 251, 0, 0, 0, 29, 0, 0, 0, 135, 0, 0, 0, 9, 0, 0, 0, 243, 0, 0, 0, 21, 0, 0, 0, 191, 0, 0, 0, 193, 0, 0, 0, 107, 0, 0, 0, 141, 0, 0, 0, 119, 0, 0, 0, 249, 0, 0, 0, 99, 0, 0, 0, 133, 0, 0, 0, 175, 0, 0, 0, 177, 0, 0, 0, 219, 0, 0, 0, 253, 0, 0, 0, 103, 0, 0, 0, 233, 0, 0, 0, 211, 0, 0, 0, 245, 0, 0, 0, 159, 0, 0, 0, 161, 0, 0, 0, 75, 0, 0, 0, 109, 0, 0, 0, 87, 0, 0, 0, 217, 0, 0, 0, 67, 0, 0, 0, 101, 0, 0, 0, 143, 0, 0, 0, 145, 0, 0, 0, 187, 0, 0, 0, 221, 0, 0, 0, 71, 0, 0, 0, 201, 0, 0, 0, 179, 0, 0, 0, 213, 0, 0, 0, 127, 0, 0, 0, 129, 0, 0, 0, 43, 0, 0, 0, 77, 0, 0, 0, 55, 0, 0, 0, 185, 0, 0, 0, 35, 0, 0, 0, 69, 0, 0, 0, 111, 0, 0, 0, 113, 0, 0, 0, 155, 0, 0, 0, 189, 0, 0, 0, 39, 0, 0, 0, 169, 0, 0, 0, 147, 0, 0, 0, 181, 0, 0, 0, 95, 0, 0, 0, 97, 0, 0, 0, 11, 0, 0, 0, 45, 0, 0, 0, 23, 0, 0, 0, 153, 0, 0, 0, 3, 0, 0, 0, 37, 0, 0, 0, 79, 0, 0, 0, 81, 0, 0, 0, 123, 0, 0, 0, 157, 0, 0, 0, 7, 0, 0, 0, 137, 0, 0, 0, 115, 0, 0, 0, 149, 0, 0, 0, 63, 0, 0, 0, 65, 0, 0, 0, 235, 0, 0, 0, 13, 0, 0, 0, 247, 0, 0, 0, 121, 0, 0, 0, 227, 0, 0, 0, 5, 0, 0, 0, 47, 0, 0, 0, 49, 0, 0, 0, 91, 0, 0, 0, 125, 0, 0, 0, 231, 0, 0, 0, 105, 0, 0, 0, 83, 0, 0, 0, 117, 0, 0, 0, 31, 0, 0, 0, 33, 0, 0, 0, 203, 0, 0, 0, 237, 0, 0, 0, 215, 0, 0, 0, 89, 0, 0, 0, 195, 0, 0, 0, 229, 0, 0, 0, 15, 0, 0, 0, 17, 0, 0, 0, 59, 0, 0, 0, 93, 0, 0, 0, 199, 0, 0, 0, 73, 0, 0, 0, 51, 0, 0, 0, 85, 0, 0, 0, 255, 0, 0, 0};
.extern .shared .align 4 .u32 shr_1_sem;
.extern .shared .align 4 .b8 shr_2_idx[128];
.extern .shared .align 4 .b8 shr_3_ltemp[33792];
.extern .shared .align 4 .b8 shr_4_ltemp[33792];
.extern .shared .align 4 .b8 shr_5_ltemp[16];
.extern .shared .align 4 .u32 shr_6_sem;
.extern .shared .align 4 .b8 shr_7_idx[128];
.extern .shared .align 4 .u32 shr_8_sem2;
.extern .shared .align 4 .u32 shr_9_sem2;

.func sha256_process(
	.param .b32 sha256_process_param_0,
	.param .b32 sha256_process_param_1,
	.param .b32 sha256_process_param_2,
	.param .b32 sha256_process_param_3
)
{
	.reg .s32 	%r<2851>;


	ld.param.u32 	%r1, [sha256_process_param_0];
	ld.param.u32 	%r2, [sha256_process_param_1];
	ld.param.u32 	%r3, [sha256_process_param_2];
	ld.param.u32 	%r4, [sha256_process_param_3];
	shl.b32 	%r5, %r4, 8;
	and.b32  	%r6, %r5, 1073740800;
	add.s32 	%r7, %r6, %r1;
	shl.b32 	%r8, %r7, 2;
	add.s32 	%r9, %r3, %r8;
	shl.b32 	%r10, %r4, 3;
	and.b32  	%r11, %r10, 24;
	ld.global.u32 	%r12, [%r9];
	shr.u32 	%r13, %r12, %r11;
	shl.b32 	%r14, %r13, 24;
	add.s32 	%r15, %r5, 256;
	and.b32  	%r16, %r15, 1073740800;
	add.s32 	%r17, %r16, %r1;
	shl.b32 	%r18, %r17, 2;
	add.s32 	%r19, %r3, %r18;
	add.s32 	%r20, %r10, 8;
	and.b32  	%r21, %r20, 24;
	ld.global.u32 	%r22, [%r19];
	shr.u32 	%r23, %r22, %r21;
	shl.b32 	%r24, %r23, 16;
	and.b32  	%r25, %r24, 16711680;
	add.s32 	%r26, %r5, 512;
	and.b32  	%r27, %r26, 1073740800;
	add.s32 	%r28, %r27, %r1;
	shl.b32 	%r29, %r28, 2;
	add.s32 	%r30, %r3, %r29;
	add.s32 	%r31, %r10, 16;
	and.b32  	%r32, %r31, 24;
	ld.global.u32 	%r33, [%r30];
	shr.u32 	%r34, %r33, %r32;
	shl.b32 	%r35, %r34, 8;
	and.b32  	%r36, %r35, 65280;
	add.s32 	%r37, %r5, 768;
	and.b32  	%r38, %r37, 1073740800;
	add.s32 	%r39, %r38, %r1;
	shl.b32 	%r40, %r39, 2;
	add.s32 	%r41, %r3, %r40;
	add.s32 	%r42, %r10, 24;
	and.b32  	%r43, %r42, 24;
	ld.global.u32 	%r44, [%r41];
	shr.u32 	%r45, %r44, %r43;
	and.b32  	%r46, %r45, 255;
	or.b32  	%r47, %r25, %r14;
	or.b32  	%r48, %r47, %r46;
	or.b32  	%r49, %r48, %r36;
	shl.b32 	%r50, %r1, 2;
	add.s32 	%r51, %r2, %r50;
	st.global.u32 	[%r51+106496], %r49;
	add.s32 	%r52, %r5, 1024;
	and.b32  	%r53, %r52, 1073740800;
	add.s32 	%r54, %r53, %r1;
	shl.b32 	%r55, %r54, 2;
	add.s32 	%r56, %r3, %r55;
	ld.global.u32 	%r57, [%r56];
	shr.u32 	%r58, %r57, %r11;
	shl.b32 	%r59, %r58, 24;
	add.s32 	%r60, %r5, 1280;
	and.b32  	%r61, %r60, 1073740800;
	add.s32 	%r62, %r61, %r1;
	shl.b32 	%r63, %r62, 2;
	add.s32 	%r64, %r3, %r63;
	ld.global.u32 	%r65, [%r64];
	shr.u32 	%r66, %r65, %r21;
	shl.b32 	%r67, %r66, 16;
	and.b32  	%r68, %r67, 16711680;
	add.s32 	%r69, %r5, 1536;
	and.b32  	%r70, %r69, 1073740800;
	add.s32 	%r71, %r70, %r1;
	shl.b32 	%r72, %r71, 2;
	add.s32 	%r73, %r3, %r72;
	ld.global.u32 	%r74, [%r73];
	shr.u32 	%r75, %r74, %r32;
	shl.b32 	%r76, %r75, 8;
	and.b32  	%r77, %r76, 65280;
	add.s32 	%r78, %r5, 1792;
	and.b32  	%r79, %r78, 1073740800;
	add.s32 	%r80, %r79, %r1;
	shl.b32 	%r81, %r80, 2;
	add.s32 	%r82, %r3, %r81;
	ld.global.u32 	%r83, [%r82];
	shr.u32 	%r84, %r83, %r43;
	and.b32  	%r85, %r84, 255;
	or.b32  	%r86, %r68, %r59;
	or.b32  	%r87, %r86, %r85;
	or.b32  	%r88, %r87, %r77;
	st.global.u32 	[%r51+110592], %r88;
	add.s32 	%r89, %r5, 2048;
	and.b32  	%r90, %r89, 1073740800;
	add.s32 	%r91, %r90, %r1;
	shl.b32 	%r92, %r91, 2;
	add.s32 	%r93, %r3, %r92;
	ld.global.u32 	%r94, [%r93];
	shr.u32 	%r95, %r94, %r11;
	shl.b32 	%r96, %r95, 24;
	add.s32 	%r97, %r5, 2304;
	and.b32  	%r98, %r97, 1073740800;
	add.s32 	%r99, %r98, %r1;
	shl.b32 	%r100, %r99, 2;
	add.s32 	%r101, %r3, %r100;
	ld.global.u32 	%r102, [%r101];
	shr.u32 	%r103, %r102, %r21;
	shl.b32 	%r104, %r103, 16;
	and.b32  	%r105, %r104, 16711680;
	add.s32 	%r106, %r5, 2560;
	and.b32  	%r107, %r106, 1073740800;
	add.s32 	%r108, %r107, %r1;
	shl.b32 	%r109, %r108, 2;
	add.s32 	%r110, %r3, %r109;
	ld.global.u32 	%r111, [%r110];
	shr.u32 	%r112, %r111, %r32;
	shl.b32 	%r113, %r112, 8;
	and.b32  	%r114, %r113, 65280;
	add.s32 	%r115, %r5, 2816;
	and.b32  	%r116, %r115, 1073740800;
	add.s32 	%r117, %r116, %r1;
	shl.b32 	%r118, %r117, 2;
	add.s32 	%r119, %r3, %r118;
	ld.global.u32 	%r120, [%r119];
	shr.u32 	%r121, %r120, %r43;
	and.b32  	%r122, %r121, 255;
	or.b32  	%r123, %r105, %r96;
	or.b32  	%r124, %r123, %r122;
	or.b32  	%r125, %r124, %r114;
	st.global.u32 	[%r51+114688], %r125;
	add.s32 	%r126, %r5, 3072;
	and.b32  	%r127, %r126, 1073740800;
	add.s32 	%r128, %r127, %r1;
	shl.b32 	%r129, %r128, 2;
	add.s32 	%r130, %r3, %r129;
	ld.global.u32 	%r131, [%r130];
	shr.u32 	%r132, %r131, %r11;
	shl.b32 	%r133, %r132, 24;
	add.s32 	%r134, %r5, 3328;
	and.b32  	%r135, %r134, 1073740800;
	add.s32 	%r136, %r135, %r1;
	shl.b32 	%r137, %r136, 2;
	add.s32 	%r138, %r3, %r137;
	ld.global.u32 	%r139, [%r138];
	shr.u32 	%r140, %r139, %r21;
	shl.b32 	%r141, %r140, 16;
	and.b32  	%r142, %r141, 16711680;
	add.s32 	%r143, %r5, 3584;
	and.b32  	%r144, %r143, 1073740800;
	add.s32 	%r145, %r144, %r1;
	shl.b32 	%r146, %r145, 2;
	add.s32 	%r147, %r3, %r146;
	ld.global.u32 	%r148, [%r147];
	shr.u32 	%r149, %r148, %r32;
	shl.b32 	%r150, %r149, 8;
	and.b32  	%r151, %r150, 65280;
	add.s32 	%r152, %r5, 3840;
	and.b32  	%r153, %r152, 1073740800;
	add.s32 	%r154, %r153, %r1;
	shl.b32 	%r155, %r154, 2;
	add.s32 	%r156, %r3, %r155;
	ld.global.u32 	%r157, [%r156];
	shr.u32 	%r158, %r157, %r43;
	and.b32  	%r159, %r158, 255;
	or.b32  	%r160, %r142, %r133;
	or.b32  	%r161, %r160, %r159;
	or.b32  	%r162, %r161, %r151;
	st.global.u32 	[%r51+118784], %r162;
	add.s32 	%r163, %r5, 4096;
	and.b32  	%r164, %r163, 1073740800;
	add.s32 	%r165, %r164, %r1;
	shl.b32 	%r166, %r165, 2;
	add.s32 	%r167, %r3, %r166;
	ld.global.u32 	%r168, [%r167];
	shr.u32 	%r169, %r168, %r11;
	shl.b32 	%r170, %r169, 24;
	add.s32 	%r171, %r5, 4352;
	and.b32  	%r172, %r171, 1073740800;
	add.s32 	%r173, %r172, %r1;
	shl.b32 	%r174, %r173, 2;
	add.s32 	%r175, %r3, %r174;
	ld.global.u32 	%r176, [%r175];
	shr.u32 	%r177, %r176, %r21;
	shl.b32 	%r178, %r177, 16;
	and.b32  	%r179, %r178, 16711680;
	add.s32 	%r180, %r5, 4608;
	and.b32  	%r181, %r180, 1073740800;
	add.s32 	%r182, %r181, %r1;
	shl.b32 	%r183, %r182, 2;
	add.s32 	%r184, %r3, %r183;
	ld.global.u32 	%r185, [%r184];
	shr.u32 	%r186, %r185, %r32;
	shl.b32 	%r187, %r186, 8;
	and.b32  	%r188, %r187, 65280;
	add.s32 	%r189, %r5, 4864;
	and.b32  	%r190, %r189, 1073740800;
	add.s32 	%r191, %r190, %r1;
	shl.b32 	%r192, %r191, 2;
	add.s32 	%r193, %r3, %r192;
	ld.global.u32 	%r194, [%r193];
	shr.u32 	%r195, %r194, %r43;
	and.b32  	%r196, %r195, 255;
	or.b32  	%r197, %r179, %r170;
	or.b32  	%r198, %r197, %r196;
	or.b32  	%r199, %r198, %r188;
	st.global.u32 	[%r51+122880], %r199;
	add.s32 	%r200, %r5, 5120;
	and.b32  	%r201, %r200, 1073740800;
	add.s32 	%r202, %r201, %r1;
	shl.b32 	%r203, %r202, 2;
	add.s32 	%r204, %r3, %r203;
	ld.global.u32 	%r205, [%r204];
	shr.u32 	%r206, %r205, %r11;
	shl.b32 	%r207, %r206, 24;
	add.s32 	%r208, %r5, 5376;
	and.b32  	%r209, %r208, 1073740800;
	add.s32 	%r210, %r209, %r1;
	shl.b32 	%r211, %r210, 2;
	add.s32 	%r212, %r3, %r211;
	ld.global.u32 	%r213, [%r212];
	shr.u32 	%r214, %r213, %r21;
	shl.b32 	%r215, %r214, 16;
	and.b32  	%r216, %r215, 16711680;
	add.s32 	%r217, %r5, 5632;
	and.b32  	%r218, %r217, 1073740800;
	add.s32 	%r219, %r218, %r1;
	shl.b32 	%r220, %r219, 2;
	add.s32 	%r221, %r3, %r220;
	ld.global.u32 	%r222, [%r221];
	shr.u32 	%r223, %r222, %r32;
	shl.b32 	%r224, %r223, 8;
	and.b32  	%r225, %r224, 65280;
	add.s32 	%r226, %r5, 5888;
	and.b32  	%r227, %r226, 1073740800;
	add.s32 	%r228, %r227, %r1;
	shl.b32 	%r229, %r228, 2;
	add.s32 	%r230, %r3, %r229;
	ld.global.u32 	%r231, [%r230];
	shr.u32 	%r232, %r231, %r43;
	and.b32  	%r233, %r232, 255;
	or.b32  	%r234, %r216, %r207;
	or.b32  	%r235, %r234, %r233;
	or.b32  	%r236, %r235, %r225;
	st.global.u32 	[%r51+126976], %r236;
	add.s32 	%r237, %r5, 6144;
	and.b32  	%r238, %r237, 1073740800;
	add.s32 	%r239, %r238, %r1;
	shl.b32 	%r240, %r239, 2;
	add.s32 	%r241, %r3, %r240;
	ld.global.u32 	%r242, [%r241];
	shr.u32 	%r243, %r242, %r11;
	shl.b32 	%r244, %r243, 24;
	add.s32 	%r245, %r5, 6400;
	and.b32  	%r246, %r245, 1073740800;
	add.s32 	%r247, %r246, %r1;
	shl.b32 	%r248, %r247, 2;
	add.s32 	%r249, %r3, %r248;
	ld.global.u32 	%r250, [%r249];
	shr.u32 	%r251, %r250, %r21;
	shl.b32 	%r252, %r251, 16;
	and.b32  	%r253, %r252, 16711680;
	add.s32 	%r254, %r5, 6656;
	and.b32  	%r255, %r254, 1073740800;
	add.s32 	%r256, %r255, %r1;
	shl.b32 	%r257, %r256, 2;
	add.s32 	%r258, %r3, %r257;
	ld.global.u32 	%r259, [%r258];
	shr.u32 	%r260, %r259, %r32;
	shl.b32 	%r261, %r260, 8;
	and.b32  	%r262, %r261, 65280;
	add.s32 	%r263, %r5, 6912;
	and.b32  	%r264, %r263, 1073740800;
	add.s32 	%r265, %r264, %r1;
	shl.b32 	%r266, %r265, 2;
	add.s32 	%r267, %r3, %r266;
	ld.global.u32 	%r268, [%r267];
	shr.u32 	%r269, %r268, %r43;
	and.b32  	%r270, %r269, 255;
	or.b32  	%r271, %r253, %r244;
	or.b32  	%r272, %r271, %r270;
	or.b32  	%r273, %r272, %r262;
	st.global.u32 	[%r51+131072], %r273;
	add.s32 	%r274, %r5, 7168;
	and.b32  	%r275, %r274, 1073740800;
	add.s32 	%r276, %r275, %r1;
	shl.b32 	%r277, %r276, 2;
	add.s32 	%r278, %r3, %r277;
	ld.global.u32 	%r279, [%r278];
	shr.u32 	%r280, %r279, %r11;
	shl.b32 	%r281, %r280, 24;
	add.s32 	%r282, %r5, 7424;
	and.b32  	%r283, %r282, 1073740800;
	add.s32 	%r284, %r283, %r1;
	shl.b32 	%r285, %r284, 2;
	add.s32 	%r286, %r3, %r285;
	ld.global.u32 	%r287, [%r286];
	shr.u32 	%r288, %r287, %r21;
	shl.b32 	%r289, %r288, 16;
	and.b32  	%r290, %r289, 16711680;
	add.s32 	%r291, %r5, 7680;
	and.b32  	%r292, %r291, 1073740800;
	add.s32 	%r293, %r292, %r1;
	shl.b32 	%r294, %r293, 2;
	add.s32 	%r295, %r3, %r294;
	ld.global.u32 	%r296, [%r295];
	shr.u32 	%r297, %r296, %r32;
	shl.b32 	%r298, %r297, 8;
	and.b32  	%r299, %r298, 65280;
	add.s32 	%r300, %r5, 7936;
	and.b32  	%r301, %r300, 1073740800;
	add.s32 	%r302, %r301, %r1;
	shl.b32 	%r303, %r302, 2;
	add.s32 	%r304, %r3, %r303;
	ld.global.u32 	%r305, [%r304];
	shr.u32 	%r306, %r305, %r43;
	and.b32  	%r307, %r306, 255;
	or.b32  	%r308, %r290, %r281;
	or.b32  	%r309, %r308, %r307;
	or.b32  	%r310, %r309, %r299;
	st.global.u32 	[%r51+135168], %r310;
	add.s32 	%r311, %r5, 8192;
	and.b32  	%r312, %r311, 1073740800;
	add.s32 	%r313, %r312, %r1;
	shl.b32 	%r314, %r313, 2;
	add.s32 	%r315, %r3, %r314;
	ld.global.u32 	%r316, [%r315];
	shr.u32 	%r317, %r316, %r11;
	shl.b32 	%r318, %r317, 24;
	add.s32 	%r319, %r5, 8448;
	and.b32  	%r320, %r319, 1073740800;
	add.s32 	%r321, %r320, %r1;
	shl.b32 	%r322, %r321, 2;
	add.s32 	%r323, %r3, %r322;
	ld.global.u32 	%r324, [%r323];
	shr.u32 	%r325, %r324, %r21;
	shl.b32 	%r326, %r325, 16;
	and.b32  	%r327, %r326, 16711680;
	add.s32 	%r328, %r5, 8704;
	and.b32  	%r329, %r328, 1073740800;
	add.s32 	%r330, %r329, %r1;
	shl.b32 	%r331, %r330, 2;
	add.s32 	%r332, %r3, %r331;
	ld.global.u32 	%r333, [%r332];
	shr.u32 	%r334, %r333, %r32;
	shl.b32 	%r335, %r334, 8;
	and.b32  	%r336, %r335, 65280;
	add.s32 	%r337, %r5, 8960;
	and.b32  	%r338, %r337, 1073740800;
	add.s32 	%r339, %r338, %r1;
	shl.b32 	%r340, %r339, 2;
	add.s32 	%r341, %r3, %r340;
	ld.global.u32 	%r342, [%r341];
	shr.u32 	%r343, %r342, %r43;
	and.b32  	%r344, %r343, 255;
	or.b32  	%r345, %r327, %r318;
	or.b32  	%r346, %r345, %r344;
	or.b32  	%r347, %r346, %r336;
	st.global.u32 	[%r51+139264], %r347;
	add.s32 	%r348, %r5, 9216;
	and.b32  	%r349, %r348, 1073740800;
	add.s32 	%r350, %r349, %r1;
	shl.b32 	%r351, %r350, 2;
	add.s32 	%r352, %r3, %r351;
	ld.global.u32 	%r353, [%r352];
	shr.u32 	%r354, %r353, %r11;
	shl.b32 	%r355, %r354, 24;
	add.s32 	%r356, %r5, 9472;
	and.b32  	%r357, %r356, 1073740800;
	add.s32 	%r358, %r357, %r1;
	shl.b32 	%r359, %r358, 2;
	add.s32 	%r360, %r3, %r359;
	ld.global.u32 	%r361, [%r360];
	shr.u32 	%r362, %r361, %r21;
	shl.b32 	%r363, %r362, 16;
	and.b32  	%r364, %r363, 16711680;
	add.s32 	%r365, %r5, 9728;
	and.b32  	%r366, %r365, 1073740800;
	add.s32 	%r367, %r366, %r1;
	shl.b32 	%r368, %r367, 2;
	add.s32 	%r369, %r3, %r368;
	ld.global.u32 	%r370, [%r369];
	shr.u32 	%r371, %r370, %r32;
	shl.b32 	%r372, %r371, 8;
	and.b32  	%r373, %r372, 65280;
	add.s32 	%r374, %r5, 9984;
	and.b32  	%r375, %r374, 1073740800;
	add.s32 	%r376, %r375, %r1;
	shl.b32 	%r377, %r376, 2;
	add.s32 	%r378, %r3, %r377;
	ld.global.u32 	%r379, [%r378];
	shr.u32 	%r380, %r379, %r43;
	and.b32  	%r381, %r380, 255;
	or.b32  	%r382, %r364, %r355;
	or.b32  	%r383, %r382, %r381;
	or.b32  	%r384, %r383, %r373;
	st.global.u32 	[%r51+143360], %r384;
	add.s32 	%r385, %r5, 10240;
	and.b32  	%r386, %r385, 1073740800;
	add.s32 	%r387, %r386, %r1;
	shl.b32 	%r388, %r387, 2;
	add.s32 	%r389, %r3, %r388;
	ld.global.u32 	%r390, [%r389];
	shr.u32 	%r391, %r390, %r11;
	shl.b32 	%r392, %r391, 24;
	add.s32 	%r393, %r5, 10496;
	and.b32  	%r394, %r393, 1073740800;
	add.s32 	%r395, %r394, %r1;
	shl.b32 	%r396, %r395, 2;
	add.s32 	%r397, %r3, %r396;
	ld.global.u32 	%r398, [%r397];
	shr.u32 	%r399, %r398, %r21;
	shl.b32 	%r400, %r399, 16;
	and.b32  	%r401, %r400, 16711680;
	add.s32 	%r402, %r5, 10752;
	and.b32  	%r403, %r402, 1073740800;
	add.s32 	%r404, %r403, %r1;
	shl.b32 	%r405, %r404, 2;
	add.s32 	%r406, %r3, %r405;
	ld.global.u32 	%r407, [%r406];
	shr.u32 	%r408, %r407, %r32;
	shl.b32 	%r409, %r408, 8;
	and.b32  	%r410, %r409, 65280;
	add.s32 	%r411, %r5, 11008;
	and.b32  	%r412, %r411, 1073740800;
	add.s32 	%r413, %r412, %r1;
	shl.b32 	%r414, %r413, 2;
	add.s32 	%r415, %r3, %r414;
	ld.global.u32 	%r416, [%r415];
	shr.u32 	%r417, %r416, %r43;
	and.b32  	%r418, %r417, 255;
	or.b32  	%r419, %r401, %r392;
	or.b32  	%r420, %r419, %r418;
	or.b32  	%r421, %r420, %r410;
	st.global.u32 	[%r51+147456], %r421;
	add.s32 	%r422, %r5, 11264;
	and.b32  	%r423, %r422, 1073740800;
	add.s32 	%r424, %r423, %r1;
	shl.b32 	%r425, %r424, 2;
	add.s32 	%r426, %r3, %r425;
	ld.global.u32 	%r427, [%r426];
	shr.u32 	%r428, %r427, %r11;
	shl.b32 	%r429, %r428, 24;
	add.s32 	%r430, %r5, 11520;
	and.b32  	%r431, %r430, 1073740800;
	add.s32 	%r432, %r431, %r1;
	shl.b32 	%r433, %r432, 2;
	add.s32 	%r434, %r3, %r433;
	ld.global.u32 	%r435, [%r434];
	shr.u32 	%r436, %r435, %r21;
	shl.b32 	%r437, %r436, 16;
	and.b32  	%r438, %r437, 16711680;
	add.s32 	%r439, %r5, 11776;
	and.b32  	%r440, %r439, 1073740800;
	add.s32 	%r441, %r440, %r1;
	shl.b32 	%r442, %r441, 2;
	add.s32 	%r443, %r3, %r442;
	ld.global.u32 	%r444, [%r443];
	shr.u32 	%r445, %r444, %r32;
	shl.b32 	%r446, %r445, 8;
	and.b32  	%r447, %r446, 65280;
	add.s32 	%r448, %r5, 12032;
	and.b32  	%r449, %r448, 1073740800;
	add.s32 	%r450, %r449, %r1;
	shl.b32 	%r451, %r450, 2;
	add.s32 	%r452, %r3, %r451;
	ld.global.u32 	%r453, [%r452];
	shr.u32 	%r454, %r453, %r43;
	and.b32  	%r455, %r454, 255;
	or.b32  	%r456, %r438, %r429;
	or.b32  	%r457, %r456, %r455;
	or.b32  	%r458, %r457, %r447;
	st.global.u32 	[%r51+151552], %r458;
	add.s32 	%r459, %r5, 12288;
	and.b32  	%r460, %r459, 1073740800;
	add.s32 	%r461, %r460, %r1;
	shl.b32 	%r462, %r461, 2;
	add.s32 	%r463, %r3, %r462;
	ld.global.u32 	%r464, [%r463];
	shr.u32 	%r465, %r464, %r11;
	shl.b32 	%r466, %r465, 24;
	add.s32 	%r467, %r5, 12544;
	and.b32  	%r468, %r467, 1073740800;
	add.s32 	%r469, %r468, %r1;
	shl.b32 	%r470, %r469, 2;
	add.s32 	%r471, %r3, %r470;
	ld.global.u32 	%r472, [%r471];
	shr.u32 	%r473, %r472, %r21;
	shl.b32 	%r474, %r473, 16;
	and.b32  	%r475, %r474, 16711680;
	add.s32 	%r476, %r5, 12800;
	and.b32  	%r477, %r476, 1073740800;
	add.s32 	%r478, %r477, %r1;
	shl.b32 	%r479, %r478, 2;
	add.s32 	%r480, %r3, %r479;
	ld.global.u32 	%r481, [%r480];
	shr.u32 	%r482, %r481, %r32;
	shl.b32 	%r483, %r482, 8;
	and.b32  	%r484, %r483, 65280;
	add.s32 	%r485, %r5, 13056;
	and.b32  	%r486, %r485, 1073740800;
	add.s32 	%r487, %r486, %r1;
	shl.b32 	%r488, %r487, 2;
	add.s32 	%r489, %r3, %r488;
	ld.global.u32 	%r490, [%r489];
	shr.u32 	%r491, %r490, %r43;
	and.b32  	%r492, %r491, 255;
	or.b32  	%r493, %r475, %r466;
	or.b32  	%r494, %r493, %r492;
	or.b32  	%r495, %r494, %r484;
	st.global.u32 	[%r51+155648], %r495;
	add.s32 	%r496, %r5, 13312;
	and.b32  	%r497, %r496, 1073740800;
	add.s32 	%r498, %r497, %r1;
	shl.b32 	%r499, %r498, 2;
	add.s32 	%r500, %r3, %r499;
	ld.global.u32 	%r501, [%r500];
	shr.u32 	%r502, %r501, %r11;
	shl.b32 	%r503, %r502, 24;
	add.s32 	%r504, %r5, 13568;
	and.b32  	%r505, %r504, 1073740800;
	add.s32 	%r506, %r505, %r1;
	shl.b32 	%r507, %r506, 2;
	add.s32 	%r508, %r3, %r507;
	ld.global.u32 	%r509, [%r508];
	shr.u32 	%r510, %r509, %r21;
	shl.b32 	%r511, %r510, 16;
	and.b32  	%r512, %r511, 16711680;
	add.s32 	%r513, %r5, 13824;
	and.b32  	%r514, %r513, 1073740800;
	add.s32 	%r515, %r514, %r1;
	shl.b32 	%r516, %r515, 2;
	add.s32 	%r517, %r3, %r516;
	ld.global.u32 	%r518, [%r517];
	shr.u32 	%r519, %r518, %r32;
	shl.b32 	%r520, %r519, 8;
	and.b32  	%r521, %r520, 65280;
	add.s32 	%r522, %r5, 14080;
	and.b32  	%r523, %r522, 1073740800;
	add.s32 	%r524, %r523, %r1;
	shl.b32 	%r525, %r524, 2;
	add.s32 	%r526, %r3, %r525;
	ld.global.u32 	%r527, [%r526];
	shr.u32 	%r528, %r527, %r43;
	and.b32  	%r529, %r528, 255;
	or.b32  	%r530, %r512, %r503;
	or.b32  	%r531, %r530, %r529;
	or.b32  	%r532, %r531, %r521;
	st.global.u32 	[%r51+159744], %r532;
	add.s32 	%r533, %r5, 14336;
	and.b32  	%r534, %r533, 1073740800;
	add.s32 	%r535, %r534, %r1;
	shl.b32 	%r536, %r535, 2;
	add.s32 	%r537, %r3, %r536;
	ld.global.u32 	%r538, [%r537];
	shr.u32 	%r539, %r538, %r11;
	shl.b32 	%r540, %r539, 24;
	add.s32 	%r541, %r5, 14592;
	and.b32  	%r542, %r541, 1073740800;
	add.s32 	%r543, %r542, %r1;
	shl.b32 	%r544, %r543, 2;
	add.s32 	%r545, %r3, %r544;
	ld.global.u32 	%r546, [%r545];
	shr.u32 	%r547, %r546, %r21;
	shl.b32 	%r548, %r547, 16;
	and.b32  	%r549, %r548, 16711680;
	add.s32 	%r550, %r5, 14848;
	and.b32  	%r551, %r550, 1073740800;
	add.s32 	%r552, %r551, %r1;
	shl.b32 	%r553, %r552, 2;
	add.s32 	%r554, %r3, %r553;
	ld.global.u32 	%r555, [%r554];
	shr.u32 	%r556, %r555, %r32;
	shl.b32 	%r557, %r556, 8;
	and.b32  	%r558, %r557, 65280;
	add.s32 	%r559, %r5, 15104;
	and.b32  	%r560, %r559, 1073740800;
	add.s32 	%r561, %r560, %r1;
	shl.b32 	%r562, %r561, 2;
	add.s32 	%r563, %r3, %r562;
	ld.global.u32 	%r564, [%r563];
	shr.u32 	%r565, %r564, %r43;
	and.b32  	%r566, %r565, 255;
	or.b32  	%r567, %r549, %r540;
	or.b32  	%r568, %r567, %r566;
	or.b32  	%r569, %r568, %r558;
	st.global.u32 	[%r51+163840], %r569;
	add.s32 	%r570, %r5, 15360;
	and.b32  	%r571, %r570, 1073740800;
	add.s32 	%r572, %r571, %r1;
	shl.b32 	%r573, %r572, 2;
	add.s32 	%r574, %r3, %r573;
	ld.global.u32 	%r575, [%r574];
	shr.u32 	%r576, %r575, %r11;
	shl.b32 	%r577, %r576, 24;
	add.s32 	%r578, %r5, 15616;
	and.b32  	%r579, %r578, 1073740800;
	add.s32 	%r580, %r579, %r1;
	shl.b32 	%r581, %r580, 2;
	add.s32 	%r582, %r3, %r581;
	ld.global.u32 	%r583, [%r582];
	shr.u32 	%r584, %r583, %r21;
	shl.b32 	%r585, %r584, 16;
	and.b32  	%r586, %r585, 16711680;
	add.s32 	%r587, %r5, 15872;
	and.b32  	%r588, %r587, 1073740800;
	add.s32 	%r589, %r588, %r1;
	shl.b32 	%r590, %r589, 2;
	add.s32 	%r591, %r3, %r590;
	ld.global.u32 	%r592, [%r591];
	shr.u32 	%r593, %r592, %r32;
	shl.b32 	%r594, %r593, 8;
	and.b32  	%r595, %r594, 65280;
	add.s32 	%r596, %r5, 16128;
	and.b32  	%r597, %r596, 1073740800;
	add.s32 	%r598, %r597, %r1;
	shl.b32 	%r599, %r598, 2;
	add.s32 	%r600, %r3, %r599;
	ld.global.u32 	%r601, [%r600];
	shr.u32 	%r602, %r601, %r43;
	and.b32  	%r603, %r602, 255;
	or.b32  	%r604, %r586, %r577;
	or.b32  	%r605, %r604, %r603;
	or.b32  	%r606, %r605, %r595;
	st.global.u32 	[%r51+167936], %r606;
	ld.global.u32 	%r607, [%r51+24576];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 26;
	shr.b32 	%rhs, %r607, 6;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 21;
	shr.b32 	%rhs, %r607, 11;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 7;
	shr.b32 	%rhs, %r607, 25;
	add.u32 	%r610, %lhs, %rhs;
	}
	xor.b32  	%r611, %r609, %r610;
	xor.b32  	%r612, %r611, %r608;
	ld.global.u32 	%r613, [%r51+32768];
	ld.global.u32 	%r614, [%r51+28672];
	xor.b32  	%r615, %r613, %r614;
	and.b32  	%r616, %r615, %r607;
	xor.b32  	%r617, %r616, %r613;
	ld.global.u32 	%r618, [%r51+36864];
	add.s32 	%r619, %r618, %r49;
	add.s32 	%r620, %r619, %r612;
	add.s32 	%r621, %r620, %r617;
	add.s32 	%r622, %r621, 1116352408;
	ld.global.u32 	%r623, [%r51+8192];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 30;
	shr.b32 	%rhs, %r623, 2;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 19;
	shr.b32 	%rhs, %r623, 13;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r623, 10;
	shr.b32 	%rhs, %r623, 22;
	add.u32 	%r626, %lhs, %rhs;
	}
	xor.b32  	%r627, %r625, %r626;
	xor.b32  	%r628, %r627, %r624;
	ld.global.u32 	%r629, [%r51+12288];
	and.b32  	%r630, %r629, %r623;
	or.b32  	%r631, %r629, %r623;
	ld.global.u32 	%r632, [%r51+16384];
	and.b32  	%r633, %r632, %r631;
	or.b32  	%r634, %r633, %r630;
	ld.global.u32 	%r635, [%r51+20480];
	add.s32 	%r636, %r622, %r635;
	add.s32 	%r637, %r628, %r634;
	add.s32 	%r638, %r637, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 26;
	shr.b32 	%rhs, %r636, 6;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 21;
	shr.b32 	%rhs, %r636, 11;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 7;
	shr.b32 	%rhs, %r636, 25;
	add.u32 	%r641, %lhs, %rhs;
	}
	xor.b32  	%r642, %r640, %r641;
	xor.b32  	%r643, %r642, %r639;
	xor.b32  	%r644, %r614, %r607;
	and.b32  	%r645, %r636, %r644;
	xor.b32  	%r646, %r645, %r614;
	add.s32 	%r647, %r613, %r88;
	add.s32 	%r648, %r647, %r646;
	add.s32 	%r649, %r648, %r643;
	add.s32 	%r650, %r649, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 30;
	shr.b32 	%rhs, %r638, 2;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 19;
	shr.b32 	%rhs, %r638, 13;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 10;
	shr.b32 	%rhs, %r638, 22;
	add.u32 	%r653, %lhs, %rhs;
	}
	xor.b32  	%r654, %r652, %r653;
	xor.b32  	%r655, %r654, %r651;
	and.b32  	%r656, %r638, %r623;
	or.b32  	%r657, %r638, %r623;
	and.b32  	%r658, %r657, %r629;
	or.b32  	%r659, %r658, %r656;
	add.s32 	%r660, %r650, %r632;
	add.s32 	%r661, %r655, %r659;
	add.s32 	%r662, %r661, %r650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 26;
	shr.b32 	%rhs, %r660, 6;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 21;
	shr.b32 	%rhs, %r660, 11;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 7;
	shr.b32 	%rhs, %r660, 25;
	add.u32 	%r665, %lhs, %rhs;
	}
	xor.b32  	%r666, %r664, %r665;
	xor.b32  	%r667, %r666, %r663;
	xor.b32  	%r668, %r636, %r607;
	and.b32  	%r669, %r660, %r668;
	xor.b32  	%r670, %r669, %r607;
	add.s32 	%r671, %r614, %r125;
	add.s32 	%r672, %r671, %r670;
	add.s32 	%r673, %r672, %r667;
	add.s32 	%r674, %r673, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 30;
	shr.b32 	%rhs, %r662, 2;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 19;
	shr.b32 	%rhs, %r662, 13;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 10;
	shr.b32 	%rhs, %r662, 22;
	add.u32 	%r677, %lhs, %rhs;
	}
	xor.b32  	%r678, %r676, %r677;
	xor.b32  	%r679, %r678, %r675;
	and.b32  	%r680, %r662, %r638;
	or.b32  	%r681, %r662, %r638;
	and.b32  	%r682, %r681, %r623;
	or.b32  	%r683, %r682, %r680;
	add.s32 	%r684, %r674, %r629;
	add.s32 	%r685, %r679, %r683;
	add.s32 	%r686, %r685, %r674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 26;
	shr.b32 	%rhs, %r684, 6;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 21;
	shr.b32 	%rhs, %r684, 11;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 7;
	shr.b32 	%rhs, %r684, 25;
	add.u32 	%r689, %lhs, %rhs;
	}
	xor.b32  	%r690, %r688, %r689;
	xor.b32  	%r691, %r690, %r687;
	xor.b32  	%r692, %r660, %r636;
	and.b32  	%r693, %r684, %r692;
	xor.b32  	%r694, %r693, %r636;
	add.s32 	%r695, %r607, %r162;
	add.s32 	%r696, %r695, %r694;
	add.s32 	%r697, %r696, %r691;
	add.s32 	%r698, %r697, -373957723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 30;
	shr.b32 	%rhs, %r686, 2;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 19;
	shr.b32 	%rhs, %r686, 13;
	add.u32 	%r700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 10;
	shr.b32 	%rhs, %r686, 22;
	add.u32 	%r701, %lhs, %rhs;
	}
	xor.b32  	%r702, %r700, %r701;
	xor.b32  	%r703, %r702, %r699;
	and.b32  	%r704, %r686, %r662;
	or.b32  	%r705, %r686, %r662;
	and.b32  	%r706, %r705, %r638;
	or.b32  	%r707, %r706, %r704;
	add.s32 	%r708, %r698, %r623;
	add.s32 	%r709, %r703, %r707;
	add.s32 	%r710, %r709, %r698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 26;
	shr.b32 	%rhs, %r708, 6;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 21;
	shr.b32 	%rhs, %r708, 11;
	add.u32 	%r712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 7;
	shr.b32 	%rhs, %r708, 25;
	add.u32 	%r713, %lhs, %rhs;
	}
	xor.b32  	%r714, %r712, %r713;
	xor.b32  	%r715, %r714, %r711;
	xor.b32  	%r716, %r684, %r660;
	and.b32  	%r717, %r708, %r716;
	xor.b32  	%r718, %r717, %r660;
	add.s32 	%r719, %r199, %r636;
	add.s32 	%r720, %r719, %r718;
	add.s32 	%r721, %r720, %r715;
	add.s32 	%r722, %r721, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 30;
	shr.b32 	%rhs, %r710, 2;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 19;
	shr.b32 	%rhs, %r710, 13;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 10;
	shr.b32 	%rhs, %r710, 22;
	add.u32 	%r725, %lhs, %rhs;
	}
	xor.b32  	%r726, %r724, %r725;
	xor.b32  	%r727, %r726, %r723;
	and.b32  	%r728, %r710, %r686;
	or.b32  	%r729, %r710, %r686;
	and.b32  	%r730, %r729, %r662;
	or.b32  	%r731, %r730, %r728;
	add.s32 	%r732, %r722, %r638;
	add.s32 	%r733, %r727, %r731;
	add.s32 	%r734, %r733, %r722;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 26;
	shr.b32 	%rhs, %r732, 6;
	add.u32 	%r735, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 21;
	shr.b32 	%rhs, %r732, 11;
	add.u32 	%r736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r732, 7;
	shr.b32 	%rhs, %r732, 25;
	add.u32 	%r737, %lhs, %rhs;
	}
	xor.b32  	%r738, %r736, %r737;
	xor.b32  	%r739, %r738, %r735;
	xor.b32  	%r740, %r708, %r684;
	and.b32  	%r741, %r732, %r740;
	xor.b32  	%r742, %r741, %r684;
	add.s32 	%r743, %r236, %r660;
	add.s32 	%r744, %r743, %r742;
	add.s32 	%r745, %r744, %r739;
	add.s32 	%r746, %r745, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 30;
	shr.b32 	%rhs, %r734, 2;
	add.u32 	%r747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 19;
	shr.b32 	%rhs, %r734, 13;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 10;
	shr.b32 	%rhs, %r734, 22;
	add.u32 	%r749, %lhs, %rhs;
	}
	xor.b32  	%r750, %r748, %r749;
	xor.b32  	%r751, %r750, %r747;
	and.b32  	%r752, %r734, %r710;
	or.b32  	%r753, %r734, %r710;
	and.b32  	%r754, %r753, %r686;
	or.b32  	%r755, %r754, %r752;
	add.s32 	%r756, %r746, %r662;
	add.s32 	%r757, %r751, %r755;
	add.s32 	%r758, %r757, %r746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 26;
	shr.b32 	%rhs, %r756, 6;
	add.u32 	%r759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 21;
	shr.b32 	%rhs, %r756, 11;
	add.u32 	%r760, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 7;
	shr.b32 	%rhs, %r756, 25;
	add.u32 	%r761, %lhs, %rhs;
	}
	xor.b32  	%r762, %r760, %r761;
	xor.b32  	%r763, %r762, %r759;
	xor.b32  	%r764, %r732, %r708;
	and.b32  	%r765, %r756, %r764;
	xor.b32  	%r766, %r765, %r708;
	add.s32 	%r767, %r273, %r684;
	add.s32 	%r768, %r767, %r766;
	add.s32 	%r769, %r768, %r763;
	add.s32 	%r770, %r769, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 30;
	shr.b32 	%rhs, %r758, 2;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 19;
	shr.b32 	%rhs, %r758, 13;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 10;
	shr.b32 	%rhs, %r758, 22;
	add.u32 	%r773, %lhs, %rhs;
	}
	xor.b32  	%r774, %r772, %r773;
	xor.b32  	%r775, %r774, %r771;
	and.b32  	%r776, %r758, %r734;
	or.b32  	%r777, %r758, %r734;
	and.b32  	%r778, %r777, %r710;
	or.b32  	%r779, %r778, %r776;
	add.s32 	%r780, %r770, %r686;
	add.s32 	%r781, %r775, %r779;
	add.s32 	%r782, %r781, %r770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r780, 26;
	shr.b32 	%rhs, %r780, 6;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r780, 21;
	shr.b32 	%rhs, %r780, 11;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r780, 7;
	shr.b32 	%rhs, %r780, 25;
	add.u32 	%r785, %lhs, %rhs;
	}
	xor.b32  	%r786, %r784, %r785;
	xor.b32  	%r787, %r786, %r783;
	xor.b32  	%r788, %r756, %r732;
	and.b32  	%r789, %r780, %r788;
	xor.b32  	%r790, %r789, %r732;
	add.s32 	%r791, %r310, %r708;
	add.s32 	%r792, %r791, %r790;
	add.s32 	%r793, %r792, %r787;
	add.s32 	%r794, %r793, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 30;
	shr.b32 	%rhs, %r782, 2;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 19;
	shr.b32 	%rhs, %r782, 13;
	add.u32 	%r796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r782, 10;
	shr.b32 	%rhs, %r782, 22;
	add.u32 	%r797, %lhs, %rhs;
	}
	xor.b32  	%r798, %r796, %r797;
	xor.b32  	%r799, %r798, %r795;
	and.b32  	%r800, %r782, %r758;
	or.b32  	%r801, %r782, %r758;
	and.b32  	%r802, %r801, %r734;
	or.b32  	%r803, %r802, %r800;
	add.s32 	%r804, %r794, %r710;
	add.s32 	%r805, %r799, %r803;
	add.s32 	%r806, %r805, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 26;
	shr.b32 	%rhs, %r804, 6;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 21;
	shr.b32 	%rhs, %r804, 11;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 7;
	shr.b32 	%rhs, %r804, 25;
	add.u32 	%r809, %lhs, %rhs;
	}
	xor.b32  	%r810, %r808, %r809;
	xor.b32  	%r811, %r810, %r807;
	xor.b32  	%r812, %r780, %r756;
	and.b32  	%r813, %r804, %r812;
	xor.b32  	%r814, %r813, %r756;
	add.s32 	%r815, %r347, %r732;
	add.s32 	%r816, %r815, %r814;
	add.s32 	%r817, %r816, %r811;
	add.s32 	%r818, %r817, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 30;
	shr.b32 	%rhs, %r806, 2;
	add.u32 	%r819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 19;
	shr.b32 	%rhs, %r806, 13;
	add.u32 	%r820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 10;
	shr.b32 	%rhs, %r806, 22;
	add.u32 	%r821, %lhs, %rhs;
	}
	xor.b32  	%r822, %r820, %r821;
	xor.b32  	%r823, %r822, %r819;
	and.b32  	%r824, %r806, %r782;
	or.b32  	%r825, %r806, %r782;
	and.b32  	%r826, %r825, %r758;
	or.b32  	%r827, %r826, %r824;
	add.s32 	%r828, %r818, %r734;
	add.s32 	%r829, %r823, %r827;
	add.s32 	%r830, %r829, %r818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 26;
	shr.b32 	%rhs, %r828, 6;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 21;
	shr.b32 	%rhs, %r828, 11;
	add.u32 	%r832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 7;
	shr.b32 	%rhs, %r828, 25;
	add.u32 	%r833, %lhs, %rhs;
	}
	xor.b32  	%r834, %r832, %r833;
	xor.b32  	%r835, %r834, %r831;
	xor.b32  	%r836, %r804, %r780;
	and.b32  	%r837, %r828, %r836;
	xor.b32  	%r838, %r837, %r780;
	add.s32 	%r839, %r384, %r756;
	add.s32 	%r840, %r839, %r838;
	add.s32 	%r841, %r840, %r835;
	add.s32 	%r842, %r841, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 30;
	shr.b32 	%rhs, %r830, 2;
	add.u32 	%r843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 19;
	shr.b32 	%rhs, %r830, 13;
	add.u32 	%r844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 10;
	shr.b32 	%rhs, %r830, 22;
	add.u32 	%r845, %lhs, %rhs;
	}
	xor.b32  	%r846, %r844, %r845;
	xor.b32  	%r847, %r846, %r843;
	and.b32  	%r848, %r830, %r806;
	or.b32  	%r849, %r830, %r806;
	and.b32  	%r850, %r849, %r782;
	or.b32  	%r851, %r850, %r848;
	add.s32 	%r852, %r842, %r758;
	add.s32 	%r853, %r847, %r851;
	add.s32 	%r854, %r853, %r842;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 26;
	shr.b32 	%rhs, %r852, 6;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 21;
	shr.b32 	%rhs, %r852, 11;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 7;
	shr.b32 	%rhs, %r852, 25;
	add.u32 	%r857, %lhs, %rhs;
	}
	xor.b32  	%r858, %r856, %r857;
	xor.b32  	%r859, %r858, %r855;
	xor.b32  	%r860, %r828, %r804;
	and.b32  	%r861, %r852, %r860;
	xor.b32  	%r862, %r861, %r804;
	add.s32 	%r863, %r421, %r780;
	add.s32 	%r864, %r863, %r862;
	add.s32 	%r865, %r864, %r859;
	add.s32 	%r866, %r865, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 30;
	shr.b32 	%rhs, %r854, 2;
	add.u32 	%r867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 19;
	shr.b32 	%rhs, %r854, 13;
	add.u32 	%r868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 10;
	shr.b32 	%rhs, %r854, 22;
	add.u32 	%r869, %lhs, %rhs;
	}
	xor.b32  	%r870, %r868, %r869;
	xor.b32  	%r871, %r870, %r867;
	and.b32  	%r872, %r854, %r830;
	or.b32  	%r873, %r854, %r830;
	and.b32  	%r874, %r873, %r806;
	or.b32  	%r875, %r874, %r872;
	add.s32 	%r876, %r866, %r782;
	add.s32 	%r877, %r871, %r875;
	add.s32 	%r878, %r877, %r866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 26;
	shr.b32 	%rhs, %r876, 6;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 21;
	shr.b32 	%rhs, %r876, 11;
	add.u32 	%r880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 7;
	shr.b32 	%rhs, %r876, 25;
	add.u32 	%r881, %lhs, %rhs;
	}
	xor.b32  	%r882, %r880, %r881;
	xor.b32  	%r883, %r882, %r879;
	xor.b32  	%r884, %r852, %r828;
	and.b32  	%r885, %r876, %r884;
	xor.b32  	%r886, %r885, %r828;
	add.s32 	%r887, %r458, %r804;
	add.s32 	%r888, %r887, %r886;
	add.s32 	%r889, %r888, %r883;
	add.s32 	%r890, %r889, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 30;
	shr.b32 	%rhs, %r878, 2;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 19;
	shr.b32 	%rhs, %r878, 13;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 10;
	shr.b32 	%rhs, %r878, 22;
	add.u32 	%r893, %lhs, %rhs;
	}
	xor.b32  	%r894, %r892, %r893;
	xor.b32  	%r895, %r894, %r891;
	and.b32  	%r896, %r878, %r854;
	or.b32  	%r897, %r878, %r854;
	and.b32  	%r898, %r897, %r830;
	or.b32  	%r899, %r898, %r896;
	add.s32 	%r900, %r890, %r806;
	add.s32 	%r901, %r895, %r899;
	add.s32 	%r902, %r901, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 26;
	shr.b32 	%rhs, %r900, 6;
	add.u32 	%r903, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 21;
	shr.b32 	%rhs, %r900, 11;
	add.u32 	%r904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 7;
	shr.b32 	%rhs, %r900, 25;
	add.u32 	%r905, %lhs, %rhs;
	}
	xor.b32  	%r906, %r904, %r905;
	xor.b32  	%r907, %r906, %r903;
	xor.b32  	%r908, %r876, %r852;
	and.b32  	%r909, %r900, %r908;
	xor.b32  	%r910, %r909, %r852;
	add.s32 	%r911, %r495, %r828;
	add.s32 	%r912, %r911, %r910;
	add.s32 	%r913, %r912, %r907;
	add.s32 	%r914, %r913, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 30;
	shr.b32 	%rhs, %r902, 2;
	add.u32 	%r915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 19;
	shr.b32 	%rhs, %r902, 13;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r902, 10;
	shr.b32 	%rhs, %r902, 22;
	add.u32 	%r917, %lhs, %rhs;
	}
	xor.b32  	%r918, %r916, %r917;
	xor.b32  	%r919, %r918, %r915;
	and.b32  	%r920, %r902, %r878;
	or.b32  	%r921, %r902, %r878;
	and.b32  	%r922, %r921, %r854;
	or.b32  	%r923, %r922, %r920;
	add.s32 	%r924, %r914, %r830;
	add.s32 	%r925, %r919, %r923;
	add.s32 	%r926, %r925, %r914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 26;
	shr.b32 	%rhs, %r924, 6;
	add.u32 	%r927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 21;
	shr.b32 	%rhs, %r924, 11;
	add.u32 	%r928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 7;
	shr.b32 	%rhs, %r924, 25;
	add.u32 	%r929, %lhs, %rhs;
	}
	xor.b32  	%r930, %r928, %r929;
	xor.b32  	%r931, %r930, %r927;
	xor.b32  	%r932, %r900, %r876;
	and.b32  	%r933, %r924, %r932;
	xor.b32  	%r934, %r933, %r876;
	add.s32 	%r935, %r532, %r852;
	add.s32 	%r936, %r935, %r934;
	add.s32 	%r937, %r936, %r931;
	add.s32 	%r938, %r937, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 30;
	shr.b32 	%rhs, %r926, 2;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 19;
	shr.b32 	%rhs, %r926, 13;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 10;
	shr.b32 	%rhs, %r926, 22;
	add.u32 	%r941, %lhs, %rhs;
	}
	xor.b32  	%r942, %r940, %r941;
	xor.b32  	%r943, %r942, %r939;
	and.b32  	%r944, %r926, %r902;
	or.b32  	%r945, %r926, %r902;
	and.b32  	%r946, %r945, %r878;
	or.b32  	%r947, %r946, %r944;
	add.s32 	%r948, %r938, %r854;
	add.s32 	%r949, %r943, %r947;
	add.s32 	%r950, %r949, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 26;
	shr.b32 	%rhs, %r948, 6;
	add.u32 	%r951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 21;
	shr.b32 	%rhs, %r948, 11;
	add.u32 	%r952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 7;
	shr.b32 	%rhs, %r948, 25;
	add.u32 	%r953, %lhs, %rhs;
	}
	xor.b32  	%r954, %r952, %r953;
	xor.b32  	%r955, %r954, %r951;
	xor.b32  	%r956, %r924, %r900;
	and.b32  	%r957, %r948, %r956;
	xor.b32  	%r958, %r957, %r900;
	add.s32 	%r959, %r569, %r876;
	add.s32 	%r960, %r959, %r958;
	add.s32 	%r961, %r960, %r955;
	add.s32 	%r962, %r961, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r950, 30;
	shr.b32 	%rhs, %r950, 2;
	add.u32 	%r963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r950, 19;
	shr.b32 	%rhs, %r950, 13;
	add.u32 	%r964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r950, 10;
	shr.b32 	%rhs, %r950, 22;
	add.u32 	%r965, %lhs, %rhs;
	}
	xor.b32  	%r966, %r964, %r965;
	xor.b32  	%r967, %r966, %r963;
	and.b32  	%r968, %r950, %r926;
	or.b32  	%r969, %r950, %r926;
	and.b32  	%r970, %r969, %r902;
	or.b32  	%r971, %r970, %r968;
	add.s32 	%r972, %r962, %r878;
	add.s32 	%r973, %r967, %r971;
	add.s32 	%r974, %r973, %r962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 26;
	shr.b32 	%rhs, %r972, 6;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 21;
	shr.b32 	%rhs, %r972, 11;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 7;
	shr.b32 	%rhs, %r972, 25;
	add.u32 	%r977, %lhs, %rhs;
	}
	xor.b32  	%r978, %r976, %r977;
	xor.b32  	%r979, %r978, %r975;
	xor.b32  	%r980, %r948, %r924;
	and.b32  	%r981, %r972, %r980;
	xor.b32  	%r982, %r981, %r924;
	add.s32 	%r983, %r606, %r900;
	add.s32 	%r984, %r983, %r982;
	add.s32 	%r985, %r984, %r979;
	add.s32 	%r986, %r985, -1046744716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 30;
	shr.b32 	%rhs, %r974, 2;
	add.u32 	%r987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 19;
	shr.b32 	%rhs, %r974, 13;
	add.u32 	%r988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 10;
	shr.b32 	%rhs, %r974, 22;
	add.u32 	%r989, %lhs, %rhs;
	}
	xor.b32  	%r990, %r988, %r989;
	xor.b32  	%r991, %r990, %r987;
	and.b32  	%r992, %r974, %r950;
	or.b32  	%r993, %r974, %r950;
	and.b32  	%r994, %r993, %r926;
	or.b32  	%r995, %r994, %r992;
	add.s32 	%r996, %r986, %r902;
	add.s32 	%r997, %r991, %r995;
	add.s32 	%r998, %r997, %r986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 26;
	shr.b32 	%rhs, %r996, 6;
	add.u32 	%r999, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 21;
	shr.b32 	%rhs, %r996, 11;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 7;
	shr.b32 	%rhs, %r996, 25;
	add.u32 	%r1001, %lhs, %rhs;
	}
	xor.b32  	%r1002, %r1000, %r1001;
	xor.b32  	%r1003, %r1002, %r999;
	xor.b32  	%r1004, %r972, %r948;
	and.b32  	%r1005, %r996, %r1004;
	xor.b32  	%r1006, %r1005, %r948;
	shr.u32 	%r1007, %r567, 17;
	shl.b32 	%r1008, %r569, 15;
	or.b32  	%r1009, %r1008, %r1007;
	shr.u32 	%r1010, %r567, 19;
	shl.b32 	%r1011, %r569, 13;
	or.b32  	%r1012, %r1011, %r1010;
	shr.u32 	%r1013, %r569, 10;
	xor.b32  	%r1014, %r1013, %r1009;
	xor.b32  	%r1015, %r1014, %r1012;
	shr.u32 	%r1016, %r88, 7;
	shl.b32 	%r1017, %r84, 25;
	or.b32  	%r1018, %r1017, %r1016;
	shr.u32 	%r1019, %r86, 18;
	shl.b32 	%r1020, %r88, 14;
	or.b32  	%r1021, %r1020, %r1019;
	shr.u32 	%r1022, %r88, 3;
	xor.b32  	%r1023, %r1022, %r1018;
	xor.b32  	%r1024, %r1023, %r1021;
	add.s32 	%r1025, %r384, %r49;
	add.s32 	%r1026, %r1025, %r1015;
	add.s32 	%r1027, %r1026, %r1024;
	st.global.u32 	[%r51+172032], %r1027;
	add.s32 	%r1028, %r1027, %r924;
	add.s32 	%r1029, %r1028, %r1006;
	add.s32 	%r1030, %r1029, %r1003;
	add.s32 	%r1031, %r1030, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 30;
	shr.b32 	%rhs, %r998, 2;
	add.u32 	%r1032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 19;
	shr.b32 	%rhs, %r998, 13;
	add.u32 	%r1033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 10;
	shr.b32 	%rhs, %r998, 22;
	add.u32 	%r1034, %lhs, %rhs;
	}
	xor.b32  	%r1035, %r1033, %r1034;
	xor.b32  	%r1036, %r1035, %r1032;
	and.b32  	%r1037, %r998, %r974;
	or.b32  	%r1038, %r998, %r974;
	and.b32  	%r1039, %r1038, %r950;
	or.b32  	%r1040, %r1039, %r1037;
	add.s32 	%r1041, %r1031, %r926;
	add.s32 	%r1042, %r1036, %r1040;
	add.s32 	%r1043, %r1042, %r1031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 26;
	shr.b32 	%rhs, %r1041, 6;
	add.u32 	%r1044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 21;
	shr.b32 	%rhs, %r1041, 11;
	add.u32 	%r1045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 7;
	shr.b32 	%rhs, %r1041, 25;
	add.u32 	%r1046, %lhs, %rhs;
	}
	xor.b32  	%r1047, %r1045, %r1046;
	xor.b32  	%r1048, %r1047, %r1044;
	xor.b32  	%r1049, %r996, %r972;
	and.b32  	%r1050, %r1041, %r1049;
	xor.b32  	%r1051, %r1050, %r972;
	shr.u32 	%r1052, %r604, 17;
	shl.b32 	%r1053, %r606, 15;
	or.b32  	%r1054, %r1053, %r1052;
	shr.u32 	%r1055, %r604, 19;
	shl.b32 	%r1056, %r606, 13;
	or.b32  	%r1057, %r1056, %r1055;
	shr.u32 	%r1058, %r606, 10;
	xor.b32  	%r1059, %r1058, %r1054;
	xor.b32  	%r1060, %r1059, %r1057;
	shr.u32 	%r1061, %r125, 7;
	shl.b32 	%r1062, %r121, 25;
	or.b32  	%r1063, %r1062, %r1061;
	shr.u32 	%r1064, %r123, 18;
	shl.b32 	%r1065, %r125, 14;
	or.b32  	%r1066, %r1065, %r1064;
	shr.u32 	%r1067, %r125, 3;
	xor.b32  	%r1068, %r1067, %r1063;
	xor.b32  	%r1069, %r1068, %r1066;
	add.s32 	%r1070, %r1060, %r421;
	add.s32 	%r1071, %r1070, %r88;
	add.s32 	%r1072, %r1071, %r1069;
	st.global.u32 	[%r51+176128], %r1072;
	add.s32 	%r1073, %r1072, %r948;
	add.s32 	%r1074, %r1073, %r1051;
	add.s32 	%r1075, %r1074, %r1048;
	add.s32 	%r1076, %r1075, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 30;
	shr.b32 	%rhs, %r1043, 2;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 19;
	shr.b32 	%rhs, %r1043, 13;
	add.u32 	%r1078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 10;
	shr.b32 	%rhs, %r1043, 22;
	add.u32 	%r1079, %lhs, %rhs;
	}
	xor.b32  	%r1080, %r1078, %r1079;
	xor.b32  	%r1081, %r1080, %r1077;
	and.b32  	%r1082, %r1043, %r998;
	or.b32  	%r1083, %r1043, %r998;
	and.b32  	%r1084, %r1083, %r974;
	or.b32  	%r1085, %r1084, %r1082;
	add.s32 	%r1086, %r1076, %r950;
	add.s32 	%r1087, %r1081, %r1085;
	add.s32 	%r1088, %r1087, %r1076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 26;
	shr.b32 	%rhs, %r1086, 6;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 21;
	shr.b32 	%rhs, %r1086, 11;
	add.u32 	%r1090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 7;
	shr.b32 	%rhs, %r1086, 25;
	add.u32 	%r1091, %lhs, %rhs;
	}
	xor.b32  	%r1092, %r1090, %r1091;
	xor.b32  	%r1093, %r1092, %r1089;
	xor.b32  	%r1094, %r1041, %r996;
	and.b32  	%r1095, %r1086, %r1094;
	xor.b32  	%r1096, %r1095, %r996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 15;
	shr.b32 	%rhs, %r1027, 17;
	add.u32 	%r1097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 13;
	shr.b32 	%rhs, %r1027, 19;
	add.u32 	%r1098, %lhs, %rhs;
	}
	shr.u32 	%r1099, %r1027, 10;
	xor.b32  	%r1100, %r1099, %r1097;
	xor.b32  	%r1101, %r1100, %r1098;
	shr.u32 	%r1102, %r162, 7;
	shl.b32 	%r1103, %r158, 25;
	or.b32  	%r1104, %r1103, %r1102;
	shr.u32 	%r1105, %r160, 18;
	shl.b32 	%r1106, %r162, 14;
	or.b32  	%r1107, %r1106, %r1105;
	shr.u32 	%r1108, %r162, 3;
	xor.b32  	%r1109, %r1108, %r1104;
	xor.b32  	%r1110, %r1109, %r1107;
	add.s32 	%r1111, %r1101, %r458;
	add.s32 	%r1112, %r1111, %r125;
	add.s32 	%r1113, %r1112, %r1110;
	st.global.u32 	[%r51+180224], %r1113;
	add.s32 	%r1114, %r1113, %r972;
	add.s32 	%r1115, %r1114, %r1096;
	add.s32 	%r1116, %r1115, %r1093;
	add.s32 	%r1117, %r1116, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 30;
	shr.b32 	%rhs, %r1088, 2;
	add.u32 	%r1118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 19;
	shr.b32 	%rhs, %r1088, 13;
	add.u32 	%r1119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 10;
	shr.b32 	%rhs, %r1088, 22;
	add.u32 	%r1120, %lhs, %rhs;
	}
	xor.b32  	%r1121, %r1119, %r1120;
	xor.b32  	%r1122, %r1121, %r1118;
	and.b32  	%r1123, %r1088, %r1043;
	or.b32  	%r1124, %r1088, %r1043;
	and.b32  	%r1125, %r1124, %r998;
	or.b32  	%r1126, %r1125, %r1123;
	add.s32 	%r1127, %r1117, %r974;
	add.s32 	%r1128, %r1122, %r1126;
	add.s32 	%r1129, %r1128, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 26;
	shr.b32 	%rhs, %r1127, 6;
	add.u32 	%r1130, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 21;
	shr.b32 	%rhs, %r1127, 11;
	add.u32 	%r1131, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1127, 7;
	shr.b32 	%rhs, %r1127, 25;
	add.u32 	%r1132, %lhs, %rhs;
	}
	xor.b32  	%r1133, %r1131, %r1132;
	xor.b32  	%r1134, %r1133, %r1130;
	xor.b32  	%r1135, %r1086, %r1041;
	and.b32  	%r1136, %r1127, %r1135;
	xor.b32  	%r1137, %r1136, %r1041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 15;
	shr.b32 	%rhs, %r1072, 17;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 13;
	shr.b32 	%rhs, %r1072, 19;
	add.u32 	%r1139, %lhs, %rhs;
	}
	shr.u32 	%r1140, %r1072, 10;
	xor.b32  	%r1141, %r1140, %r1138;
	xor.b32  	%r1142, %r1141, %r1139;
	shr.u32 	%r1143, %r199, 7;
	shl.b32 	%r1144, %r195, 25;
	or.b32  	%r1145, %r1144, %r1143;
	shr.u32 	%r1146, %r197, 18;
	shl.b32 	%r1147, %r199, 14;
	or.b32  	%r1148, %r1147, %r1146;
	shr.u32 	%r1149, %r199, 3;
	xor.b32  	%r1150, %r1149, %r1145;
	xor.b32  	%r1151, %r1150, %r1148;
	add.s32 	%r1152, %r1142, %r495;
	add.s32 	%r1153, %r1152, %r162;
	add.s32 	%r1154, %r1153, %r1151;
	st.global.u32 	[%r51+184320], %r1154;
	add.s32 	%r1155, %r1154, %r996;
	add.s32 	%r1156, %r1155, %r1137;
	add.s32 	%r1157, %r1156, %r1134;
	add.s32 	%r1158, %r1157, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1129, 30;
	shr.b32 	%rhs, %r1129, 2;
	add.u32 	%r1159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1129, 19;
	shr.b32 	%rhs, %r1129, 13;
	add.u32 	%r1160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1129, 10;
	shr.b32 	%rhs, %r1129, 22;
	add.u32 	%r1161, %lhs, %rhs;
	}
	xor.b32  	%r1162, %r1160, %r1161;
	xor.b32  	%r1163, %r1162, %r1159;
	and.b32  	%r1164, %r1129, %r1088;
	or.b32  	%r1165, %r1129, %r1088;
	and.b32  	%r1166, %r1165, %r1043;
	or.b32  	%r1167, %r1166, %r1164;
	add.s32 	%r1168, %r1158, %r998;
	add.s32 	%r1169, %r1163, %r1167;
	add.s32 	%r1170, %r1169, %r1158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 26;
	shr.b32 	%rhs, %r1168, 6;
	add.u32 	%r1171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 21;
	shr.b32 	%rhs, %r1168, 11;
	add.u32 	%r1172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 7;
	shr.b32 	%rhs, %r1168, 25;
	add.u32 	%r1173, %lhs, %rhs;
	}
	xor.b32  	%r1174, %r1172, %r1173;
	xor.b32  	%r1175, %r1174, %r1171;
	xor.b32  	%r1176, %r1127, %r1086;
	and.b32  	%r1177, %r1168, %r1176;
	xor.b32  	%r1178, %r1177, %r1086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 15;
	shr.b32 	%rhs, %r1113, 17;
	add.u32 	%r1179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 13;
	shr.b32 	%rhs, %r1113, 19;
	add.u32 	%r1180, %lhs, %rhs;
	}
	shr.u32 	%r1181, %r1113, 10;
	xor.b32  	%r1182, %r1181, %r1179;
	xor.b32  	%r1183, %r1182, %r1180;
	shr.u32 	%r1184, %r236, 7;
	shl.b32 	%r1185, %r232, 25;
	or.b32  	%r1186, %r1185, %r1184;
	shr.u32 	%r1187, %r234, 18;
	shl.b32 	%r1188, %r236, 14;
	or.b32  	%r1189, %r1188, %r1187;
	shr.u32 	%r1190, %r236, 3;
	xor.b32  	%r1191, %r1190, %r1186;
	xor.b32  	%r1192, %r1191, %r1189;
	add.s32 	%r1193, %r1183, %r532;
	add.s32 	%r1194, %r1193, %r199;
	add.s32 	%r1195, %r1194, %r1192;
	st.global.u32 	[%r51+188416], %r1195;
	add.s32 	%r1196, %r1195, %r1041;
	add.s32 	%r1197, %r1196, %r1178;
	add.s32 	%r1198, %r1197, %r1175;
	add.s32 	%r1199, %r1198, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 30;
	shr.b32 	%rhs, %r1170, 2;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 19;
	shr.b32 	%rhs, %r1170, 13;
	add.u32 	%r1201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1170, 10;
	shr.b32 	%rhs, %r1170, 22;
	add.u32 	%r1202, %lhs, %rhs;
	}
	xor.b32  	%r1203, %r1201, %r1202;
	xor.b32  	%r1204, %r1203, %r1200;
	and.b32  	%r1205, %r1170, %r1129;
	or.b32  	%r1206, %r1170, %r1129;
	and.b32  	%r1207, %r1206, %r1088;
	or.b32  	%r1208, %r1207, %r1205;
	add.s32 	%r1209, %r1199, %r1043;
	add.s32 	%r1210, %r1204, %r1208;
	add.s32 	%r1211, %r1210, %r1199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 26;
	shr.b32 	%rhs, %r1209, 6;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 21;
	shr.b32 	%rhs, %r1209, 11;
	add.u32 	%r1213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 7;
	shr.b32 	%rhs, %r1209, 25;
	add.u32 	%r1214, %lhs, %rhs;
	}
	xor.b32  	%r1215, %r1213, %r1214;
	xor.b32  	%r1216, %r1215, %r1212;
	xor.b32  	%r1217, %r1168, %r1127;
	and.b32  	%r1218, %r1209, %r1217;
	xor.b32  	%r1219, %r1218, %r1127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 15;
	shr.b32 	%rhs, %r1154, 17;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 13;
	shr.b32 	%rhs, %r1154, 19;
	add.u32 	%r1221, %lhs, %rhs;
	}
	shr.u32 	%r1222, %r1154, 10;
	xor.b32  	%r1223, %r1222, %r1220;
	xor.b32  	%r1224, %r1223, %r1221;
	shr.u32 	%r1225, %r273, 7;
	shl.b32 	%r1226, %r269, 25;
	or.b32  	%r1227, %r1226, %r1225;
	shr.u32 	%r1228, %r271, 18;
	shl.b32 	%r1229, %r273, 14;
	or.b32  	%r1230, %r1229, %r1228;
	shr.u32 	%r1231, %r273, 3;
	xor.b32  	%r1232, %r1231, %r1227;
	xor.b32  	%r1233, %r1232, %r1230;
	add.s32 	%r1234, %r1224, %r569;
	add.s32 	%r1235, %r1234, %r236;
	add.s32 	%r1236, %r1235, %r1233;
	st.global.u32 	[%r51+192512], %r1236;
	add.s32 	%r1237, %r1236, %r1086;
	add.s32 	%r1238, %r1237, %r1219;
	add.s32 	%r1239, %r1238, %r1216;
	add.s32 	%r1240, %r1239, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 30;
	shr.b32 	%rhs, %r1211, 2;
	add.u32 	%r1241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 19;
	shr.b32 	%rhs, %r1211, 13;
	add.u32 	%r1242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 10;
	shr.b32 	%rhs, %r1211, 22;
	add.u32 	%r1243, %lhs, %rhs;
	}
	xor.b32  	%r1244, %r1242, %r1243;
	xor.b32  	%r1245, %r1244, %r1241;
	and.b32  	%r1246, %r1211, %r1170;
	or.b32  	%r1247, %r1211, %r1170;
	and.b32  	%r1248, %r1247, %r1129;
	or.b32  	%r1249, %r1248, %r1246;
	add.s32 	%r1250, %r1240, %r1088;
	add.s32 	%r1251, %r1245, %r1249;
	add.s32 	%r1252, %r1251, %r1240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 26;
	shr.b32 	%rhs, %r1250, 6;
	add.u32 	%r1253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 21;
	shr.b32 	%rhs, %r1250, 11;
	add.u32 	%r1254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 7;
	shr.b32 	%rhs, %r1250, 25;
	add.u32 	%r1255, %lhs, %rhs;
	}
	xor.b32  	%r1256, %r1254, %r1255;
	xor.b32  	%r1257, %r1256, %r1253;
	xor.b32  	%r1258, %r1209, %r1168;
	and.b32  	%r1259, %r1250, %r1258;
	xor.b32  	%r1260, %r1259, %r1168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 15;
	shr.b32 	%rhs, %r1195, 17;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 13;
	shr.b32 	%rhs, %r1195, 19;
	add.u32 	%r1262, %lhs, %rhs;
	}
	shr.u32 	%r1263, %r1195, 10;
	xor.b32  	%r1264, %r1263, %r1261;
	xor.b32  	%r1265, %r1264, %r1262;
	shr.u32 	%r1266, %r310, 7;
	shl.b32 	%r1267, %r306, 25;
	or.b32  	%r1268, %r1267, %r1266;
	shr.u32 	%r1269, %r308, 18;
	shl.b32 	%r1270, %r310, 14;
	or.b32  	%r1271, %r1270, %r1269;
	shr.u32 	%r1272, %r310, 3;
	xor.b32  	%r1273, %r1272, %r1268;
	xor.b32  	%r1274, %r1273, %r1271;
	add.s32 	%r1275, %r1265, %r606;
	add.s32 	%r1276, %r1275, %r273;
	add.s32 	%r1277, %r1276, %r1274;
	st.global.u32 	[%r51+196608], %r1277;
	add.s32 	%r1278, %r1277, %r1127;
	add.s32 	%r1279, %r1278, %r1260;
	add.s32 	%r1280, %r1279, %r1257;
	add.s32 	%r1281, %r1280, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 30;
	shr.b32 	%rhs, %r1252, 2;
	add.u32 	%r1282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 19;
	shr.b32 	%rhs, %r1252, 13;
	add.u32 	%r1283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1252, 10;
	shr.b32 	%rhs, %r1252, 22;
	add.u32 	%r1284, %lhs, %rhs;
	}
	xor.b32  	%r1285, %r1283, %r1284;
	xor.b32  	%r1286, %r1285, %r1282;
	and.b32  	%r1287, %r1252, %r1211;
	or.b32  	%r1288, %r1252, %r1211;
	and.b32  	%r1289, %r1288, %r1170;
	or.b32  	%r1290, %r1289, %r1287;
	add.s32 	%r1291, %r1281, %r1129;
	add.s32 	%r1292, %r1286, %r1290;
	add.s32 	%r1293, %r1292, %r1281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 26;
	shr.b32 	%rhs, %r1291, 6;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 21;
	shr.b32 	%rhs, %r1291, 11;
	add.u32 	%r1295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 7;
	shr.b32 	%rhs, %r1291, 25;
	add.u32 	%r1296, %lhs, %rhs;
	}
	xor.b32  	%r1297, %r1295, %r1296;
	xor.b32  	%r1298, %r1297, %r1294;
	xor.b32  	%r1299, %r1250, %r1209;
	and.b32  	%r1300, %r1291, %r1299;
	xor.b32  	%r1301, %r1300, %r1209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 15;
	shr.b32 	%rhs, %r1236, 17;
	add.u32 	%r1302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 13;
	shr.b32 	%rhs, %r1236, 19;
	add.u32 	%r1303, %lhs, %rhs;
	}
	shr.u32 	%r1304, %r1236, 10;
	xor.b32  	%r1305, %r1304, %r1302;
	xor.b32  	%r1306, %r1305, %r1303;
	shr.u32 	%r1307, %r347, 7;
	shl.b32 	%r1308, %r343, 25;
	or.b32  	%r1309, %r1308, %r1307;
	shr.u32 	%r1310, %r345, 18;
	shl.b32 	%r1311, %r347, 14;
	or.b32  	%r1312, %r1311, %r1310;
	shr.u32 	%r1313, %r347, 3;
	xor.b32  	%r1314, %r1313, %r1309;
	xor.b32  	%r1315, %r1314, %r1312;
	add.s32 	%r1316, %r1306, %r1027;
	add.s32 	%r1317, %r1316, %r310;
	add.s32 	%r1318, %r1317, %r1315;
	st.global.u32 	[%r51+200704], %r1318;
	add.s32 	%r1319, %r1318, %r1168;
	add.s32 	%r1320, %r1319, %r1301;
	add.s32 	%r1321, %r1320, %r1298;
	add.s32 	%r1322, %r1321, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 30;
	shr.b32 	%rhs, %r1293, 2;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 19;
	shr.b32 	%rhs, %r1293, 13;
	add.u32 	%r1324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 10;
	shr.b32 	%rhs, %r1293, 22;
	add.u32 	%r1325, %lhs, %rhs;
	}
	xor.b32  	%r1326, %r1324, %r1325;
	xor.b32  	%r1327, %r1326, %r1323;
	and.b32  	%r1328, %r1293, %r1252;
	or.b32  	%r1329, %r1293, %r1252;
	and.b32  	%r1330, %r1329, %r1211;
	or.b32  	%r1331, %r1330, %r1328;
	add.s32 	%r1332, %r1322, %r1170;
	add.s32 	%r1333, %r1327, %r1331;
	add.s32 	%r1334, %r1333, %r1322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1332, 26;
	shr.b32 	%rhs, %r1332, 6;
	add.u32 	%r1335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1332, 21;
	shr.b32 	%rhs, %r1332, 11;
	add.u32 	%r1336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1332, 7;
	shr.b32 	%rhs, %r1332, 25;
	add.u32 	%r1337, %lhs, %rhs;
	}
	xor.b32  	%r1338, %r1336, %r1337;
	xor.b32  	%r1339, %r1338, %r1335;
	xor.b32  	%r1340, %r1291, %r1250;
	and.b32  	%r1341, %r1332, %r1340;
	xor.b32  	%r1342, %r1341, %r1250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 15;
	shr.b32 	%rhs, %r1277, 17;
	add.u32 	%r1343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 13;
	shr.b32 	%rhs, %r1277, 19;
	add.u32 	%r1344, %lhs, %rhs;
	}
	shr.u32 	%r1345, %r1277, 10;
	xor.b32  	%r1346, %r1345, %r1343;
	xor.b32  	%r1347, %r1346, %r1344;
	shr.u32 	%r1348, %r384, 7;
	shl.b32 	%r1349, %r380, 25;
	or.b32  	%r1350, %r1349, %r1348;
	shr.u32 	%r1351, %r382, 18;
	shl.b32 	%r1352, %r384, 14;
	or.b32  	%r1353, %r1352, %r1351;
	shr.u32 	%r1354, %r384, 3;
	xor.b32  	%r1355, %r1354, %r1350;
	xor.b32  	%r1356, %r1355, %r1353;
	add.s32 	%r1357, %r1347, %r1072;
	add.s32 	%r1358, %r1357, %r347;
	add.s32 	%r1359, %r1358, %r1356;
	st.global.u32 	[%r51+204800], %r1359;
	add.s32 	%r1360, %r1209, %r1359;
	add.s32 	%r1361, %r1360, %r1342;
	add.s32 	%r1362, %r1361, %r1339;
	add.s32 	%r1363, %r1362, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 30;
	shr.b32 	%rhs, %r1334, 2;
	add.u32 	%r1364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 19;
	shr.b32 	%rhs, %r1334, 13;
	add.u32 	%r1365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1334, 10;
	shr.b32 	%rhs, %r1334, 22;
	add.u32 	%r1366, %lhs, %rhs;
	}
	xor.b32  	%r1367, %r1365, %r1366;
	xor.b32  	%r1368, %r1367, %r1364;
	and.b32  	%r1369, %r1334, %r1293;
	or.b32  	%r1370, %r1334, %r1293;
	and.b32  	%r1371, %r1370, %r1252;
	or.b32  	%r1372, %r1371, %r1369;
	add.s32 	%r1373, %r1363, %r1211;
	add.s32 	%r1374, %r1368, %r1372;
	add.s32 	%r1375, %r1374, %r1363;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 26;
	shr.b32 	%rhs, %r1373, 6;
	add.u32 	%r1376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 21;
	shr.b32 	%rhs, %r1373, 11;
	add.u32 	%r1377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1373, 7;
	shr.b32 	%rhs, %r1373, 25;
	add.u32 	%r1378, %lhs, %rhs;
	}
	xor.b32  	%r1379, %r1377, %r1378;
	xor.b32  	%r1380, %r1379, %r1376;
	xor.b32  	%r1381, %r1332, %r1291;
	and.b32  	%r1382, %r1373, %r1381;
	xor.b32  	%r1383, %r1382, %r1291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 15;
	shr.b32 	%rhs, %r1318, 17;
	add.u32 	%r1384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 13;
	shr.b32 	%rhs, %r1318, 19;
	add.u32 	%r1385, %lhs, %rhs;
	}
	shr.u32 	%r1386, %r1318, 10;
	xor.b32  	%r1387, %r1386, %r1384;
	xor.b32  	%r1388, %r1387, %r1385;
	shr.u32 	%r1389, %r421, 7;
	shl.b32 	%r1390, %r417, 25;
	or.b32  	%r1391, %r1390, %r1389;
	shr.u32 	%r1392, %r419, 18;
	shl.b32 	%r1393, %r421, 14;
	or.b32  	%r1394, %r1393, %r1392;
	shr.u32 	%r1395, %r421, 3;
	xor.b32  	%r1396, %r1395, %r1391;
	xor.b32  	%r1397, %r1396, %r1394;
	add.s32 	%r1398, %r1388, %r1113;
	add.s32 	%r1399, %r1398, %r384;
	add.s32 	%r1400, %r1399, %r1397;
	st.global.u32 	[%r51+208896], %r1400;
	add.s32 	%r1401, %r1250, %r1400;
	add.s32 	%r1402, %r1401, %r1383;
	add.s32 	%r1403, %r1402, %r1380;
	add.s32 	%r1404, %r1403, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 30;
	shr.b32 	%rhs, %r1375, 2;
	add.u32 	%r1405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 19;
	shr.b32 	%rhs, %r1375, 13;
	add.u32 	%r1406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 10;
	shr.b32 	%rhs, %r1375, 22;
	add.u32 	%r1407, %lhs, %rhs;
	}
	xor.b32  	%r1408, %r1406, %r1407;
	xor.b32  	%r1409, %r1408, %r1405;
	and.b32  	%r1410, %r1375, %r1334;
	or.b32  	%r1411, %r1375, %r1334;
	and.b32  	%r1412, %r1411, %r1293;
	or.b32  	%r1413, %r1412, %r1410;
	add.s32 	%r1414, %r1404, %r1252;
	add.s32 	%r1415, %r1409, %r1413;
	add.s32 	%r1416, %r1415, %r1404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 26;
	shr.b32 	%rhs, %r1414, 6;
	add.u32 	%r1417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 21;
	shr.b32 	%rhs, %r1414, 11;
	add.u32 	%r1418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1414, 7;
	shr.b32 	%rhs, %r1414, 25;
	add.u32 	%r1419, %lhs, %rhs;
	}
	xor.b32  	%r1420, %r1418, %r1419;
	xor.b32  	%r1421, %r1420, %r1417;
	xor.b32  	%r1422, %r1373, %r1332;
	and.b32  	%r1423, %r1414, %r1422;
	xor.b32  	%r1424, %r1423, %r1332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 15;
	shr.b32 	%rhs, %r1359, 17;
	add.u32 	%r1425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 13;
	shr.b32 	%rhs, %r1359, 19;
	add.u32 	%r1426, %lhs, %rhs;
	}
	shr.u32 	%r1427, %r1359, 10;
	xor.b32  	%r1428, %r1427, %r1425;
	xor.b32  	%r1429, %r1428, %r1426;
	shr.u32 	%r1430, %r458, 7;
	shl.b32 	%r1431, %r454, 25;
	or.b32  	%r1432, %r1431, %r1430;
	shr.u32 	%r1433, %r456, 18;
	shl.b32 	%r1434, %r458, 14;
	or.b32  	%r1435, %r1434, %r1433;
	shr.u32 	%r1436, %r458, 3;
	xor.b32  	%r1437, %r1436, %r1432;
	xor.b32  	%r1438, %r1437, %r1435;
	add.s32 	%r1439, %r1429, %r1154;
	add.s32 	%r1440, %r1439, %r421;
	add.s32 	%r1441, %r1440, %r1438;
	st.global.u32 	[%r51+212992], %r1441;
	add.s32 	%r1442, %r1291, %r1441;
	add.s32 	%r1443, %r1442, %r1424;
	add.s32 	%r1444, %r1443, %r1421;
	add.s32 	%r1445, %r1444, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 30;
	shr.b32 	%rhs, %r1416, 2;
	add.u32 	%r1446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 19;
	shr.b32 	%rhs, %r1416, 13;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1416, 10;
	shr.b32 	%rhs, %r1416, 22;
	add.u32 	%r1448, %lhs, %rhs;
	}
	xor.b32  	%r1449, %r1447, %r1448;
	xor.b32  	%r1450, %r1449, %r1446;
	and.b32  	%r1451, %r1416, %r1375;
	or.b32  	%r1452, %r1416, %r1375;
	and.b32  	%r1453, %r1452, %r1334;
	or.b32  	%r1454, %r1453, %r1451;
	add.s32 	%r1455, %r1445, %r1293;
	add.s32 	%r1456, %r1450, %r1454;
	add.s32 	%r1457, %r1456, %r1445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 26;
	shr.b32 	%rhs, %r1455, 6;
	add.u32 	%r1458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 21;
	shr.b32 	%rhs, %r1455, 11;
	add.u32 	%r1459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 7;
	shr.b32 	%rhs, %r1455, 25;
	add.u32 	%r1460, %lhs, %rhs;
	}
	xor.b32  	%r1461, %r1459, %r1460;
	xor.b32  	%r1462, %r1461, %r1458;
	xor.b32  	%r1463, %r1414, %r1373;
	and.b32  	%r1464, %r1455, %r1463;
	xor.b32  	%r1465, %r1464, %r1373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1400, 15;
	shr.b32 	%rhs, %r1400, 17;
	add.u32 	%r1466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1400, 13;
	shr.b32 	%rhs, %r1400, 19;
	add.u32 	%r1467, %lhs, %rhs;
	}
	shr.u32 	%r1468, %r1400, 10;
	xor.b32  	%r1469, %r1468, %r1466;
	xor.b32  	%r1470, %r1469, %r1467;
	shr.u32 	%r1471, %r495, 7;
	shl.b32 	%r1472, %r491, 25;
	or.b32  	%r1473, %r1472, %r1471;
	shr.u32 	%r1474, %r493, 18;
	shl.b32 	%r1475, %r495, 14;
	or.b32  	%r1476, %r1475, %r1474;
	shr.u32 	%r1477, %r495, 3;
	xor.b32  	%r1478, %r1477, %r1473;
	xor.b32  	%r1479, %r1478, %r1476;
	add.s32 	%r1480, %r1470, %r1195;
	add.s32 	%r1481, %r1480, %r458;
	add.s32 	%r1482, %r1481, %r1479;
	st.global.u32 	[%r51+217088], %r1482;
	add.s32 	%r1483, %r1332, %r1482;
	add.s32 	%r1484, %r1483, %r1465;
	add.s32 	%r1485, %r1484, %r1462;
	add.s32 	%r1486, %r1485, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1457, 30;
	shr.b32 	%rhs, %r1457, 2;
	add.u32 	%r1487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1457, 19;
	shr.b32 	%rhs, %r1457, 13;
	add.u32 	%r1488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1457, 10;
	shr.b32 	%rhs, %r1457, 22;
	add.u32 	%r1489, %lhs, %rhs;
	}
	xor.b32  	%r1490, %r1488, %r1489;
	xor.b32  	%r1491, %r1490, %r1487;
	and.b32  	%r1492, %r1457, %r1416;
	or.b32  	%r1493, %r1457, %r1416;
	and.b32  	%r1494, %r1493, %r1375;
	or.b32  	%r1495, %r1494, %r1492;
	add.s32 	%r1496, %r1486, %r1334;
	add.s32 	%r1497, %r1491, %r1495;
	add.s32 	%r1498, %r1497, %r1486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 26;
	shr.b32 	%rhs, %r1496, 6;
	add.u32 	%r1499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 21;
	shr.b32 	%rhs, %r1496, 11;
	add.u32 	%r1500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1496, 7;
	shr.b32 	%rhs, %r1496, 25;
	add.u32 	%r1501, %lhs, %rhs;
	}
	xor.b32  	%r1502, %r1500, %r1501;
	xor.b32  	%r1503, %r1502, %r1499;
	xor.b32  	%r1504, %r1455, %r1414;
	and.b32  	%r1505, %r1496, %r1504;
	xor.b32  	%r1506, %r1505, %r1414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 15;
	shr.b32 	%rhs, %r1441, 17;
	add.u32 	%r1507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 13;
	shr.b32 	%rhs, %r1441, 19;
	add.u32 	%r1508, %lhs, %rhs;
	}
	shr.u32 	%r1509, %r1441, 10;
	xor.b32  	%r1510, %r1509, %r1507;
	xor.b32  	%r1511, %r1510, %r1508;
	shr.u32 	%r1512, %r532, 7;
	shl.b32 	%r1513, %r528, 25;
	or.b32  	%r1514, %r1513, %r1512;
	shr.u32 	%r1515, %r530, 18;
	shl.b32 	%r1516, %r532, 14;
	or.b32  	%r1517, %r1516, %r1515;
	shr.u32 	%r1518, %r532, 3;
	xor.b32  	%r1519, %r1518, %r1514;
	xor.b32  	%r1520, %r1519, %r1517;
	add.s32 	%r1521, %r1511, %r1236;
	add.s32 	%r1522, %r1521, %r495;
	add.s32 	%r1523, %r1522, %r1520;
	st.global.u32 	[%r51+221184], %r1523;
	add.s32 	%r1524, %r1373, %r1506;
	add.s32 	%r1525, %r1524, %r1503;
	add.s32 	%r1526, %r1525, %r1523;
	add.s32 	%r1527, %r1526, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 30;
	shr.b32 	%rhs, %r1498, 2;
	add.u32 	%r1528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 19;
	shr.b32 	%rhs, %r1498, 13;
	add.u32 	%r1529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 10;
	shr.b32 	%rhs, %r1498, 22;
	add.u32 	%r1530, %lhs, %rhs;
	}
	xor.b32  	%r1531, %r1529, %r1530;
	xor.b32  	%r1532, %r1531, %r1528;
	and.b32  	%r1533, %r1498, %r1457;
	or.b32  	%r1534, %r1498, %r1457;
	and.b32  	%r1535, %r1534, %r1416;
	or.b32  	%r1536, %r1535, %r1533;
	add.s32 	%r1537, %r1527, %r1375;
	add.s32 	%r1538, %r1532, %r1536;
	add.s32 	%r1539, %r1538, %r1527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1537, 26;
	shr.b32 	%rhs, %r1537, 6;
	add.u32 	%r1540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1537, 21;
	shr.b32 	%rhs, %r1537, 11;
	add.u32 	%r1541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1537, 7;
	shr.b32 	%rhs, %r1537, 25;
	add.u32 	%r1542, %lhs, %rhs;
	}
	xor.b32  	%r1543, %r1541, %r1542;
	xor.b32  	%r1544, %r1543, %r1540;
	xor.b32  	%r1545, %r1496, %r1455;
	and.b32  	%r1546, %r1537, %r1545;
	xor.b32  	%r1547, %r1546, %r1455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 15;
	shr.b32 	%rhs, %r1482, 17;
	add.u32 	%r1548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 13;
	shr.b32 	%rhs, %r1482, 19;
	add.u32 	%r1549, %lhs, %rhs;
	}
	shr.u32 	%r1550, %r1482, 10;
	xor.b32  	%r1551, %r1550, %r1548;
	xor.b32  	%r1552, %r1551, %r1549;
	shr.u32 	%r1553, %r569, 7;
	shl.b32 	%r1554, %r565, 25;
	or.b32  	%r1555, %r1554, %r1553;
	shr.u32 	%r1556, %r567, 18;
	shl.b32 	%r1557, %r569, 14;
	or.b32  	%r1558, %r1557, %r1556;
	shr.u32 	%r1559, %r569, 3;
	xor.b32  	%r1560, %r1559, %r1555;
	xor.b32  	%r1561, %r1560, %r1558;
	add.s32 	%r1562, %r1552, %r1277;
	add.s32 	%r1563, %r1562, %r532;
	add.s32 	%r1564, %r1563, %r1561;
	st.global.u32 	[%r51+225280], %r1564;
	add.s32 	%r1565, %r1414, %r1547;
	add.s32 	%r1566, %r1565, %r1544;
	add.s32 	%r1567, %r1566, %r1564;
	add.s32 	%r1568, %r1567, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 30;
	shr.b32 	%rhs, %r1539, 2;
	add.u32 	%r1569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 19;
	shr.b32 	%rhs, %r1539, 13;
	add.u32 	%r1570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 10;
	shr.b32 	%rhs, %r1539, 22;
	add.u32 	%r1571, %lhs, %rhs;
	}
	xor.b32  	%r1572, %r1570, %r1571;
	xor.b32  	%r1573, %r1572, %r1569;
	and.b32  	%r1574, %r1539, %r1498;
	or.b32  	%r1575, %r1539, %r1498;
	and.b32  	%r1576, %r1575, %r1457;
	or.b32  	%r1577, %r1576, %r1574;
	add.s32 	%r1578, %r1568, %r1416;
	add.s32 	%r1579, %r1573, %r1577;
	add.s32 	%r1580, %r1579, %r1568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 26;
	shr.b32 	%rhs, %r1578, 6;
	add.u32 	%r1581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 21;
	shr.b32 	%rhs, %r1578, 11;
	add.u32 	%r1582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1578, 7;
	shr.b32 	%rhs, %r1578, 25;
	add.u32 	%r1583, %lhs, %rhs;
	}
	xor.b32  	%r1584, %r1582, %r1583;
	xor.b32  	%r1585, %r1584, %r1581;
	xor.b32  	%r1586, %r1537, %r1496;
	and.b32  	%r1587, %r1578, %r1586;
	xor.b32  	%r1588, %r1587, %r1496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 15;
	shr.b32 	%rhs, %r1523, 17;
	add.u32 	%r1589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 13;
	shr.b32 	%rhs, %r1523, 19;
	add.u32 	%r1590, %lhs, %rhs;
	}
	shr.u32 	%r1591, %r1523, 10;
	xor.b32  	%r1592, %r1591, %r1589;
	xor.b32  	%r1593, %r1592, %r1590;
	shr.u32 	%r1594, %r606, 7;
	shl.b32 	%r1595, %r602, 25;
	or.b32  	%r1596, %r1595, %r1594;
	shr.u32 	%r1597, %r604, 18;
	shl.b32 	%r1598, %r606, 14;
	or.b32  	%r1599, %r1598, %r1597;
	shr.u32 	%r1600, %r606, 3;
	xor.b32  	%r1601, %r1600, %r1596;
	xor.b32  	%r1602, %r1601, %r1599;
	add.s32 	%r1603, %r1593, %r1318;
	add.s32 	%r1604, %r1603, %r569;
	add.s32 	%r1605, %r1604, %r1602;
	st.global.u32 	[%r51+229376], %r1605;
	add.s32 	%r1606, %r1455, %r1588;
	add.s32 	%r1607, %r1606, %r1585;
	add.s32 	%r1608, %r1607, %r1605;
	add.s32 	%r1609, %r1608, 113926993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 30;
	shr.b32 	%rhs, %r1580, 2;
	add.u32 	%r1610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 19;
	shr.b32 	%rhs, %r1580, 13;
	add.u32 	%r1611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 10;
	shr.b32 	%rhs, %r1580, 22;
	add.u32 	%r1612, %lhs, %rhs;
	}
	xor.b32  	%r1613, %r1611, %r1612;
	xor.b32  	%r1614, %r1613, %r1610;
	and.b32  	%r1615, %r1580, %r1539;
	or.b32  	%r1616, %r1580, %r1539;
	and.b32  	%r1617, %r1616, %r1498;
	or.b32  	%r1618, %r1617, %r1615;
	add.s32 	%r1619, %r1609, %r1457;
	add.s32 	%r1620, %r1614, %r1618;
	add.s32 	%r1621, %r1620, %r1609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 26;
	shr.b32 	%rhs, %r1619, 6;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 21;
	shr.b32 	%rhs, %r1619, 11;
	add.u32 	%r1623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 7;
	shr.b32 	%rhs, %r1619, 25;
	add.u32 	%r1624, %lhs, %rhs;
	}
	xor.b32  	%r1625, %r1623, %r1624;
	xor.b32  	%r1626, %r1625, %r1622;
	xor.b32  	%r1627, %r1578, %r1537;
	and.b32  	%r1628, %r1619, %r1627;
	xor.b32  	%r1629, %r1628, %r1537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 15;
	shr.b32 	%rhs, %r1564, 17;
	add.u32 	%r1630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 13;
	shr.b32 	%rhs, %r1564, 19;
	add.u32 	%r1631, %lhs, %rhs;
	}
	shr.u32 	%r1632, %r1564, 10;
	xor.b32  	%r1633, %r1632, %r1630;
	xor.b32  	%r1634, %r1633, %r1631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 25;
	shr.b32 	%rhs, %r1027, 7;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 14;
	shr.b32 	%rhs, %r1027, 18;
	add.u32 	%r1636, %lhs, %rhs;
	}
	shr.u32 	%r1637, %r1027, 3;
	xor.b32  	%r1638, %r1637, %r1635;
	xor.b32  	%r1639, %r1638, %r1636;
	add.s32 	%r1640, %r1634, %r1359;
	add.s32 	%r1641, %r1640, %r606;
	add.s32 	%r1642, %r1641, %r1639;
	st.global.u32 	[%r51+233472], %r1642;
	add.s32 	%r1643, %r1496, %r1629;
	add.s32 	%r1644, %r1643, %r1626;
	add.s32 	%r1645, %r1644, %r1642;
	add.s32 	%r1646, %r1645, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 30;
	shr.b32 	%rhs, %r1621, 2;
	add.u32 	%r1647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 19;
	shr.b32 	%rhs, %r1621, 13;
	add.u32 	%r1648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 10;
	shr.b32 	%rhs, %r1621, 22;
	add.u32 	%r1649, %lhs, %rhs;
	}
	xor.b32  	%r1650, %r1648, %r1649;
	xor.b32  	%r1651, %r1650, %r1647;
	and.b32  	%r1652, %r1621, %r1580;
	or.b32  	%r1653, %r1621, %r1580;
	and.b32  	%r1654, %r1653, %r1539;
	or.b32  	%r1655, %r1654, %r1652;
	add.s32 	%r1656, %r1646, %r1498;
	add.s32 	%r1657, %r1651, %r1655;
	add.s32 	%r1658, %r1657, %r1646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1656, 26;
	shr.b32 	%rhs, %r1656, 6;
	add.u32 	%r1659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1656, 21;
	shr.b32 	%rhs, %r1656, 11;
	add.u32 	%r1660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1656, 7;
	shr.b32 	%rhs, %r1656, 25;
	add.u32 	%r1661, %lhs, %rhs;
	}
	xor.b32  	%r1662, %r1660, %r1661;
	xor.b32  	%r1663, %r1662, %r1659;
	xor.b32  	%r1664, %r1619, %r1578;
	and.b32  	%r1665, %r1656, %r1664;
	xor.b32  	%r1666, %r1665, %r1578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1605, 15;
	shr.b32 	%rhs, %r1605, 17;
	add.u32 	%r1667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1605, 13;
	shr.b32 	%rhs, %r1605, 19;
	add.u32 	%r1668, %lhs, %rhs;
	}
	shr.u32 	%r1669, %r1605, 10;
	xor.b32  	%r1670, %r1669, %r1667;
	xor.b32  	%r1671, %r1670, %r1668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 25;
	shr.b32 	%rhs, %r1072, 7;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1072, 14;
	shr.b32 	%rhs, %r1072, 18;
	add.u32 	%r1673, %lhs, %rhs;
	}
	shr.u32 	%r1674, %r1072, 3;
	xor.b32  	%r1675, %r1674, %r1672;
	xor.b32  	%r1676, %r1675, %r1673;
	add.s32 	%r1677, %r1671, %r1400;
	add.s32 	%r1678, %r1677, %r1027;
	add.s32 	%r1679, %r1678, %r1676;
	st.global.u32 	[%r51+237568], %r1679;
	add.s32 	%r1680, %r1537, %r1666;
	add.s32 	%r1681, %r1680, %r1663;
	add.s32 	%r1682, %r1681, %r1679;
	add.s32 	%r1683, %r1682, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 30;
	shr.b32 	%rhs, %r1658, 2;
	add.u32 	%r1684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 19;
	shr.b32 	%rhs, %r1658, 13;
	add.u32 	%r1685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1658, 10;
	shr.b32 	%rhs, %r1658, 22;
	add.u32 	%r1686, %lhs, %rhs;
	}
	xor.b32  	%r1687, %r1685, %r1686;
	xor.b32  	%r1688, %r1687, %r1684;
	and.b32  	%r1689, %r1658, %r1621;
	or.b32  	%r1690, %r1658, %r1621;
	and.b32  	%r1691, %r1690, %r1580;
	or.b32  	%r1692, %r1691, %r1689;
	add.s32 	%r1693, %r1683, %r1539;
	add.s32 	%r1694, %r1688, %r1692;
	add.s32 	%r1695, %r1694, %r1683;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1693, 26;
	shr.b32 	%rhs, %r1693, 6;
	add.u32 	%r1696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1693, 21;
	shr.b32 	%rhs, %r1693, 11;
	add.u32 	%r1697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1693, 7;
	shr.b32 	%rhs, %r1693, 25;
	add.u32 	%r1698, %lhs, %rhs;
	}
	xor.b32  	%r1699, %r1697, %r1698;
	xor.b32  	%r1700, %r1699, %r1696;
	xor.b32  	%r1701, %r1656, %r1619;
	and.b32  	%r1702, %r1693, %r1701;
	xor.b32  	%r1703, %r1702, %r1619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 15;
	shr.b32 	%rhs, %r1642, 17;
	add.u32 	%r1704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 13;
	shr.b32 	%rhs, %r1642, 19;
	add.u32 	%r1705, %lhs, %rhs;
	}
	shr.u32 	%r1706, %r1642, 10;
	xor.b32  	%r1707, %r1706, %r1704;
	xor.b32  	%r1708, %r1707, %r1705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 25;
	shr.b32 	%rhs, %r1113, 7;
	add.u32 	%r1709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 14;
	shr.b32 	%rhs, %r1113, 18;
	add.u32 	%r1710, %lhs, %rhs;
	}
	shr.u32 	%r1711, %r1113, 3;
	xor.b32  	%r1712, %r1711, %r1709;
	xor.b32  	%r1713, %r1712, %r1710;
	add.s32 	%r1714, %r1708, %r1441;
	add.s32 	%r1715, %r1714, %r1072;
	add.s32 	%r1716, %r1715, %r1713;
	st.global.u32 	[%r51+241664], %r1716;
	add.s32 	%r1717, %r1578, %r1703;
	add.s32 	%r1718, %r1717, %r1700;
	add.s32 	%r1719, %r1718, %r1716;
	add.s32 	%r1720, %r1719, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 30;
	shr.b32 	%rhs, %r1695, 2;
	add.u32 	%r1721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 19;
	shr.b32 	%rhs, %r1695, 13;
	add.u32 	%r1722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1695, 10;
	shr.b32 	%rhs, %r1695, 22;
	add.u32 	%r1723, %lhs, %rhs;
	}
	xor.b32  	%r1724, %r1722, %r1723;
	xor.b32  	%r1725, %r1724, %r1721;
	and.b32  	%r1726, %r1695, %r1658;
	or.b32  	%r1727, %r1695, %r1658;
	and.b32  	%r1728, %r1727, %r1621;
	or.b32  	%r1729, %r1728, %r1726;
	add.s32 	%r1730, %r1720, %r1580;
	add.s32 	%r1731, %r1725, %r1729;
	add.s32 	%r1732, %r1731, %r1720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1730, 26;
	shr.b32 	%rhs, %r1730, 6;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1730, 21;
	shr.b32 	%rhs, %r1730, 11;
	add.u32 	%r1734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1730, 7;
	shr.b32 	%rhs, %r1730, 25;
	add.u32 	%r1735, %lhs, %rhs;
	}
	xor.b32  	%r1736, %r1734, %r1735;
	xor.b32  	%r1737, %r1736, %r1733;
	xor.b32  	%r1738, %r1693, %r1656;
	and.b32  	%r1739, %r1730, %r1738;
	xor.b32  	%r1740, %r1739, %r1656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1679, 15;
	shr.b32 	%rhs, %r1679, 17;
	add.u32 	%r1741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1679, 13;
	shr.b32 	%rhs, %r1679, 19;
	add.u32 	%r1742, %lhs, %rhs;
	}
	shr.u32 	%r1743, %r1679, 10;
	xor.b32  	%r1744, %r1743, %r1741;
	xor.b32  	%r1745, %r1744, %r1742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 25;
	shr.b32 	%rhs, %r1154, 7;
	add.u32 	%r1746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 14;
	shr.b32 	%rhs, %r1154, 18;
	add.u32 	%r1747, %lhs, %rhs;
	}
	shr.u32 	%r1748, %r1154, 3;
	xor.b32  	%r1749, %r1748, %r1746;
	xor.b32  	%r1750, %r1749, %r1747;
	add.s32 	%r1751, %r1745, %r1482;
	add.s32 	%r1752, %r1751, %r1113;
	add.s32 	%r1753, %r1752, %r1750;
	st.global.u32 	[%r51+245760], %r1753;
	add.s32 	%r1754, %r1619, %r1740;
	add.s32 	%r1755, %r1754, %r1737;
	add.s32 	%r1756, %r1755, %r1753;
	add.s32 	%r1757, %r1756, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 30;
	shr.b32 	%rhs, %r1732, 2;
	add.u32 	%r1758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 19;
	shr.b32 	%rhs, %r1732, 13;
	add.u32 	%r1759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1732, 10;
	shr.b32 	%rhs, %r1732, 22;
	add.u32 	%r1760, %lhs, %rhs;
	}
	xor.b32  	%r1761, %r1759, %r1760;
	xor.b32  	%r1762, %r1761, %r1758;
	and.b32  	%r1763, %r1732, %r1695;
	or.b32  	%r1764, %r1732, %r1695;
	and.b32  	%r1765, %r1764, %r1658;
	or.b32  	%r1766, %r1765, %r1763;
	add.s32 	%r1767, %r1757, %r1621;
	add.s32 	%r1768, %r1762, %r1766;
	add.s32 	%r1769, %r1768, %r1757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 26;
	shr.b32 	%rhs, %r1767, 6;
	add.u32 	%r1770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 21;
	shr.b32 	%rhs, %r1767, 11;
	add.u32 	%r1771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1767, 7;
	shr.b32 	%rhs, %r1767, 25;
	add.u32 	%r1772, %lhs, %rhs;
	}
	xor.b32  	%r1773, %r1771, %r1772;
	xor.b32  	%r1774, %r1773, %r1770;
	xor.b32  	%r1775, %r1730, %r1693;
	and.b32  	%r1776, %r1767, %r1775;
	xor.b32  	%r1777, %r1776, %r1693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 15;
	shr.b32 	%rhs, %r1716, 17;
	add.u32 	%r1778, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 13;
	shr.b32 	%rhs, %r1716, 19;
	add.u32 	%r1779, %lhs, %rhs;
	}
	shr.u32 	%r1780, %r1716, 10;
	xor.b32  	%r1781, %r1780, %r1778;
	xor.b32  	%r1782, %r1781, %r1779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 25;
	shr.b32 	%rhs, %r1195, 7;
	add.u32 	%r1783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 14;
	shr.b32 	%rhs, %r1195, 18;
	add.u32 	%r1784, %lhs, %rhs;
	}
	shr.u32 	%r1785, %r1195, 3;
	xor.b32  	%r1786, %r1785, %r1783;
	xor.b32  	%r1787, %r1786, %r1784;
	add.s32 	%r1788, %r1782, %r1523;
	add.s32 	%r1789, %r1788, %r1154;
	add.s32 	%r1790, %r1789, %r1787;
	st.global.u32 	[%r51+249856], %r1790;
	add.s32 	%r1791, %r1656, %r1777;
	add.s32 	%r1792, %r1791, %r1774;
	add.s32 	%r1793, %r1792, %r1790;
	add.s32 	%r1794, %r1793, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 30;
	shr.b32 	%rhs, %r1769, 2;
	add.u32 	%r1795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 19;
	shr.b32 	%rhs, %r1769, 13;
	add.u32 	%r1796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 10;
	shr.b32 	%rhs, %r1769, 22;
	add.u32 	%r1797, %lhs, %rhs;
	}
	xor.b32  	%r1798, %r1796, %r1797;
	xor.b32  	%r1799, %r1798, %r1795;
	and.b32  	%r1800, %r1769, %r1732;
	or.b32  	%r1801, %r1769, %r1732;
	and.b32  	%r1802, %r1801, %r1695;
	or.b32  	%r1803, %r1802, %r1800;
	add.s32 	%r1804, %r1794, %r1658;
	add.s32 	%r1805, %r1799, %r1803;
	add.s32 	%r1806, %r1805, %r1794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 26;
	shr.b32 	%rhs, %r1804, 6;
	add.u32 	%r1807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 21;
	shr.b32 	%rhs, %r1804, 11;
	add.u32 	%r1808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1804, 7;
	shr.b32 	%rhs, %r1804, 25;
	add.u32 	%r1809, %lhs, %rhs;
	}
	xor.b32  	%r1810, %r1808, %r1809;
	xor.b32  	%r1811, %r1810, %r1807;
	xor.b32  	%r1812, %r1767, %r1730;
	and.b32  	%r1813, %r1804, %r1812;
	xor.b32  	%r1814, %r1813, %r1730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 15;
	shr.b32 	%rhs, %r1753, 17;
	add.u32 	%r1815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 13;
	shr.b32 	%rhs, %r1753, 19;
	add.u32 	%r1816, %lhs, %rhs;
	}
	shr.u32 	%r1817, %r1753, 10;
	xor.b32  	%r1818, %r1817, %r1815;
	xor.b32  	%r1819, %r1818, %r1816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 25;
	shr.b32 	%rhs, %r1236, 7;
	add.u32 	%r1820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 14;
	shr.b32 	%rhs, %r1236, 18;
	add.u32 	%r1821, %lhs, %rhs;
	}
	shr.u32 	%r1822, %r1236, 3;
	xor.b32  	%r1823, %r1822, %r1820;
	xor.b32  	%r1824, %r1823, %r1821;
	add.s32 	%r1825, %r1819, %r1564;
	add.s32 	%r1826, %r1825, %r1195;
	add.s32 	%r1827, %r1826, %r1824;
	st.global.u32 	[%r51+253952], %r1827;
	add.s32 	%r1828, %r1693, %r1814;
	add.s32 	%r1829, %r1828, %r1811;
	add.s32 	%r1830, %r1829, %r1827;
	add.s32 	%r1831, %r1830, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 30;
	shr.b32 	%rhs, %r1806, 2;
	add.u32 	%r1832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 19;
	shr.b32 	%rhs, %r1806, 13;
	add.u32 	%r1833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 10;
	shr.b32 	%rhs, %r1806, 22;
	add.u32 	%r1834, %lhs, %rhs;
	}
	xor.b32  	%r1835, %r1833, %r1834;
	xor.b32  	%r1836, %r1835, %r1832;
	and.b32  	%r1837, %r1806, %r1769;
	or.b32  	%r1838, %r1806, %r1769;
	and.b32  	%r1839, %r1838, %r1732;
	or.b32  	%r1840, %r1839, %r1837;
	add.s32 	%r1841, %r1831, %r1695;
	add.s32 	%r1842, %r1836, %r1840;
	add.s32 	%r1843, %r1842, %r1831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 26;
	shr.b32 	%rhs, %r1841, 6;
	add.u32 	%r1844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 21;
	shr.b32 	%rhs, %r1841, 11;
	add.u32 	%r1845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1841, 7;
	shr.b32 	%rhs, %r1841, 25;
	add.u32 	%r1846, %lhs, %rhs;
	}
	xor.b32  	%r1847, %r1845, %r1846;
	xor.b32  	%r1848, %r1847, %r1844;
	xor.b32  	%r1849, %r1804, %r1767;
	and.b32  	%r1850, %r1841, %r1849;
	xor.b32  	%r1851, %r1850, %r1767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 15;
	shr.b32 	%rhs, %r1790, 17;
	add.u32 	%r1852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 13;
	shr.b32 	%rhs, %r1790, 19;
	add.u32 	%r1853, %lhs, %rhs;
	}
	shr.u32 	%r1854, %r1790, 10;
	xor.b32  	%r1855, %r1854, %r1852;
	xor.b32  	%r1856, %r1855, %r1853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 25;
	shr.b32 	%rhs, %r1277, 7;
	add.u32 	%r1857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 14;
	shr.b32 	%rhs, %r1277, 18;
	add.u32 	%r1858, %lhs, %rhs;
	}
	shr.u32 	%r1859, %r1277, 3;
	xor.b32  	%r1860, %r1859, %r1857;
	xor.b32  	%r1861, %r1860, %r1858;
	add.s32 	%r1862, %r1856, %r1605;
	add.s32 	%r1863, %r1862, %r1236;
	add.s32 	%r1864, %r1863, %r1861;
	st.global.u32 	[%r51+258048], %r1864;
	add.s32 	%r1865, %r1730, %r1851;
	add.s32 	%r1866, %r1865, %r1848;
	add.s32 	%r1867, %r1866, %r1864;
	add.s32 	%r1868, %r1867, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 30;
	shr.b32 	%rhs, %r1843, 2;
	add.u32 	%r1869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 19;
	shr.b32 	%rhs, %r1843, 13;
	add.u32 	%r1870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 10;
	shr.b32 	%rhs, %r1843, 22;
	add.u32 	%r1871, %lhs, %rhs;
	}
	xor.b32  	%r1872, %r1870, %r1871;
	xor.b32  	%r1873, %r1872, %r1869;
	and.b32  	%r1874, %r1843, %r1806;
	or.b32  	%r1875, %r1843, %r1806;
	and.b32  	%r1876, %r1875, %r1769;
	or.b32  	%r1877, %r1876, %r1874;
	add.s32 	%r1878, %r1868, %r1732;
	add.s32 	%r1879, %r1873, %r1877;
	add.s32 	%r1880, %r1879, %r1868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 26;
	shr.b32 	%rhs, %r1878, 6;
	add.u32 	%r1881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 21;
	shr.b32 	%rhs, %r1878, 11;
	add.u32 	%r1882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1878, 7;
	shr.b32 	%rhs, %r1878, 25;
	add.u32 	%r1883, %lhs, %rhs;
	}
	xor.b32  	%r1884, %r1882, %r1883;
	xor.b32  	%r1885, %r1884, %r1881;
	xor.b32  	%r1886, %r1841, %r1804;
	and.b32  	%r1887, %r1878, %r1886;
	xor.b32  	%r1888, %r1887, %r1804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1827, 15;
	shr.b32 	%rhs, %r1827, 17;
	add.u32 	%r1889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1827, 13;
	shr.b32 	%rhs, %r1827, 19;
	add.u32 	%r1890, %lhs, %rhs;
	}
	shr.u32 	%r1891, %r1827, 10;
	xor.b32  	%r1892, %r1891, %r1889;
	xor.b32  	%r1893, %r1892, %r1890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 25;
	shr.b32 	%rhs, %r1318, 7;
	add.u32 	%r1894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 14;
	shr.b32 	%rhs, %r1318, 18;
	add.u32 	%r1895, %lhs, %rhs;
	}
	shr.u32 	%r1896, %r1318, 3;
	xor.b32  	%r1897, %r1896, %r1894;
	xor.b32  	%r1898, %r1897, %r1895;
	add.s32 	%r1899, %r1893, %r1642;
	add.s32 	%r1900, %r1899, %r1277;
	add.s32 	%r1901, %r1900, %r1898;
	st.global.u32 	[%r51+262144], %r1901;
	add.s32 	%r1902, %r1767, %r1888;
	add.s32 	%r1903, %r1902, %r1885;
	add.s32 	%r1904, %r1903, %r1901;
	add.s32 	%r1905, %r1904, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 30;
	shr.b32 	%rhs, %r1880, 2;
	add.u32 	%r1906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 19;
	shr.b32 	%rhs, %r1880, 13;
	add.u32 	%r1907, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1880, 10;
	shr.b32 	%rhs, %r1880, 22;
	add.u32 	%r1908, %lhs, %rhs;
	}
	xor.b32  	%r1909, %r1907, %r1908;
	xor.b32  	%r1910, %r1909, %r1906;
	and.b32  	%r1911, %r1880, %r1843;
	or.b32  	%r1912, %r1880, %r1843;
	and.b32  	%r1913, %r1912, %r1806;
	or.b32  	%r1914, %r1913, %r1911;
	add.s32 	%r1915, %r1905, %r1769;
	add.s32 	%r1916, %r1910, %r1914;
	add.s32 	%r1917, %r1916, %r1905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 26;
	shr.b32 	%rhs, %r1915, 6;
	add.u32 	%r1918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 21;
	shr.b32 	%rhs, %r1915, 11;
	add.u32 	%r1919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1915, 7;
	shr.b32 	%rhs, %r1915, 25;
	add.u32 	%r1920, %lhs, %rhs;
	}
	xor.b32  	%r1921, %r1919, %r1920;
	xor.b32  	%r1922, %r1921, %r1918;
	xor.b32  	%r1923, %r1878, %r1841;
	and.b32  	%r1924, %r1915, %r1923;
	xor.b32  	%r1925, %r1924, %r1841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1864, 15;
	shr.b32 	%rhs, %r1864, 17;
	add.u32 	%r1926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1864, 13;
	shr.b32 	%rhs, %r1864, 19;
	add.u32 	%r1927, %lhs, %rhs;
	}
	shr.u32 	%r1928, %r1864, 10;
	xor.b32  	%r1929, %r1928, %r1926;
	xor.b32  	%r1930, %r1929, %r1927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 25;
	shr.b32 	%rhs, %r1359, 7;
	add.u32 	%r1931, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 14;
	shr.b32 	%rhs, %r1359, 18;
	add.u32 	%r1932, %lhs, %rhs;
	}
	shr.u32 	%r1933, %r1359, 3;
	xor.b32  	%r1934, %r1933, %r1931;
	xor.b32  	%r1935, %r1934, %r1932;
	add.s32 	%r1936, %r1930, %r1679;
	add.s32 	%r1937, %r1936, %r1318;
	add.s32 	%r1938, %r1937, %r1935;
	st.global.u32 	[%r51+266240], %r1938;
	add.s32 	%r1939, %r1804, %r1925;
	add.s32 	%r1940, %r1939, %r1922;
	add.s32 	%r1941, %r1940, %r1938;
	add.s32 	%r1942, %r1941, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 30;
	shr.b32 	%rhs, %r1917, 2;
	add.u32 	%r1943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 19;
	shr.b32 	%rhs, %r1917, 13;
	add.u32 	%r1944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1917, 10;
	shr.b32 	%rhs, %r1917, 22;
	add.u32 	%r1945, %lhs, %rhs;
	}
	xor.b32  	%r1946, %r1944, %r1945;
	xor.b32  	%r1947, %r1946, %r1943;
	and.b32  	%r1948, %r1917, %r1880;
	or.b32  	%r1949, %r1917, %r1880;
	and.b32  	%r1950, %r1949, %r1843;
	or.b32  	%r1951, %r1950, %r1948;
	add.s32 	%r1952, %r1942, %r1806;
	add.s32 	%r1953, %r1947, %r1951;
	add.s32 	%r1954, %r1953, %r1942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1952, 26;
	shr.b32 	%rhs, %r1952, 6;
	add.u32 	%r1955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1952, 21;
	shr.b32 	%rhs, %r1952, 11;
	add.u32 	%r1956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1952, 7;
	shr.b32 	%rhs, %r1952, 25;
	add.u32 	%r1957, %lhs, %rhs;
	}
	xor.b32  	%r1958, %r1956, %r1957;
	xor.b32  	%r1959, %r1958, %r1955;
	xor.b32  	%r1960, %r1915, %r1878;
	and.b32  	%r1961, %r1952, %r1960;
	xor.b32  	%r1962, %r1961, %r1878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 15;
	shr.b32 	%rhs, %r1901, 17;
	add.u32 	%r1963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 13;
	shr.b32 	%rhs, %r1901, 19;
	add.u32 	%r1964, %lhs, %rhs;
	}
	shr.u32 	%r1965, %r1901, 10;
	xor.b32  	%r1966, %r1965, %r1963;
	xor.b32  	%r1967, %r1966, %r1964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1400, 25;
	shr.b32 	%rhs, %r1400, 7;
	add.u32 	%r1968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1400, 14;
	shr.b32 	%rhs, %r1400, 18;
	add.u32 	%r1969, %lhs, %rhs;
	}
	shr.u32 	%r1970, %r1400, 3;
	xor.b32  	%r1971, %r1970, %r1968;
	xor.b32  	%r1972, %r1971, %r1969;
	add.s32 	%r1973, %r1967, %r1716;
	add.s32 	%r1974, %r1973, %r1359;
	add.s32 	%r1975, %r1974, %r1972;
	st.global.u32 	[%r51+270336], %r1975;
	add.s32 	%r1976, %r1841, %r1962;
	add.s32 	%r1977, %r1976, %r1959;
	add.s32 	%r1978, %r1977, %r1975;
	add.s32 	%r1979, %r1978, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 30;
	shr.b32 	%rhs, %r1954, 2;
	add.u32 	%r1980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 19;
	shr.b32 	%rhs, %r1954, 13;
	add.u32 	%r1981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 10;
	shr.b32 	%rhs, %r1954, 22;
	add.u32 	%r1982, %lhs, %rhs;
	}
	xor.b32  	%r1983, %r1981, %r1982;
	xor.b32  	%r1984, %r1983, %r1980;
	and.b32  	%r1985, %r1954, %r1917;
	or.b32  	%r1986, %r1954, %r1917;
	and.b32  	%r1987, %r1986, %r1880;
	or.b32  	%r1988, %r1987, %r1985;
	add.s32 	%r1989, %r1979, %r1843;
	add.s32 	%r1990, %r1984, %r1988;
	add.s32 	%r1991, %r1990, %r1979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 26;
	shr.b32 	%rhs, %r1989, 6;
	add.u32 	%r1992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 21;
	shr.b32 	%rhs, %r1989, 11;
	add.u32 	%r1993, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1989, 7;
	shr.b32 	%rhs, %r1989, 25;
	add.u32 	%r1994, %lhs, %rhs;
	}
	xor.b32  	%r1995, %r1993, %r1994;
	xor.b32  	%r1996, %r1995, %r1992;
	xor.b32  	%r1997, %r1952, %r1915;
	and.b32  	%r1998, %r1989, %r1997;
	xor.b32  	%r1999, %r1998, %r1915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1938, 15;
	shr.b32 	%rhs, %r1938, 17;
	add.u32 	%r2000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1938, 13;
	shr.b32 	%rhs, %r1938, 19;
	add.u32 	%r2001, %lhs, %rhs;
	}
	shr.u32 	%r2002, %r1938, 10;
	xor.b32  	%r2003, %r2002, %r2000;
	xor.b32  	%r2004, %r2003, %r2001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 25;
	shr.b32 	%rhs, %r1441, 7;
	add.u32 	%r2005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1441, 14;
	shr.b32 	%rhs, %r1441, 18;
	add.u32 	%r2006, %lhs, %rhs;
	}
	shr.u32 	%r2007, %r1441, 3;
	xor.b32  	%r2008, %r2007, %r2005;
	xor.b32  	%r2009, %r2008, %r2006;
	add.s32 	%r2010, %r2004, %r1753;
	add.s32 	%r2011, %r2010, %r1400;
	add.s32 	%r2012, %r2011, %r2009;
	st.global.u32 	[%r51+274432], %r2012;
	add.s32 	%r2013, %r1878, %r1999;
	add.s32 	%r2014, %r2013, %r1996;
	add.s32 	%r2015, %r2014, %r2012;
	add.s32 	%r2016, %r2015, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1991, 30;
	shr.b32 	%rhs, %r1991, 2;
	add.u32 	%r2017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1991, 19;
	shr.b32 	%rhs, %r1991, 13;
	add.u32 	%r2018, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1991, 10;
	shr.b32 	%rhs, %r1991, 22;
	add.u32 	%r2019, %lhs, %rhs;
	}
	xor.b32  	%r2020, %r2018, %r2019;
	xor.b32  	%r2021, %r2020, %r2017;
	and.b32  	%r2022, %r1991, %r1954;
	or.b32  	%r2023, %r1991, %r1954;
	and.b32  	%r2024, %r2023, %r1917;
	or.b32  	%r2025, %r2024, %r2022;
	add.s32 	%r2026, %r2016, %r1880;
	add.s32 	%r2027, %r2021, %r2025;
	add.s32 	%r2028, %r2027, %r2016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 26;
	shr.b32 	%rhs, %r2026, 6;
	add.u32 	%r2029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 21;
	shr.b32 	%rhs, %r2026, 11;
	add.u32 	%r2030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2026, 7;
	shr.b32 	%rhs, %r2026, 25;
	add.u32 	%r2031, %lhs, %rhs;
	}
	xor.b32  	%r2032, %r2030, %r2031;
	xor.b32  	%r2033, %r2032, %r2029;
	xor.b32  	%r2034, %r1989, %r1952;
	and.b32  	%r2035, %r2026, %r2034;
	xor.b32  	%r2036, %r2035, %r1952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 15;
	shr.b32 	%rhs, %r1975, 17;
	add.u32 	%r2037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 13;
	shr.b32 	%rhs, %r1975, 19;
	add.u32 	%r2038, %lhs, %rhs;
	}
	shr.u32 	%r2039, %r1975, 10;
	xor.b32  	%r2040, %r2039, %r2037;
	xor.b32  	%r2041, %r2040, %r2038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 25;
	shr.b32 	%rhs, %r1482, 7;
	add.u32 	%r2042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 14;
	shr.b32 	%rhs, %r1482, 18;
	add.u32 	%r2043, %lhs, %rhs;
	}
	shr.u32 	%r2044, %r1482, 3;
	xor.b32  	%r2045, %r2044, %r2042;
	xor.b32  	%r2046, %r2045, %r2043;
	add.s32 	%r2047, %r2041, %r1790;
	add.s32 	%r2048, %r2047, %r1441;
	add.s32 	%r2049, %r2048, %r2046;
	st.global.u32 	[%r51+278528], %r2049;
	add.s32 	%r2050, %r1915, %r2036;
	add.s32 	%r2051, %r2050, %r2033;
	add.s32 	%r2052, %r2051, %r2049;
	add.s32 	%r2053, %r2052, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2028, 30;
	shr.b32 	%rhs, %r2028, 2;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2028, 19;
	shr.b32 	%rhs, %r2028, 13;
	add.u32 	%r2055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2028, 10;
	shr.b32 	%rhs, %r2028, 22;
	add.u32 	%r2056, %lhs, %rhs;
	}
	xor.b32  	%r2057, %r2055, %r2056;
	xor.b32  	%r2058, %r2057, %r2054;
	and.b32  	%r2059, %r2028, %r1991;
	or.b32  	%r2060, %r2028, %r1991;
	and.b32  	%r2061, %r2060, %r1954;
	or.b32  	%r2062, %r2061, %r2059;
	add.s32 	%r2063, %r2053, %r1917;
	add.s32 	%r2064, %r2058, %r2062;
	add.s32 	%r2065, %r2064, %r2053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2063, 26;
	shr.b32 	%rhs, %r2063, 6;
	add.u32 	%r2066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2063, 21;
	shr.b32 	%rhs, %r2063, 11;
	add.u32 	%r2067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2063, 7;
	shr.b32 	%rhs, %r2063, 25;
	add.u32 	%r2068, %lhs, %rhs;
	}
	xor.b32  	%r2069, %r2067, %r2068;
	xor.b32  	%r2070, %r2069, %r2066;
	xor.b32  	%r2071, %r2026, %r1989;
	and.b32  	%r2072, %r2063, %r2071;
	xor.b32  	%r2073, %r2072, %r1989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2012, 15;
	shr.b32 	%rhs, %r2012, 17;
	add.u32 	%r2074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2012, 13;
	shr.b32 	%rhs, %r2012, 19;
	add.u32 	%r2075, %lhs, %rhs;
	}
	shr.u32 	%r2076, %r2012, 10;
	xor.b32  	%r2077, %r2076, %r2074;
	xor.b32  	%r2078, %r2077, %r2075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 25;
	shr.b32 	%rhs, %r1523, 7;
	add.u32 	%r2079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1523, 14;
	shr.b32 	%rhs, %r1523, 18;
	add.u32 	%r2080, %lhs, %rhs;
	}
	shr.u32 	%r2081, %r1523, 3;
	xor.b32  	%r2082, %r2081, %r2079;
	xor.b32  	%r2083, %r2082, %r2080;
	add.s32 	%r2084, %r2078, %r1827;
	add.s32 	%r2085, %r2084, %r1482;
	add.s32 	%r2086, %r2085, %r2083;
	st.global.u32 	[%r51+282624], %r2086;
	add.s32 	%r2087, %r1952, %r2073;
	add.s32 	%r2088, %r2087, %r2070;
	add.s32 	%r2089, %r2088, %r2086;
	add.s32 	%r2090, %r2089, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2065, 30;
	shr.b32 	%rhs, %r2065, 2;
	add.u32 	%r2091, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2065, 19;
	shr.b32 	%rhs, %r2065, 13;
	add.u32 	%r2092, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2065, 10;
	shr.b32 	%rhs, %r2065, 22;
	add.u32 	%r2093, %lhs, %rhs;
	}
	xor.b32  	%r2094, %r2092, %r2093;
	xor.b32  	%r2095, %r2094, %r2091;
	and.b32  	%r2096, %r2065, %r2028;
	or.b32  	%r2097, %r2065, %r2028;
	and.b32  	%r2098, %r2097, %r1991;
	or.b32  	%r2099, %r2098, %r2096;
	add.s32 	%r2100, %r2090, %r1954;
	add.s32 	%r2101, %r2095, %r2099;
	add.s32 	%r2102, %r2101, %r2090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2100, 26;
	shr.b32 	%rhs, %r2100, 6;
	add.u32 	%r2103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2100, 21;
	shr.b32 	%rhs, %r2100, 11;
	add.u32 	%r2104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2100, 7;
	shr.b32 	%rhs, %r2100, 25;
	add.u32 	%r2105, %lhs, %rhs;
	}
	xor.b32  	%r2106, %r2104, %r2105;
	xor.b32  	%r2107, %r2106, %r2103;
	xor.b32  	%r2108, %r2063, %r2026;
	and.b32  	%r2109, %r2100, %r2108;
	xor.b32  	%r2110, %r2109, %r2026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2049, 15;
	shr.b32 	%rhs, %r2049, 17;
	add.u32 	%r2111, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2049, 13;
	shr.b32 	%rhs, %r2049, 19;
	add.u32 	%r2112, %lhs, %rhs;
	}
	shr.u32 	%r2113, %r2049, 10;
	xor.b32  	%r2114, %r2113, %r2111;
	xor.b32  	%r2115, %r2114, %r2112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 25;
	shr.b32 	%rhs, %r1564, 7;
	add.u32 	%r2116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 14;
	shr.b32 	%rhs, %r1564, 18;
	add.u32 	%r2117, %lhs, %rhs;
	}
	shr.u32 	%r2118, %r1564, 3;
	xor.b32  	%r2119, %r2118, %r2116;
	xor.b32  	%r2120, %r2119, %r2117;
	add.s32 	%r2121, %r2115, %r1864;
	add.s32 	%r2122, %r2121, %r1523;
	add.s32 	%r2123, %r2122, %r2120;
	st.global.u32 	[%r51+286720], %r2123;
	add.s32 	%r2124, %r1989, %r2110;
	add.s32 	%r2125, %r2124, %r2107;
	add.s32 	%r2126, %r2125, %r2123;
	add.s32 	%r2127, %r2126, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 30;
	shr.b32 	%rhs, %r2102, 2;
	add.u32 	%r2128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 19;
	shr.b32 	%rhs, %r2102, 13;
	add.u32 	%r2129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2102, 10;
	shr.b32 	%rhs, %r2102, 22;
	add.u32 	%r2130, %lhs, %rhs;
	}
	xor.b32  	%r2131, %r2129, %r2130;
	xor.b32  	%r2132, %r2131, %r2128;
	and.b32  	%r2133, %r2102, %r2065;
	or.b32  	%r2134, %r2102, %r2065;
	and.b32  	%r2135, %r2134, %r2028;
	or.b32  	%r2136, %r2135, %r2133;
	add.s32 	%r2137, %r2127, %r1991;
	add.s32 	%r2138, %r2132, %r2136;
	add.s32 	%r2139, %r2138, %r2127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 26;
	shr.b32 	%rhs, %r2137, 6;
	add.u32 	%r2140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 21;
	shr.b32 	%rhs, %r2137, 11;
	add.u32 	%r2141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 7;
	shr.b32 	%rhs, %r2137, 25;
	add.u32 	%r2142, %lhs, %rhs;
	}
	xor.b32  	%r2143, %r2141, %r2142;
	xor.b32  	%r2144, %r2143, %r2140;
	xor.b32  	%r2145, %r2100, %r2063;
	and.b32  	%r2146, %r2137, %r2145;
	xor.b32  	%r2147, %r2146, %r2063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 15;
	shr.b32 	%rhs, %r2086, 17;
	add.u32 	%r2148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 13;
	shr.b32 	%rhs, %r2086, 19;
	add.u32 	%r2149, %lhs, %rhs;
	}
	shr.u32 	%r2150, %r2086, 10;
	xor.b32  	%r2151, %r2150, %r2148;
	xor.b32  	%r2152, %r2151, %r2149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1605, 25;
	shr.b32 	%rhs, %r1605, 7;
	add.u32 	%r2153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1605, 14;
	shr.b32 	%rhs, %r1605, 18;
	add.u32 	%r2154, %lhs, %rhs;
	}
	shr.u32 	%r2155, %r1605, 3;
	xor.b32  	%r2156, %r2155, %r2153;
	xor.b32  	%r2157, %r2156, %r2154;
	add.s32 	%r2158, %r2152, %r1901;
	add.s32 	%r2159, %r2158, %r1564;
	add.s32 	%r2160, %r2159, %r2157;
	st.global.u32 	[%r51+290816], %r2160;
	add.s32 	%r2161, %r2026, %r2147;
	add.s32 	%r2162, %r2161, %r2144;
	add.s32 	%r2163, %r2162, %r2160;
	add.s32 	%r2164, %r2163, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2139, 30;
	shr.b32 	%rhs, %r2139, 2;
	add.u32 	%r2165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2139, 19;
	shr.b32 	%rhs, %r2139, 13;
	add.u32 	%r2166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2139, 10;
	shr.b32 	%rhs, %r2139, 22;
	add.u32 	%r2167, %lhs, %rhs;
	}
	xor.b32  	%r2168, %r2166, %r2167;
	xor.b32  	%r2169, %r2168, %r2165;
	and.b32  	%r2170, %r2139, %r2102;
	or.b32  	%r2171, %r2139, %r2102;
	and.b32  	%r2172, %r2171, %r2065;
	or.b32  	%r2173, %r2172, %r2170;
	add.s32 	%r2174, %r2164, %r2028;
	add.s32 	%r2175, %r2169, %r2173;
	add.s32 	%r2176, %r2175, %r2164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2174, 26;
	shr.b32 	%rhs, %r2174, 6;
	add.u32 	%r2177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2174, 21;
	shr.b32 	%rhs, %r2174, 11;
	add.u32 	%r2178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2174, 7;
	shr.b32 	%rhs, %r2174, 25;
	add.u32 	%r2179, %lhs, %rhs;
	}
	xor.b32  	%r2180, %r2178, %r2179;
	xor.b32  	%r2181, %r2180, %r2177;
	xor.b32  	%r2182, %r2137, %r2100;
	and.b32  	%r2183, %r2174, %r2182;
	xor.b32  	%r2184, %r2183, %r2100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2123, 15;
	shr.b32 	%rhs, %r2123, 17;
	add.u32 	%r2185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2123, 13;
	shr.b32 	%rhs, %r2123, 19;
	add.u32 	%r2186, %lhs, %rhs;
	}
	shr.u32 	%r2187, %r2123, 10;
	xor.b32  	%r2188, %r2187, %r2185;
	xor.b32  	%r2189, %r2188, %r2186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 25;
	shr.b32 	%rhs, %r1642, 7;
	add.u32 	%r2190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1642, 14;
	shr.b32 	%rhs, %r1642, 18;
	add.u32 	%r2191, %lhs, %rhs;
	}
	shr.u32 	%r2192, %r1642, 3;
	xor.b32  	%r2193, %r2192, %r2190;
	xor.b32  	%r2194, %r2193, %r2191;
	add.s32 	%r2195, %r2189, %r1938;
	add.s32 	%r2196, %r2195, %r1605;
	add.s32 	%r2197, %r2196, %r2194;
	st.global.u32 	[%r51+294912], %r2197;
	add.s32 	%r2198, %r2063, %r2184;
	add.s32 	%r2199, %r2198, %r2181;
	add.s32 	%r2200, %r2199, %r2197;
	add.s32 	%r2201, %r2200, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2176, 30;
	shr.b32 	%rhs, %r2176, 2;
	add.u32 	%r2202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2176, 19;
	shr.b32 	%rhs, %r2176, 13;
	add.u32 	%r2203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2176, 10;
	shr.b32 	%rhs, %r2176, 22;
	add.u32 	%r2204, %lhs, %rhs;
	}
	xor.b32  	%r2205, %r2203, %r2204;
	xor.b32  	%r2206, %r2205, %r2202;
	and.b32  	%r2207, %r2176, %r2139;
	or.b32  	%r2208, %r2176, %r2139;
	and.b32  	%r2209, %r2208, %r2102;
	or.b32  	%r2210, %r2209, %r2207;
	add.s32 	%r2211, %r2201, %r2065;
	add.s32 	%r2212, %r2206, %r2210;
	add.s32 	%r2213, %r2212, %r2201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2211, 26;
	shr.b32 	%rhs, %r2211, 6;
	add.u32 	%r2214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2211, 21;
	shr.b32 	%rhs, %r2211, 11;
	add.u32 	%r2215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2211, 7;
	shr.b32 	%rhs, %r2211, 25;
	add.u32 	%r2216, %lhs, %rhs;
	}
	xor.b32  	%r2217, %r2215, %r2216;
	xor.b32  	%r2218, %r2217, %r2214;
	xor.b32  	%r2219, %r2174, %r2137;
	and.b32  	%r2220, %r2211, %r2219;
	xor.b32  	%r2221, %r2220, %r2137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 15;
	shr.b32 	%rhs, %r2160, 17;
	add.u32 	%r2222, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 13;
	shr.b32 	%rhs, %r2160, 19;
	add.u32 	%r2223, %lhs, %rhs;
	}
	shr.u32 	%r2224, %r2160, 10;
	xor.b32  	%r2225, %r2224, %r2222;
	xor.b32  	%r2226, %r2225, %r2223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1679, 25;
	shr.b32 	%rhs, %r1679, 7;
	add.u32 	%r2227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1679, 14;
	shr.b32 	%rhs, %r1679, 18;
	add.u32 	%r2228, %lhs, %rhs;
	}
	shr.u32 	%r2229, %r1679, 3;
	xor.b32  	%r2230, %r2229, %r2227;
	xor.b32  	%r2231, %r2230, %r2228;
	add.s32 	%r2232, %r2226, %r1975;
	add.s32 	%r2233, %r2232, %r1642;
	add.s32 	%r2234, %r2233, %r2231;
	st.global.u32 	[%r51+299008], %r2234;
	add.s32 	%r2235, %r2100, %r2221;
	add.s32 	%r2236, %r2235, %r2218;
	add.s32 	%r2237, %r2236, %r2234;
	add.s32 	%r2238, %r2237, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 30;
	shr.b32 	%rhs, %r2213, 2;
	add.u32 	%r2239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 19;
	shr.b32 	%rhs, %r2213, 13;
	add.u32 	%r2240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 10;
	shr.b32 	%rhs, %r2213, 22;
	add.u32 	%r2241, %lhs, %rhs;
	}
	xor.b32  	%r2242, %r2240, %r2241;
	xor.b32  	%r2243, %r2242, %r2239;
	and.b32  	%r2244, %r2213, %r2176;
	or.b32  	%r2245, %r2213, %r2176;
	and.b32  	%r2246, %r2245, %r2139;
	or.b32  	%r2247, %r2246, %r2244;
	add.s32 	%r2248, %r2238, %r2102;
	add.s32 	%r2249, %r2243, %r2247;
	add.s32 	%r2250, %r2249, %r2238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2248, 26;
	shr.b32 	%rhs, %r2248, 6;
	add.u32 	%r2251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2248, 21;
	shr.b32 	%rhs, %r2248, 11;
	add.u32 	%r2252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2248, 7;
	shr.b32 	%rhs, %r2248, 25;
	add.u32 	%r2253, %lhs, %rhs;
	}
	xor.b32  	%r2254, %r2252, %r2253;
	xor.b32  	%r2255, %r2254, %r2251;
	xor.b32  	%r2256, %r2211, %r2174;
	and.b32  	%r2257, %r2248, %r2256;
	xor.b32  	%r2258, %r2257, %r2174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 15;
	shr.b32 	%rhs, %r2197, 17;
	add.u32 	%r2259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 13;
	shr.b32 	%rhs, %r2197, 19;
	add.u32 	%r2260, %lhs, %rhs;
	}
	shr.u32 	%r2261, %r2197, 10;
	xor.b32  	%r2262, %r2261, %r2259;
	xor.b32  	%r2263, %r2262, %r2260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 25;
	shr.b32 	%rhs, %r1716, 7;
	add.u32 	%r2264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 14;
	shr.b32 	%rhs, %r1716, 18;
	add.u32 	%r2265, %lhs, %rhs;
	}
	shr.u32 	%r2266, %r1716, 3;
	xor.b32  	%r2267, %r2266, %r2264;
	xor.b32  	%r2268, %r2267, %r2265;
	add.s32 	%r2269, %r2263, %r2012;
	add.s32 	%r2270, %r2269, %r1679;
	add.s32 	%r2271, %r2270, %r2268;
	st.global.u32 	[%r51+303104], %r2271;
	add.s32 	%r2272, %r2137, %r2258;
	add.s32 	%r2273, %r2272, %r2255;
	add.s32 	%r2274, %r2273, %r2271;
	add.s32 	%r2275, %r2274, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2250, 30;
	shr.b32 	%rhs, %r2250, 2;
	add.u32 	%r2276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2250, 19;
	shr.b32 	%rhs, %r2250, 13;
	add.u32 	%r2277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2250, 10;
	shr.b32 	%rhs, %r2250, 22;
	add.u32 	%r2278, %lhs, %rhs;
	}
	xor.b32  	%r2279, %r2277, %r2278;
	xor.b32  	%r2280, %r2279, %r2276;
	and.b32  	%r2281, %r2250, %r2213;
	or.b32  	%r2282, %r2250, %r2213;
	and.b32  	%r2283, %r2282, %r2176;
	or.b32  	%r2284, %r2283, %r2281;
	add.s32 	%r2285, %r2275, %r2139;
	add.s32 	%r2286, %r2280, %r2284;
	add.s32 	%r2287, %r2286, %r2275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 26;
	shr.b32 	%rhs, %r2285, 6;
	add.u32 	%r2288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 21;
	shr.b32 	%rhs, %r2285, 11;
	add.u32 	%r2289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2285, 7;
	shr.b32 	%rhs, %r2285, 25;
	add.u32 	%r2290, %lhs, %rhs;
	}
	xor.b32  	%r2291, %r2289, %r2290;
	xor.b32  	%r2292, %r2291, %r2288;
	xor.b32  	%r2293, %r2248, %r2211;
	and.b32  	%r2294, %r2285, %r2293;
	xor.b32  	%r2295, %r2294, %r2211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 15;
	shr.b32 	%rhs, %r2234, 17;
	add.u32 	%r2296, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 13;
	shr.b32 	%rhs, %r2234, 19;
	add.u32 	%r2297, %lhs, %rhs;
	}
	shr.u32 	%r2298, %r2234, 10;
	xor.b32  	%r2299, %r2298, %r2296;
	xor.b32  	%r2300, %r2299, %r2297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 25;
	shr.b32 	%rhs, %r1753, 7;
	add.u32 	%r2301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1753, 14;
	shr.b32 	%rhs, %r1753, 18;
	add.u32 	%r2302, %lhs, %rhs;
	}
	shr.u32 	%r2303, %r1753, 3;
	xor.b32  	%r2304, %r2303, %r2301;
	xor.b32  	%r2305, %r2304, %r2302;
	add.s32 	%r2306, %r2300, %r2049;
	add.s32 	%r2307, %r2306, %r1716;
	add.s32 	%r2308, %r2307, %r2305;
	st.global.u32 	[%r51+307200], %r2308;
	add.s32 	%r2309, %r2174, %r2295;
	add.s32 	%r2310, %r2309, %r2292;
	add.s32 	%r2311, %r2310, %r2308;
	add.s32 	%r2312, %r2311, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 30;
	shr.b32 	%rhs, %r2287, 2;
	add.u32 	%r2313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 19;
	shr.b32 	%rhs, %r2287, 13;
	add.u32 	%r2314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2287, 10;
	shr.b32 	%rhs, %r2287, 22;
	add.u32 	%r2315, %lhs, %rhs;
	}
	xor.b32  	%r2316, %r2314, %r2315;
	xor.b32  	%r2317, %r2316, %r2313;
	and.b32  	%r2318, %r2287, %r2250;
	or.b32  	%r2319, %r2287, %r2250;
	and.b32  	%r2320, %r2319, %r2213;
	or.b32  	%r2321, %r2320, %r2318;
	add.s32 	%r2322, %r2312, %r2176;
	add.s32 	%r2323, %r2317, %r2321;
	add.s32 	%r2324, %r2323, %r2312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 26;
	shr.b32 	%rhs, %r2322, 6;
	add.u32 	%r2325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 21;
	shr.b32 	%rhs, %r2322, 11;
	add.u32 	%r2326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2322, 7;
	shr.b32 	%rhs, %r2322, 25;
	add.u32 	%r2327, %lhs, %rhs;
	}
	xor.b32  	%r2328, %r2326, %r2327;
	xor.b32  	%r2329, %r2328, %r2325;
	xor.b32  	%r2330, %r2285, %r2248;
	and.b32  	%r2331, %r2322, %r2330;
	xor.b32  	%r2332, %r2331, %r2248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2271, 15;
	shr.b32 	%rhs, %r2271, 17;
	add.u32 	%r2333, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2271, 13;
	shr.b32 	%rhs, %r2271, 19;
	add.u32 	%r2334, %lhs, %rhs;
	}
	shr.u32 	%r2335, %r2271, 10;
	xor.b32  	%r2336, %r2335, %r2333;
	xor.b32  	%r2337, %r2336, %r2334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 25;
	shr.b32 	%rhs, %r1790, 7;
	add.u32 	%r2338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1790, 14;
	shr.b32 	%rhs, %r1790, 18;
	add.u32 	%r2339, %lhs, %rhs;
	}
	shr.u32 	%r2340, %r1790, 3;
	xor.b32  	%r2341, %r2340, %r2338;
	xor.b32  	%r2342, %r2341, %r2339;
	add.s32 	%r2343, %r2337, %r2086;
	add.s32 	%r2344, %r2343, %r1753;
	add.s32 	%r2345, %r2344, %r2342;
	st.global.u32 	[%r51+311296], %r2345;
	add.s32 	%r2346, %r2211, %r2332;
	add.s32 	%r2347, %r2346, %r2329;
	add.s32 	%r2348, %r2347, %r2345;
	add.s32 	%r2349, %r2348, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 30;
	shr.b32 	%rhs, %r2324, 2;
	add.u32 	%r2350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 19;
	shr.b32 	%rhs, %r2324, 13;
	add.u32 	%r2351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2324, 10;
	shr.b32 	%rhs, %r2324, 22;
	add.u32 	%r2352, %lhs, %rhs;
	}
	xor.b32  	%r2353, %r2351, %r2352;
	xor.b32  	%r2354, %r2353, %r2350;
	and.b32  	%r2355, %r2324, %r2287;
	or.b32  	%r2356, %r2324, %r2287;
	and.b32  	%r2357, %r2356, %r2250;
	or.b32  	%r2358, %r2357, %r2355;
	add.s32 	%r2359, %r2349, %r2213;
	add.s32 	%r2360, %r2354, %r2358;
	add.s32 	%r2361, %r2360, %r2349;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2359, 26;
	shr.b32 	%rhs, %r2359, 6;
	add.u32 	%r2362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2359, 21;
	shr.b32 	%rhs, %r2359, 11;
	add.u32 	%r2363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2359, 7;
	shr.b32 	%rhs, %r2359, 25;
	add.u32 	%r2364, %lhs, %rhs;
	}
	xor.b32  	%r2365, %r2363, %r2364;
	xor.b32  	%r2366, %r2365, %r2362;
	xor.b32  	%r2367, %r2322, %r2285;
	and.b32  	%r2368, %r2359, %r2367;
	xor.b32  	%r2369, %r2368, %r2285;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2308, 15;
	shr.b32 	%rhs, %r2308, 17;
	add.u32 	%r2370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2308, 13;
	shr.b32 	%rhs, %r2308, 19;
	add.u32 	%r2371, %lhs, %rhs;
	}
	shr.u32 	%r2372, %r2308, 10;
	xor.b32  	%r2373, %r2372, %r2370;
	xor.b32  	%r2374, %r2373, %r2371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1827, 25;
	shr.b32 	%rhs, %r1827, 7;
	add.u32 	%r2375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1827, 14;
	shr.b32 	%rhs, %r1827, 18;
	add.u32 	%r2376, %lhs, %rhs;
	}
	shr.u32 	%r2377, %r1827, 3;
	xor.b32  	%r2378, %r2377, %r2375;
	xor.b32  	%r2379, %r2378, %r2376;
	add.s32 	%r2380, %r2374, %r2123;
	add.s32 	%r2381, %r2380, %r1790;
	add.s32 	%r2382, %r2381, %r2379;
	st.global.u32 	[%r51+315392], %r2382;
	add.s32 	%r2383, %r2248, %r2369;
	add.s32 	%r2384, %r2383, %r2366;
	add.s32 	%r2385, %r2384, %r2382;
	add.s32 	%r2386, %r2385, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2361, 30;
	shr.b32 	%rhs, %r2361, 2;
	add.u32 	%r2387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2361, 19;
	shr.b32 	%rhs, %r2361, 13;
	add.u32 	%r2388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2361, 10;
	shr.b32 	%rhs, %r2361, 22;
	add.u32 	%r2389, %lhs, %rhs;
	}
	xor.b32  	%r2390, %r2388, %r2389;
	xor.b32  	%r2391, %r2390, %r2387;
	and.b32  	%r2392, %r2361, %r2324;
	or.b32  	%r2393, %r2361, %r2324;
	and.b32  	%r2394, %r2393, %r2287;
	or.b32  	%r2395, %r2394, %r2392;
	add.s32 	%r2396, %r2386, %r2250;
	add.s32 	%r2397, %r2391, %r2395;
	add.s32 	%r2398, %r2397, %r2386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2396, 26;
	shr.b32 	%rhs, %r2396, 6;
	add.u32 	%r2399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2396, 21;
	shr.b32 	%rhs, %r2396, 11;
	add.u32 	%r2400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2396, 7;
	shr.b32 	%rhs, %r2396, 25;
	add.u32 	%r2401, %lhs, %rhs;
	}
	xor.b32  	%r2402, %r2400, %r2401;
	xor.b32  	%r2403, %r2402, %r2399;
	xor.b32  	%r2404, %r2359, %r2322;
	and.b32  	%r2405, %r2396, %r2404;
	xor.b32  	%r2406, %r2405, %r2322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 15;
	shr.b32 	%rhs, %r2345, 17;
	add.u32 	%r2407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 13;
	shr.b32 	%rhs, %r2345, 19;
	add.u32 	%r2408, %lhs, %rhs;
	}
	shr.u32 	%r2409, %r2345, 10;
	xor.b32  	%r2410, %r2409, %r2407;
	xor.b32  	%r2411, %r2410, %r2408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1864, 25;
	shr.b32 	%rhs, %r1864, 7;
	add.u32 	%r2412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1864, 14;
	shr.b32 	%rhs, %r1864, 18;
	add.u32 	%r2413, %lhs, %rhs;
	}
	shr.u32 	%r2414, %r1864, 3;
	xor.b32  	%r2415, %r2414, %r2412;
	xor.b32  	%r2416, %r2415, %r2413;
	add.s32 	%r2417, %r2411, %r2160;
	add.s32 	%r2418, %r2417, %r1827;
	add.s32 	%r2419, %r2418, %r2416;
	st.global.u32 	[%r51+319488], %r2419;
	add.s32 	%r2420, %r2285, %r2406;
	add.s32 	%r2421, %r2420, %r2403;
	add.s32 	%r2422, %r2421, %r2419;
	add.s32 	%r2423, %r2422, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2398, 30;
	shr.b32 	%rhs, %r2398, 2;
	add.u32 	%r2424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2398, 19;
	shr.b32 	%rhs, %r2398, 13;
	add.u32 	%r2425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2398, 10;
	shr.b32 	%rhs, %r2398, 22;
	add.u32 	%r2426, %lhs, %rhs;
	}
	xor.b32  	%r2427, %r2425, %r2426;
	xor.b32  	%r2428, %r2427, %r2424;
	and.b32  	%r2429, %r2398, %r2361;
	or.b32  	%r2430, %r2398, %r2361;
	and.b32  	%r2431, %r2430, %r2324;
	or.b32  	%r2432, %r2431, %r2429;
	add.s32 	%r2433, %r2423, %r2287;
	add.s32 	%r2434, %r2428, %r2432;
	add.s32 	%r2435, %r2434, %r2423;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2433, 26;
	shr.b32 	%rhs, %r2433, 6;
	add.u32 	%r2436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2433, 21;
	shr.b32 	%rhs, %r2433, 11;
	add.u32 	%r2437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2433, 7;
	shr.b32 	%rhs, %r2433, 25;
	add.u32 	%r2438, %lhs, %rhs;
	}
	xor.b32  	%r2439, %r2437, %r2438;
	xor.b32  	%r2440, %r2439, %r2436;
	xor.b32  	%r2441, %r2396, %r2359;
	and.b32  	%r2442, %r2433, %r2441;
	xor.b32  	%r2443, %r2442, %r2359;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 15;
	shr.b32 	%rhs, %r2382, 17;
	add.u32 	%r2444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 13;
	shr.b32 	%rhs, %r2382, 19;
	add.u32 	%r2445, %lhs, %rhs;
	}
	shr.u32 	%r2446, %r2382, 10;
	xor.b32  	%r2447, %r2446, %r2444;
	xor.b32  	%r2448, %r2447, %r2445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 25;
	shr.b32 	%rhs, %r1901, 7;
	add.u32 	%r2449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 14;
	shr.b32 	%rhs, %r1901, 18;
	add.u32 	%r2450, %lhs, %rhs;
	}
	shr.u32 	%r2451, %r1901, 3;
	xor.b32  	%r2452, %r2451, %r2449;
	xor.b32  	%r2453, %r2452, %r2450;
	add.s32 	%r2454, %r2448, %r2197;
	add.s32 	%r2455, %r2454, %r1864;
	add.s32 	%r2456, %r2455, %r2453;
	st.global.u32 	[%r51+323584], %r2456;
	add.s32 	%r2457, %r2322, %r2443;
	add.s32 	%r2458, %r2457, %r2440;
	add.s32 	%r2459, %r2458, %r2456;
	add.s32 	%r2460, %r2459, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2435, 30;
	shr.b32 	%rhs, %r2435, 2;
	add.u32 	%r2461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2435, 19;
	shr.b32 	%rhs, %r2435, 13;
	add.u32 	%r2462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2435, 10;
	shr.b32 	%rhs, %r2435, 22;
	add.u32 	%r2463, %lhs, %rhs;
	}
	xor.b32  	%r2464, %r2462, %r2463;
	xor.b32  	%r2465, %r2464, %r2461;
	and.b32  	%r2466, %r2435, %r2398;
	or.b32  	%r2467, %r2435, %r2398;
	and.b32  	%r2468, %r2467, %r2361;
	or.b32  	%r2469, %r2468, %r2466;
	add.s32 	%r2470, %r2460, %r2324;
	add.s32 	%r2471, %r2465, %r2469;
	add.s32 	%r2472, %r2471, %r2460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2470, 26;
	shr.b32 	%rhs, %r2470, 6;
	add.u32 	%r2473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2470, 21;
	shr.b32 	%rhs, %r2470, 11;
	add.u32 	%r2474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2470, 7;
	shr.b32 	%rhs, %r2470, 25;
	add.u32 	%r2475, %lhs, %rhs;
	}
	xor.b32  	%r2476, %r2474, %r2475;
	xor.b32  	%r2477, %r2476, %r2473;
	xor.b32  	%r2478, %r2433, %r2396;
	and.b32  	%r2479, %r2470, %r2478;
	xor.b32  	%r2480, %r2479, %r2396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2419, 15;
	shr.b32 	%rhs, %r2419, 17;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2419, 13;
	shr.b32 	%rhs, %r2419, 19;
	add.u32 	%r2482, %lhs, %rhs;
	}
	shr.u32 	%r2483, %r2419, 10;
	xor.b32  	%r2484, %r2483, %r2481;
	xor.b32  	%r2485, %r2484, %r2482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1938, 25;
	shr.b32 	%rhs, %r1938, 7;
	add.u32 	%r2486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1938, 14;
	shr.b32 	%rhs, %r1938, 18;
	add.u32 	%r2487, %lhs, %rhs;
	}
	shr.u32 	%r2488, %r1938, 3;
	xor.b32  	%r2489, %r2488, %r2486;
	xor.b32  	%r2490, %r2489, %r2487;
	add.s32 	%r2491, %r2485, %r2234;
	add.s32 	%r2492, %r2491, %r1901;
	add.s32 	%r2493, %r2492, %r2490;
	st.global.u32 	[%r51+327680], %r2493;
	add.s32 	%r2494, %r2359, %r2480;
	add.s32 	%r2495, %r2494, %r2477;
	add.s32 	%r2496, %r2495, %r2493;
	add.s32 	%r2497, %r2496, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2472, 30;
	shr.b32 	%rhs, %r2472, 2;
	add.u32 	%r2498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2472, 19;
	shr.b32 	%rhs, %r2472, 13;
	add.u32 	%r2499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2472, 10;
	shr.b32 	%rhs, %r2472, 22;
	add.u32 	%r2500, %lhs, %rhs;
	}
	xor.b32  	%r2501, %r2499, %r2500;
	xor.b32  	%r2502, %r2501, %r2498;
	and.b32  	%r2503, %r2472, %r2435;
	or.b32  	%r2504, %r2472, %r2435;
	and.b32  	%r2505, %r2504, %r2398;
	or.b32  	%r2506, %r2505, %r2503;
	add.s32 	%r2507, %r2497, %r2361;
	add.s32 	%r2508, %r2502, %r2506;
	add.s32 	%r2509, %r2508, %r2497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 26;
	shr.b32 	%rhs, %r2507, 6;
	add.u32 	%r2510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 21;
	shr.b32 	%rhs, %r2507, 11;
	add.u32 	%r2511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 7;
	shr.b32 	%rhs, %r2507, 25;
	add.u32 	%r2512, %lhs, %rhs;
	}
	xor.b32  	%r2513, %r2511, %r2512;
	xor.b32  	%r2514, %r2513, %r2510;
	xor.b32  	%r2515, %r2470, %r2433;
	and.b32  	%r2516, %r2507, %r2515;
	xor.b32  	%r2517, %r2516, %r2433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2456, 15;
	shr.b32 	%rhs, %r2456, 17;
	add.u32 	%r2518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2456, 13;
	shr.b32 	%rhs, %r2456, 19;
	add.u32 	%r2519, %lhs, %rhs;
	}
	shr.u32 	%r2520, %r2456, 10;
	xor.b32  	%r2521, %r2520, %r2518;
	xor.b32  	%r2522, %r2521, %r2519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 25;
	shr.b32 	%rhs, %r1975, 7;
	add.u32 	%r2523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1975, 14;
	shr.b32 	%rhs, %r1975, 18;
	add.u32 	%r2524, %lhs, %rhs;
	}
	shr.u32 	%r2525, %r1975, 3;
	xor.b32  	%r2526, %r2525, %r2523;
	xor.b32  	%r2527, %r2526, %r2524;
	add.s32 	%r2528, %r2522, %r2271;
	add.s32 	%r2529, %r2528, %r1938;
	add.s32 	%r2530, %r2529, %r2527;
	st.global.u32 	[%r51+331776], %r2530;
	add.s32 	%r2531, %r2396, %r2517;
	add.s32 	%r2532, %r2531, %r2514;
	add.s32 	%r2533, %r2532, %r2530;
	add.s32 	%r2534, %r2533, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2509, 30;
	shr.b32 	%rhs, %r2509, 2;
	add.u32 	%r2535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2509, 19;
	shr.b32 	%rhs, %r2509, 13;
	add.u32 	%r2536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2509, 10;
	shr.b32 	%rhs, %r2509, 22;
	add.u32 	%r2537, %lhs, %rhs;
	}
	xor.b32  	%r2538, %r2536, %r2537;
	xor.b32  	%r2539, %r2538, %r2535;
	and.b32  	%r2540, %r2509, %r2472;
	or.b32  	%r2541, %r2509, %r2472;
	and.b32  	%r2542, %r2541, %r2435;
	or.b32  	%r2543, %r2542, %r2540;
	add.s32 	%r2544, %r2534, %r2398;
	add.s32 	%r2545, %r2539, %r2543;
	add.s32 	%r2546, %r2545, %r2534;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 26;
	shr.b32 	%rhs, %r2544, 6;
	add.u32 	%r2547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 21;
	shr.b32 	%rhs, %r2544, 11;
	add.u32 	%r2548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2544, 7;
	shr.b32 	%rhs, %r2544, 25;
	add.u32 	%r2549, %lhs, %rhs;
	}
	xor.b32  	%r2550, %r2548, %r2549;
	xor.b32  	%r2551, %r2550, %r2547;
	xor.b32  	%r2552, %r2507, %r2470;
	and.b32  	%r2553, %r2544, %r2552;
	xor.b32  	%r2554, %r2553, %r2470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2493, 15;
	shr.b32 	%rhs, %r2493, 17;
	add.u32 	%r2555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2493, 13;
	shr.b32 	%rhs, %r2493, 19;
	add.u32 	%r2556, %lhs, %rhs;
	}
	shr.u32 	%r2557, %r2493, 10;
	xor.b32  	%r2558, %r2557, %r2555;
	xor.b32  	%r2559, %r2558, %r2556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2012, 25;
	shr.b32 	%rhs, %r2012, 7;
	add.u32 	%r2560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2012, 14;
	shr.b32 	%rhs, %r2012, 18;
	add.u32 	%r2561, %lhs, %rhs;
	}
	shr.u32 	%r2562, %r2012, 3;
	xor.b32  	%r2563, %r2562, %r2560;
	xor.b32  	%r2564, %r2563, %r2561;
	add.s32 	%r2565, %r2559, %r2308;
	add.s32 	%r2566, %r2565, %r1975;
	add.s32 	%r2567, %r2566, %r2564;
	st.global.u32 	[%r51+335872], %r2567;
	add.s32 	%r2568, %r2433, %r2554;
	add.s32 	%r2569, %r2568, %r2551;
	add.s32 	%r2570, %r2569, %r2567;
	add.s32 	%r2571, %r2570, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2546, 30;
	shr.b32 	%rhs, %r2546, 2;
	add.u32 	%r2572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2546, 19;
	shr.b32 	%rhs, %r2546, 13;
	add.u32 	%r2573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2546, 10;
	shr.b32 	%rhs, %r2546, 22;
	add.u32 	%r2574, %lhs, %rhs;
	}
	xor.b32  	%r2575, %r2573, %r2574;
	xor.b32  	%r2576, %r2575, %r2572;
	and.b32  	%r2577, %r2546, %r2509;
	or.b32  	%r2578, %r2546, %r2509;
	and.b32  	%r2579, %r2578, %r2472;
	or.b32  	%r2580, %r2579, %r2577;
	add.s32 	%r2581, %r2571, %r2435;
	add.s32 	%r2582, %r2576, %r2580;
	add.s32 	%r2583, %r2582, %r2571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2581, 26;
	shr.b32 	%rhs, %r2581, 6;
	add.u32 	%r2584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2581, 21;
	shr.b32 	%rhs, %r2581, 11;
	add.u32 	%r2585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2581, 7;
	shr.b32 	%rhs, %r2581, 25;
	add.u32 	%r2586, %lhs, %rhs;
	}
	xor.b32  	%r2587, %r2585, %r2586;
	xor.b32  	%r2588, %r2587, %r2584;
	xor.b32  	%r2589, %r2544, %r2507;
	and.b32  	%r2590, %r2581, %r2589;
	xor.b32  	%r2591, %r2590, %r2507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 15;
	shr.b32 	%rhs, %r2530, 17;
	add.u32 	%r2592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2530, 13;
	shr.b32 	%rhs, %r2530, 19;
	add.u32 	%r2593, %lhs, %rhs;
	}
	shr.u32 	%r2594, %r2530, 10;
	xor.b32  	%r2595, %r2594, %r2592;
	xor.b32  	%r2596, %r2595, %r2593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2049, 25;
	shr.b32 	%rhs, %r2049, 7;
	add.u32 	%r2597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2049, 14;
	shr.b32 	%rhs, %r2049, 18;
	add.u32 	%r2598, %lhs, %rhs;
	}
	shr.u32 	%r2599, %r2049, 3;
	xor.b32  	%r2600, %r2599, %r2597;
	xor.b32  	%r2601, %r2600, %r2598;
	add.s32 	%r2602, %r2596, %r2345;
	add.s32 	%r2603, %r2602, %r2012;
	add.s32 	%r2604, %r2603, %r2601;
	st.global.u32 	[%r51+339968], %r2604;
	add.s32 	%r2605, %r2470, %r2591;
	add.s32 	%r2606, %r2605, %r2588;
	add.s32 	%r2607, %r2606, %r2604;
	add.s32 	%r2608, %r2607, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2583, 30;
	shr.b32 	%rhs, %r2583, 2;
	add.u32 	%r2609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2583, 19;
	shr.b32 	%rhs, %r2583, 13;
	add.u32 	%r2610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2583, 10;
	shr.b32 	%rhs, %r2583, 22;
	add.u32 	%r2611, %lhs, %rhs;
	}
	xor.b32  	%r2612, %r2610, %r2611;
	xor.b32  	%r2613, %r2612, %r2609;
	and.b32  	%r2614, %r2583, %r2546;
	or.b32  	%r2615, %r2583, %r2546;
	and.b32  	%r2616, %r2615, %r2509;
	or.b32  	%r2617, %r2616, %r2614;
	add.s32 	%r2618, %r2608, %r2472;
	add.s32 	%r2619, %r2613, %r2617;
	add.s32 	%r2620, %r2619, %r2608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 26;
	shr.b32 	%rhs, %r2618, 6;
	add.u32 	%r2621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 21;
	shr.b32 	%rhs, %r2618, 11;
	add.u32 	%r2622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2618, 7;
	shr.b32 	%rhs, %r2618, 25;
	add.u32 	%r2623, %lhs, %rhs;
	}
	xor.b32  	%r2624, %r2622, %r2623;
	xor.b32  	%r2625, %r2624, %r2621;
	xor.b32  	%r2626, %r2581, %r2544;
	and.b32  	%r2627, %r2618, %r2626;
	xor.b32  	%r2628, %r2627, %r2544;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 15;
	shr.b32 	%rhs, %r2567, 17;
	add.u32 	%r2629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2567, 13;
	shr.b32 	%rhs, %r2567, 19;
	add.u32 	%r2630, %lhs, %rhs;
	}
	shr.u32 	%r2631, %r2567, 10;
	xor.b32  	%r2632, %r2631, %r2629;
	xor.b32  	%r2633, %r2632, %r2630;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 25;
	shr.b32 	%rhs, %r2086, 7;
	add.u32 	%r2634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 14;
	shr.b32 	%rhs, %r2086, 18;
	add.u32 	%r2635, %lhs, %rhs;
	}
	shr.u32 	%r2636, %r2086, 3;
	xor.b32  	%r2637, %r2636, %r2634;
	xor.b32  	%r2638, %r2637, %r2635;
	add.s32 	%r2639, %r2633, %r2382;
	add.s32 	%r2640, %r2639, %r2049;
	add.s32 	%r2641, %r2640, %r2638;
	st.global.u32 	[%r51+344064], %r2641;
	add.s32 	%r2642, %r2507, %r2628;
	add.s32 	%r2643, %r2642, %r2625;
	add.s32 	%r2644, %r2643, %r2641;
	add.s32 	%r2645, %r2644, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2620, 30;
	shr.b32 	%rhs, %r2620, 2;
	add.u32 	%r2646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2620, 19;
	shr.b32 	%rhs, %r2620, 13;
	add.u32 	%r2647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2620, 10;
	shr.b32 	%rhs, %r2620, 22;
	add.u32 	%r2648, %lhs, %rhs;
	}
	xor.b32  	%r2649, %r2647, %r2648;
	xor.b32  	%r2650, %r2649, %r2646;
	and.b32  	%r2651, %r2620, %r2583;
	or.b32  	%r2652, %r2620, %r2583;
	and.b32  	%r2653, %r2652, %r2546;
	or.b32  	%r2654, %r2653, %r2651;
	add.s32 	%r2655, %r2645, %r2509;
	add.s32 	%r2656, %r2650, %r2654;
	add.s32 	%r2657, %r2656, %r2645;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 26;
	shr.b32 	%rhs, %r2655, 6;
	add.u32 	%r2658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 21;
	shr.b32 	%rhs, %r2655, 11;
	add.u32 	%r2659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 7;
	shr.b32 	%rhs, %r2655, 25;
	add.u32 	%r2660, %lhs, %rhs;
	}
	xor.b32  	%r2661, %r2659, %r2660;
	xor.b32  	%r2662, %r2661, %r2658;
	xor.b32  	%r2663, %r2618, %r2581;
	and.b32  	%r2664, %r2655, %r2663;
	xor.b32  	%r2665, %r2664, %r2581;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 15;
	shr.b32 	%rhs, %r2604, 17;
	add.u32 	%r2666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2604, 13;
	shr.b32 	%rhs, %r2604, 19;
	add.u32 	%r2667, %lhs, %rhs;
	}
	shr.u32 	%r2668, %r2604, 10;
	xor.b32  	%r2669, %r2668, %r2666;
	xor.b32  	%r2670, %r2669, %r2667;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2123, 25;
	shr.b32 	%rhs, %r2123, 7;
	add.u32 	%r2671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2123, 14;
	shr.b32 	%rhs, %r2123, 18;
	add.u32 	%r2672, %lhs, %rhs;
	}
	shr.u32 	%r2673, %r2123, 3;
	xor.b32  	%r2674, %r2673, %r2671;
	xor.b32  	%r2675, %r2674, %r2672;
	add.s32 	%r2676, %r2670, %r2419;
	add.s32 	%r2677, %r2676, %r2086;
	add.s32 	%r2678, %r2677, %r2675;
	st.global.u32 	[%r51+348160], %r2678;
	add.s32 	%r2679, %r2544, %r2665;
	add.s32 	%r2680, %r2679, %r2662;
	add.s32 	%r2681, %r2680, %r2678;
	add.s32 	%r2682, %r2681, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2657, 30;
	shr.b32 	%rhs, %r2657, 2;
	add.u32 	%r2683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2657, 19;
	shr.b32 	%rhs, %r2657, 13;
	add.u32 	%r2684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2657, 10;
	shr.b32 	%rhs, %r2657, 22;
	add.u32 	%r2685, %lhs, %rhs;
	}
	xor.b32  	%r2686, %r2684, %r2685;
	xor.b32  	%r2687, %r2686, %r2683;
	and.b32  	%r2688, %r2657, %r2620;
	or.b32  	%r2689, %r2657, %r2620;
	and.b32  	%r2690, %r2689, %r2583;
	or.b32  	%r2691, %r2690, %r2688;
	add.s32 	%r2692, %r2682, %r2546;
	add.s32 	%r2693, %r2687, %r2691;
	add.s32 	%r2694, %r2693, %r2682;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 26;
	shr.b32 	%rhs, %r2692, 6;
	add.u32 	%r2695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 21;
	shr.b32 	%rhs, %r2692, 11;
	add.u32 	%r2696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2692, 7;
	shr.b32 	%rhs, %r2692, 25;
	add.u32 	%r2697, %lhs, %rhs;
	}
	xor.b32  	%r2698, %r2696, %r2697;
	xor.b32  	%r2699, %r2698, %r2695;
	xor.b32  	%r2700, %r2655, %r2618;
	and.b32  	%r2701, %r2692, %r2700;
	xor.b32  	%r2702, %r2701, %r2618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2641, 15;
	shr.b32 	%rhs, %r2641, 17;
	add.u32 	%r2703, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2641, 13;
	shr.b32 	%rhs, %r2641, 19;
	add.u32 	%r2704, %lhs, %rhs;
	}
	shr.u32 	%r2705, %r2641, 10;
	xor.b32  	%r2706, %r2705, %r2703;
	xor.b32  	%r2707, %r2706, %r2704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 25;
	shr.b32 	%rhs, %r2160, 7;
	add.u32 	%r2708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2160, 14;
	shr.b32 	%rhs, %r2160, 18;
	add.u32 	%r2709, %lhs, %rhs;
	}
	shr.u32 	%r2710, %r2160, 3;
	xor.b32  	%r2711, %r2710, %r2708;
	xor.b32  	%r2712, %r2711, %r2709;
	add.s32 	%r2713, %r2707, %r2456;
	add.s32 	%r2714, %r2713, %r2123;
	add.s32 	%r2715, %r2714, %r2712;
	st.global.u32 	[%r51+352256], %r2715;
	add.s32 	%r2716, %r2581, %r2702;
	add.s32 	%r2717, %r2716, %r2699;
	add.s32 	%r2718, %r2717, %r2715;
	add.s32 	%r2719, %r2718, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2694, 30;
	shr.b32 	%rhs, %r2694, 2;
	add.u32 	%r2720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2694, 19;
	shr.b32 	%rhs, %r2694, 13;
	add.u32 	%r2721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2694, 10;
	shr.b32 	%rhs, %r2694, 22;
	add.u32 	%r2722, %lhs, %rhs;
	}
	xor.b32  	%r2723, %r2721, %r2722;
	xor.b32  	%r2724, %r2723, %r2720;
	and.b32  	%r2725, %r2694, %r2657;
	or.b32  	%r2726, %r2694, %r2657;
	and.b32  	%r2727, %r2726, %r2620;
	or.b32  	%r2728, %r2727, %r2725;
	add.s32 	%r2729, %r2719, %r2583;
	add.s32 	%r2730, %r2724, %r2728;
	add.s32 	%r2731, %r2730, %r2719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2729, 26;
	shr.b32 	%rhs, %r2729, 6;
	add.u32 	%r2732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2729, 21;
	shr.b32 	%rhs, %r2729, 11;
	add.u32 	%r2733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2729, 7;
	shr.b32 	%rhs, %r2729, 25;
	add.u32 	%r2734, %lhs, %rhs;
	}
	xor.b32  	%r2735, %r2733, %r2734;
	xor.b32  	%r2736, %r2735, %r2732;
	xor.b32  	%r2737, %r2692, %r2655;
	and.b32  	%r2738, %r2729, %r2737;
	xor.b32  	%r2739, %r2738, %r2655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 15;
	shr.b32 	%rhs, %r2678, 17;
	add.u32 	%r2740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2678, 13;
	shr.b32 	%rhs, %r2678, 19;
	add.u32 	%r2741, %lhs, %rhs;
	}
	shr.u32 	%r2742, %r2678, 10;
	xor.b32  	%r2743, %r2742, %r2740;
	xor.b32  	%r2744, %r2743, %r2741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 25;
	shr.b32 	%rhs, %r2197, 7;
	add.u32 	%r2745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2197, 14;
	shr.b32 	%rhs, %r2197, 18;
	add.u32 	%r2746, %lhs, %rhs;
	}
	shr.u32 	%r2747, %r2197, 3;
	xor.b32  	%r2748, %r2747, %r2745;
	xor.b32  	%r2749, %r2748, %r2746;
	add.s32 	%r2750, %r2744, %r2493;
	add.s32 	%r2751, %r2750, %r2160;
	add.s32 	%r2752, %r2751, %r2749;
	st.global.u32 	[%r51+356352], %r2752;
	add.s32 	%r2753, %r2618, %r2739;
	add.s32 	%r2754, %r2753, %r2736;
	add.s32 	%r2755, %r2754, %r2752;
	add.s32 	%r2756, %r2755, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2731, 30;
	shr.b32 	%rhs, %r2731, 2;
	add.u32 	%r2757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2731, 19;
	shr.b32 	%rhs, %r2731, 13;
	add.u32 	%r2758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2731, 10;
	shr.b32 	%rhs, %r2731, 22;
	add.u32 	%r2759, %lhs, %rhs;
	}
	xor.b32  	%r2760, %r2758, %r2759;
	xor.b32  	%r2761, %r2760, %r2757;
	and.b32  	%r2762, %r2731, %r2694;
	or.b32  	%r2763, %r2731, %r2694;
	and.b32  	%r2764, %r2763, %r2657;
	or.b32  	%r2765, %r2764, %r2762;
	add.s32 	%r2766, %r2756, %r2620;
	add.s32 	%r2767, %r2761, %r2765;
	add.s32 	%r2768, %r2767, %r2756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2766, 26;
	shr.b32 	%rhs, %r2766, 6;
	add.u32 	%r2769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2766, 21;
	shr.b32 	%rhs, %r2766, 11;
	add.u32 	%r2770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2766, 7;
	shr.b32 	%rhs, %r2766, 25;
	add.u32 	%r2771, %lhs, %rhs;
	}
	xor.b32  	%r2772, %r2770, %r2771;
	xor.b32  	%r2773, %r2772, %r2769;
	xor.b32  	%r2774, %r2729, %r2692;
	and.b32  	%r2775, %r2766, %r2774;
	xor.b32  	%r2776, %r2775, %r2692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2715, 15;
	shr.b32 	%rhs, %r2715, 17;
	add.u32 	%r2777, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2715, 13;
	shr.b32 	%rhs, %r2715, 19;
	add.u32 	%r2778, %lhs, %rhs;
	}
	shr.u32 	%r2779, %r2715, 10;
	xor.b32  	%r2780, %r2779, %r2777;
	xor.b32  	%r2781, %r2780, %r2778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 25;
	shr.b32 	%rhs, %r2234, 7;
	add.u32 	%r2782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 14;
	shr.b32 	%rhs, %r2234, 18;
	add.u32 	%r2783, %lhs, %rhs;
	}
	shr.u32 	%r2784, %r2234, 3;
	xor.b32  	%r2785, %r2784, %r2782;
	xor.b32  	%r2786, %r2785, %r2783;
	add.s32 	%r2787, %r2781, %r2530;
	add.s32 	%r2788, %r2787, %r2197;
	add.s32 	%r2789, %r2788, %r2786;
	st.global.u32 	[%r51+360448], %r2789;
	add.s32 	%r2790, %r2655, %r2776;
	add.s32 	%r2791, %r2790, %r2773;
	add.s32 	%r2792, %r2791, %r2789;
	add.s32 	%r2793, %r2792, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2768, 30;
	shr.b32 	%rhs, %r2768, 2;
	add.u32 	%r2794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2768, 19;
	shr.b32 	%rhs, %r2768, 13;
	add.u32 	%r2795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2768, 10;
	shr.b32 	%rhs, %r2768, 22;
	add.u32 	%r2796, %lhs, %rhs;
	}
	xor.b32  	%r2797, %r2795, %r2796;
	xor.b32  	%r2798, %r2797, %r2794;
	and.b32  	%r2799, %r2768, %r2731;
	or.b32  	%r2800, %r2768, %r2731;
	and.b32  	%r2801, %r2800, %r2694;
	or.b32  	%r2802, %r2801, %r2799;
	add.s32 	%r2803, %r2793, %r2657;
	add.s32 	%r2804, %r2798, %r2802;
	add.s32 	%r2805, %r2804, %r2793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2803, 26;
	shr.b32 	%rhs, %r2803, 6;
	add.u32 	%r2806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2803, 21;
	shr.b32 	%rhs, %r2803, 11;
	add.u32 	%r2807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2803, 7;
	shr.b32 	%rhs, %r2803, 25;
	add.u32 	%r2808, %lhs, %rhs;
	}
	xor.b32  	%r2809, %r2807, %r2808;
	xor.b32  	%r2810, %r2809, %r2806;
	xor.b32  	%r2811, %r2766, %r2729;
	and.b32  	%r2812, %r2803, %r2811;
	xor.b32  	%r2813, %r2812, %r2729;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 15;
	shr.b32 	%rhs, %r2752, 17;
	add.u32 	%r2814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2752, 13;
	shr.b32 	%rhs, %r2752, 19;
	add.u32 	%r2815, %lhs, %rhs;
	}
	shr.u32 	%r2816, %r2752, 10;
	xor.b32  	%r2817, %r2816, %r2814;
	xor.b32  	%r2818, %r2817, %r2815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2271, 25;
	shr.b32 	%rhs, %r2271, 7;
	add.u32 	%r2819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2271, 14;
	shr.b32 	%rhs, %r2271, 18;
	add.u32 	%r2820, %lhs, %rhs;
	}
	shr.u32 	%r2821, %r2271, 3;
	xor.b32  	%r2822, %r2821, %r2819;
	xor.b32  	%r2823, %r2822, %r2820;
	add.s32 	%r2824, %r2818, %r2567;
	add.s32 	%r2825, %r2824, %r2234;
	add.s32 	%r2826, %r2825, %r2823;
	st.global.u32 	[%r51+364544], %r2826;
	add.s32 	%r2827, %r2692, %r2813;
	add.s32 	%r2828, %r2827, %r2810;
	add.s32 	%r2829, %r2828, %r2826;
	add.s32 	%r2830, %r2829, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2805, 30;
	shr.b32 	%rhs, %r2805, 2;
	add.u32 	%r2831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2805, 19;
	shr.b32 	%rhs, %r2805, 13;
	add.u32 	%r2832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2805, 10;
	shr.b32 	%rhs, %r2805, 22;
	add.u32 	%r2833, %lhs, %rhs;
	}
	xor.b32  	%r2834, %r2832, %r2833;
	xor.b32  	%r2835, %r2834, %r2831;
	and.b32  	%r2836, %r2805, %r2768;
	or.b32  	%r2837, %r2805, %r2768;
	and.b32  	%r2838, %r2837, %r2731;
	or.b32  	%r2839, %r2838, %r2836;
	add.s32 	%r2840, %r2835, %r2839;
	add.s32 	%r2841, %r2840, %r623;
	add.s32 	%r2842, %r2841, %r2830;
	st.global.u32 	[%r51+8192], %r2842;
	add.s32 	%r2843, %r629, %r2805;
	st.global.u32 	[%r51+12288], %r2843;
	add.s32 	%r2844, %r632, %r2768;
	st.global.u32 	[%r51+16384], %r2844;
	add.s32 	%r2845, %r635, %r2731;
	st.global.u32 	[%r51+20480], %r2845;
	add.s32 	%r2846, %r2830, %r2694;
	add.s32 	%r2847, %r2846, %r607;
	st.global.u32 	[%r51+24576], %r2847;
	add.s32 	%r2848, %r614, %r2803;
	st.global.u32 	[%r51+28672], %r2848;
	add.s32 	%r2849, %r613, %r2766;
	st.global.u32 	[%r51+32768], %r2849;
	add.s32 	%r2850, %r618, %r2729;
	st.global.u32 	[%r51+36864], %r2850;
	ret;
}

.func sha256_finish(
	.param .b32 sha256_finish_param_0,
	.param .b32 sha256_finish_param_1,
	.param .b32 sha256_finish_param_2
)
{
	.reg .pred 	%p<29>;
	.reg .s32 	%r<8559>;
	.reg .s64 	%rl<55>;


	ld.param.u32 	%r1, [sha256_finish_param_0];
	ld.param.u32 	%r2, [sha256_finish_param_1];
	shl.b32 	%r145, %r1, 2;
	add.s32 	%r4, %r2, %r145;
	ld.global.u32 	%r5, [%r4];
	shr.u32 	%r146, %r5, 29;
	ld.global.u32 	%r6, [%r4+4096];
	shl.b32 	%r147, %r6, 3;
	shr.u32 	%r148, %r6, 21;
	and.b32  	%r149, %r148, 255;
	shr.u32 	%r150, %r6, 5;
	and.b32  	%r151, %r150, 65280;
	shl.b32 	%r152, %r6, 11;
	and.b32  	%r153, %r152, 16711680;
	or.b32  	%r154, %r147, %r146;
	shl.b32 	%r155, %r154, 24;
	or.b32  	%r156, %r151, %r153;
	or.b32  	%r157, %r156, %r149;
	or.b32  	%r158, %r157, %r155;
	st.global.u32 	[%r4+368640], %r158;
	shr.u32 	%r159, %r5, 21;
	and.b32  	%r160, %r159, 255;
	shr.u32 	%r161, %r5, 5;
	and.b32  	%r162, %r161, 65280;
	shl.b32 	%r163, %r5, 11;
	and.b32  	%r164, %r163, 16711680;
	shl.b32 	%r165, %r5, 27;
	or.b32  	%r166, %r164, %r165;
	or.b32  	%r167, %r166, %r162;
	or.b32  	%r168, %r167, %r160;
	st.global.u32 	[%r4+372736], %r168;
	and.b32  	%r8523, %r5, 63;
	setp.lt.u32 	%p1, %r8523, 56;
	selp.b32 	%r169, 56, 120, %p1;
	sub.s32 	%r8533, %r169, %r8523;
	setp.eq.s32 	%p2, %r169, %r8523;
	@%p2 bra 	BB1_16;

	mov.u32 	%r170, 64;
	sub.s32 	%r8532, %r170, %r8523;
	add.s32 	%r171, %r5, %r8533;
	st.global.u32 	[%r4], %r171;
	setp.ge.u32 	%p3, %r171, %r8533;
	@%p3 bra 	BB1_3;

	add.s32 	%r172, %r6, 1;
	st.global.u32 	[%r4+4096], %r172;

BB1_3:
	setp.eq.s32 	%p4, %r8523, 0;
	setp.lt.u32 	%p5, %r8533, %r8532;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB1_8;

	shl.b32 	%r173, %r5, 8;
	and.b32  	%r174, %r173, 15360;
	ld.param.u32 	%r8506, [sha256_finish_param_0];
	add.s32 	%r175, %r174, %r8506;
	shl.b32 	%r176, %r175, 2;
	and.b32  	%r177, %r5, 3;
	mov.u32 	%r178, 4;
	sub.s32 	%r179, %r178, %r177;
	shl.b32 	%r180, %r179, 3;
	cvt.u64.u32 	%rl1, %r180;
	mov.u64 	%rl13, 4294967295;
	shr.u64 	%rl14, %rl13, %r180;
	cvt.u32.u64 	%r181, %rl14;
	ld.param.u32 	%r8517, [sha256_finish_param_1];
	add.s32 	%r182, %r8517, %r176;
	ld.global.u32 	%r183, [%r182+40960];
	and.b32  	%r8521, %r183, %r181;
	ld.global.u32 	%r8520, [%r4+376832];
	and.b32  	%r184, %r8532, 3;
	setp.ne.s32 	%p7, %r184, 0;
	selp.u32 	%r12, 1, 0, %p7;
	shr.u32 	%r13, %r8532, 2;
	neg.s32 	%r185, %r13;
	setp.eq.s32 	%p8, %r12, %r185;
	@%p8 bra 	BB1_7;

	shl.b32 	%r187, %r5, 3;
	and.b32  	%r188, %r187, 24;
	cvt.u64.u32 	%rl2, %r188;
	add.s32 	%r14, %r12, %r13;
	ld.param.u32 	%r8505, [sha256_finish_param_0];
	shl.b32 	%r189, %r8505, 2;
	ld.param.u32 	%r8516, [sha256_finish_param_1];
	add.s32 	%r190, %r189, %r8516;
	add.s32 	%r8519, %r190, 380928;
	and.b32  	%r191, %r5, 60;
	shl.b32 	%r16, %r191, 10;
	mov.u32 	%r8522, 0;

BB1_6:
	mov.u32 	%r18, %r8520;
	ld.global.u32 	%r21, [%r8519];
	cvt.u64.u32 	%rl15, %r18;
	cvt.u32.u64 	%r192, %rl2;
	shl.b64 	%rl16, %rl15, %r192;
	cvt.u64.u32 	%rl17, %r8521;
	or.b64  	%rl18, %rl16, %rl17;
	add.s32 	%r193, %r8519, %r16;
	st.global.u32 	[%r193+-339968], %rl18;
	cvt.u32.u64 	%r194, %rl1;
	shr.u64 	%rl19, %rl15, %r194;
	cvt.u32.u64 	%r8521, %rl19;
	add.s32 	%r8519, %r8519, 4096;
	add.s32 	%r8522, %r8522, 1;
	setp.lt.u32 	%p9, %r8522, %r14;
	mov.u32 	%r8520, %r21;
	@%p9 bra 	BB1_6;

BB1_7:
	ld.global.u32 	%r196, [%r4+40960];
	shr.u32 	%r197, %r196, 24;
	shr.u32 	%r198, %r196, 8;
	and.b32  	%r199, %r198, 65280;
	or.b32  	%r200, %r199, %r197;
	shl.b32 	%r201, %r196, 24;
	shl.b32 	%r202, %r196, 8;
	and.b32  	%r203, %r202, 16711680;
	or.b32  	%r204, %r201, %r203;
	or.b32  	%r205, %r204, %r200;
	st.global.u32 	[%r4+106496], %r205;
	ld.global.u32 	%r206, [%r4+45056];
	shl.b32 	%r207, %r206, 24;
	shl.b32 	%r208, %r206, 8;
	and.b32  	%r209, %r208, 16515072;
	or.b32  	%r210, %r209, %r207;
	shr.u32 	%r211, %r206, 24;
	shr.u32 	%r212, %r206, 8;
	and.b32  	%r213, %r212, 65280;
	or.b32  	%r214, %r213, %r211;
	and.b32  	%r215, %r208, 16711680;
	or.b32  	%r216, %r207, %r215;
	or.b32  	%r217, %r216, %r214;
	st.global.u32 	[%r4+110592], %r217;
	ld.global.u32 	%r218, [%r4+49152];
	shl.b32 	%r219, %r218, 24;
	shl.b32 	%r220, %r218, 8;
	and.b32  	%r221, %r220, 16515072;
	or.b32  	%r222, %r221, %r219;
	shr.u32 	%r223, %r218, 24;
	shr.u32 	%r224, %r218, 8;
	and.b32  	%r225, %r224, 65280;
	or.b32  	%r226, %r225, %r223;
	and.b32  	%r227, %r220, 16711680;
	or.b32  	%r228, %r219, %r227;
	or.b32  	%r229, %r228, %r226;
	st.global.u32 	[%r4+114688], %r229;
	ld.global.u32 	%r230, [%r4+53248];
	shl.b32 	%r231, %r230, 24;
	shl.b32 	%r232, %r230, 8;
	and.b32  	%r233, %r232, 16515072;
	or.b32  	%r234, %r233, %r231;
	shr.u32 	%r235, %r230, 24;
	shr.u32 	%r236, %r230, 8;
	and.b32  	%r237, %r236, 65280;
	or.b32  	%r238, %r237, %r235;
	and.b32  	%r239, %r232, 16711680;
	or.b32  	%r240, %r231, %r239;
	or.b32  	%r241, %r240, %r238;
	st.global.u32 	[%r4+118784], %r241;
	ld.global.u32 	%r242, [%r4+57344];
	shl.b32 	%r243, %r242, 24;
	shl.b32 	%r244, %r242, 8;
	and.b32  	%r245, %r244, 16515072;
	or.b32  	%r246, %r245, %r243;
	shr.u32 	%r247, %r242, 24;
	shr.u32 	%r248, %r242, 8;
	and.b32  	%r249, %r248, 65280;
	or.b32  	%r250, %r249, %r247;
	and.b32  	%r251, %r244, 16711680;
	or.b32  	%r252, %r243, %r251;
	or.b32  	%r253, %r252, %r250;
	st.global.u32 	[%r4+122880], %r253;
	ld.global.u32 	%r254, [%r4+61440];
	shl.b32 	%r255, %r254, 24;
	shl.b32 	%r256, %r254, 8;
	and.b32  	%r257, %r256, 16515072;
	or.b32  	%r258, %r257, %r255;
	shr.u32 	%r259, %r254, 24;
	shr.u32 	%r260, %r254, 8;
	and.b32  	%r261, %r260, 65280;
	or.b32  	%r262, %r261, %r259;
	and.b32  	%r263, %r256, 16711680;
	or.b32  	%r264, %r255, %r263;
	or.b32  	%r265, %r264, %r262;
	st.global.u32 	[%r4+126976], %r265;
	ld.global.u32 	%r266, [%r4+65536];
	shl.b32 	%r267, %r266, 24;
	shl.b32 	%r268, %r266, 8;
	and.b32  	%r269, %r268, 16515072;
	or.b32  	%r270, %r269, %r267;
	shr.u32 	%r271, %r266, 24;
	shr.u32 	%r272, %r266, 8;
	and.b32  	%r273, %r272, 65280;
	or.b32  	%r274, %r273, %r271;
	and.b32  	%r275, %r268, 16711680;
	or.b32  	%r276, %r267, %r275;
	or.b32  	%r277, %r276, %r274;
	st.global.u32 	[%r4+131072], %r277;
	ld.global.u32 	%r278, [%r4+69632];
	shl.b32 	%r279, %r278, 24;
	shl.b32 	%r280, %r278, 8;
	and.b32  	%r281, %r280, 16515072;
	or.b32  	%r282, %r281, %r279;
	shr.u32 	%r283, %r278, 24;
	shr.u32 	%r284, %r278, 8;
	and.b32  	%r285, %r284, 65280;
	or.b32  	%r286, %r285, %r283;
	and.b32  	%r287, %r280, 16711680;
	or.b32  	%r288, %r279, %r287;
	or.b32  	%r289, %r288, %r286;
	st.global.u32 	[%r4+135168], %r289;
	ld.global.u32 	%r290, [%r4+73728];
	shl.b32 	%r291, %r290, 24;
	shl.b32 	%r292, %r290, 8;
	and.b32  	%r293, %r292, 16515072;
	or.b32  	%r294, %r293, %r291;
	shr.u32 	%r295, %r290, 24;
	shr.u32 	%r296, %r290, 8;
	and.b32  	%r297, %r296, 65280;
	or.b32  	%r298, %r297, %r295;
	and.b32  	%r299, %r292, 16711680;
	or.b32  	%r300, %r291, %r299;
	or.b32  	%r301, %r300, %r298;
	st.global.u32 	[%r4+139264], %r301;
	ld.global.u32 	%r302, [%r4+77824];
	shl.b32 	%r303, %r302, 24;
	shl.b32 	%r304, %r302, 8;
	and.b32  	%r305, %r304, 16515072;
	or.b32  	%r306, %r305, %r303;
	shr.u32 	%r307, %r302, 24;
	shr.u32 	%r308, %r302, 8;
	and.b32  	%r309, %r308, 65280;
	or.b32  	%r310, %r309, %r307;
	and.b32  	%r311, %r304, 16711680;
	or.b32  	%r312, %r303, %r311;
	or.b32  	%r313, %r312, %r310;
	st.global.u32 	[%r4+143360], %r313;
	ld.global.u32 	%r314, [%r4+81920];
	shl.b32 	%r315, %r314, 24;
	shl.b32 	%r316, %r314, 8;
	and.b32  	%r317, %r316, 16515072;
	or.b32  	%r318, %r317, %r315;
	shr.u32 	%r319, %r314, 24;
	shr.u32 	%r320, %r314, 8;
	and.b32  	%r321, %r320, 65280;
	or.b32  	%r322, %r321, %r319;
	and.b32  	%r323, %r316, 16711680;
	or.b32  	%r324, %r315, %r323;
	or.b32  	%r325, %r324, %r322;
	st.global.u32 	[%r4+147456], %r325;
	ld.global.u32 	%r326, [%r4+86016];
	shl.b32 	%r327, %r326, 24;
	shl.b32 	%r328, %r326, 8;
	and.b32  	%r329, %r328, 16515072;
	or.b32  	%r330, %r329, %r327;
	shr.u32 	%r331, %r326, 24;
	shr.u32 	%r332, %r326, 8;
	and.b32  	%r333, %r332, 65280;
	or.b32  	%r334, %r333, %r331;
	and.b32  	%r335, %r328, 16711680;
	or.b32  	%r336, %r327, %r335;
	or.b32  	%r337, %r336, %r334;
	st.global.u32 	[%r4+151552], %r337;
	ld.global.u32 	%r338, [%r4+90112];
	shl.b32 	%r339, %r338, 24;
	shl.b32 	%r340, %r338, 8;
	and.b32  	%r341, %r340, 16515072;
	or.b32  	%r342, %r341, %r339;
	shr.u32 	%r343, %r338, 24;
	shr.u32 	%r344, %r338, 8;
	and.b32  	%r345, %r344, 65280;
	or.b32  	%r346, %r345, %r343;
	and.b32  	%r347, %r340, 16711680;
	or.b32  	%r348, %r339, %r347;
	or.b32  	%r349, %r348, %r346;
	st.global.u32 	[%r4+155648], %r349;
	ld.global.u32 	%r350, [%r4+94208];
	shl.b32 	%r351, %r350, 24;
	shl.b32 	%r352, %r350, 8;
	and.b32  	%r353, %r352, 16515072;
	or.b32  	%r354, %r353, %r351;
	shr.u32 	%r355, %r350, 24;
	shr.u32 	%r356, %r350, 8;
	and.b32  	%r357, %r356, 65280;
	or.b32  	%r358, %r357, %r355;
	and.b32  	%r359, %r352, 16711680;
	or.b32  	%r360, %r351, %r359;
	or.b32  	%r361, %r360, %r358;
	st.global.u32 	[%r4+159744], %r361;
	ld.global.u32 	%r362, [%r4+98304];
	shl.b32 	%r363, %r362, 24;
	shl.b32 	%r364, %r362, 8;
	and.b32  	%r365, %r364, 16711680;
	shr.u32 	%r366, %r362, 24;
	shr.u32 	%r367, %r362, 8;
	and.b32  	%r368, %r367, 65280;
	or.b32  	%r369, %r368, %r366;
	or.b32  	%r370, %r365, %r363;
	or.b32  	%r371, %r370, %r369;
	st.global.u32 	[%r4+163840], %r371;
	ld.global.u32 	%r372, [%r4+102400];
	shl.b32 	%r373, %r372, 24;
	shl.b32 	%r374, %r372, 8;
	and.b32  	%r375, %r374, 16711680;
	shr.u32 	%r376, %r372, 24;
	shr.u32 	%r377, %r372, 8;
	and.b32  	%r378, %r377, 65280;
	or.b32  	%r379, %r378, %r376;
	or.b32  	%r380, %r375, %r373;
	or.b32  	%r381, %r380, %r379;
	st.global.u32 	[%r4+167936], %r381;
	ld.global.u32 	%r382, [%r4+24576];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 26;
	shr.b32 	%rhs, %r382, 6;
	add.u32 	%r383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 21;
	shr.b32 	%rhs, %r382, 11;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 7;
	shr.b32 	%rhs, %r382, 25;
	add.u32 	%r385, %lhs, %rhs;
	}
	xor.b32  	%r386, %r385, %r383;
	xor.b32  	%r387, %r386, %r384;
	ld.global.u32 	%r388, [%r4+32768];
	ld.global.u32 	%r389, [%r4+28672];
	xor.b32  	%r390, %r388, %r389;
	and.b32  	%r391, %r390, %r382;
	xor.b32  	%r392, %r391, %r388;
	ld.global.u32 	%r393, [%r4+36864];
	add.s32 	%r394, %r205, %r393;
	add.s32 	%r395, %r394, %r387;
	add.s32 	%r396, %r395, %r392;
	add.s32 	%r397, %r396, 1116352408;
	ld.global.u32 	%r398, [%r4+8192];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 30;
	shr.b32 	%rhs, %r398, 2;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 19;
	shr.b32 	%rhs, %r398, 13;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 10;
	shr.b32 	%rhs, %r398, 22;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r401, %r399;
	xor.b32  	%r403, %r402, %r400;
	ld.global.u32 	%r404, [%r4+12288];
	and.b32  	%r405, %r404, %r398;
	or.b32  	%r406, %r404, %r398;
	ld.global.u32 	%r407, [%r4+16384];
	and.b32  	%r408, %r407, %r406;
	or.b32  	%r409, %r408, %r405;
	ld.global.u32 	%r410, [%r4+20480];
	add.s32 	%r411, %r397, %r410;
	add.s32 	%r412, %r403, %r409;
	add.s32 	%r413, %r412, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 26;
	shr.b32 	%rhs, %r411, 6;
	add.u32 	%r414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 21;
	shr.b32 	%rhs, %r411, 11;
	add.u32 	%r415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 7;
	shr.b32 	%rhs, %r411, 25;
	add.u32 	%r416, %lhs, %rhs;
	}
	xor.b32  	%r417, %r416, %r414;
	xor.b32  	%r418, %r417, %r415;
	xor.b32  	%r419, %r389, %r382;
	and.b32  	%r420, %r411, %r419;
	xor.b32  	%r421, %r420, %r389;
	add.s32 	%r422, %r217, %r388;
	add.s32 	%r423, %r422, %r421;
	add.s32 	%r424, %r423, %r418;
	add.s32 	%r425, %r424, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 30;
	shr.b32 	%rhs, %r413, 2;
	add.u32 	%r426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 19;
	shr.b32 	%rhs, %r413, 13;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 10;
	shr.b32 	%rhs, %r413, 22;
	add.u32 	%r428, %lhs, %rhs;
	}
	xor.b32  	%r429, %r428, %r426;
	xor.b32  	%r430, %r429, %r427;
	and.b32  	%r431, %r413, %r398;
	or.b32  	%r432, %r413, %r398;
	and.b32  	%r433, %r432, %r404;
	or.b32  	%r434, %r433, %r431;
	add.s32 	%r435, %r425, %r407;
	add.s32 	%r436, %r430, %r434;
	add.s32 	%r437, %r436, %r425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 26;
	shr.b32 	%rhs, %r435, 6;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 21;
	shr.b32 	%rhs, %r435, 11;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 7;
	shr.b32 	%rhs, %r435, 25;
	add.u32 	%r440, %lhs, %rhs;
	}
	xor.b32  	%r441, %r440, %r438;
	xor.b32  	%r442, %r441, %r439;
	xor.b32  	%r443, %r411, %r382;
	and.b32  	%r444, %r435, %r443;
	xor.b32  	%r445, %r444, %r382;
	add.s32 	%r446, %r229, %r389;
	add.s32 	%r447, %r446, %r445;
	add.s32 	%r448, %r447, %r442;
	add.s32 	%r449, %r448, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 30;
	shr.b32 	%rhs, %r437, 2;
	add.u32 	%r450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 19;
	shr.b32 	%rhs, %r437, 13;
	add.u32 	%r451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 10;
	shr.b32 	%rhs, %r437, 22;
	add.u32 	%r452, %lhs, %rhs;
	}
	xor.b32  	%r453, %r452, %r450;
	xor.b32  	%r454, %r453, %r451;
	and.b32  	%r455, %r437, %r413;
	or.b32  	%r456, %r437, %r413;
	and.b32  	%r457, %r456, %r398;
	or.b32  	%r458, %r457, %r455;
	add.s32 	%r459, %r449, %r404;
	add.s32 	%r460, %r454, %r458;
	add.s32 	%r461, %r460, %r449;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 26;
	shr.b32 	%rhs, %r459, 6;
	add.u32 	%r462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 21;
	shr.b32 	%rhs, %r459, 11;
	add.u32 	%r463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 7;
	shr.b32 	%rhs, %r459, 25;
	add.u32 	%r464, %lhs, %rhs;
	}
	xor.b32  	%r465, %r464, %r462;
	xor.b32  	%r466, %r465, %r463;
	xor.b32  	%r467, %r435, %r411;
	and.b32  	%r468, %r459, %r467;
	xor.b32  	%r469, %r468, %r411;
	add.s32 	%r470, %r241, %r382;
	add.s32 	%r471, %r470, %r469;
	add.s32 	%r472, %r471, %r466;
	add.s32 	%r473, %r472, -373957723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 30;
	shr.b32 	%rhs, %r461, 2;
	add.u32 	%r474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 19;
	shr.b32 	%rhs, %r461, 13;
	add.u32 	%r475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 10;
	shr.b32 	%rhs, %r461, 22;
	add.u32 	%r476, %lhs, %rhs;
	}
	xor.b32  	%r477, %r476, %r474;
	xor.b32  	%r478, %r477, %r475;
	and.b32  	%r479, %r461, %r437;
	or.b32  	%r480, %r461, %r437;
	and.b32  	%r481, %r480, %r413;
	or.b32  	%r482, %r481, %r479;
	add.s32 	%r483, %r473, %r398;
	add.s32 	%r484, %r478, %r482;
	add.s32 	%r485, %r484, %r473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 26;
	shr.b32 	%rhs, %r483, 6;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 21;
	shr.b32 	%rhs, %r483, 11;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 7;
	shr.b32 	%rhs, %r483, 25;
	add.u32 	%r488, %lhs, %rhs;
	}
	xor.b32  	%r489, %r488, %r486;
	xor.b32  	%r490, %r489, %r487;
	xor.b32  	%r491, %r459, %r435;
	and.b32  	%r492, %r483, %r491;
	xor.b32  	%r493, %r492, %r435;
	add.s32 	%r494, %r253, %r411;
	add.s32 	%r495, %r494, %r493;
	add.s32 	%r496, %r495, %r490;
	add.s32 	%r497, %r496, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 30;
	shr.b32 	%rhs, %r485, 2;
	add.u32 	%r498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 19;
	shr.b32 	%rhs, %r485, 13;
	add.u32 	%r499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 10;
	shr.b32 	%rhs, %r485, 22;
	add.u32 	%r500, %lhs, %rhs;
	}
	xor.b32  	%r501, %r500, %r498;
	xor.b32  	%r502, %r501, %r499;
	and.b32  	%r503, %r485, %r461;
	or.b32  	%r504, %r485, %r461;
	and.b32  	%r505, %r504, %r437;
	or.b32  	%r506, %r505, %r503;
	add.s32 	%r507, %r497, %r413;
	add.s32 	%r508, %r502, %r506;
	add.s32 	%r509, %r508, %r497;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 26;
	shr.b32 	%rhs, %r507, 6;
	add.u32 	%r510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 21;
	shr.b32 	%rhs, %r507, 11;
	add.u32 	%r511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 7;
	shr.b32 	%rhs, %r507, 25;
	add.u32 	%r512, %lhs, %rhs;
	}
	xor.b32  	%r513, %r512, %r510;
	xor.b32  	%r514, %r513, %r511;
	xor.b32  	%r515, %r483, %r459;
	and.b32  	%r516, %r507, %r515;
	xor.b32  	%r517, %r516, %r459;
	add.s32 	%r518, %r265, %r435;
	add.s32 	%r519, %r518, %r517;
	add.s32 	%r520, %r519, %r514;
	add.s32 	%r521, %r520, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 30;
	shr.b32 	%rhs, %r509, 2;
	add.u32 	%r522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 19;
	shr.b32 	%rhs, %r509, 13;
	add.u32 	%r523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 10;
	shr.b32 	%rhs, %r509, 22;
	add.u32 	%r524, %lhs, %rhs;
	}
	xor.b32  	%r525, %r524, %r522;
	xor.b32  	%r526, %r525, %r523;
	and.b32  	%r527, %r509, %r485;
	or.b32  	%r528, %r509, %r485;
	and.b32  	%r529, %r528, %r461;
	or.b32  	%r530, %r529, %r527;
	add.s32 	%r531, %r521, %r437;
	add.s32 	%r532, %r526, %r530;
	add.s32 	%r533, %r532, %r521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 26;
	shr.b32 	%rhs, %r531, 6;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 21;
	shr.b32 	%rhs, %r531, 11;
	add.u32 	%r535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 7;
	shr.b32 	%rhs, %r531, 25;
	add.u32 	%r536, %lhs, %rhs;
	}
	xor.b32  	%r537, %r536, %r534;
	xor.b32  	%r538, %r537, %r535;
	xor.b32  	%r539, %r507, %r483;
	and.b32  	%r540, %r531, %r539;
	xor.b32  	%r541, %r540, %r483;
	add.s32 	%r542, %r277, %r459;
	add.s32 	%r543, %r542, %r541;
	add.s32 	%r544, %r543, %r538;
	add.s32 	%r545, %r544, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 30;
	shr.b32 	%rhs, %r533, 2;
	add.u32 	%r546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 19;
	shr.b32 	%rhs, %r533, 13;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 10;
	shr.b32 	%rhs, %r533, 22;
	add.u32 	%r548, %lhs, %rhs;
	}
	xor.b32  	%r549, %r548, %r546;
	xor.b32  	%r550, %r549, %r547;
	and.b32  	%r551, %r533, %r509;
	or.b32  	%r552, %r533, %r509;
	and.b32  	%r553, %r552, %r485;
	or.b32  	%r554, %r553, %r551;
	add.s32 	%r555, %r545, %r461;
	add.s32 	%r556, %r550, %r554;
	add.s32 	%r557, %r556, %r545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r555, 26;
	shr.b32 	%rhs, %r555, 6;
	add.u32 	%r558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r555, 21;
	shr.b32 	%rhs, %r555, 11;
	add.u32 	%r559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r555, 7;
	shr.b32 	%rhs, %r555, 25;
	add.u32 	%r560, %lhs, %rhs;
	}
	xor.b32  	%r561, %r560, %r558;
	xor.b32  	%r562, %r561, %r559;
	xor.b32  	%r563, %r531, %r507;
	and.b32  	%r564, %r555, %r563;
	xor.b32  	%r565, %r564, %r507;
	add.s32 	%r566, %r289, %r483;
	add.s32 	%r567, %r566, %r565;
	add.s32 	%r568, %r567, %r562;
	add.s32 	%r569, %r568, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 30;
	shr.b32 	%rhs, %r557, 2;
	add.u32 	%r570, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 19;
	shr.b32 	%rhs, %r557, 13;
	add.u32 	%r571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r557, 10;
	shr.b32 	%rhs, %r557, 22;
	add.u32 	%r572, %lhs, %rhs;
	}
	xor.b32  	%r573, %r572, %r570;
	xor.b32  	%r574, %r573, %r571;
	and.b32  	%r575, %r557, %r533;
	or.b32  	%r576, %r557, %r533;
	and.b32  	%r577, %r576, %r509;
	or.b32  	%r578, %r577, %r575;
	add.s32 	%r579, %r569, %r485;
	add.s32 	%r580, %r574, %r578;
	add.s32 	%r581, %r580, %r569;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 26;
	shr.b32 	%rhs, %r579, 6;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 21;
	shr.b32 	%rhs, %r579, 11;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 7;
	shr.b32 	%rhs, %r579, 25;
	add.u32 	%r584, %lhs, %rhs;
	}
	xor.b32  	%r585, %r584, %r582;
	xor.b32  	%r586, %r585, %r583;
	xor.b32  	%r587, %r555, %r531;
	and.b32  	%r588, %r579, %r587;
	xor.b32  	%r589, %r588, %r531;
	add.s32 	%r590, %r301, %r507;
	add.s32 	%r591, %r590, %r589;
	add.s32 	%r592, %r591, %r586;
	add.s32 	%r593, %r592, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 30;
	shr.b32 	%rhs, %r581, 2;
	add.u32 	%r594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 19;
	shr.b32 	%rhs, %r581, 13;
	add.u32 	%r595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 10;
	shr.b32 	%rhs, %r581, 22;
	add.u32 	%r596, %lhs, %rhs;
	}
	xor.b32  	%r597, %r596, %r594;
	xor.b32  	%r598, %r597, %r595;
	and.b32  	%r599, %r581, %r557;
	or.b32  	%r600, %r581, %r557;
	and.b32  	%r601, %r600, %r533;
	or.b32  	%r602, %r601, %r599;
	add.s32 	%r603, %r593, %r509;
	add.s32 	%r604, %r598, %r602;
	add.s32 	%r605, %r604, %r593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 26;
	shr.b32 	%rhs, %r603, 6;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 21;
	shr.b32 	%rhs, %r603, 11;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 7;
	shr.b32 	%rhs, %r603, 25;
	add.u32 	%r608, %lhs, %rhs;
	}
	xor.b32  	%r609, %r608, %r606;
	xor.b32  	%r610, %r609, %r607;
	xor.b32  	%r611, %r579, %r555;
	and.b32  	%r612, %r603, %r611;
	xor.b32  	%r613, %r612, %r555;
	add.s32 	%r614, %r313, %r531;
	add.s32 	%r615, %r614, %r613;
	add.s32 	%r616, %r615, %r610;
	add.s32 	%r617, %r616, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 30;
	shr.b32 	%rhs, %r605, 2;
	add.u32 	%r618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 19;
	shr.b32 	%rhs, %r605, 13;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 10;
	shr.b32 	%rhs, %r605, 22;
	add.u32 	%r620, %lhs, %rhs;
	}
	xor.b32  	%r621, %r620, %r618;
	xor.b32  	%r622, %r621, %r619;
	and.b32  	%r623, %r605, %r581;
	or.b32  	%r624, %r605, %r581;
	and.b32  	%r625, %r624, %r557;
	or.b32  	%r626, %r625, %r623;
	add.s32 	%r627, %r617, %r533;
	add.s32 	%r628, %r622, %r626;
	add.s32 	%r629, %r628, %r617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 26;
	shr.b32 	%rhs, %r627, 6;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 21;
	shr.b32 	%rhs, %r627, 11;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 7;
	shr.b32 	%rhs, %r627, 25;
	add.u32 	%r632, %lhs, %rhs;
	}
	xor.b32  	%r633, %r632, %r630;
	xor.b32  	%r634, %r633, %r631;
	xor.b32  	%r635, %r603, %r579;
	and.b32  	%r636, %r627, %r635;
	xor.b32  	%r637, %r636, %r579;
	add.s32 	%r638, %r325, %r555;
	add.s32 	%r639, %r638, %r637;
	add.s32 	%r640, %r639, %r634;
	add.s32 	%r641, %r640, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 30;
	shr.b32 	%rhs, %r629, 2;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 19;
	shr.b32 	%rhs, %r629, 13;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 10;
	shr.b32 	%rhs, %r629, 22;
	add.u32 	%r644, %lhs, %rhs;
	}
	xor.b32  	%r645, %r644, %r642;
	xor.b32  	%r646, %r645, %r643;
	and.b32  	%r647, %r629, %r605;
	or.b32  	%r648, %r629, %r605;
	and.b32  	%r649, %r648, %r581;
	or.b32  	%r650, %r649, %r647;
	add.s32 	%r651, %r641, %r557;
	add.s32 	%r652, %r646, %r650;
	add.s32 	%r653, %r652, %r641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 26;
	shr.b32 	%rhs, %r651, 6;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 21;
	shr.b32 	%rhs, %r651, 11;
	add.u32 	%r655, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 7;
	shr.b32 	%rhs, %r651, 25;
	add.u32 	%r656, %lhs, %rhs;
	}
	xor.b32  	%r657, %r656, %r654;
	xor.b32  	%r658, %r657, %r655;
	xor.b32  	%r659, %r627, %r603;
	and.b32  	%r660, %r651, %r659;
	xor.b32  	%r661, %r660, %r603;
	add.s32 	%r662, %r337, %r579;
	add.s32 	%r663, %r662, %r661;
	add.s32 	%r664, %r663, %r658;
	add.s32 	%r665, %r664, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 30;
	shr.b32 	%rhs, %r653, 2;
	add.u32 	%r666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 19;
	shr.b32 	%rhs, %r653, 13;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 10;
	shr.b32 	%rhs, %r653, 22;
	add.u32 	%r668, %lhs, %rhs;
	}
	xor.b32  	%r669, %r668, %r666;
	xor.b32  	%r670, %r669, %r667;
	and.b32  	%r671, %r653, %r629;
	or.b32  	%r672, %r653, %r629;
	and.b32  	%r673, %r672, %r605;
	or.b32  	%r674, %r673, %r671;
	add.s32 	%r675, %r665, %r581;
	add.s32 	%r676, %r670, %r674;
	add.s32 	%r677, %r676, %r665;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 26;
	shr.b32 	%rhs, %r675, 6;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 21;
	shr.b32 	%rhs, %r675, 11;
	add.u32 	%r679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 7;
	shr.b32 	%rhs, %r675, 25;
	add.u32 	%r680, %lhs, %rhs;
	}
	xor.b32  	%r681, %r680, %r678;
	xor.b32  	%r682, %r681, %r679;
	xor.b32  	%r683, %r651, %r627;
	and.b32  	%r684, %r675, %r683;
	xor.b32  	%r685, %r684, %r627;
	add.s32 	%r686, %r349, %r603;
	add.s32 	%r687, %r686, %r685;
	add.s32 	%r688, %r687, %r682;
	add.s32 	%r689, %r688, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 30;
	shr.b32 	%rhs, %r677, 2;
	add.u32 	%r690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 19;
	shr.b32 	%rhs, %r677, 13;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r677, 10;
	shr.b32 	%rhs, %r677, 22;
	add.u32 	%r692, %lhs, %rhs;
	}
	xor.b32  	%r693, %r692, %r690;
	xor.b32  	%r694, %r693, %r691;
	and.b32  	%r695, %r677, %r653;
	or.b32  	%r696, %r677, %r653;
	and.b32  	%r697, %r696, %r629;
	or.b32  	%r698, %r697, %r695;
	add.s32 	%r699, %r689, %r605;
	add.s32 	%r700, %r694, %r698;
	add.s32 	%r701, %r700, %r689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 26;
	shr.b32 	%rhs, %r699, 6;
	add.u32 	%r702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 21;
	shr.b32 	%rhs, %r699, 11;
	add.u32 	%r703, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 7;
	shr.b32 	%rhs, %r699, 25;
	add.u32 	%r704, %lhs, %rhs;
	}
	xor.b32  	%r705, %r704, %r702;
	xor.b32  	%r706, %r705, %r703;
	xor.b32  	%r707, %r675, %r651;
	and.b32  	%r708, %r699, %r707;
	xor.b32  	%r709, %r708, %r651;
	add.s32 	%r710, %r361, %r627;
	add.s32 	%r711, %r710, %r709;
	add.s32 	%r712, %r711, %r706;
	add.s32 	%r713, %r712, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 30;
	shr.b32 	%rhs, %r701, 2;
	add.u32 	%r714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 19;
	shr.b32 	%rhs, %r701, 13;
	add.u32 	%r715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r701, 10;
	shr.b32 	%rhs, %r701, 22;
	add.u32 	%r716, %lhs, %rhs;
	}
	xor.b32  	%r717, %r716, %r714;
	xor.b32  	%r718, %r717, %r715;
	and.b32  	%r719, %r701, %r677;
	or.b32  	%r720, %r701, %r677;
	and.b32  	%r721, %r720, %r653;
	or.b32  	%r722, %r721, %r719;
	add.s32 	%r723, %r713, %r629;
	add.s32 	%r724, %r718, %r722;
	add.s32 	%r725, %r724, %r713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 26;
	shr.b32 	%rhs, %r723, 6;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 21;
	shr.b32 	%rhs, %r723, 11;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 7;
	shr.b32 	%rhs, %r723, 25;
	add.u32 	%r728, %lhs, %rhs;
	}
	xor.b32  	%r729, %r728, %r726;
	xor.b32  	%r730, %r729, %r727;
	xor.b32  	%r731, %r699, %r675;
	and.b32  	%r732, %r723, %r731;
	xor.b32  	%r733, %r732, %r675;
	add.s32 	%r734, %r371, %r651;
	add.s32 	%r735, %r734, %r733;
	add.s32 	%r736, %r735, %r730;
	add.s32 	%r737, %r736, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 30;
	shr.b32 	%rhs, %r725, 2;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 19;
	shr.b32 	%rhs, %r725, 13;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 10;
	shr.b32 	%rhs, %r725, 22;
	add.u32 	%r740, %lhs, %rhs;
	}
	xor.b32  	%r741, %r740, %r738;
	xor.b32  	%r742, %r741, %r739;
	and.b32  	%r743, %r725, %r701;
	or.b32  	%r744, %r725, %r701;
	and.b32  	%r745, %r744, %r677;
	or.b32  	%r746, %r745, %r743;
	add.s32 	%r747, %r737, %r653;
	add.s32 	%r748, %r742, %r746;
	add.s32 	%r749, %r748, %r737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 26;
	shr.b32 	%rhs, %r747, 6;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 21;
	shr.b32 	%rhs, %r747, 11;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 7;
	shr.b32 	%rhs, %r747, 25;
	add.u32 	%r752, %lhs, %rhs;
	}
	xor.b32  	%r753, %r752, %r750;
	xor.b32  	%r754, %r753, %r751;
	xor.b32  	%r755, %r723, %r699;
	and.b32  	%r756, %r747, %r755;
	xor.b32  	%r757, %r756, %r699;
	add.s32 	%r758, %r381, %r675;
	add.s32 	%r759, %r758, %r757;
	add.s32 	%r760, %r759, %r754;
	add.s32 	%r761, %r760, -1046744716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 30;
	shr.b32 	%rhs, %r749, 2;
	add.u32 	%r762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 19;
	shr.b32 	%rhs, %r749, 13;
	add.u32 	%r763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 10;
	shr.b32 	%rhs, %r749, 22;
	add.u32 	%r764, %lhs, %rhs;
	}
	xor.b32  	%r765, %r764, %r762;
	xor.b32  	%r766, %r765, %r763;
	and.b32  	%r767, %r749, %r725;
	or.b32  	%r768, %r749, %r725;
	and.b32  	%r769, %r768, %r701;
	or.b32  	%r770, %r769, %r767;
	add.s32 	%r771, %r761, %r677;
	add.s32 	%r772, %r766, %r770;
	add.s32 	%r773, %r772, %r761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 26;
	shr.b32 	%rhs, %r771, 6;
	add.u32 	%r774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 21;
	shr.b32 	%rhs, %r771, 11;
	add.u32 	%r775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 7;
	shr.b32 	%rhs, %r771, 25;
	add.u32 	%r776, %lhs, %rhs;
	}
	xor.b32  	%r777, %r776, %r774;
	xor.b32  	%r778, %r777, %r775;
	xor.b32  	%r779, %r747, %r723;
	and.b32  	%r780, %r771, %r779;
	xor.b32  	%r781, %r780, %r723;
	shr.u32 	%r782, %r370, 17;
	shl.b32 	%r783, %r371, 15;
	or.b32  	%r784, %r783, %r782;
	shr.u32 	%r785, %r370, 19;
	shl.b32 	%r786, %r371, 13;
	or.b32  	%r787, %r786, %r785;
	shr.u32 	%r788, %r371, 10;
	xor.b32  	%r789, %r787, %r788;
	xor.b32  	%r790, %r789, %r784;
	shr.u32 	%r791, %r217, 7;
	shl.b32 	%r792, %r206, 1;
	and.b32  	%r793, %r792, -33554432;
	or.b32  	%r794, %r791, %r793;
	shr.u32 	%r795, %r210, 18;
	shl.b32 	%r796, %r217, 14;
	or.b32  	%r797, %r796, %r795;
	shr.u32 	%r798, %r217, 3;
	xor.b32  	%r799, %r797, %r798;
	xor.b32  	%r800, %r799, %r794;
	add.s32 	%r801, %r800, %r205;
	add.s32 	%r802, %r801, %r313;
	add.s32 	%r803, %r802, %r790;
	st.global.u32 	[%r4+172032], %r803;
	add.s32 	%r804, %r803, %r699;
	add.s32 	%r805, %r804, %r781;
	add.s32 	%r806, %r805, %r778;
	add.s32 	%r807, %r806, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 30;
	shr.b32 	%rhs, %r773, 2;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 19;
	shr.b32 	%rhs, %r773, 13;
	add.u32 	%r809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 10;
	shr.b32 	%rhs, %r773, 22;
	add.u32 	%r810, %lhs, %rhs;
	}
	xor.b32  	%r811, %r810, %r808;
	xor.b32  	%r812, %r811, %r809;
	and.b32  	%r813, %r773, %r749;
	or.b32  	%r814, %r773, %r749;
	and.b32  	%r815, %r814, %r725;
	or.b32  	%r816, %r815, %r813;
	add.s32 	%r817, %r807, %r701;
	add.s32 	%r818, %r812, %r816;
	add.s32 	%r819, %r818, %r807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 26;
	shr.b32 	%rhs, %r817, 6;
	add.u32 	%r820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 21;
	shr.b32 	%rhs, %r817, 11;
	add.u32 	%r821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r817, 7;
	shr.b32 	%rhs, %r817, 25;
	add.u32 	%r822, %lhs, %rhs;
	}
	xor.b32  	%r823, %r822, %r820;
	xor.b32  	%r824, %r823, %r821;
	xor.b32  	%r825, %r771, %r747;
	and.b32  	%r826, %r817, %r825;
	xor.b32  	%r827, %r826, %r747;
	shr.u32 	%r828, %r380, 17;
	shl.b32 	%r829, %r381, 15;
	or.b32  	%r830, %r829, %r828;
	shr.u32 	%r831, %r380, 19;
	shl.b32 	%r832, %r381, 13;
	or.b32  	%r833, %r832, %r831;
	shr.u32 	%r834, %r381, 10;
	xor.b32  	%r835, %r833, %r834;
	xor.b32  	%r836, %r835, %r830;
	shr.u32 	%r837, %r229, 7;
	shl.b32 	%r838, %r218, 1;
	and.b32  	%r839, %r838, -33554432;
	or.b32  	%r840, %r837, %r839;
	shr.u32 	%r841, %r222, 18;
	shl.b32 	%r842, %r229, 14;
	or.b32  	%r843, %r842, %r841;
	shr.u32 	%r844, %r229, 3;
	xor.b32  	%r845, %r843, %r844;
	xor.b32  	%r846, %r845, %r840;
	add.s32 	%r847, %r846, %r217;
	add.s32 	%r848, %r847, %r325;
	add.s32 	%r849, %r848, %r836;
	st.global.u32 	[%r4+176128], %r849;
	add.s32 	%r850, %r849, %r723;
	add.s32 	%r851, %r850, %r827;
	add.s32 	%r852, %r851, %r824;
	add.s32 	%r853, %r852, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 30;
	shr.b32 	%rhs, %r819, 2;
	add.u32 	%r854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 19;
	shr.b32 	%rhs, %r819, 13;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 10;
	shr.b32 	%rhs, %r819, 22;
	add.u32 	%r856, %lhs, %rhs;
	}
	xor.b32  	%r857, %r856, %r854;
	xor.b32  	%r858, %r857, %r855;
	and.b32  	%r859, %r819, %r773;
	or.b32  	%r860, %r819, %r773;
	and.b32  	%r861, %r860, %r749;
	or.b32  	%r862, %r861, %r859;
	add.s32 	%r863, %r853, %r725;
	add.s32 	%r864, %r858, %r862;
	add.s32 	%r865, %r864, %r853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r863, 26;
	shr.b32 	%rhs, %r863, 6;
	add.u32 	%r866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r863, 21;
	shr.b32 	%rhs, %r863, 11;
	add.u32 	%r867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r863, 7;
	shr.b32 	%rhs, %r863, 25;
	add.u32 	%r868, %lhs, %rhs;
	}
	xor.b32  	%r869, %r868, %r866;
	xor.b32  	%r870, %r869, %r867;
	xor.b32  	%r871, %r817, %r771;
	and.b32  	%r872, %r863, %r871;
	xor.b32  	%r873, %r872, %r771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 15;
	shr.b32 	%rhs, %r803, 17;
	add.u32 	%r874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 13;
	shr.b32 	%rhs, %r803, 19;
	add.u32 	%r875, %lhs, %rhs;
	}
	shr.u32 	%r876, %r803, 10;
	xor.b32  	%r877, %r875, %r876;
	xor.b32  	%r878, %r877, %r874;
	shr.u32 	%r879, %r241, 7;
	shl.b32 	%r880, %r230, 1;
	and.b32  	%r881, %r880, -33554432;
	or.b32  	%r882, %r879, %r881;
	shr.u32 	%r883, %r234, 18;
	shl.b32 	%r884, %r241, 14;
	or.b32  	%r885, %r884, %r883;
	shr.u32 	%r886, %r241, 3;
	xor.b32  	%r887, %r885, %r886;
	xor.b32  	%r888, %r887, %r882;
	add.s32 	%r889, %r888, %r229;
	add.s32 	%r890, %r889, %r337;
	add.s32 	%r891, %r890, %r878;
	st.global.u32 	[%r4+180224], %r891;
	add.s32 	%r892, %r891, %r747;
	add.s32 	%r893, %r892, %r873;
	add.s32 	%r894, %r893, %r870;
	add.s32 	%r895, %r894, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 30;
	shr.b32 	%rhs, %r865, 2;
	add.u32 	%r896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 19;
	shr.b32 	%rhs, %r865, 13;
	add.u32 	%r897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r865, 10;
	shr.b32 	%rhs, %r865, 22;
	add.u32 	%r898, %lhs, %rhs;
	}
	xor.b32  	%r899, %r898, %r896;
	xor.b32  	%r900, %r899, %r897;
	and.b32  	%r901, %r865, %r819;
	or.b32  	%r902, %r865, %r819;
	and.b32  	%r903, %r902, %r773;
	or.b32  	%r904, %r903, %r901;
	add.s32 	%r905, %r895, %r749;
	add.s32 	%r906, %r900, %r904;
	add.s32 	%r907, %r906, %r895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 26;
	shr.b32 	%rhs, %r905, 6;
	add.u32 	%r908, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 21;
	shr.b32 	%rhs, %r905, 11;
	add.u32 	%r909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 7;
	shr.b32 	%rhs, %r905, 25;
	add.u32 	%r910, %lhs, %rhs;
	}
	xor.b32  	%r911, %r910, %r908;
	xor.b32  	%r912, %r911, %r909;
	xor.b32  	%r913, %r863, %r817;
	and.b32  	%r914, %r905, %r913;
	xor.b32  	%r915, %r914, %r817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 15;
	shr.b32 	%rhs, %r849, 17;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 13;
	shr.b32 	%rhs, %r849, 19;
	add.u32 	%r917, %lhs, %rhs;
	}
	shr.u32 	%r918, %r849, 10;
	xor.b32  	%r919, %r917, %r918;
	xor.b32  	%r920, %r919, %r916;
	shr.u32 	%r921, %r253, 7;
	shl.b32 	%r922, %r242, 1;
	and.b32  	%r923, %r922, -33554432;
	or.b32  	%r924, %r921, %r923;
	shr.u32 	%r925, %r246, 18;
	shl.b32 	%r926, %r253, 14;
	or.b32  	%r927, %r926, %r925;
	shr.u32 	%r928, %r253, 3;
	xor.b32  	%r929, %r927, %r928;
	xor.b32  	%r930, %r929, %r924;
	add.s32 	%r931, %r930, %r241;
	add.s32 	%r932, %r931, %r349;
	add.s32 	%r933, %r932, %r920;
	st.global.u32 	[%r4+184320], %r933;
	add.s32 	%r934, %r933, %r771;
	add.s32 	%r935, %r934, %r915;
	add.s32 	%r936, %r935, %r912;
	add.s32 	%r937, %r936, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 30;
	shr.b32 	%rhs, %r907, 2;
	add.u32 	%r938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 19;
	shr.b32 	%rhs, %r907, 13;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 10;
	shr.b32 	%rhs, %r907, 22;
	add.u32 	%r940, %lhs, %rhs;
	}
	xor.b32  	%r941, %r940, %r938;
	xor.b32  	%r942, %r941, %r939;
	and.b32  	%r943, %r907, %r865;
	or.b32  	%r944, %r907, %r865;
	and.b32  	%r945, %r944, %r819;
	or.b32  	%r946, %r945, %r943;
	add.s32 	%r947, %r937, %r773;
	add.s32 	%r948, %r942, %r946;
	add.s32 	%r949, %r948, %r937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 26;
	shr.b32 	%rhs, %r947, 6;
	add.u32 	%r950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 21;
	shr.b32 	%rhs, %r947, 11;
	add.u32 	%r951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 7;
	shr.b32 	%rhs, %r947, 25;
	add.u32 	%r952, %lhs, %rhs;
	}
	xor.b32  	%r953, %r952, %r950;
	xor.b32  	%r954, %r953, %r951;
	xor.b32  	%r955, %r905, %r863;
	and.b32  	%r956, %r947, %r955;
	xor.b32  	%r957, %r956, %r863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r891, 15;
	shr.b32 	%rhs, %r891, 17;
	add.u32 	%r958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r891, 13;
	shr.b32 	%rhs, %r891, 19;
	add.u32 	%r959, %lhs, %rhs;
	}
	shr.u32 	%r960, %r891, 10;
	xor.b32  	%r961, %r959, %r960;
	xor.b32  	%r962, %r961, %r958;
	shr.u32 	%r963, %r265, 7;
	shl.b32 	%r964, %r254, 1;
	and.b32  	%r965, %r964, -33554432;
	or.b32  	%r966, %r963, %r965;
	shr.u32 	%r967, %r258, 18;
	shl.b32 	%r968, %r265, 14;
	or.b32  	%r969, %r968, %r967;
	shr.u32 	%r970, %r265, 3;
	xor.b32  	%r971, %r969, %r970;
	xor.b32  	%r972, %r971, %r966;
	add.s32 	%r973, %r972, %r253;
	add.s32 	%r974, %r973, %r361;
	add.s32 	%r975, %r974, %r962;
	st.global.u32 	[%r4+188416], %r975;
	add.s32 	%r976, %r975, %r817;
	add.s32 	%r977, %r976, %r957;
	add.s32 	%r978, %r977, %r954;
	add.s32 	%r979, %r978, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 30;
	shr.b32 	%rhs, %r949, 2;
	add.u32 	%r980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 19;
	shr.b32 	%rhs, %r949, 13;
	add.u32 	%r981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 10;
	shr.b32 	%rhs, %r949, 22;
	add.u32 	%r982, %lhs, %rhs;
	}
	xor.b32  	%r983, %r982, %r980;
	xor.b32  	%r984, %r983, %r981;
	and.b32  	%r985, %r949, %r907;
	or.b32  	%r986, %r949, %r907;
	and.b32  	%r987, %r986, %r865;
	or.b32  	%r988, %r987, %r985;
	add.s32 	%r989, %r979, %r819;
	add.s32 	%r990, %r984, %r988;
	add.s32 	%r991, %r990, %r979;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 26;
	shr.b32 	%rhs, %r989, 6;
	add.u32 	%r992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 21;
	shr.b32 	%rhs, %r989, 11;
	add.u32 	%r993, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 7;
	shr.b32 	%rhs, %r989, 25;
	add.u32 	%r994, %lhs, %rhs;
	}
	xor.b32  	%r995, %r994, %r992;
	xor.b32  	%r996, %r995, %r993;
	xor.b32  	%r997, %r947, %r905;
	and.b32  	%r998, %r989, %r997;
	xor.b32  	%r999, %r998, %r905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 15;
	shr.b32 	%rhs, %r933, 17;
	add.u32 	%r1000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 13;
	shr.b32 	%rhs, %r933, 19;
	add.u32 	%r1001, %lhs, %rhs;
	}
	shr.u32 	%r1002, %r933, 10;
	xor.b32  	%r1003, %r1001, %r1002;
	xor.b32  	%r1004, %r1003, %r1000;
	shr.u32 	%r1005, %r277, 7;
	shl.b32 	%r1006, %r266, 1;
	and.b32  	%r1007, %r1006, -33554432;
	or.b32  	%r1008, %r1005, %r1007;
	shr.u32 	%r1009, %r270, 18;
	shl.b32 	%r1010, %r277, 14;
	or.b32  	%r1011, %r1010, %r1009;
	shr.u32 	%r1012, %r277, 3;
	xor.b32  	%r1013, %r1011, %r1012;
	xor.b32  	%r1014, %r1013, %r1008;
	add.s32 	%r1015, %r1014, %r265;
	add.s32 	%r1016, %r1015, %r371;
	add.s32 	%r1017, %r1016, %r1004;
	st.global.u32 	[%r4+192512], %r1017;
	add.s32 	%r1018, %r1017, %r863;
	add.s32 	%r1019, %r1018, %r999;
	add.s32 	%r1020, %r1019, %r996;
	add.s32 	%r1021, %r1020, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 30;
	shr.b32 	%rhs, %r991, 2;
	add.u32 	%r1022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 19;
	shr.b32 	%rhs, %r991, 13;
	add.u32 	%r1023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r991, 10;
	shr.b32 	%rhs, %r991, 22;
	add.u32 	%r1024, %lhs, %rhs;
	}
	xor.b32  	%r1025, %r1024, %r1022;
	xor.b32  	%r1026, %r1025, %r1023;
	and.b32  	%r1027, %r991, %r949;
	or.b32  	%r1028, %r991, %r949;
	and.b32  	%r1029, %r1028, %r907;
	or.b32  	%r1030, %r1029, %r1027;
	add.s32 	%r1031, %r1021, %r865;
	add.s32 	%r1032, %r1026, %r1030;
	add.s32 	%r1033, %r1032, %r1021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1031, 26;
	shr.b32 	%rhs, %r1031, 6;
	add.u32 	%r1034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1031, 21;
	shr.b32 	%rhs, %r1031, 11;
	add.u32 	%r1035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1031, 7;
	shr.b32 	%rhs, %r1031, 25;
	add.u32 	%r1036, %lhs, %rhs;
	}
	xor.b32  	%r1037, %r1036, %r1034;
	xor.b32  	%r1038, %r1037, %r1035;
	xor.b32  	%r1039, %r989, %r947;
	and.b32  	%r1040, %r1031, %r1039;
	xor.b32  	%r1041, %r1040, %r947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 15;
	shr.b32 	%rhs, %r975, 17;
	add.u32 	%r1042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 13;
	shr.b32 	%rhs, %r975, 19;
	add.u32 	%r1043, %lhs, %rhs;
	}
	shr.u32 	%r1044, %r975, 10;
	xor.b32  	%r1045, %r1043, %r1044;
	xor.b32  	%r1046, %r1045, %r1042;
	shr.u32 	%r1047, %r289, 7;
	shl.b32 	%r1048, %r278, 1;
	and.b32  	%r1049, %r1048, -33554432;
	or.b32  	%r1050, %r1047, %r1049;
	shr.u32 	%r1051, %r282, 18;
	shl.b32 	%r1052, %r289, 14;
	or.b32  	%r1053, %r1052, %r1051;
	shr.u32 	%r1054, %r289, 3;
	xor.b32  	%r1055, %r1053, %r1054;
	xor.b32  	%r1056, %r1055, %r1050;
	add.s32 	%r1057, %r1056, %r277;
	add.s32 	%r1058, %r1057, %r381;
	add.s32 	%r1059, %r1058, %r1046;
	st.global.u32 	[%r4+196608], %r1059;
	add.s32 	%r1060, %r1059, %r905;
	add.s32 	%r1061, %r1060, %r1041;
	add.s32 	%r1062, %r1061, %r1038;
	add.s32 	%r1063, %r1062, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 30;
	shr.b32 	%rhs, %r1033, 2;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 19;
	shr.b32 	%rhs, %r1033, 13;
	add.u32 	%r1065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1033, 10;
	shr.b32 	%rhs, %r1033, 22;
	add.u32 	%r1066, %lhs, %rhs;
	}
	xor.b32  	%r1067, %r1066, %r1064;
	xor.b32  	%r1068, %r1067, %r1065;
	and.b32  	%r1069, %r1033, %r991;
	or.b32  	%r1070, %r1033, %r991;
	and.b32  	%r1071, %r1070, %r949;
	or.b32  	%r1072, %r1071, %r1069;
	add.s32 	%r1073, %r1063, %r907;
	add.s32 	%r1074, %r1068, %r1072;
	add.s32 	%r1075, %r1074, %r1063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 26;
	shr.b32 	%rhs, %r1073, 6;
	add.u32 	%r1076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 21;
	shr.b32 	%rhs, %r1073, 11;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1073, 7;
	shr.b32 	%rhs, %r1073, 25;
	add.u32 	%r1078, %lhs, %rhs;
	}
	xor.b32  	%r1079, %r1078, %r1076;
	xor.b32  	%r1080, %r1079, %r1077;
	xor.b32  	%r1081, %r1031, %r989;
	and.b32  	%r1082, %r1073, %r1081;
	xor.b32  	%r1083, %r1082, %r989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1017, 15;
	shr.b32 	%rhs, %r1017, 17;
	add.u32 	%r1084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1017, 13;
	shr.b32 	%rhs, %r1017, 19;
	add.u32 	%r1085, %lhs, %rhs;
	}
	shr.u32 	%r1086, %r1017, 10;
	xor.b32  	%r1087, %r1085, %r1086;
	xor.b32  	%r1088, %r1087, %r1084;
	shr.u32 	%r1089, %r301, 7;
	shl.b32 	%r1090, %r290, 1;
	and.b32  	%r1091, %r1090, -33554432;
	or.b32  	%r1092, %r1089, %r1091;
	shr.u32 	%r1093, %r294, 18;
	shl.b32 	%r1094, %r301, 14;
	or.b32  	%r1095, %r1094, %r1093;
	shr.u32 	%r1096, %r301, 3;
	xor.b32  	%r1097, %r1095, %r1096;
	xor.b32  	%r1098, %r1097, %r1092;
	add.s32 	%r1099, %r1098, %r289;
	add.s32 	%r1100, %r1099, %r803;
	add.s32 	%r1101, %r1100, %r1088;
	st.global.u32 	[%r4+200704], %r1101;
	add.s32 	%r1102, %r1101, %r947;
	add.s32 	%r1103, %r1102, %r1083;
	add.s32 	%r1104, %r1103, %r1080;
	add.s32 	%r1105, %r1104, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 30;
	shr.b32 	%rhs, %r1075, 2;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 19;
	shr.b32 	%rhs, %r1075, 13;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 10;
	shr.b32 	%rhs, %r1075, 22;
	add.u32 	%r1108, %lhs, %rhs;
	}
	xor.b32  	%r1109, %r1108, %r1106;
	xor.b32  	%r1110, %r1109, %r1107;
	and.b32  	%r1111, %r1075, %r1033;
	or.b32  	%r1112, %r1075, %r1033;
	and.b32  	%r1113, %r1112, %r991;
	or.b32  	%r1114, %r1113, %r1111;
	add.s32 	%r1115, %r1105, %r949;
	add.s32 	%r1116, %r1110, %r1114;
	add.s32 	%r1117, %r1116, %r1105;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 26;
	shr.b32 	%rhs, %r1115, 6;
	add.u32 	%r1118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 21;
	shr.b32 	%rhs, %r1115, 11;
	add.u32 	%r1119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 7;
	shr.b32 	%rhs, %r1115, 25;
	add.u32 	%r1120, %lhs, %rhs;
	}
	xor.b32  	%r1121, %r1120, %r1118;
	xor.b32  	%r1122, %r1121, %r1119;
	xor.b32  	%r1123, %r1073, %r1031;
	and.b32  	%r1124, %r1115, %r1123;
	xor.b32  	%r1125, %r1124, %r1031;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 15;
	shr.b32 	%rhs, %r1059, 17;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 13;
	shr.b32 	%rhs, %r1059, 19;
	add.u32 	%r1127, %lhs, %rhs;
	}
	shr.u32 	%r1128, %r1059, 10;
	xor.b32  	%r1129, %r1127, %r1128;
	xor.b32  	%r1130, %r1129, %r1126;
	shr.u32 	%r1131, %r313, 7;
	shl.b32 	%r1132, %r302, 1;
	and.b32  	%r1133, %r1132, -33554432;
	or.b32  	%r1134, %r1131, %r1133;
	shr.u32 	%r1135, %r306, 18;
	shl.b32 	%r1136, %r313, 14;
	or.b32  	%r1137, %r1136, %r1135;
	shr.u32 	%r1138, %r313, 3;
	xor.b32  	%r1139, %r1137, %r1138;
	xor.b32  	%r1140, %r1139, %r1134;
	add.s32 	%r1141, %r1140, %r301;
	add.s32 	%r1142, %r1141, %r849;
	add.s32 	%r1143, %r1142, %r1130;
	st.global.u32 	[%r4+204800], %r1143;
	add.s32 	%r1144, %r1143, %r989;
	add.s32 	%r1145, %r1144, %r1125;
	add.s32 	%r1146, %r1145, %r1122;
	add.s32 	%r1147, %r1146, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 30;
	shr.b32 	%rhs, %r1117, 2;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 19;
	shr.b32 	%rhs, %r1117, 13;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 10;
	shr.b32 	%rhs, %r1117, 22;
	add.u32 	%r1150, %lhs, %rhs;
	}
	xor.b32  	%r1151, %r1150, %r1148;
	xor.b32  	%r1152, %r1151, %r1149;
	and.b32  	%r1153, %r1117, %r1075;
	or.b32  	%r1154, %r1117, %r1075;
	and.b32  	%r1155, %r1154, %r1033;
	or.b32  	%r1156, %r1155, %r1153;
	add.s32 	%r1157, %r1147, %r991;
	add.s32 	%r1158, %r1152, %r1156;
	add.s32 	%r1159, %r1158, %r1147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 26;
	shr.b32 	%rhs, %r1157, 6;
	add.u32 	%r1160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 21;
	shr.b32 	%rhs, %r1157, 11;
	add.u32 	%r1161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 7;
	shr.b32 	%rhs, %r1157, 25;
	add.u32 	%r1162, %lhs, %rhs;
	}
	xor.b32  	%r1163, %r1162, %r1160;
	xor.b32  	%r1164, %r1163, %r1161;
	xor.b32  	%r1165, %r1115, %r1073;
	and.b32  	%r1166, %r1157, %r1165;
	xor.b32  	%r1167, %r1166, %r1073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 15;
	shr.b32 	%rhs, %r1101, 17;
	add.u32 	%r1168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 13;
	shr.b32 	%rhs, %r1101, 19;
	add.u32 	%r1169, %lhs, %rhs;
	}
	shr.u32 	%r1170, %r1101, 10;
	xor.b32  	%r1171, %r1169, %r1170;
	xor.b32  	%r1172, %r1171, %r1168;
	shr.u32 	%r1173, %r325, 7;
	shl.b32 	%r1174, %r314, 1;
	and.b32  	%r1175, %r1174, -33554432;
	or.b32  	%r1176, %r1173, %r1175;
	shr.u32 	%r1177, %r318, 18;
	shl.b32 	%r1178, %r325, 14;
	or.b32  	%r1179, %r1178, %r1177;
	shr.u32 	%r1180, %r325, 3;
	xor.b32  	%r1181, %r1179, %r1180;
	xor.b32  	%r1182, %r1181, %r1176;
	add.s32 	%r1183, %r1182, %r313;
	add.s32 	%r1184, %r1183, %r891;
	add.s32 	%r1185, %r1184, %r1172;
	st.global.u32 	[%r4+208896], %r1185;
	add.s32 	%r1186, %r1185, %r1031;
	add.s32 	%r1187, %r1186, %r1167;
	add.s32 	%r1188, %r1187, %r1164;
	add.s32 	%r1189, %r1188, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 30;
	shr.b32 	%rhs, %r1159, 2;
	add.u32 	%r1190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 19;
	shr.b32 	%rhs, %r1159, 13;
	add.u32 	%r1191, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 10;
	shr.b32 	%rhs, %r1159, 22;
	add.u32 	%r1192, %lhs, %rhs;
	}
	xor.b32  	%r1193, %r1192, %r1190;
	xor.b32  	%r1194, %r1193, %r1191;
	and.b32  	%r1195, %r1159, %r1117;
	or.b32  	%r1196, %r1159, %r1117;
	and.b32  	%r1197, %r1196, %r1075;
	or.b32  	%r1198, %r1197, %r1195;
	add.s32 	%r1199, %r1189, %r1033;
	add.s32 	%r1200, %r1194, %r1198;
	add.s32 	%r1201, %r1200, %r1189;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 26;
	shr.b32 	%rhs, %r1199, 6;
	add.u32 	%r1202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 21;
	shr.b32 	%rhs, %r1199, 11;
	add.u32 	%r1203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 7;
	shr.b32 	%rhs, %r1199, 25;
	add.u32 	%r1204, %lhs, %rhs;
	}
	xor.b32  	%r1205, %r1204, %r1202;
	xor.b32  	%r1206, %r1205, %r1203;
	xor.b32  	%r1207, %r1157, %r1115;
	and.b32  	%r1208, %r1199, %r1207;
	xor.b32  	%r1209, %r1208, %r1115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 15;
	shr.b32 	%rhs, %r1143, 17;
	add.u32 	%r1210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 13;
	shr.b32 	%rhs, %r1143, 19;
	add.u32 	%r1211, %lhs, %rhs;
	}
	shr.u32 	%r1212, %r1143, 10;
	xor.b32  	%r1213, %r1211, %r1212;
	xor.b32  	%r1214, %r1213, %r1210;
	shr.u32 	%r1215, %r337, 7;
	shl.b32 	%r1216, %r326, 1;
	and.b32  	%r1217, %r1216, -33554432;
	or.b32  	%r1218, %r1215, %r1217;
	shr.u32 	%r1219, %r330, 18;
	shl.b32 	%r1220, %r337, 14;
	or.b32  	%r1221, %r1220, %r1219;
	shr.u32 	%r1222, %r337, 3;
	xor.b32  	%r1223, %r1221, %r1222;
	xor.b32  	%r1224, %r1223, %r1218;
	add.s32 	%r1225, %r1224, %r325;
	add.s32 	%r1226, %r1225, %r933;
	add.s32 	%r1227, %r1226, %r1214;
	st.global.u32 	[%r4+212992], %r1227;
	add.s32 	%r1228, %r1227, %r1073;
	add.s32 	%r1229, %r1228, %r1209;
	add.s32 	%r1230, %r1229, %r1206;
	add.s32 	%r1231, %r1230, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 30;
	shr.b32 	%rhs, %r1201, 2;
	add.u32 	%r1232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 19;
	shr.b32 	%rhs, %r1201, 13;
	add.u32 	%r1233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 10;
	shr.b32 	%rhs, %r1201, 22;
	add.u32 	%r1234, %lhs, %rhs;
	}
	xor.b32  	%r1235, %r1234, %r1232;
	xor.b32  	%r1236, %r1235, %r1233;
	and.b32  	%r1237, %r1201, %r1159;
	or.b32  	%r1238, %r1201, %r1159;
	and.b32  	%r1239, %r1238, %r1117;
	or.b32  	%r1240, %r1239, %r1237;
	add.s32 	%r1241, %r1231, %r1075;
	add.s32 	%r1242, %r1236, %r1240;
	add.s32 	%r1243, %r1242, %r1231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 26;
	shr.b32 	%rhs, %r1241, 6;
	add.u32 	%r1244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 21;
	shr.b32 	%rhs, %r1241, 11;
	add.u32 	%r1245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1241, 7;
	shr.b32 	%rhs, %r1241, 25;
	add.u32 	%r1246, %lhs, %rhs;
	}
	xor.b32  	%r1247, %r1246, %r1244;
	xor.b32  	%r1248, %r1247, %r1245;
	xor.b32  	%r1249, %r1199, %r1157;
	and.b32  	%r1250, %r1241, %r1249;
	xor.b32  	%r1251, %r1250, %r1157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 15;
	shr.b32 	%rhs, %r1185, 17;
	add.u32 	%r1252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 13;
	shr.b32 	%rhs, %r1185, 19;
	add.u32 	%r1253, %lhs, %rhs;
	}
	shr.u32 	%r1254, %r1185, 10;
	xor.b32  	%r1255, %r1253, %r1254;
	xor.b32  	%r1256, %r1255, %r1252;
	shr.u32 	%r1257, %r349, 7;
	shl.b32 	%r1258, %r338, 1;
	and.b32  	%r1259, %r1258, -33554432;
	or.b32  	%r1260, %r1257, %r1259;
	shr.u32 	%r1261, %r342, 18;
	shl.b32 	%r1262, %r349, 14;
	or.b32  	%r1263, %r1262, %r1261;
	shr.u32 	%r1264, %r349, 3;
	xor.b32  	%r1265, %r1263, %r1264;
	xor.b32  	%r1266, %r1265, %r1260;
	add.s32 	%r1267, %r1266, %r337;
	add.s32 	%r1268, %r1267, %r975;
	add.s32 	%r1269, %r1268, %r1256;
	st.global.u32 	[%r4+217088], %r1269;
	add.s32 	%r1270, %r1269, %r1115;
	add.s32 	%r1271, %r1270, %r1251;
	add.s32 	%r1272, %r1271, %r1248;
	add.s32 	%r1273, %r1272, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 30;
	shr.b32 	%rhs, %r1243, 2;
	add.u32 	%r1274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 19;
	shr.b32 	%rhs, %r1243, 13;
	add.u32 	%r1275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 10;
	shr.b32 	%rhs, %r1243, 22;
	add.u32 	%r1276, %lhs, %rhs;
	}
	xor.b32  	%r1277, %r1276, %r1274;
	xor.b32  	%r1278, %r1277, %r1275;
	and.b32  	%r1279, %r1243, %r1201;
	or.b32  	%r1280, %r1243, %r1201;
	and.b32  	%r1281, %r1280, %r1159;
	or.b32  	%r1282, %r1281, %r1279;
	add.s32 	%r1283, %r1273, %r1117;
	add.s32 	%r1284, %r1278, %r1282;
	add.s32 	%r1285, %r1284, %r1273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 26;
	shr.b32 	%rhs, %r1283, 6;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 21;
	shr.b32 	%rhs, %r1283, 11;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 7;
	shr.b32 	%rhs, %r1283, 25;
	add.u32 	%r1288, %lhs, %rhs;
	}
	xor.b32  	%r1289, %r1288, %r1286;
	xor.b32  	%r1290, %r1289, %r1287;
	xor.b32  	%r1291, %r1241, %r1199;
	and.b32  	%r1292, %r1283, %r1291;
	xor.b32  	%r1293, %r1292, %r1199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 15;
	shr.b32 	%rhs, %r1227, 17;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 13;
	shr.b32 	%rhs, %r1227, 19;
	add.u32 	%r1295, %lhs, %rhs;
	}
	shr.u32 	%r1296, %r1227, 10;
	xor.b32  	%r1297, %r1295, %r1296;
	xor.b32  	%r1298, %r1297, %r1294;
	shr.u32 	%r1299, %r361, 7;
	shl.b32 	%r1300, %r350, 1;
	and.b32  	%r1301, %r1300, -33554432;
	or.b32  	%r1302, %r1299, %r1301;
	shr.u32 	%r1303, %r354, 18;
	shl.b32 	%r1304, %r361, 14;
	or.b32  	%r1305, %r1304, %r1303;
	shr.u32 	%r1306, %r361, 3;
	xor.b32  	%r1307, %r1305, %r1306;
	xor.b32  	%r1308, %r1307, %r1302;
	add.s32 	%r1309, %r1308, %r349;
	add.s32 	%r1310, %r1309, %r1017;
	add.s32 	%r1311, %r1310, %r1298;
	st.global.u32 	[%r4+221184], %r1311;
	add.s32 	%r1312, %r1311, %r1157;
	add.s32 	%r1313, %r1312, %r1293;
	add.s32 	%r1314, %r1313, %r1290;
	add.s32 	%r1315, %r1314, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 30;
	shr.b32 	%rhs, %r1285, 2;
	add.u32 	%r1316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 19;
	shr.b32 	%rhs, %r1285, 13;
	add.u32 	%r1317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 10;
	shr.b32 	%rhs, %r1285, 22;
	add.u32 	%r1318, %lhs, %rhs;
	}
	xor.b32  	%r1319, %r1318, %r1316;
	xor.b32  	%r1320, %r1319, %r1317;
	and.b32  	%r1321, %r1285, %r1243;
	or.b32  	%r1322, %r1285, %r1243;
	and.b32  	%r1323, %r1322, %r1201;
	or.b32  	%r1324, %r1323, %r1321;
	add.s32 	%r1325, %r1315, %r1159;
	add.s32 	%r1326, %r1320, %r1324;
	add.s32 	%r1327, %r1326, %r1315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 26;
	shr.b32 	%rhs, %r1325, 6;
	add.u32 	%r1328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 21;
	shr.b32 	%rhs, %r1325, 11;
	add.u32 	%r1329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 7;
	shr.b32 	%rhs, %r1325, 25;
	add.u32 	%r1330, %lhs, %rhs;
	}
	xor.b32  	%r1331, %r1330, %r1328;
	xor.b32  	%r1332, %r1331, %r1329;
	xor.b32  	%r1333, %r1283, %r1241;
	and.b32  	%r1334, %r1325, %r1333;
	xor.b32  	%r1335, %r1334, %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 15;
	shr.b32 	%rhs, %r1269, 17;
	add.u32 	%r1336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 13;
	shr.b32 	%rhs, %r1269, 19;
	add.u32 	%r1337, %lhs, %rhs;
	}
	shr.u32 	%r1338, %r1269, 10;
	xor.b32  	%r1339, %r1337, %r1338;
	xor.b32  	%r1340, %r1339, %r1336;
	shr.u32 	%r1341, %r371, 7;
	shl.b32 	%r1342, %r362, 1;
	and.b32  	%r1343, %r1342, -33554432;
	or.b32  	%r1344, %r1341, %r1343;
	shr.u32 	%r1345, %r370, 18;
	shl.b32 	%r1346, %r371, 14;
	or.b32  	%r1347, %r1346, %r1345;
	shr.u32 	%r1348, %r371, 3;
	xor.b32  	%r1349, %r1347, %r1348;
	xor.b32  	%r1350, %r1349, %r1344;
	add.s32 	%r1351, %r1350, %r361;
	add.s32 	%r1352, %r1351, %r1059;
	add.s32 	%r1353, %r1352, %r1340;
	st.global.u32 	[%r4+225280], %r1353;
	add.s32 	%r1354, %r1353, %r1199;
	add.s32 	%r1355, %r1354, %r1335;
	add.s32 	%r1356, %r1355, %r1332;
	add.s32 	%r1357, %r1356, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 30;
	shr.b32 	%rhs, %r1327, 2;
	add.u32 	%r1358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 19;
	shr.b32 	%rhs, %r1327, 13;
	add.u32 	%r1359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 10;
	shr.b32 	%rhs, %r1327, 22;
	add.u32 	%r1360, %lhs, %rhs;
	}
	xor.b32  	%r1361, %r1360, %r1358;
	xor.b32  	%r1362, %r1361, %r1359;
	and.b32  	%r1363, %r1327, %r1285;
	or.b32  	%r1364, %r1327, %r1285;
	and.b32  	%r1365, %r1364, %r1243;
	or.b32  	%r1366, %r1365, %r1363;
	add.s32 	%r1367, %r1357, %r1201;
	add.s32 	%r1368, %r1362, %r1366;
	add.s32 	%r1369, %r1368, %r1357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 26;
	shr.b32 	%rhs, %r1367, 6;
	add.u32 	%r1370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 21;
	shr.b32 	%rhs, %r1367, 11;
	add.u32 	%r1371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 7;
	shr.b32 	%rhs, %r1367, 25;
	add.u32 	%r1372, %lhs, %rhs;
	}
	xor.b32  	%r1373, %r1372, %r1370;
	xor.b32  	%r1374, %r1373, %r1371;
	xor.b32  	%r1375, %r1325, %r1283;
	and.b32  	%r1376, %r1367, %r1375;
	xor.b32  	%r1377, %r1376, %r1283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 15;
	shr.b32 	%rhs, %r1311, 17;
	add.u32 	%r1378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 13;
	shr.b32 	%rhs, %r1311, 19;
	add.u32 	%r1379, %lhs, %rhs;
	}
	shr.u32 	%r1380, %r1311, 10;
	xor.b32  	%r1381, %r1379, %r1380;
	xor.b32  	%r1382, %r1381, %r1378;
	shr.u32 	%r1383, %r381, 7;
	shl.b32 	%r1384, %r372, 1;
	and.b32  	%r1385, %r1384, -33554432;
	or.b32  	%r1386, %r1383, %r1385;
	shr.u32 	%r1387, %r380, 18;
	shl.b32 	%r1388, %r381, 14;
	or.b32  	%r1389, %r1388, %r1387;
	shr.u32 	%r1390, %r381, 3;
	xor.b32  	%r1391, %r1389, %r1390;
	xor.b32  	%r1392, %r1391, %r1386;
	add.s32 	%r1393, %r1392, %r371;
	add.s32 	%r1394, %r1393, %r1101;
	add.s32 	%r1395, %r1394, %r1382;
	st.global.u32 	[%r4+229376], %r1395;
	add.s32 	%r1396, %r1395, %r1241;
	add.s32 	%r1397, %r1396, %r1377;
	add.s32 	%r1398, %r1397, %r1374;
	add.s32 	%r1399, %r1398, 113926993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 30;
	shr.b32 	%rhs, %r1369, 2;
	add.u32 	%r1400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 19;
	shr.b32 	%rhs, %r1369, 13;
	add.u32 	%r1401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1369, 10;
	shr.b32 	%rhs, %r1369, 22;
	add.u32 	%r1402, %lhs, %rhs;
	}
	xor.b32  	%r1403, %r1402, %r1400;
	xor.b32  	%r1404, %r1403, %r1401;
	and.b32  	%r1405, %r1369, %r1327;
	or.b32  	%r1406, %r1369, %r1327;
	and.b32  	%r1407, %r1406, %r1285;
	or.b32  	%r1408, %r1407, %r1405;
	add.s32 	%r1409, %r1399, %r1243;
	add.s32 	%r1410, %r1404, %r1408;
	add.s32 	%r1411, %r1410, %r1399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1409, 26;
	shr.b32 	%rhs, %r1409, 6;
	add.u32 	%r1412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1409, 21;
	shr.b32 	%rhs, %r1409, 11;
	add.u32 	%r1413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1409, 7;
	shr.b32 	%rhs, %r1409, 25;
	add.u32 	%r1414, %lhs, %rhs;
	}
	xor.b32  	%r1415, %r1414, %r1412;
	xor.b32  	%r1416, %r1415, %r1413;
	xor.b32  	%r1417, %r1367, %r1325;
	and.b32  	%r1418, %r1409, %r1417;
	xor.b32  	%r1419, %r1418, %r1325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1353, 15;
	shr.b32 	%rhs, %r1353, 17;
	add.u32 	%r1420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1353, 13;
	shr.b32 	%rhs, %r1353, 19;
	add.u32 	%r1421, %lhs, %rhs;
	}
	shr.u32 	%r1422, %r1353, 10;
	xor.b32  	%r1423, %r1421, %r1422;
	xor.b32  	%r1424, %r1423, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 25;
	shr.b32 	%rhs, %r803, 7;
	add.u32 	%r1425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 14;
	shr.b32 	%rhs, %r803, 18;
	add.u32 	%r1426, %lhs, %rhs;
	}
	shr.u32 	%r1427, %r803, 3;
	xor.b32  	%r1428, %r1426, %r1427;
	xor.b32  	%r1429, %r1428, %r1425;
	add.s32 	%r1430, %r1429, %r381;
	add.s32 	%r1431, %r1430, %r1143;
	add.s32 	%r1432, %r1431, %r1424;
	st.global.u32 	[%r4+233472], %r1432;
	add.s32 	%r1433, %r1432, %r1283;
	add.s32 	%r1434, %r1433, %r1419;
	add.s32 	%r1435, %r1434, %r1416;
	add.s32 	%r1436, %r1435, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 30;
	shr.b32 	%rhs, %r1411, 2;
	add.u32 	%r1437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 19;
	shr.b32 	%rhs, %r1411, 13;
	add.u32 	%r1438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1411, 10;
	shr.b32 	%rhs, %r1411, 22;
	add.u32 	%r1439, %lhs, %rhs;
	}
	xor.b32  	%r1440, %r1439, %r1437;
	xor.b32  	%r1441, %r1440, %r1438;
	and.b32  	%r1442, %r1411, %r1369;
	or.b32  	%r1443, %r1411, %r1369;
	and.b32  	%r1444, %r1443, %r1327;
	or.b32  	%r1445, %r1444, %r1442;
	add.s32 	%r1446, %r1436, %r1285;
	add.s32 	%r1447, %r1441, %r1445;
	add.s32 	%r1448, %r1447, %r1436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 26;
	shr.b32 	%rhs, %r1446, 6;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 21;
	shr.b32 	%rhs, %r1446, 11;
	add.u32 	%r1450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 7;
	shr.b32 	%rhs, %r1446, 25;
	add.u32 	%r1451, %lhs, %rhs;
	}
	xor.b32  	%r1452, %r1451, %r1449;
	xor.b32  	%r1453, %r1452, %r1450;
	xor.b32  	%r1454, %r1409, %r1367;
	and.b32  	%r1455, %r1446, %r1454;
	xor.b32  	%r1456, %r1455, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 15;
	shr.b32 	%rhs, %r1395, 17;
	add.u32 	%r1457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 13;
	shr.b32 	%rhs, %r1395, 19;
	add.u32 	%r1458, %lhs, %rhs;
	}
	shr.u32 	%r1459, %r1395, 10;
	xor.b32  	%r1460, %r1458, %r1459;
	xor.b32  	%r1461, %r1460, %r1457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 25;
	shr.b32 	%rhs, %r849, 7;
	add.u32 	%r1462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 14;
	shr.b32 	%rhs, %r849, 18;
	add.u32 	%r1463, %lhs, %rhs;
	}
	shr.u32 	%r1464, %r849, 3;
	xor.b32  	%r1465, %r1463, %r1464;
	xor.b32  	%r1466, %r1465, %r1462;
	add.s32 	%r1467, %r1466, %r803;
	add.s32 	%r1468, %r1467, %r1185;
	add.s32 	%r1469, %r1468, %r1461;
	st.global.u32 	[%r4+237568], %r1469;
	add.s32 	%r1470, %r1469, %r1325;
	add.s32 	%r1471, %r1470, %r1456;
	add.s32 	%r1472, %r1471, %r1453;
	add.s32 	%r1473, %r1472, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 30;
	shr.b32 	%rhs, %r1448, 2;
	add.u32 	%r1474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 19;
	shr.b32 	%rhs, %r1448, 13;
	add.u32 	%r1475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 10;
	shr.b32 	%rhs, %r1448, 22;
	add.u32 	%r1476, %lhs, %rhs;
	}
	xor.b32  	%r1477, %r1476, %r1474;
	xor.b32  	%r1478, %r1477, %r1475;
	and.b32  	%r1479, %r1448, %r1411;
	or.b32  	%r1480, %r1448, %r1411;
	and.b32  	%r1481, %r1480, %r1369;
	or.b32  	%r1482, %r1481, %r1479;
	add.s32 	%r1483, %r1473, %r1327;
	add.s32 	%r1484, %r1478, %r1482;
	add.s32 	%r1485, %r1484, %r1473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 26;
	shr.b32 	%rhs, %r1483, 6;
	add.u32 	%r1486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 21;
	shr.b32 	%rhs, %r1483, 11;
	add.u32 	%r1487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 7;
	shr.b32 	%rhs, %r1483, 25;
	add.u32 	%r1488, %lhs, %rhs;
	}
	xor.b32  	%r1489, %r1488, %r1486;
	xor.b32  	%r1490, %r1489, %r1487;
	xor.b32  	%r1491, %r1446, %r1409;
	and.b32  	%r1492, %r1483, %r1491;
	xor.b32  	%r1493, %r1492, %r1409;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 15;
	shr.b32 	%rhs, %r1432, 17;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 13;
	shr.b32 	%rhs, %r1432, 19;
	add.u32 	%r1495, %lhs, %rhs;
	}
	shr.u32 	%r1496, %r1432, 10;
	xor.b32  	%r1497, %r1495, %r1496;
	xor.b32  	%r1498, %r1497, %r1494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r891, 25;
	shr.b32 	%rhs, %r891, 7;
	add.u32 	%r1499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r891, 14;
	shr.b32 	%rhs, %r891, 18;
	add.u32 	%r1500, %lhs, %rhs;
	}
	shr.u32 	%r1501, %r891, 3;
	xor.b32  	%r1502, %r1500, %r1501;
	xor.b32  	%r1503, %r1502, %r1499;
	add.s32 	%r1504, %r1503, %r849;
	add.s32 	%r1505, %r1504, %r1227;
	add.s32 	%r1506, %r1505, %r1498;
	st.global.u32 	[%r4+241664], %r1506;
	add.s32 	%r1507, %r1506, %r1367;
	add.s32 	%r1508, %r1507, %r1493;
	add.s32 	%r1509, %r1508, %r1490;
	add.s32 	%r1510, %r1509, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1485, 30;
	shr.b32 	%rhs, %r1485, 2;
	add.u32 	%r1511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1485, 19;
	shr.b32 	%rhs, %r1485, 13;
	add.u32 	%r1512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1485, 10;
	shr.b32 	%rhs, %r1485, 22;
	add.u32 	%r1513, %lhs, %rhs;
	}
	xor.b32  	%r1514, %r1513, %r1511;
	xor.b32  	%r1515, %r1514, %r1512;
	and.b32  	%r1516, %r1485, %r1448;
	or.b32  	%r1517, %r1485, %r1448;
	and.b32  	%r1518, %r1517, %r1411;
	or.b32  	%r1519, %r1518, %r1516;
	add.s32 	%r1520, %r1510, %r1369;
	add.s32 	%r1521, %r1515, %r1519;
	add.s32 	%r1522, %r1521, %r1510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1520, 26;
	shr.b32 	%rhs, %r1520, 6;
	add.u32 	%r1523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1520, 21;
	shr.b32 	%rhs, %r1520, 11;
	add.u32 	%r1524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1520, 7;
	shr.b32 	%rhs, %r1520, 25;
	add.u32 	%r1525, %lhs, %rhs;
	}
	xor.b32  	%r1526, %r1525, %r1523;
	xor.b32  	%r1527, %r1526, %r1524;
	xor.b32  	%r1528, %r1483, %r1446;
	and.b32  	%r1529, %r1520, %r1528;
	xor.b32  	%r1530, %r1529, %r1446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 15;
	shr.b32 	%rhs, %r1469, 17;
	add.u32 	%r1531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 13;
	shr.b32 	%rhs, %r1469, 19;
	add.u32 	%r1532, %lhs, %rhs;
	}
	shr.u32 	%r1533, %r1469, 10;
	xor.b32  	%r1534, %r1532, %r1533;
	xor.b32  	%r1535, %r1534, %r1531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 25;
	shr.b32 	%rhs, %r933, 7;
	add.u32 	%r1536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 14;
	shr.b32 	%rhs, %r933, 18;
	add.u32 	%r1537, %lhs, %rhs;
	}
	shr.u32 	%r1538, %r933, 3;
	xor.b32  	%r1539, %r1537, %r1538;
	xor.b32  	%r1540, %r1539, %r1536;
	add.s32 	%r1541, %r1540, %r891;
	add.s32 	%r1542, %r1541, %r1269;
	add.s32 	%r1543, %r1542, %r1535;
	st.global.u32 	[%r4+245760], %r1543;
	add.s32 	%r1544, %r1543, %r1409;
	add.s32 	%r1545, %r1544, %r1530;
	add.s32 	%r1546, %r1545, %r1527;
	add.s32 	%r1547, %r1546, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 30;
	shr.b32 	%rhs, %r1522, 2;
	add.u32 	%r1548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 19;
	shr.b32 	%rhs, %r1522, 13;
	add.u32 	%r1549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 10;
	shr.b32 	%rhs, %r1522, 22;
	add.u32 	%r1550, %lhs, %rhs;
	}
	xor.b32  	%r1551, %r1550, %r1548;
	xor.b32  	%r1552, %r1551, %r1549;
	and.b32  	%r1553, %r1522, %r1485;
	or.b32  	%r1554, %r1522, %r1485;
	and.b32  	%r1555, %r1554, %r1448;
	or.b32  	%r1556, %r1555, %r1553;
	add.s32 	%r1557, %r1547, %r1411;
	add.s32 	%r1558, %r1552, %r1556;
	add.s32 	%r1559, %r1558, %r1547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 26;
	shr.b32 	%rhs, %r1557, 6;
	add.u32 	%r1560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 21;
	shr.b32 	%rhs, %r1557, 11;
	add.u32 	%r1561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1557, 7;
	shr.b32 	%rhs, %r1557, 25;
	add.u32 	%r1562, %lhs, %rhs;
	}
	xor.b32  	%r1563, %r1562, %r1560;
	xor.b32  	%r1564, %r1563, %r1561;
	xor.b32  	%r1565, %r1520, %r1483;
	and.b32  	%r1566, %r1557, %r1565;
	xor.b32  	%r1567, %r1566, %r1483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 15;
	shr.b32 	%rhs, %r1506, 17;
	add.u32 	%r1568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 13;
	shr.b32 	%rhs, %r1506, 19;
	add.u32 	%r1569, %lhs, %rhs;
	}
	shr.u32 	%r1570, %r1506, 10;
	xor.b32  	%r1571, %r1569, %r1570;
	xor.b32  	%r1572, %r1571, %r1568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 25;
	shr.b32 	%rhs, %r975, 7;
	add.u32 	%r1573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 14;
	shr.b32 	%rhs, %r975, 18;
	add.u32 	%r1574, %lhs, %rhs;
	}
	shr.u32 	%r1575, %r975, 3;
	xor.b32  	%r1576, %r1574, %r1575;
	xor.b32  	%r1577, %r1576, %r1573;
	add.s32 	%r1578, %r1577, %r933;
	add.s32 	%r1579, %r1578, %r1311;
	add.s32 	%r1580, %r1579, %r1572;
	st.global.u32 	[%r4+249856], %r1580;
	add.s32 	%r1581, %r1580, %r1446;
	add.s32 	%r1582, %r1581, %r1567;
	add.s32 	%r1583, %r1582, %r1564;
	add.s32 	%r1584, %r1583, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 30;
	shr.b32 	%rhs, %r1559, 2;
	add.u32 	%r1585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 19;
	shr.b32 	%rhs, %r1559, 13;
	add.u32 	%r1586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1559, 10;
	shr.b32 	%rhs, %r1559, 22;
	add.u32 	%r1587, %lhs, %rhs;
	}
	xor.b32  	%r1588, %r1587, %r1585;
	xor.b32  	%r1589, %r1588, %r1586;
	and.b32  	%r1590, %r1559, %r1522;
	or.b32  	%r1591, %r1559, %r1522;
	and.b32  	%r1592, %r1591, %r1485;
	or.b32  	%r1593, %r1592, %r1590;
	add.s32 	%r1594, %r1584, %r1448;
	add.s32 	%r1595, %r1589, %r1593;
	add.s32 	%r1596, %r1595, %r1584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1594, 26;
	shr.b32 	%rhs, %r1594, 6;
	add.u32 	%r1597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1594, 21;
	shr.b32 	%rhs, %r1594, 11;
	add.u32 	%r1598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1594, 7;
	shr.b32 	%rhs, %r1594, 25;
	add.u32 	%r1599, %lhs, %rhs;
	}
	xor.b32  	%r1600, %r1599, %r1597;
	xor.b32  	%r1601, %r1600, %r1598;
	xor.b32  	%r1602, %r1557, %r1520;
	and.b32  	%r1603, %r1594, %r1602;
	xor.b32  	%r1604, %r1603, %r1520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 15;
	shr.b32 	%rhs, %r1543, 17;
	add.u32 	%r1605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 13;
	shr.b32 	%rhs, %r1543, 19;
	add.u32 	%r1606, %lhs, %rhs;
	}
	shr.u32 	%r1607, %r1543, 10;
	xor.b32  	%r1608, %r1606, %r1607;
	xor.b32  	%r1609, %r1608, %r1605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1017, 25;
	shr.b32 	%rhs, %r1017, 7;
	add.u32 	%r1610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1017, 14;
	shr.b32 	%rhs, %r1017, 18;
	add.u32 	%r1611, %lhs, %rhs;
	}
	shr.u32 	%r1612, %r1017, 3;
	xor.b32  	%r1613, %r1611, %r1612;
	xor.b32  	%r1614, %r1613, %r1610;
	add.s32 	%r1615, %r1614, %r975;
	add.s32 	%r1616, %r1615, %r1353;
	add.s32 	%r1617, %r1616, %r1609;
	st.global.u32 	[%r4+253952], %r1617;
	add.s32 	%r1618, %r1617, %r1483;
	add.s32 	%r1619, %r1618, %r1604;
	add.s32 	%r1620, %r1619, %r1601;
	add.s32 	%r1621, %r1620, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 30;
	shr.b32 	%rhs, %r1596, 2;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 19;
	shr.b32 	%rhs, %r1596, 13;
	add.u32 	%r1623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 10;
	shr.b32 	%rhs, %r1596, 22;
	add.u32 	%r1624, %lhs, %rhs;
	}
	xor.b32  	%r1625, %r1624, %r1622;
	xor.b32  	%r1626, %r1625, %r1623;
	and.b32  	%r1627, %r1596, %r1559;
	or.b32  	%r1628, %r1596, %r1559;
	and.b32  	%r1629, %r1628, %r1522;
	or.b32  	%r1630, %r1629, %r1627;
	add.s32 	%r1631, %r1621, %r1485;
	add.s32 	%r1632, %r1626, %r1630;
	add.s32 	%r1633, %r1632, %r1621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 26;
	shr.b32 	%rhs, %r1631, 6;
	add.u32 	%r1634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 21;
	shr.b32 	%rhs, %r1631, 11;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1631, 7;
	shr.b32 	%rhs, %r1631, 25;
	add.u32 	%r1636, %lhs, %rhs;
	}
	xor.b32  	%r1637, %r1636, %r1634;
	xor.b32  	%r1638, %r1637, %r1635;
	xor.b32  	%r1639, %r1594, %r1557;
	and.b32  	%r1640, %r1631, %r1639;
	xor.b32  	%r1641, %r1640, %r1557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 15;
	shr.b32 	%rhs, %r1580, 17;
	add.u32 	%r1642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 13;
	shr.b32 	%rhs, %r1580, 19;
	add.u32 	%r1643, %lhs, %rhs;
	}
	shr.u32 	%r1644, %r1580, 10;
	xor.b32  	%r1645, %r1643, %r1644;
	xor.b32  	%r1646, %r1645, %r1642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 25;
	shr.b32 	%rhs, %r1059, 7;
	add.u32 	%r1647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 14;
	shr.b32 	%rhs, %r1059, 18;
	add.u32 	%r1648, %lhs, %rhs;
	}
	shr.u32 	%r1649, %r1059, 3;
	xor.b32  	%r1650, %r1648, %r1649;
	xor.b32  	%r1651, %r1650, %r1647;
	add.s32 	%r1652, %r1651, %r1017;
	add.s32 	%r1653, %r1652, %r1395;
	add.s32 	%r1654, %r1653, %r1646;
	st.global.u32 	[%r4+258048], %r1654;
	add.s32 	%r1655, %r1654, %r1520;
	add.s32 	%r1656, %r1655, %r1641;
	add.s32 	%r1657, %r1656, %r1638;
	add.s32 	%r1658, %r1657, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1633, 30;
	shr.b32 	%rhs, %r1633, 2;
	add.u32 	%r1659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1633, 19;
	shr.b32 	%rhs, %r1633, 13;
	add.u32 	%r1660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1633, 10;
	shr.b32 	%rhs, %r1633, 22;
	add.u32 	%r1661, %lhs, %rhs;
	}
	xor.b32  	%r1662, %r1661, %r1659;
	xor.b32  	%r1663, %r1662, %r1660;
	and.b32  	%r1664, %r1633, %r1596;
	or.b32  	%r1665, %r1633, %r1596;
	and.b32  	%r1666, %r1665, %r1559;
	or.b32  	%r1667, %r1666, %r1664;
	add.s32 	%r1668, %r1658, %r1522;
	add.s32 	%r1669, %r1663, %r1667;
	add.s32 	%r1670, %r1669, %r1658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 26;
	shr.b32 	%rhs, %r1668, 6;
	add.u32 	%r1671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 21;
	shr.b32 	%rhs, %r1668, 11;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1668, 7;
	shr.b32 	%rhs, %r1668, 25;
	add.u32 	%r1673, %lhs, %rhs;
	}
	xor.b32  	%r1674, %r1673, %r1671;
	xor.b32  	%r1675, %r1674, %r1672;
	xor.b32  	%r1676, %r1631, %r1594;
	and.b32  	%r1677, %r1668, %r1676;
	xor.b32  	%r1678, %r1677, %r1594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 15;
	shr.b32 	%rhs, %r1617, 17;
	add.u32 	%r1679, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 13;
	shr.b32 	%rhs, %r1617, 19;
	add.u32 	%r1680, %lhs, %rhs;
	}
	shr.u32 	%r1681, %r1617, 10;
	xor.b32  	%r1682, %r1680, %r1681;
	xor.b32  	%r1683, %r1682, %r1679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 25;
	shr.b32 	%rhs, %r1101, 7;
	add.u32 	%r1684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 14;
	shr.b32 	%rhs, %r1101, 18;
	add.u32 	%r1685, %lhs, %rhs;
	}
	shr.u32 	%r1686, %r1101, 3;
	xor.b32  	%r1687, %r1685, %r1686;
	xor.b32  	%r1688, %r1687, %r1684;
	add.s32 	%r1689, %r1688, %r1059;
	add.s32 	%r1690, %r1689, %r1432;
	add.s32 	%r1691, %r1690, %r1683;
	st.global.u32 	[%r4+262144], %r1691;
	add.s32 	%r1692, %r1691, %r1557;
	add.s32 	%r1693, %r1692, %r1678;
	add.s32 	%r1694, %r1693, %r1675;
	add.s32 	%r1695, %r1694, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1670, 30;
	shr.b32 	%rhs, %r1670, 2;
	add.u32 	%r1696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1670, 19;
	shr.b32 	%rhs, %r1670, 13;
	add.u32 	%r1697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1670, 10;
	shr.b32 	%rhs, %r1670, 22;
	add.u32 	%r1698, %lhs, %rhs;
	}
	xor.b32  	%r1699, %r1698, %r1696;
	xor.b32  	%r1700, %r1699, %r1697;
	and.b32  	%r1701, %r1670, %r1633;
	or.b32  	%r1702, %r1670, %r1633;
	and.b32  	%r1703, %r1702, %r1596;
	or.b32  	%r1704, %r1703, %r1701;
	add.s32 	%r1705, %r1695, %r1559;
	add.s32 	%r1706, %r1700, %r1704;
	add.s32 	%r1707, %r1706, %r1695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1705, 26;
	shr.b32 	%rhs, %r1705, 6;
	add.u32 	%r1708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1705, 21;
	shr.b32 	%rhs, %r1705, 11;
	add.u32 	%r1709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1705, 7;
	shr.b32 	%rhs, %r1705, 25;
	add.u32 	%r1710, %lhs, %rhs;
	}
	xor.b32  	%r1711, %r1710, %r1708;
	xor.b32  	%r1712, %r1711, %r1709;
	xor.b32  	%r1713, %r1668, %r1631;
	and.b32  	%r1714, %r1705, %r1713;
	xor.b32  	%r1715, %r1714, %r1631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 15;
	shr.b32 	%rhs, %r1654, 17;
	add.u32 	%r1716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 13;
	shr.b32 	%rhs, %r1654, 19;
	add.u32 	%r1717, %lhs, %rhs;
	}
	shr.u32 	%r1718, %r1654, 10;
	xor.b32  	%r1719, %r1717, %r1718;
	xor.b32  	%r1720, %r1719, %r1716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 25;
	shr.b32 	%rhs, %r1143, 7;
	add.u32 	%r1721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 14;
	shr.b32 	%rhs, %r1143, 18;
	add.u32 	%r1722, %lhs, %rhs;
	}
	shr.u32 	%r1723, %r1143, 3;
	xor.b32  	%r1724, %r1722, %r1723;
	xor.b32  	%r1725, %r1724, %r1721;
	add.s32 	%r1726, %r1725, %r1101;
	add.s32 	%r1727, %r1726, %r1469;
	add.s32 	%r1728, %r1727, %r1720;
	st.global.u32 	[%r4+266240], %r1728;
	add.s32 	%r1729, %r1728, %r1594;
	add.s32 	%r1730, %r1729, %r1715;
	add.s32 	%r1731, %r1730, %r1712;
	add.s32 	%r1732, %r1731, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 30;
	shr.b32 	%rhs, %r1707, 2;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 19;
	shr.b32 	%rhs, %r1707, 13;
	add.u32 	%r1734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1707, 10;
	shr.b32 	%rhs, %r1707, 22;
	add.u32 	%r1735, %lhs, %rhs;
	}
	xor.b32  	%r1736, %r1735, %r1733;
	xor.b32  	%r1737, %r1736, %r1734;
	and.b32  	%r1738, %r1707, %r1670;
	or.b32  	%r1739, %r1707, %r1670;
	and.b32  	%r1740, %r1739, %r1633;
	or.b32  	%r1741, %r1740, %r1738;
	add.s32 	%r1742, %r1732, %r1596;
	add.s32 	%r1743, %r1737, %r1741;
	add.s32 	%r1744, %r1743, %r1732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 26;
	shr.b32 	%rhs, %r1742, 6;
	add.u32 	%r1745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 21;
	shr.b32 	%rhs, %r1742, 11;
	add.u32 	%r1746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1742, 7;
	shr.b32 	%rhs, %r1742, 25;
	add.u32 	%r1747, %lhs, %rhs;
	}
	xor.b32  	%r1748, %r1747, %r1745;
	xor.b32  	%r1749, %r1748, %r1746;
	xor.b32  	%r1750, %r1705, %r1668;
	and.b32  	%r1751, %r1742, %r1750;
	xor.b32  	%r1752, %r1751, %r1668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 15;
	shr.b32 	%rhs, %r1691, 17;
	add.u32 	%r1753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 13;
	shr.b32 	%rhs, %r1691, 19;
	add.u32 	%r1754, %lhs, %rhs;
	}
	shr.u32 	%r1755, %r1691, 10;
	xor.b32  	%r1756, %r1754, %r1755;
	xor.b32  	%r1757, %r1756, %r1753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 25;
	shr.b32 	%rhs, %r1185, 7;
	add.u32 	%r1758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 14;
	shr.b32 	%rhs, %r1185, 18;
	add.u32 	%r1759, %lhs, %rhs;
	}
	shr.u32 	%r1760, %r1185, 3;
	xor.b32  	%r1761, %r1759, %r1760;
	xor.b32  	%r1762, %r1761, %r1758;
	add.s32 	%r1763, %r1762, %r1143;
	add.s32 	%r1764, %r1763, %r1506;
	add.s32 	%r1765, %r1764, %r1757;
	st.global.u32 	[%r4+270336], %r1765;
	add.s32 	%r1766, %r1765, %r1631;
	add.s32 	%r1767, %r1766, %r1752;
	add.s32 	%r1768, %r1767, %r1749;
	add.s32 	%r1769, %r1768, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1744, 30;
	shr.b32 	%rhs, %r1744, 2;
	add.u32 	%r1770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1744, 19;
	shr.b32 	%rhs, %r1744, 13;
	add.u32 	%r1771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1744, 10;
	shr.b32 	%rhs, %r1744, 22;
	add.u32 	%r1772, %lhs, %rhs;
	}
	xor.b32  	%r1773, %r1772, %r1770;
	xor.b32  	%r1774, %r1773, %r1771;
	and.b32  	%r1775, %r1744, %r1707;
	or.b32  	%r1776, %r1744, %r1707;
	and.b32  	%r1777, %r1776, %r1670;
	or.b32  	%r1778, %r1777, %r1775;
	add.s32 	%r1779, %r1769, %r1633;
	add.s32 	%r1780, %r1774, %r1778;
	add.s32 	%r1781, %r1780, %r1769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 26;
	shr.b32 	%rhs, %r1779, 6;
	add.u32 	%r1782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 21;
	shr.b32 	%rhs, %r1779, 11;
	add.u32 	%r1783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 7;
	shr.b32 	%rhs, %r1779, 25;
	add.u32 	%r1784, %lhs, %rhs;
	}
	xor.b32  	%r1785, %r1784, %r1782;
	xor.b32  	%r1786, %r1785, %r1783;
	xor.b32  	%r1787, %r1742, %r1705;
	and.b32  	%r1788, %r1779, %r1787;
	xor.b32  	%r1789, %r1788, %r1705;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 15;
	shr.b32 	%rhs, %r1728, 17;
	add.u32 	%r1790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 13;
	shr.b32 	%rhs, %r1728, 19;
	add.u32 	%r1791, %lhs, %rhs;
	}
	shr.u32 	%r1792, %r1728, 10;
	xor.b32  	%r1793, %r1791, %r1792;
	xor.b32  	%r1794, %r1793, %r1790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 25;
	shr.b32 	%rhs, %r1227, 7;
	add.u32 	%r1795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 14;
	shr.b32 	%rhs, %r1227, 18;
	add.u32 	%r1796, %lhs, %rhs;
	}
	shr.u32 	%r1797, %r1227, 3;
	xor.b32  	%r1798, %r1796, %r1797;
	xor.b32  	%r1799, %r1798, %r1795;
	add.s32 	%r1800, %r1799, %r1185;
	add.s32 	%r1801, %r1800, %r1543;
	add.s32 	%r1802, %r1801, %r1794;
	st.global.u32 	[%r4+274432], %r1802;
	add.s32 	%r1803, %r1802, %r1668;
	add.s32 	%r1804, %r1803, %r1789;
	add.s32 	%r1805, %r1804, %r1786;
	add.s32 	%r1806, %r1805, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 30;
	shr.b32 	%rhs, %r1781, 2;
	add.u32 	%r1807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 19;
	shr.b32 	%rhs, %r1781, 13;
	add.u32 	%r1808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 10;
	shr.b32 	%rhs, %r1781, 22;
	add.u32 	%r1809, %lhs, %rhs;
	}
	xor.b32  	%r1810, %r1809, %r1807;
	xor.b32  	%r1811, %r1810, %r1808;
	and.b32  	%r1812, %r1781, %r1744;
	or.b32  	%r1813, %r1781, %r1744;
	and.b32  	%r1814, %r1813, %r1707;
	or.b32  	%r1815, %r1814, %r1812;
	add.s32 	%r1816, %r1806, %r1670;
	add.s32 	%r1817, %r1811, %r1815;
	add.s32 	%r1818, %r1817, %r1806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1816, 26;
	shr.b32 	%rhs, %r1816, 6;
	add.u32 	%r1819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1816, 21;
	shr.b32 	%rhs, %r1816, 11;
	add.u32 	%r1820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1816, 7;
	shr.b32 	%rhs, %r1816, 25;
	add.u32 	%r1821, %lhs, %rhs;
	}
	xor.b32  	%r1822, %r1821, %r1819;
	xor.b32  	%r1823, %r1822, %r1820;
	xor.b32  	%r1824, %r1779, %r1742;
	and.b32  	%r1825, %r1816, %r1824;
	xor.b32  	%r1826, %r1825, %r1742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 15;
	shr.b32 	%rhs, %r1765, 17;
	add.u32 	%r1827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 13;
	shr.b32 	%rhs, %r1765, 19;
	add.u32 	%r1828, %lhs, %rhs;
	}
	shr.u32 	%r1829, %r1765, 10;
	xor.b32  	%r1830, %r1828, %r1829;
	xor.b32  	%r1831, %r1830, %r1827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 25;
	shr.b32 	%rhs, %r1269, 7;
	add.u32 	%r1832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 14;
	shr.b32 	%rhs, %r1269, 18;
	add.u32 	%r1833, %lhs, %rhs;
	}
	shr.u32 	%r1834, %r1269, 3;
	xor.b32  	%r1835, %r1833, %r1834;
	xor.b32  	%r1836, %r1835, %r1832;
	add.s32 	%r1837, %r1836, %r1227;
	add.s32 	%r1838, %r1837, %r1580;
	add.s32 	%r1839, %r1838, %r1831;
	st.global.u32 	[%r4+278528], %r1839;
	add.s32 	%r1840, %r1839, %r1705;
	add.s32 	%r1841, %r1840, %r1826;
	add.s32 	%r1842, %r1841, %r1823;
	add.s32 	%r1843, %r1842, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 30;
	shr.b32 	%rhs, %r1818, 2;
	add.u32 	%r1844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 19;
	shr.b32 	%rhs, %r1818, 13;
	add.u32 	%r1845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1818, 10;
	shr.b32 	%rhs, %r1818, 22;
	add.u32 	%r1846, %lhs, %rhs;
	}
	xor.b32  	%r1847, %r1846, %r1844;
	xor.b32  	%r1848, %r1847, %r1845;
	and.b32  	%r1849, %r1818, %r1781;
	or.b32  	%r1850, %r1818, %r1781;
	and.b32  	%r1851, %r1850, %r1744;
	or.b32  	%r1852, %r1851, %r1849;
	add.s32 	%r1853, %r1843, %r1707;
	add.s32 	%r1854, %r1848, %r1852;
	add.s32 	%r1855, %r1854, %r1843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1853, 26;
	shr.b32 	%rhs, %r1853, 6;
	add.u32 	%r1856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1853, 21;
	shr.b32 	%rhs, %r1853, 11;
	add.u32 	%r1857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1853, 7;
	shr.b32 	%rhs, %r1853, 25;
	add.u32 	%r1858, %lhs, %rhs;
	}
	xor.b32  	%r1859, %r1858, %r1856;
	xor.b32  	%r1860, %r1859, %r1857;
	xor.b32  	%r1861, %r1816, %r1779;
	and.b32  	%r1862, %r1853, %r1861;
	xor.b32  	%r1863, %r1862, %r1779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 15;
	shr.b32 	%rhs, %r1802, 17;
	add.u32 	%r1864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 13;
	shr.b32 	%rhs, %r1802, 19;
	add.u32 	%r1865, %lhs, %rhs;
	}
	shr.u32 	%r1866, %r1802, 10;
	xor.b32  	%r1867, %r1865, %r1866;
	xor.b32  	%r1868, %r1867, %r1864;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 25;
	shr.b32 	%rhs, %r1311, 7;
	add.u32 	%r1869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 14;
	shr.b32 	%rhs, %r1311, 18;
	add.u32 	%r1870, %lhs, %rhs;
	}
	shr.u32 	%r1871, %r1311, 3;
	xor.b32  	%r1872, %r1870, %r1871;
	xor.b32  	%r1873, %r1872, %r1869;
	add.s32 	%r1874, %r1873, %r1269;
	add.s32 	%r1875, %r1874, %r1617;
	add.s32 	%r1876, %r1875, %r1868;
	st.global.u32 	[%r4+282624], %r1876;
	add.s32 	%r1877, %r1876, %r1742;
	add.s32 	%r1878, %r1877, %r1863;
	add.s32 	%r1879, %r1878, %r1860;
	add.s32 	%r1880, %r1879, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 30;
	shr.b32 	%rhs, %r1855, 2;
	add.u32 	%r1881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 19;
	shr.b32 	%rhs, %r1855, 13;
	add.u32 	%r1882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1855, 10;
	shr.b32 	%rhs, %r1855, 22;
	add.u32 	%r1883, %lhs, %rhs;
	}
	xor.b32  	%r1884, %r1883, %r1881;
	xor.b32  	%r1885, %r1884, %r1882;
	and.b32  	%r1886, %r1855, %r1818;
	or.b32  	%r1887, %r1855, %r1818;
	and.b32  	%r1888, %r1887, %r1781;
	or.b32  	%r1889, %r1888, %r1886;
	add.s32 	%r1890, %r1880, %r1744;
	add.s32 	%r1891, %r1885, %r1889;
	add.s32 	%r1892, %r1891, %r1880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1890, 26;
	shr.b32 	%rhs, %r1890, 6;
	add.u32 	%r1893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1890, 21;
	shr.b32 	%rhs, %r1890, 11;
	add.u32 	%r1894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1890, 7;
	shr.b32 	%rhs, %r1890, 25;
	add.u32 	%r1895, %lhs, %rhs;
	}
	xor.b32  	%r1896, %r1895, %r1893;
	xor.b32  	%r1897, %r1896, %r1894;
	xor.b32  	%r1898, %r1853, %r1816;
	and.b32  	%r1899, %r1890, %r1898;
	xor.b32  	%r1900, %r1899, %r1816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 15;
	shr.b32 	%rhs, %r1839, 17;
	add.u32 	%r1901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 13;
	shr.b32 	%rhs, %r1839, 19;
	add.u32 	%r1902, %lhs, %rhs;
	}
	shr.u32 	%r1903, %r1839, 10;
	xor.b32  	%r1904, %r1902, %r1903;
	xor.b32  	%r1905, %r1904, %r1901;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1353, 25;
	shr.b32 	%rhs, %r1353, 7;
	add.u32 	%r1906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1353, 14;
	shr.b32 	%rhs, %r1353, 18;
	add.u32 	%r1907, %lhs, %rhs;
	}
	shr.u32 	%r1908, %r1353, 3;
	xor.b32  	%r1909, %r1907, %r1908;
	xor.b32  	%r1910, %r1909, %r1906;
	add.s32 	%r1911, %r1910, %r1311;
	add.s32 	%r1912, %r1911, %r1654;
	add.s32 	%r1913, %r1912, %r1905;
	st.global.u32 	[%r4+286720], %r1913;
	add.s32 	%r1914, %r1913, %r1779;
	add.s32 	%r1915, %r1914, %r1900;
	add.s32 	%r1916, %r1915, %r1897;
	add.s32 	%r1917, %r1916, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1892, 30;
	shr.b32 	%rhs, %r1892, 2;
	add.u32 	%r1918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1892, 19;
	shr.b32 	%rhs, %r1892, 13;
	add.u32 	%r1919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1892, 10;
	shr.b32 	%rhs, %r1892, 22;
	add.u32 	%r1920, %lhs, %rhs;
	}
	xor.b32  	%r1921, %r1920, %r1918;
	xor.b32  	%r1922, %r1921, %r1919;
	and.b32  	%r1923, %r1892, %r1855;
	or.b32  	%r1924, %r1892, %r1855;
	and.b32  	%r1925, %r1924, %r1818;
	or.b32  	%r1926, %r1925, %r1923;
	add.s32 	%r1927, %r1917, %r1781;
	add.s32 	%r1928, %r1922, %r1926;
	add.s32 	%r1929, %r1928, %r1917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1927, 26;
	shr.b32 	%rhs, %r1927, 6;
	add.u32 	%r1930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1927, 21;
	shr.b32 	%rhs, %r1927, 11;
	add.u32 	%r1931, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1927, 7;
	shr.b32 	%rhs, %r1927, 25;
	add.u32 	%r1932, %lhs, %rhs;
	}
	xor.b32  	%r1933, %r1932, %r1930;
	xor.b32  	%r1934, %r1933, %r1931;
	xor.b32  	%r1935, %r1890, %r1853;
	and.b32  	%r1936, %r1927, %r1935;
	xor.b32  	%r1937, %r1936, %r1853;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 15;
	shr.b32 	%rhs, %r1876, 17;
	add.u32 	%r1938, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 13;
	shr.b32 	%rhs, %r1876, 19;
	add.u32 	%r1939, %lhs, %rhs;
	}
	shr.u32 	%r1940, %r1876, 10;
	xor.b32  	%r1941, %r1939, %r1940;
	xor.b32  	%r1942, %r1941, %r1938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 25;
	shr.b32 	%rhs, %r1395, 7;
	add.u32 	%r1943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 14;
	shr.b32 	%rhs, %r1395, 18;
	add.u32 	%r1944, %lhs, %rhs;
	}
	shr.u32 	%r1945, %r1395, 3;
	xor.b32  	%r1946, %r1944, %r1945;
	xor.b32  	%r1947, %r1946, %r1943;
	add.s32 	%r1948, %r1947, %r1353;
	add.s32 	%r1949, %r1948, %r1691;
	add.s32 	%r1950, %r1949, %r1942;
	st.global.u32 	[%r4+290816], %r1950;
	add.s32 	%r1951, %r1950, %r1816;
	add.s32 	%r1952, %r1951, %r1937;
	add.s32 	%r1953, %r1952, %r1934;
	add.s32 	%r1954, %r1953, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 30;
	shr.b32 	%rhs, %r1929, 2;
	add.u32 	%r1955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 19;
	shr.b32 	%rhs, %r1929, 13;
	add.u32 	%r1956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1929, 10;
	shr.b32 	%rhs, %r1929, 22;
	add.u32 	%r1957, %lhs, %rhs;
	}
	xor.b32  	%r1958, %r1957, %r1955;
	xor.b32  	%r1959, %r1958, %r1956;
	and.b32  	%r1960, %r1929, %r1892;
	or.b32  	%r1961, %r1929, %r1892;
	and.b32  	%r1962, %r1961, %r1855;
	or.b32  	%r1963, %r1962, %r1960;
	add.s32 	%r1964, %r1954, %r1818;
	add.s32 	%r1965, %r1959, %r1963;
	add.s32 	%r1966, %r1965, %r1954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 26;
	shr.b32 	%rhs, %r1964, 6;
	add.u32 	%r1967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 21;
	shr.b32 	%rhs, %r1964, 11;
	add.u32 	%r1968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1964, 7;
	shr.b32 	%rhs, %r1964, 25;
	add.u32 	%r1969, %lhs, %rhs;
	}
	xor.b32  	%r1970, %r1969, %r1967;
	xor.b32  	%r1971, %r1970, %r1968;
	xor.b32  	%r1972, %r1927, %r1890;
	and.b32  	%r1973, %r1964, %r1972;
	xor.b32  	%r1974, %r1973, %r1890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 15;
	shr.b32 	%rhs, %r1913, 17;
	add.u32 	%r1975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 13;
	shr.b32 	%rhs, %r1913, 19;
	add.u32 	%r1976, %lhs, %rhs;
	}
	shr.u32 	%r1977, %r1913, 10;
	xor.b32  	%r1978, %r1976, %r1977;
	xor.b32  	%r1979, %r1978, %r1975;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 25;
	shr.b32 	%rhs, %r1432, 7;
	add.u32 	%r1980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 14;
	shr.b32 	%rhs, %r1432, 18;
	add.u32 	%r1981, %lhs, %rhs;
	}
	shr.u32 	%r1982, %r1432, 3;
	xor.b32  	%r1983, %r1981, %r1982;
	xor.b32  	%r1984, %r1983, %r1980;
	add.s32 	%r1985, %r1984, %r1395;
	add.s32 	%r1986, %r1985, %r1728;
	add.s32 	%r1987, %r1986, %r1979;
	st.global.u32 	[%r4+294912], %r1987;
	add.s32 	%r1988, %r1987, %r1853;
	add.s32 	%r1989, %r1988, %r1974;
	add.s32 	%r1990, %r1989, %r1971;
	add.s32 	%r1991, %r1990, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 30;
	shr.b32 	%rhs, %r1966, 2;
	add.u32 	%r1992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 19;
	shr.b32 	%rhs, %r1966, 13;
	add.u32 	%r1993, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 10;
	shr.b32 	%rhs, %r1966, 22;
	add.u32 	%r1994, %lhs, %rhs;
	}
	xor.b32  	%r1995, %r1994, %r1992;
	xor.b32  	%r1996, %r1995, %r1993;
	and.b32  	%r1997, %r1966, %r1929;
	or.b32  	%r1998, %r1966, %r1929;
	and.b32  	%r1999, %r1998, %r1892;
	or.b32  	%r2000, %r1999, %r1997;
	add.s32 	%r2001, %r1991, %r1855;
	add.s32 	%r2002, %r1996, %r2000;
	add.s32 	%r2003, %r2002, %r1991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2001, 26;
	shr.b32 	%rhs, %r2001, 6;
	add.u32 	%r2004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2001, 21;
	shr.b32 	%rhs, %r2001, 11;
	add.u32 	%r2005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2001, 7;
	shr.b32 	%rhs, %r2001, 25;
	add.u32 	%r2006, %lhs, %rhs;
	}
	xor.b32  	%r2007, %r2006, %r2004;
	xor.b32  	%r2008, %r2007, %r2005;
	xor.b32  	%r2009, %r1964, %r1927;
	and.b32  	%r2010, %r2001, %r2009;
	xor.b32  	%r2011, %r2010, %r1927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 15;
	shr.b32 	%rhs, %r1950, 17;
	add.u32 	%r2012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 13;
	shr.b32 	%rhs, %r1950, 19;
	add.u32 	%r2013, %lhs, %rhs;
	}
	shr.u32 	%r2014, %r1950, 10;
	xor.b32  	%r2015, %r2013, %r2014;
	xor.b32  	%r2016, %r2015, %r2012;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 25;
	shr.b32 	%rhs, %r1469, 7;
	add.u32 	%r2017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 14;
	shr.b32 	%rhs, %r1469, 18;
	add.u32 	%r2018, %lhs, %rhs;
	}
	shr.u32 	%r2019, %r1469, 3;
	xor.b32  	%r2020, %r2018, %r2019;
	xor.b32  	%r2021, %r2020, %r2017;
	add.s32 	%r2022, %r2021, %r1432;
	add.s32 	%r2023, %r2022, %r1765;
	add.s32 	%r2024, %r2023, %r2016;
	st.global.u32 	[%r4+299008], %r2024;
	add.s32 	%r2025, %r2024, %r1890;
	add.s32 	%r2026, %r2025, %r2011;
	add.s32 	%r2027, %r2026, %r2008;
	add.s32 	%r2028, %r2027, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 30;
	shr.b32 	%rhs, %r2003, 2;
	add.u32 	%r2029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 19;
	shr.b32 	%rhs, %r2003, 13;
	add.u32 	%r2030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2003, 10;
	shr.b32 	%rhs, %r2003, 22;
	add.u32 	%r2031, %lhs, %rhs;
	}
	xor.b32  	%r2032, %r2031, %r2029;
	xor.b32  	%r2033, %r2032, %r2030;
	and.b32  	%r2034, %r2003, %r1966;
	or.b32  	%r2035, %r2003, %r1966;
	and.b32  	%r2036, %r2035, %r1929;
	or.b32  	%r2037, %r2036, %r2034;
	add.s32 	%r2038, %r2028, %r1892;
	add.s32 	%r2039, %r2033, %r2037;
	add.s32 	%r2040, %r2039, %r2028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2038, 26;
	shr.b32 	%rhs, %r2038, 6;
	add.u32 	%r2041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2038, 21;
	shr.b32 	%rhs, %r2038, 11;
	add.u32 	%r2042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2038, 7;
	shr.b32 	%rhs, %r2038, 25;
	add.u32 	%r2043, %lhs, %rhs;
	}
	xor.b32  	%r2044, %r2043, %r2041;
	xor.b32  	%r2045, %r2044, %r2042;
	xor.b32  	%r2046, %r2001, %r1964;
	and.b32  	%r2047, %r2038, %r2046;
	xor.b32  	%r2048, %r2047, %r1964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 15;
	shr.b32 	%rhs, %r1987, 17;
	add.u32 	%r2049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 13;
	shr.b32 	%rhs, %r1987, 19;
	add.u32 	%r2050, %lhs, %rhs;
	}
	shr.u32 	%r2051, %r1987, 10;
	xor.b32  	%r2052, %r2050, %r2051;
	xor.b32  	%r2053, %r2052, %r2049;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 25;
	shr.b32 	%rhs, %r1506, 7;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 14;
	shr.b32 	%rhs, %r1506, 18;
	add.u32 	%r2055, %lhs, %rhs;
	}
	shr.u32 	%r2056, %r1506, 3;
	xor.b32  	%r2057, %r2055, %r2056;
	xor.b32  	%r2058, %r2057, %r2054;
	add.s32 	%r2059, %r2058, %r1469;
	add.s32 	%r2060, %r2059, %r1802;
	add.s32 	%r2061, %r2060, %r2053;
	st.global.u32 	[%r4+303104], %r2061;
	add.s32 	%r2062, %r2061, %r1927;
	add.s32 	%r2063, %r2062, %r2048;
	add.s32 	%r2064, %r2063, %r2045;
	add.s32 	%r2065, %r2064, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 30;
	shr.b32 	%rhs, %r2040, 2;
	add.u32 	%r2066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 19;
	shr.b32 	%rhs, %r2040, 13;
	add.u32 	%r2067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2040, 10;
	shr.b32 	%rhs, %r2040, 22;
	add.u32 	%r2068, %lhs, %rhs;
	}
	xor.b32  	%r2069, %r2068, %r2066;
	xor.b32  	%r2070, %r2069, %r2067;
	and.b32  	%r2071, %r2040, %r2003;
	or.b32  	%r2072, %r2040, %r2003;
	and.b32  	%r2073, %r2072, %r1966;
	or.b32  	%r2074, %r2073, %r2071;
	add.s32 	%r2075, %r2065, %r1929;
	add.s32 	%r2076, %r2070, %r2074;
	add.s32 	%r2077, %r2076, %r2065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2075, 26;
	shr.b32 	%rhs, %r2075, 6;
	add.u32 	%r2078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2075, 21;
	shr.b32 	%rhs, %r2075, 11;
	add.u32 	%r2079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2075, 7;
	shr.b32 	%rhs, %r2075, 25;
	add.u32 	%r2080, %lhs, %rhs;
	}
	xor.b32  	%r2081, %r2080, %r2078;
	xor.b32  	%r2082, %r2081, %r2079;
	xor.b32  	%r2083, %r2038, %r2001;
	and.b32  	%r2084, %r2075, %r2083;
	xor.b32  	%r2085, %r2084, %r2001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 15;
	shr.b32 	%rhs, %r2024, 17;
	add.u32 	%r2086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 13;
	shr.b32 	%rhs, %r2024, 19;
	add.u32 	%r2087, %lhs, %rhs;
	}
	shr.u32 	%r2088, %r2024, 10;
	xor.b32  	%r2089, %r2087, %r2088;
	xor.b32  	%r2090, %r2089, %r2086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 25;
	shr.b32 	%rhs, %r1543, 7;
	add.u32 	%r2091, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 14;
	shr.b32 	%rhs, %r1543, 18;
	add.u32 	%r2092, %lhs, %rhs;
	}
	shr.u32 	%r2093, %r1543, 3;
	xor.b32  	%r2094, %r2092, %r2093;
	xor.b32  	%r2095, %r2094, %r2091;
	add.s32 	%r2096, %r2095, %r1506;
	add.s32 	%r2097, %r2096, %r1839;
	add.s32 	%r2098, %r2097, %r2090;
	st.global.u32 	[%r4+307200], %r2098;
	add.s32 	%r2099, %r2098, %r1964;
	add.s32 	%r2100, %r2099, %r2085;
	add.s32 	%r2101, %r2100, %r2082;
	add.s32 	%r2102, %r2101, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 30;
	shr.b32 	%rhs, %r2077, 2;
	add.u32 	%r2103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 19;
	shr.b32 	%rhs, %r2077, 13;
	add.u32 	%r2104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2077, 10;
	shr.b32 	%rhs, %r2077, 22;
	add.u32 	%r2105, %lhs, %rhs;
	}
	xor.b32  	%r2106, %r2105, %r2103;
	xor.b32  	%r2107, %r2106, %r2104;
	and.b32  	%r2108, %r2077, %r2040;
	or.b32  	%r2109, %r2077, %r2040;
	and.b32  	%r2110, %r2109, %r2003;
	or.b32  	%r2111, %r2110, %r2108;
	add.s32 	%r2112, %r2102, %r1966;
	add.s32 	%r2113, %r2107, %r2111;
	add.s32 	%r2114, %r2113, %r2102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 26;
	shr.b32 	%rhs, %r2112, 6;
	add.u32 	%r2115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 21;
	shr.b32 	%rhs, %r2112, 11;
	add.u32 	%r2116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2112, 7;
	shr.b32 	%rhs, %r2112, 25;
	add.u32 	%r2117, %lhs, %rhs;
	}
	xor.b32  	%r2118, %r2117, %r2115;
	xor.b32  	%r2119, %r2118, %r2116;
	xor.b32  	%r2120, %r2075, %r2038;
	and.b32  	%r2121, %r2112, %r2120;
	xor.b32  	%r2122, %r2121, %r2038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 15;
	shr.b32 	%rhs, %r2061, 17;
	add.u32 	%r2123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 13;
	shr.b32 	%rhs, %r2061, 19;
	add.u32 	%r2124, %lhs, %rhs;
	}
	shr.u32 	%r2125, %r2061, 10;
	xor.b32  	%r2126, %r2124, %r2125;
	xor.b32  	%r2127, %r2126, %r2123;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 25;
	shr.b32 	%rhs, %r1580, 7;
	add.u32 	%r2128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 14;
	shr.b32 	%rhs, %r1580, 18;
	add.u32 	%r2129, %lhs, %rhs;
	}
	shr.u32 	%r2130, %r1580, 3;
	xor.b32  	%r2131, %r2129, %r2130;
	xor.b32  	%r2132, %r2131, %r2128;
	add.s32 	%r2133, %r2132, %r1543;
	add.s32 	%r2134, %r2133, %r1876;
	add.s32 	%r2135, %r2134, %r2127;
	st.global.u32 	[%r4+311296], %r2135;
	add.s32 	%r2136, %r2135, %r2001;
	add.s32 	%r2137, %r2136, %r2122;
	add.s32 	%r2138, %r2137, %r2119;
	add.s32 	%r2139, %r2138, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 30;
	shr.b32 	%rhs, %r2114, 2;
	add.u32 	%r2140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 19;
	shr.b32 	%rhs, %r2114, 13;
	add.u32 	%r2141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2114, 10;
	shr.b32 	%rhs, %r2114, 22;
	add.u32 	%r2142, %lhs, %rhs;
	}
	xor.b32  	%r2143, %r2142, %r2140;
	xor.b32  	%r2144, %r2143, %r2141;
	and.b32  	%r2145, %r2114, %r2077;
	or.b32  	%r2146, %r2114, %r2077;
	and.b32  	%r2147, %r2146, %r2040;
	or.b32  	%r2148, %r2147, %r2145;
	add.s32 	%r2149, %r2139, %r2003;
	add.s32 	%r2150, %r2144, %r2148;
	add.s32 	%r2151, %r2150, %r2139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2149, 26;
	shr.b32 	%rhs, %r2149, 6;
	add.u32 	%r2152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2149, 21;
	shr.b32 	%rhs, %r2149, 11;
	add.u32 	%r2153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2149, 7;
	shr.b32 	%rhs, %r2149, 25;
	add.u32 	%r2154, %lhs, %rhs;
	}
	xor.b32  	%r2155, %r2154, %r2152;
	xor.b32  	%r2156, %r2155, %r2153;
	xor.b32  	%r2157, %r2112, %r2075;
	and.b32  	%r2158, %r2149, %r2157;
	xor.b32  	%r2159, %r2158, %r2075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2098, 15;
	shr.b32 	%rhs, %r2098, 17;
	add.u32 	%r2160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2098, 13;
	shr.b32 	%rhs, %r2098, 19;
	add.u32 	%r2161, %lhs, %rhs;
	}
	shr.u32 	%r2162, %r2098, 10;
	xor.b32  	%r2163, %r2161, %r2162;
	xor.b32  	%r2164, %r2163, %r2160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 25;
	shr.b32 	%rhs, %r1617, 7;
	add.u32 	%r2165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1617, 14;
	shr.b32 	%rhs, %r1617, 18;
	add.u32 	%r2166, %lhs, %rhs;
	}
	shr.u32 	%r2167, %r1617, 3;
	xor.b32  	%r2168, %r2166, %r2167;
	xor.b32  	%r2169, %r2168, %r2165;
	add.s32 	%r2170, %r2169, %r1580;
	add.s32 	%r2171, %r2170, %r1913;
	add.s32 	%r2172, %r2171, %r2164;
	st.global.u32 	[%r4+315392], %r2172;
	add.s32 	%r2173, %r2172, %r2038;
	add.s32 	%r2174, %r2173, %r2159;
	add.s32 	%r2175, %r2174, %r2156;
	add.s32 	%r2176, %r2175, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2151, 30;
	shr.b32 	%rhs, %r2151, 2;
	add.u32 	%r2177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2151, 19;
	shr.b32 	%rhs, %r2151, 13;
	add.u32 	%r2178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2151, 10;
	shr.b32 	%rhs, %r2151, 22;
	add.u32 	%r2179, %lhs, %rhs;
	}
	xor.b32  	%r2180, %r2179, %r2177;
	xor.b32  	%r2181, %r2180, %r2178;
	and.b32  	%r2182, %r2151, %r2114;
	or.b32  	%r2183, %r2151, %r2114;
	and.b32  	%r2184, %r2183, %r2077;
	or.b32  	%r2185, %r2184, %r2182;
	add.s32 	%r2186, %r2176, %r2040;
	add.s32 	%r2187, %r2181, %r2185;
	add.s32 	%r2188, %r2187, %r2176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2186, 26;
	shr.b32 	%rhs, %r2186, 6;
	add.u32 	%r2189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2186, 21;
	shr.b32 	%rhs, %r2186, 11;
	add.u32 	%r2190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2186, 7;
	shr.b32 	%rhs, %r2186, 25;
	add.u32 	%r2191, %lhs, %rhs;
	}
	xor.b32  	%r2192, %r2191, %r2189;
	xor.b32  	%r2193, %r2192, %r2190;
	xor.b32  	%r2194, %r2149, %r2112;
	and.b32  	%r2195, %r2186, %r2194;
	xor.b32  	%r2196, %r2195, %r2112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 15;
	shr.b32 	%rhs, %r2135, 17;
	add.u32 	%r2197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 13;
	shr.b32 	%rhs, %r2135, 19;
	add.u32 	%r2198, %lhs, %rhs;
	}
	shr.u32 	%r2199, %r2135, 10;
	xor.b32  	%r2200, %r2198, %r2199;
	xor.b32  	%r2201, %r2200, %r2197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 25;
	shr.b32 	%rhs, %r1654, 7;
	add.u32 	%r2202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1654, 14;
	shr.b32 	%rhs, %r1654, 18;
	add.u32 	%r2203, %lhs, %rhs;
	}
	shr.u32 	%r2204, %r1654, 3;
	xor.b32  	%r2205, %r2203, %r2204;
	xor.b32  	%r2206, %r2205, %r2202;
	add.s32 	%r2207, %r2206, %r1617;
	add.s32 	%r2208, %r2207, %r1950;
	add.s32 	%r2209, %r2208, %r2201;
	st.global.u32 	[%r4+319488], %r2209;
	add.s32 	%r2210, %r2209, %r2075;
	add.s32 	%r2211, %r2210, %r2196;
	add.s32 	%r2212, %r2211, %r2193;
	add.s32 	%r2213, %r2212, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 30;
	shr.b32 	%rhs, %r2188, 2;
	add.u32 	%r2214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 19;
	shr.b32 	%rhs, %r2188, 13;
	add.u32 	%r2215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2188, 10;
	shr.b32 	%rhs, %r2188, 22;
	add.u32 	%r2216, %lhs, %rhs;
	}
	xor.b32  	%r2217, %r2216, %r2214;
	xor.b32  	%r2218, %r2217, %r2215;
	and.b32  	%r2219, %r2188, %r2151;
	or.b32  	%r2220, %r2188, %r2151;
	and.b32  	%r2221, %r2220, %r2114;
	or.b32  	%r2222, %r2221, %r2219;
	add.s32 	%r2223, %r2213, %r2077;
	add.s32 	%r2224, %r2218, %r2222;
	add.s32 	%r2225, %r2224, %r2213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2223, 26;
	shr.b32 	%rhs, %r2223, 6;
	add.u32 	%r2226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2223, 21;
	shr.b32 	%rhs, %r2223, 11;
	add.u32 	%r2227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2223, 7;
	shr.b32 	%rhs, %r2223, 25;
	add.u32 	%r2228, %lhs, %rhs;
	}
	xor.b32  	%r2229, %r2228, %r2226;
	xor.b32  	%r2230, %r2229, %r2227;
	xor.b32  	%r2231, %r2186, %r2149;
	and.b32  	%r2232, %r2223, %r2231;
	xor.b32  	%r2233, %r2232, %r2149;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 15;
	shr.b32 	%rhs, %r2172, 17;
	add.u32 	%r2234, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2172, 13;
	shr.b32 	%rhs, %r2172, 19;
	add.u32 	%r2235, %lhs, %rhs;
	}
	shr.u32 	%r2236, %r2172, 10;
	xor.b32  	%r2237, %r2235, %r2236;
	xor.b32  	%r2238, %r2237, %r2234;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 25;
	shr.b32 	%rhs, %r1691, 7;
	add.u32 	%r2239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1691, 14;
	shr.b32 	%rhs, %r1691, 18;
	add.u32 	%r2240, %lhs, %rhs;
	}
	shr.u32 	%r2241, %r1691, 3;
	xor.b32  	%r2242, %r2240, %r2241;
	xor.b32  	%r2243, %r2242, %r2239;
	add.s32 	%r2244, %r2243, %r1654;
	add.s32 	%r2245, %r2244, %r1987;
	add.s32 	%r2246, %r2245, %r2238;
	st.global.u32 	[%r4+323584], %r2246;
	add.s32 	%r2247, %r2246, %r2112;
	add.s32 	%r2248, %r2247, %r2233;
	add.s32 	%r2249, %r2248, %r2230;
	add.s32 	%r2250, %r2249, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2225, 30;
	shr.b32 	%rhs, %r2225, 2;
	add.u32 	%r2251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2225, 19;
	shr.b32 	%rhs, %r2225, 13;
	add.u32 	%r2252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2225, 10;
	shr.b32 	%rhs, %r2225, 22;
	add.u32 	%r2253, %lhs, %rhs;
	}
	xor.b32  	%r2254, %r2253, %r2251;
	xor.b32  	%r2255, %r2254, %r2252;
	and.b32  	%r2256, %r2225, %r2188;
	or.b32  	%r2257, %r2225, %r2188;
	and.b32  	%r2258, %r2257, %r2151;
	or.b32  	%r2259, %r2258, %r2256;
	add.s32 	%r2260, %r2250, %r2114;
	add.s32 	%r2261, %r2255, %r2259;
	add.s32 	%r2262, %r2261, %r2250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2260, 26;
	shr.b32 	%rhs, %r2260, 6;
	add.u32 	%r2263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2260, 21;
	shr.b32 	%rhs, %r2260, 11;
	add.u32 	%r2264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2260, 7;
	shr.b32 	%rhs, %r2260, 25;
	add.u32 	%r2265, %lhs, %rhs;
	}
	xor.b32  	%r2266, %r2265, %r2263;
	xor.b32  	%r2267, %r2266, %r2264;
	xor.b32  	%r2268, %r2223, %r2186;
	and.b32  	%r2269, %r2260, %r2268;
	xor.b32  	%r2270, %r2269, %r2186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2209, 15;
	shr.b32 	%rhs, %r2209, 17;
	add.u32 	%r2271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2209, 13;
	shr.b32 	%rhs, %r2209, 19;
	add.u32 	%r2272, %lhs, %rhs;
	}
	shr.u32 	%r2273, %r2209, 10;
	xor.b32  	%r2274, %r2272, %r2273;
	xor.b32  	%r2275, %r2274, %r2271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 25;
	shr.b32 	%rhs, %r1728, 7;
	add.u32 	%r2276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 14;
	shr.b32 	%rhs, %r1728, 18;
	add.u32 	%r2277, %lhs, %rhs;
	}
	shr.u32 	%r2278, %r1728, 3;
	xor.b32  	%r2279, %r2277, %r2278;
	xor.b32  	%r2280, %r2279, %r2276;
	add.s32 	%r2281, %r2280, %r1691;
	add.s32 	%r2282, %r2281, %r2024;
	add.s32 	%r2283, %r2282, %r2275;
	st.global.u32 	[%r4+327680], %r2283;
	add.s32 	%r2284, %r2283, %r2149;
	add.s32 	%r2285, %r2284, %r2270;
	add.s32 	%r2286, %r2285, %r2267;
	add.s32 	%r2287, %r2286, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2262, 30;
	shr.b32 	%rhs, %r2262, 2;
	add.u32 	%r2288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2262, 19;
	shr.b32 	%rhs, %r2262, 13;
	add.u32 	%r2289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2262, 10;
	shr.b32 	%rhs, %r2262, 22;
	add.u32 	%r2290, %lhs, %rhs;
	}
	xor.b32  	%r2291, %r2290, %r2288;
	xor.b32  	%r2292, %r2291, %r2289;
	and.b32  	%r2293, %r2262, %r2225;
	or.b32  	%r2294, %r2262, %r2225;
	and.b32  	%r2295, %r2294, %r2188;
	or.b32  	%r2296, %r2295, %r2293;
	add.s32 	%r2297, %r2287, %r2151;
	add.s32 	%r2298, %r2292, %r2296;
	add.s32 	%r2299, %r2298, %r2287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 26;
	shr.b32 	%rhs, %r2297, 6;
	add.u32 	%r2300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 21;
	shr.b32 	%rhs, %r2297, 11;
	add.u32 	%r2301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2297, 7;
	shr.b32 	%rhs, %r2297, 25;
	add.u32 	%r2302, %lhs, %rhs;
	}
	xor.b32  	%r2303, %r2302, %r2300;
	xor.b32  	%r2304, %r2303, %r2301;
	xor.b32  	%r2305, %r2260, %r2223;
	and.b32  	%r2306, %r2297, %r2305;
	xor.b32  	%r2307, %r2306, %r2223;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2246, 15;
	shr.b32 	%rhs, %r2246, 17;
	add.u32 	%r2308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2246, 13;
	shr.b32 	%rhs, %r2246, 19;
	add.u32 	%r2309, %lhs, %rhs;
	}
	shr.u32 	%r2310, %r2246, 10;
	xor.b32  	%r2311, %r2309, %r2310;
	xor.b32  	%r2312, %r2311, %r2308;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 25;
	shr.b32 	%rhs, %r1765, 7;
	add.u32 	%r2313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1765, 14;
	shr.b32 	%rhs, %r1765, 18;
	add.u32 	%r2314, %lhs, %rhs;
	}
	shr.u32 	%r2315, %r1765, 3;
	xor.b32  	%r2316, %r2314, %r2315;
	xor.b32  	%r2317, %r2316, %r2313;
	add.s32 	%r2318, %r2317, %r1728;
	add.s32 	%r2319, %r2318, %r2061;
	add.s32 	%r2320, %r2319, %r2312;
	st.global.u32 	[%r4+331776], %r2320;
	add.s32 	%r2321, %r2320, %r2186;
	add.s32 	%r2322, %r2321, %r2307;
	add.s32 	%r2323, %r2322, %r2304;
	add.s32 	%r2324, %r2323, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 30;
	shr.b32 	%rhs, %r2299, 2;
	add.u32 	%r2325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 19;
	shr.b32 	%rhs, %r2299, 13;
	add.u32 	%r2326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2299, 10;
	shr.b32 	%rhs, %r2299, 22;
	add.u32 	%r2327, %lhs, %rhs;
	}
	xor.b32  	%r2328, %r2327, %r2325;
	xor.b32  	%r2329, %r2328, %r2326;
	and.b32  	%r2330, %r2299, %r2262;
	or.b32  	%r2331, %r2299, %r2262;
	and.b32  	%r2332, %r2331, %r2225;
	or.b32  	%r2333, %r2332, %r2330;
	add.s32 	%r2334, %r2324, %r2188;
	add.s32 	%r2335, %r2329, %r2333;
	add.s32 	%r2336, %r2335, %r2324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2334, 26;
	shr.b32 	%rhs, %r2334, 6;
	add.u32 	%r2337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2334, 21;
	shr.b32 	%rhs, %r2334, 11;
	add.u32 	%r2338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2334, 7;
	shr.b32 	%rhs, %r2334, 25;
	add.u32 	%r2339, %lhs, %rhs;
	}
	xor.b32  	%r2340, %r2339, %r2337;
	xor.b32  	%r2341, %r2340, %r2338;
	xor.b32  	%r2342, %r2297, %r2260;
	and.b32  	%r2343, %r2334, %r2342;
	xor.b32  	%r2344, %r2343, %r2260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2283, 15;
	shr.b32 	%rhs, %r2283, 17;
	add.u32 	%r2345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2283, 13;
	shr.b32 	%rhs, %r2283, 19;
	add.u32 	%r2346, %lhs, %rhs;
	}
	shr.u32 	%r2347, %r2283, 10;
	xor.b32  	%r2348, %r2346, %r2347;
	xor.b32  	%r2349, %r2348, %r2345;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 25;
	shr.b32 	%rhs, %r1802, 7;
	add.u32 	%r2350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1802, 14;
	shr.b32 	%rhs, %r1802, 18;
	add.u32 	%r2351, %lhs, %rhs;
	}
	shr.u32 	%r2352, %r1802, 3;
	xor.b32  	%r2353, %r2351, %r2352;
	xor.b32  	%r2354, %r2353, %r2350;
	add.s32 	%r2355, %r2354, %r1765;
	add.s32 	%r2356, %r2355, %r2098;
	add.s32 	%r2357, %r2356, %r2349;
	st.global.u32 	[%r4+335872], %r2357;
	add.s32 	%r2358, %r2357, %r2223;
	add.s32 	%r2359, %r2358, %r2344;
	add.s32 	%r2360, %r2359, %r2341;
	add.s32 	%r2361, %r2360, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2336, 30;
	shr.b32 	%rhs, %r2336, 2;
	add.u32 	%r2362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2336, 19;
	shr.b32 	%rhs, %r2336, 13;
	add.u32 	%r2363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2336, 10;
	shr.b32 	%rhs, %r2336, 22;
	add.u32 	%r2364, %lhs, %rhs;
	}
	xor.b32  	%r2365, %r2364, %r2362;
	xor.b32  	%r2366, %r2365, %r2363;
	and.b32  	%r2367, %r2336, %r2299;
	or.b32  	%r2368, %r2336, %r2299;
	and.b32  	%r2369, %r2368, %r2262;
	or.b32  	%r2370, %r2369, %r2367;
	add.s32 	%r2371, %r2361, %r2225;
	add.s32 	%r2372, %r2366, %r2370;
	add.s32 	%r2373, %r2372, %r2361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2371, 26;
	shr.b32 	%rhs, %r2371, 6;
	add.u32 	%r2374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2371, 21;
	shr.b32 	%rhs, %r2371, 11;
	add.u32 	%r2375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2371, 7;
	shr.b32 	%rhs, %r2371, 25;
	add.u32 	%r2376, %lhs, %rhs;
	}
	xor.b32  	%r2377, %r2376, %r2374;
	xor.b32  	%r2378, %r2377, %r2375;
	xor.b32  	%r2379, %r2334, %r2297;
	and.b32  	%r2380, %r2371, %r2379;
	xor.b32  	%r2381, %r2380, %r2297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2320, 15;
	shr.b32 	%rhs, %r2320, 17;
	add.u32 	%r2382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2320, 13;
	shr.b32 	%rhs, %r2320, 19;
	add.u32 	%r2383, %lhs, %rhs;
	}
	shr.u32 	%r2384, %r2320, 10;
	xor.b32  	%r2385, %r2383, %r2384;
	xor.b32  	%r2386, %r2385, %r2382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 25;
	shr.b32 	%rhs, %r1839, 7;
	add.u32 	%r2387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1839, 14;
	shr.b32 	%rhs, %r1839, 18;
	add.u32 	%r2388, %lhs, %rhs;
	}
	shr.u32 	%r2389, %r1839, 3;
	xor.b32  	%r2390, %r2388, %r2389;
	xor.b32  	%r2391, %r2390, %r2387;
	add.s32 	%r2392, %r2391, %r1802;
	add.s32 	%r2393, %r2392, %r2135;
	add.s32 	%r2394, %r2393, %r2386;
	st.global.u32 	[%r4+339968], %r2394;
	add.s32 	%r2395, %r2394, %r2260;
	add.s32 	%r2396, %r2395, %r2381;
	add.s32 	%r2397, %r2396, %r2378;
	add.s32 	%r2398, %r2397, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2373, 30;
	shr.b32 	%rhs, %r2373, 2;
	add.u32 	%r2399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2373, 19;
	shr.b32 	%rhs, %r2373, 13;
	add.u32 	%r2400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2373, 10;
	shr.b32 	%rhs, %r2373, 22;
	add.u32 	%r2401, %lhs, %rhs;
	}
	xor.b32  	%r2402, %r2401, %r2399;
	xor.b32  	%r2403, %r2402, %r2400;
	and.b32  	%r2404, %r2373, %r2336;
	or.b32  	%r2405, %r2373, %r2336;
	and.b32  	%r2406, %r2405, %r2299;
	or.b32  	%r2407, %r2406, %r2404;
	add.s32 	%r2408, %r2398, %r2262;
	add.s32 	%r2409, %r2403, %r2407;
	add.s32 	%r2410, %r2409, %r2398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 26;
	shr.b32 	%rhs, %r2408, 6;
	add.u32 	%r2411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 21;
	shr.b32 	%rhs, %r2408, 11;
	add.u32 	%r2412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2408, 7;
	shr.b32 	%rhs, %r2408, 25;
	add.u32 	%r2413, %lhs, %rhs;
	}
	xor.b32  	%r2414, %r2413, %r2411;
	xor.b32  	%r2415, %r2414, %r2412;
	xor.b32  	%r2416, %r2371, %r2334;
	and.b32  	%r2417, %r2408, %r2416;
	xor.b32  	%r2418, %r2417, %r2334;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 15;
	shr.b32 	%rhs, %r2357, 17;
	add.u32 	%r2419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 13;
	shr.b32 	%rhs, %r2357, 19;
	add.u32 	%r2420, %lhs, %rhs;
	}
	shr.u32 	%r2421, %r2357, 10;
	xor.b32  	%r2422, %r2420, %r2421;
	xor.b32  	%r2423, %r2422, %r2419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 25;
	shr.b32 	%rhs, %r1876, 7;
	add.u32 	%r2424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 14;
	shr.b32 	%rhs, %r1876, 18;
	add.u32 	%r2425, %lhs, %rhs;
	}
	shr.u32 	%r2426, %r1876, 3;
	xor.b32  	%r2427, %r2425, %r2426;
	xor.b32  	%r2428, %r2427, %r2424;
	add.s32 	%r2429, %r2428, %r1839;
	add.s32 	%r2430, %r2429, %r2172;
	add.s32 	%r2431, %r2430, %r2423;
	st.global.u32 	[%r4+344064], %r2431;
	add.s32 	%r2432, %r2431, %r2297;
	add.s32 	%r2433, %r2432, %r2418;
	add.s32 	%r2434, %r2433, %r2415;
	add.s32 	%r2435, %r2434, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 30;
	shr.b32 	%rhs, %r2410, 2;
	add.u32 	%r2436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 19;
	shr.b32 	%rhs, %r2410, 13;
	add.u32 	%r2437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2410, 10;
	shr.b32 	%rhs, %r2410, 22;
	add.u32 	%r2438, %lhs, %rhs;
	}
	xor.b32  	%r2439, %r2438, %r2436;
	xor.b32  	%r2440, %r2439, %r2437;
	and.b32  	%r2441, %r2410, %r2373;
	or.b32  	%r2442, %r2410, %r2373;
	and.b32  	%r2443, %r2442, %r2336;
	or.b32  	%r2444, %r2443, %r2441;
	add.s32 	%r2445, %r2435, %r2299;
	add.s32 	%r2446, %r2440, %r2444;
	add.s32 	%r2447, %r2446, %r2435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 26;
	shr.b32 	%rhs, %r2445, 6;
	add.u32 	%r2448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 21;
	shr.b32 	%rhs, %r2445, 11;
	add.u32 	%r2449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 7;
	shr.b32 	%rhs, %r2445, 25;
	add.u32 	%r2450, %lhs, %rhs;
	}
	xor.b32  	%r2451, %r2450, %r2448;
	xor.b32  	%r2452, %r2451, %r2449;
	xor.b32  	%r2453, %r2408, %r2371;
	and.b32  	%r2454, %r2445, %r2453;
	xor.b32  	%r2455, %r2454, %r2371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 15;
	shr.b32 	%rhs, %r2394, 17;
	add.u32 	%r2456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2394, 13;
	shr.b32 	%rhs, %r2394, 19;
	add.u32 	%r2457, %lhs, %rhs;
	}
	shr.u32 	%r2458, %r2394, 10;
	xor.b32  	%r2459, %r2457, %r2458;
	xor.b32  	%r2460, %r2459, %r2456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 25;
	shr.b32 	%rhs, %r1913, 7;
	add.u32 	%r2461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1913, 14;
	shr.b32 	%rhs, %r1913, 18;
	add.u32 	%r2462, %lhs, %rhs;
	}
	shr.u32 	%r2463, %r1913, 3;
	xor.b32  	%r2464, %r2462, %r2463;
	xor.b32  	%r2465, %r2464, %r2461;
	add.s32 	%r2466, %r2465, %r1876;
	add.s32 	%r2467, %r2466, %r2209;
	add.s32 	%r2468, %r2467, %r2460;
	st.global.u32 	[%r4+348160], %r2468;
	add.s32 	%r2469, %r2468, %r2334;
	add.s32 	%r2470, %r2469, %r2455;
	add.s32 	%r2471, %r2470, %r2452;
	add.s32 	%r2472, %r2471, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2447, 30;
	shr.b32 	%rhs, %r2447, 2;
	add.u32 	%r2473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2447, 19;
	shr.b32 	%rhs, %r2447, 13;
	add.u32 	%r2474, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2447, 10;
	shr.b32 	%rhs, %r2447, 22;
	add.u32 	%r2475, %lhs, %rhs;
	}
	xor.b32  	%r2476, %r2475, %r2473;
	xor.b32  	%r2477, %r2476, %r2474;
	and.b32  	%r2478, %r2447, %r2410;
	or.b32  	%r2479, %r2447, %r2410;
	and.b32  	%r2480, %r2479, %r2373;
	or.b32  	%r2481, %r2480, %r2478;
	add.s32 	%r2482, %r2472, %r2336;
	add.s32 	%r2483, %r2477, %r2481;
	add.s32 	%r2484, %r2483, %r2472;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 26;
	shr.b32 	%rhs, %r2482, 6;
	add.u32 	%r2485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 21;
	shr.b32 	%rhs, %r2482, 11;
	add.u32 	%r2486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 7;
	shr.b32 	%rhs, %r2482, 25;
	add.u32 	%r2487, %lhs, %rhs;
	}
	xor.b32  	%r2488, %r2487, %r2485;
	xor.b32  	%r2489, %r2488, %r2486;
	xor.b32  	%r2490, %r2445, %r2408;
	and.b32  	%r2491, %r2482, %r2490;
	xor.b32  	%r2492, %r2491, %r2408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2431, 15;
	shr.b32 	%rhs, %r2431, 17;
	add.u32 	%r2493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2431, 13;
	shr.b32 	%rhs, %r2431, 19;
	add.u32 	%r2494, %lhs, %rhs;
	}
	shr.u32 	%r2495, %r2431, 10;
	xor.b32  	%r2496, %r2494, %r2495;
	xor.b32  	%r2497, %r2496, %r2493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 25;
	shr.b32 	%rhs, %r1950, 7;
	add.u32 	%r2498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1950, 14;
	shr.b32 	%rhs, %r1950, 18;
	add.u32 	%r2499, %lhs, %rhs;
	}
	shr.u32 	%r2500, %r1950, 3;
	xor.b32  	%r2501, %r2499, %r2500;
	xor.b32  	%r2502, %r2501, %r2498;
	add.s32 	%r2503, %r2502, %r1913;
	add.s32 	%r2504, %r2503, %r2246;
	add.s32 	%r2505, %r2504, %r2497;
	st.global.u32 	[%r4+352256], %r2505;
	add.s32 	%r2506, %r2505, %r2371;
	add.s32 	%r2507, %r2506, %r2492;
	add.s32 	%r2508, %r2507, %r2489;
	add.s32 	%r2509, %r2508, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2484, 30;
	shr.b32 	%rhs, %r2484, 2;
	add.u32 	%r2510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2484, 19;
	shr.b32 	%rhs, %r2484, 13;
	add.u32 	%r2511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2484, 10;
	shr.b32 	%rhs, %r2484, 22;
	add.u32 	%r2512, %lhs, %rhs;
	}
	xor.b32  	%r2513, %r2512, %r2510;
	xor.b32  	%r2514, %r2513, %r2511;
	and.b32  	%r2515, %r2484, %r2447;
	or.b32  	%r2516, %r2484, %r2447;
	and.b32  	%r2517, %r2516, %r2410;
	or.b32  	%r2518, %r2517, %r2515;
	add.s32 	%r2519, %r2509, %r2373;
	add.s32 	%r2520, %r2514, %r2518;
	add.s32 	%r2521, %r2520, %r2509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 26;
	shr.b32 	%rhs, %r2519, 6;
	add.u32 	%r2522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 21;
	shr.b32 	%rhs, %r2519, 11;
	add.u32 	%r2523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 7;
	shr.b32 	%rhs, %r2519, 25;
	add.u32 	%r2524, %lhs, %rhs;
	}
	xor.b32  	%r2525, %r2524, %r2522;
	xor.b32  	%r2526, %r2525, %r2523;
	xor.b32  	%r2527, %r2482, %r2445;
	and.b32  	%r2528, %r2519, %r2527;
	xor.b32  	%r2529, %r2528, %r2445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 15;
	shr.b32 	%rhs, %r2468, 17;
	add.u32 	%r2530, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 13;
	shr.b32 	%rhs, %r2468, 19;
	add.u32 	%r2531, %lhs, %rhs;
	}
	shr.u32 	%r2532, %r2468, 10;
	xor.b32  	%r2533, %r2531, %r2532;
	xor.b32  	%r2534, %r2533, %r2530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 25;
	shr.b32 	%rhs, %r1987, 7;
	add.u32 	%r2535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1987, 14;
	shr.b32 	%rhs, %r1987, 18;
	add.u32 	%r2536, %lhs, %rhs;
	}
	shr.u32 	%r2537, %r1987, 3;
	xor.b32  	%r2538, %r2536, %r2537;
	xor.b32  	%r2539, %r2538, %r2535;
	add.s32 	%r2540, %r2539, %r1950;
	add.s32 	%r2541, %r2540, %r2283;
	add.s32 	%r2542, %r2541, %r2534;
	st.global.u32 	[%r4+356352], %r2542;
	add.s32 	%r2543, %r2542, %r2408;
	add.s32 	%r2544, %r2543, %r2529;
	add.s32 	%r2545, %r2544, %r2526;
	add.s32 	%r2546, %r2545, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 30;
	shr.b32 	%rhs, %r2521, 2;
	add.u32 	%r2547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 19;
	shr.b32 	%rhs, %r2521, 13;
	add.u32 	%r2548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 10;
	shr.b32 	%rhs, %r2521, 22;
	add.u32 	%r2549, %lhs, %rhs;
	}
	xor.b32  	%r2550, %r2549, %r2547;
	xor.b32  	%r2551, %r2550, %r2548;
	and.b32  	%r2552, %r2521, %r2484;
	or.b32  	%r2553, %r2521, %r2484;
	and.b32  	%r2554, %r2553, %r2447;
	or.b32  	%r2555, %r2554, %r2552;
	add.s32 	%r2556, %r2546, %r2410;
	add.s32 	%r2557, %r2551, %r2555;
	add.s32 	%r2558, %r2557, %r2546;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 26;
	shr.b32 	%rhs, %r2556, 6;
	add.u32 	%r2559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 21;
	shr.b32 	%rhs, %r2556, 11;
	add.u32 	%r2560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2556, 7;
	shr.b32 	%rhs, %r2556, 25;
	add.u32 	%r2561, %lhs, %rhs;
	}
	xor.b32  	%r2562, %r2561, %r2559;
	xor.b32  	%r2563, %r2562, %r2560;
	xor.b32  	%r2564, %r2519, %r2482;
	and.b32  	%r2565, %r2556, %r2564;
	xor.b32  	%r2566, %r2565, %r2482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 15;
	shr.b32 	%rhs, %r2505, 17;
	add.u32 	%r2567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 13;
	shr.b32 	%rhs, %r2505, 19;
	add.u32 	%r2568, %lhs, %rhs;
	}
	shr.u32 	%r2569, %r2505, 10;
	xor.b32  	%r2570, %r2568, %r2569;
	xor.b32  	%r2571, %r2570, %r2567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 25;
	shr.b32 	%rhs, %r2024, 7;
	add.u32 	%r2572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2024, 14;
	shr.b32 	%rhs, %r2024, 18;
	add.u32 	%r2573, %lhs, %rhs;
	}
	shr.u32 	%r2574, %r2024, 3;
	xor.b32  	%r2575, %r2573, %r2574;
	xor.b32  	%r2576, %r2575, %r2572;
	add.s32 	%r2577, %r2576, %r1987;
	add.s32 	%r2578, %r2577, %r2320;
	add.s32 	%r2579, %r2578, %r2571;
	st.global.u32 	[%r4+360448], %r2579;
	add.s32 	%r2580, %r2579, %r2445;
	add.s32 	%r2581, %r2580, %r2566;
	add.s32 	%r2582, %r2581, %r2563;
	add.s32 	%r2583, %r2582, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 30;
	shr.b32 	%rhs, %r2558, 2;
	add.u32 	%r2584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 19;
	shr.b32 	%rhs, %r2558, 13;
	add.u32 	%r2585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 10;
	shr.b32 	%rhs, %r2558, 22;
	add.u32 	%r2586, %lhs, %rhs;
	}
	xor.b32  	%r2587, %r2586, %r2584;
	xor.b32  	%r2588, %r2587, %r2585;
	and.b32  	%r2589, %r2558, %r2521;
	or.b32  	%r2590, %r2558, %r2521;
	and.b32  	%r2591, %r2590, %r2484;
	or.b32  	%r2592, %r2591, %r2589;
	add.s32 	%r2593, %r2583, %r2447;
	add.s32 	%r2594, %r2588, %r2592;
	add.s32 	%r2595, %r2594, %r2583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 26;
	shr.b32 	%rhs, %r2593, 6;
	add.u32 	%r2596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 21;
	shr.b32 	%rhs, %r2593, 11;
	add.u32 	%r2597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2593, 7;
	shr.b32 	%rhs, %r2593, 25;
	add.u32 	%r2598, %lhs, %rhs;
	}
	xor.b32  	%r2599, %r2598, %r2596;
	xor.b32  	%r2600, %r2599, %r2597;
	xor.b32  	%r2601, %r2556, %r2519;
	and.b32  	%r2602, %r2593, %r2601;
	xor.b32  	%r2603, %r2602, %r2519;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 15;
	shr.b32 	%rhs, %r2542, 17;
	add.u32 	%r2604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2542, 13;
	shr.b32 	%rhs, %r2542, 19;
	add.u32 	%r2605, %lhs, %rhs;
	}
	shr.u32 	%r2606, %r2542, 10;
	xor.b32  	%r2607, %r2605, %r2606;
	xor.b32  	%r2608, %r2607, %r2604;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 25;
	shr.b32 	%rhs, %r2061, 7;
	add.u32 	%r2609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2061, 14;
	shr.b32 	%rhs, %r2061, 18;
	add.u32 	%r2610, %lhs, %rhs;
	}
	shr.u32 	%r2611, %r2061, 3;
	xor.b32  	%r2612, %r2610, %r2611;
	xor.b32  	%r2613, %r2612, %r2609;
	add.s32 	%r2614, %r2613, %r2024;
	add.s32 	%r2615, %r2614, %r2357;
	add.s32 	%r2616, %r2615, %r2608;
	st.global.u32 	[%r4+364544], %r2616;
	add.s32 	%r2617, %r2616, %r2482;
	add.s32 	%r2618, %r2617, %r2603;
	add.s32 	%r2619, %r2618, %r2600;
	add.s32 	%r2620, %r2619, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 30;
	shr.b32 	%rhs, %r2595, 2;
	add.u32 	%r2621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 19;
	shr.b32 	%rhs, %r2595, 13;
	add.u32 	%r2622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2595, 10;
	shr.b32 	%rhs, %r2595, 22;
	add.u32 	%r2623, %lhs, %rhs;
	}
	xor.b32  	%r2624, %r2623, %r2621;
	xor.b32  	%r2625, %r2624, %r2622;
	and.b32  	%r2626, %r2595, %r2558;
	or.b32  	%r2627, %r2595, %r2558;
	and.b32  	%r2628, %r2627, %r2521;
	or.b32  	%r2629, %r2628, %r2626;
	add.s32 	%r2630, %r2629, %r398;
	add.s32 	%r2631, %r2630, %r2625;
	add.s32 	%r2632, %r2631, %r2620;
	st.global.u32 	[%r4+8192], %r2632;
	add.s32 	%r2633, %r2595, %r404;
	st.global.u32 	[%r4+12288], %r2633;
	add.s32 	%r2634, %r2558, %r407;
	st.global.u32 	[%r4+16384], %r2634;
	add.s32 	%r2635, %r2521, %r410;
	st.global.u32 	[%r4+20480], %r2635;
	add.s32 	%r2636, %r2484, %r382;
	add.s32 	%r2637, %r2636, %r2620;
	st.global.u32 	[%r4+24576], %r2637;
	add.s32 	%r2638, %r2593, %r389;
	st.global.u32 	[%r4+28672], %r2638;
	add.s32 	%r2639, %r2556, %r388;
	st.global.u32 	[%r4+32768], %r2639;
	add.s32 	%r2640, %r2519, %r393;
	st.global.u32 	[%r4+36864], %r2640;
	sub.s32 	%r8533, %r8533, %r8532;
	mov.u32 	%r8523, 0;
	bra.uni 	BB1_9;

BB1_8:
	mov.u32 	%r8532, 0;

BB1_9:
	setp.gt.u32 	%p10, %r8533, 63;
	@%p10 bra 	BB1_10;
	bra.uni 	BB1_12;

BB1_10:
	ld.global.u32 	%r8531, [%r4+8192];
	ld.global.u32 	%r8530, [%r4+12288];
	ld.global.u32 	%r8529, [%r4+16384];
	ld.global.u32 	%r8528, [%r4+20480];
	ld.global.u32 	%r8527, [%r4+24576];
	ld.global.u32 	%r8526, [%r4+28672];
	ld.global.u32 	%r8525, [%r4+32768];
	ld.global.u32 	%r8524, [%r4+36864];

BB1_11:
	shl.b32 	%r2642, %r8532, 8;
	and.b32  	%r2643, %r2642, 1073740800;
	ld.param.u32 	%r8504, [sha256_finish_param_0];
	add.s32 	%r2644, %r2643, %r8504;
	shl.b32 	%r2645, %r2644, 2;
	ld.param.u32 	%r8515, [sha256_finish_param_1];
	add.s32 	%r2646, %r8515, 376832;
	add.s32 	%r2647, %r2646, %r2645;
	shl.b32 	%r2648, %r8532, 3;
	and.b32  	%r2649, %r2648, 24;
	ld.global.u32 	%r2650, [%r2647];
	shr.u32 	%r2651, %r2650, %r2649;
	shl.b32 	%r2652, %r2651, 24;
	add.s32 	%r2653, %r2642, 256;
	and.b32  	%r2654, %r2653, 1073740800;
	add.s32 	%r2655, %r2654, %r8504;
	shl.b32 	%r2656, %r2655, 2;
	add.s32 	%r2657, %r2646, %r2656;
	add.s32 	%r2658, %r2648, 8;
	and.b32  	%r2659, %r2658, 24;
	ld.global.u32 	%r2660, [%r2657];
	shr.u32 	%r2661, %r2660, %r2659;
	shl.b32 	%r2662, %r2661, 16;
	and.b32  	%r2663, %r2662, 16711680;
	add.s32 	%r2664, %r2642, 512;
	and.b32  	%r2665, %r2664, 1073740800;
	add.s32 	%r2666, %r2665, %r8504;
	shl.b32 	%r2667, %r2666, 2;
	add.s32 	%r2668, %r2646, %r2667;
	add.s32 	%r2669, %r2648, 16;
	and.b32  	%r2670, %r2669, 24;
	ld.global.u32 	%r2671, [%r2668];
	shr.u32 	%r2672, %r2671, %r2670;
	shl.b32 	%r2673, %r2672, 8;
	and.b32  	%r2674, %r2673, 65280;
	add.s32 	%r2675, %r2642, 768;
	and.b32  	%r2676, %r2675, 1073740800;
	add.s32 	%r2677, %r2676, %r8504;
	shl.b32 	%r2678, %r2677, 2;
	add.s32 	%r2679, %r2646, %r2678;
	add.s32 	%r2680, %r2648, 24;
	and.b32  	%r2681, %r2680, 24;
	ld.global.u32 	%r2682, [%r2679];
	shr.u32 	%r2683, %r2682, %r2681;
	and.b32  	%r2684, %r2683, 255;
	or.b32  	%r2685, %r2663, %r2652;
	or.b32  	%r2686, %r2685, %r2684;
	or.b32  	%r2687, %r2686, %r2674;
	st.global.u32 	[%r4+106496], %r2687;
	add.s32 	%r2688, %r2642, 1024;
	and.b32  	%r2689, %r2688, 1073740800;
	add.s32 	%r2690, %r2689, %r8504;
	shl.b32 	%r2691, %r2690, 2;
	add.s32 	%r2692, %r2646, %r2691;
	ld.global.u32 	%r2693, [%r2692];
	shr.u32 	%r2694, %r2693, %r2649;
	shl.b32 	%r2695, %r2694, 24;
	add.s32 	%r2696, %r2642, 1280;
	and.b32  	%r2697, %r2696, 1073740800;
	add.s32 	%r2698, %r2697, %r8504;
	shl.b32 	%r2699, %r2698, 2;
	add.s32 	%r2700, %r2646, %r2699;
	ld.global.u32 	%r2701, [%r2700];
	shr.u32 	%r2702, %r2701, %r2659;
	shl.b32 	%r2703, %r2702, 16;
	and.b32  	%r2704, %r2703, 16711680;
	add.s32 	%r2705, %r2642, 1536;
	and.b32  	%r2706, %r2705, 1073740800;
	add.s32 	%r2707, %r2706, %r8504;
	shl.b32 	%r2708, %r2707, 2;
	add.s32 	%r2709, %r2646, %r2708;
	ld.global.u32 	%r2710, [%r2709];
	shr.u32 	%r2711, %r2710, %r2670;
	shl.b32 	%r2712, %r2711, 8;
	and.b32  	%r2713, %r2712, 65280;
	add.s32 	%r2714, %r2642, 1792;
	and.b32  	%r2715, %r2714, 1073740800;
	add.s32 	%r2716, %r2715, %r8504;
	shl.b32 	%r2717, %r2716, 2;
	add.s32 	%r2718, %r2646, %r2717;
	ld.global.u32 	%r2719, [%r2718];
	shr.u32 	%r2720, %r2719, %r2681;
	and.b32  	%r2721, %r2720, 255;
	or.b32  	%r2722, %r2704, %r2695;
	or.b32  	%r2723, %r2722, %r2721;
	or.b32  	%r2724, %r2723, %r2713;
	st.global.u32 	[%r4+110592], %r2724;
	add.s32 	%r2725, %r2642, 2048;
	and.b32  	%r2726, %r2725, 1073740800;
	add.s32 	%r2727, %r2726, %r8504;
	shl.b32 	%r2728, %r2727, 2;
	add.s32 	%r2729, %r2646, %r2728;
	ld.global.u32 	%r2730, [%r2729];
	shr.u32 	%r2731, %r2730, %r2649;
	shl.b32 	%r2732, %r2731, 24;
	add.s32 	%r2733, %r2642, 2304;
	and.b32  	%r2734, %r2733, 1073740800;
	add.s32 	%r2735, %r2734, %r8504;
	shl.b32 	%r2736, %r2735, 2;
	add.s32 	%r2737, %r2646, %r2736;
	ld.global.u32 	%r2738, [%r2737];
	shr.u32 	%r2739, %r2738, %r2659;
	shl.b32 	%r2740, %r2739, 16;
	and.b32  	%r2741, %r2740, 16711680;
	add.s32 	%r2742, %r2642, 2560;
	and.b32  	%r2743, %r2742, 1073740800;
	add.s32 	%r2744, %r2743, %r8504;
	shl.b32 	%r2745, %r2744, 2;
	add.s32 	%r2746, %r2646, %r2745;
	ld.global.u32 	%r2747, [%r2746];
	shr.u32 	%r2748, %r2747, %r2670;
	shl.b32 	%r2749, %r2748, 8;
	and.b32  	%r2750, %r2749, 65280;
	add.s32 	%r2751, %r2642, 2816;
	and.b32  	%r2752, %r2751, 1073740800;
	add.s32 	%r2753, %r2752, %r8504;
	shl.b32 	%r2754, %r2753, 2;
	add.s32 	%r2755, %r2646, %r2754;
	ld.global.u32 	%r2756, [%r2755];
	shr.u32 	%r2757, %r2756, %r2681;
	and.b32  	%r2758, %r2757, 255;
	or.b32  	%r2759, %r2741, %r2732;
	or.b32  	%r2760, %r2759, %r2758;
	or.b32  	%r2761, %r2760, %r2750;
	st.global.u32 	[%r4+114688], %r2761;
	add.s32 	%r2762, %r2642, 3072;
	and.b32  	%r2763, %r2762, 1073740800;
	add.s32 	%r2764, %r2763, %r8504;
	shl.b32 	%r2765, %r2764, 2;
	add.s32 	%r2766, %r2646, %r2765;
	ld.global.u32 	%r2767, [%r2766];
	shr.u32 	%r2768, %r2767, %r2649;
	shl.b32 	%r2769, %r2768, 24;
	add.s32 	%r2770, %r2642, 3328;
	and.b32  	%r2771, %r2770, 1073740800;
	add.s32 	%r2772, %r2771, %r8504;
	shl.b32 	%r2773, %r2772, 2;
	add.s32 	%r2774, %r2646, %r2773;
	ld.global.u32 	%r2775, [%r2774];
	shr.u32 	%r2776, %r2775, %r2659;
	shl.b32 	%r2777, %r2776, 16;
	and.b32  	%r2778, %r2777, 16711680;
	add.s32 	%r2779, %r2642, 3584;
	and.b32  	%r2780, %r2779, 1073740800;
	add.s32 	%r2781, %r2780, %r8504;
	shl.b32 	%r2782, %r2781, 2;
	add.s32 	%r2783, %r2646, %r2782;
	ld.global.u32 	%r2784, [%r2783];
	shr.u32 	%r2785, %r2784, %r2670;
	shl.b32 	%r2786, %r2785, 8;
	and.b32  	%r2787, %r2786, 65280;
	add.s32 	%r2788, %r2642, 3840;
	and.b32  	%r2789, %r2788, 1073740800;
	add.s32 	%r2790, %r2789, %r8504;
	shl.b32 	%r2791, %r2790, 2;
	add.s32 	%r2792, %r2646, %r2791;
	ld.global.u32 	%r2793, [%r2792];
	shr.u32 	%r2794, %r2793, %r2681;
	and.b32  	%r2795, %r2794, 255;
	or.b32  	%r2796, %r2778, %r2769;
	or.b32  	%r2797, %r2796, %r2795;
	or.b32  	%r2798, %r2797, %r2787;
	st.global.u32 	[%r4+118784], %r2798;
	add.s32 	%r2799, %r2642, 4096;
	and.b32  	%r2800, %r2799, 1073740800;
	add.s32 	%r2801, %r2800, %r8504;
	shl.b32 	%r2802, %r2801, 2;
	add.s32 	%r2803, %r2646, %r2802;
	ld.global.u32 	%r2804, [%r2803];
	shr.u32 	%r2805, %r2804, %r2649;
	shl.b32 	%r2806, %r2805, 24;
	add.s32 	%r2807, %r2642, 4352;
	and.b32  	%r2808, %r2807, 1073740800;
	add.s32 	%r2809, %r2808, %r8504;
	shl.b32 	%r2810, %r2809, 2;
	add.s32 	%r2811, %r2646, %r2810;
	ld.global.u32 	%r2812, [%r2811];
	shr.u32 	%r2813, %r2812, %r2659;
	shl.b32 	%r2814, %r2813, 16;
	and.b32  	%r2815, %r2814, 16711680;
	add.s32 	%r2816, %r2642, 4608;
	and.b32  	%r2817, %r2816, 1073740800;
	add.s32 	%r2818, %r2817, %r8504;
	shl.b32 	%r2819, %r2818, 2;
	add.s32 	%r2820, %r2646, %r2819;
	ld.global.u32 	%r2821, [%r2820];
	shr.u32 	%r2822, %r2821, %r2670;
	shl.b32 	%r2823, %r2822, 8;
	and.b32  	%r2824, %r2823, 65280;
	add.s32 	%r2825, %r2642, 4864;
	and.b32  	%r2826, %r2825, 1073740800;
	add.s32 	%r2827, %r2826, %r8504;
	shl.b32 	%r2828, %r2827, 2;
	add.s32 	%r2829, %r2646, %r2828;
	ld.global.u32 	%r2830, [%r2829];
	shr.u32 	%r2831, %r2830, %r2681;
	and.b32  	%r2832, %r2831, 255;
	or.b32  	%r2833, %r2815, %r2806;
	or.b32  	%r2834, %r2833, %r2832;
	or.b32  	%r2835, %r2834, %r2824;
	st.global.u32 	[%r4+122880], %r2835;
	add.s32 	%r2836, %r2642, 5120;
	and.b32  	%r2837, %r2836, 1073740800;
	add.s32 	%r2838, %r2837, %r8504;
	shl.b32 	%r2839, %r2838, 2;
	add.s32 	%r2840, %r2646, %r2839;
	ld.global.u32 	%r2841, [%r2840];
	shr.u32 	%r2842, %r2841, %r2649;
	shl.b32 	%r2843, %r2842, 24;
	add.s32 	%r2844, %r2642, 5376;
	and.b32  	%r2845, %r2844, 1073740800;
	add.s32 	%r2846, %r2845, %r8504;
	shl.b32 	%r2847, %r2846, 2;
	add.s32 	%r2848, %r2646, %r2847;
	ld.global.u32 	%r2849, [%r2848];
	shr.u32 	%r2850, %r2849, %r2659;
	shl.b32 	%r2851, %r2850, 16;
	and.b32  	%r2852, %r2851, 16711680;
	add.s32 	%r2853, %r2642, 5632;
	and.b32  	%r2854, %r2853, 1073740800;
	add.s32 	%r2855, %r2854, %r8504;
	shl.b32 	%r2856, %r2855, 2;
	add.s32 	%r2857, %r2646, %r2856;
	ld.global.u32 	%r2858, [%r2857];
	shr.u32 	%r2859, %r2858, %r2670;
	shl.b32 	%r2860, %r2859, 8;
	and.b32  	%r2861, %r2860, 65280;
	add.s32 	%r2862, %r2642, 5888;
	and.b32  	%r2863, %r2862, 1073740800;
	add.s32 	%r2864, %r2863, %r8504;
	shl.b32 	%r2865, %r2864, 2;
	add.s32 	%r2866, %r2646, %r2865;
	ld.global.u32 	%r2867, [%r2866];
	shr.u32 	%r2868, %r2867, %r2681;
	and.b32  	%r2869, %r2868, 255;
	or.b32  	%r2870, %r2852, %r2843;
	or.b32  	%r2871, %r2870, %r2869;
	or.b32  	%r2872, %r2871, %r2861;
	st.global.u32 	[%r4+126976], %r2872;
	add.s32 	%r2873, %r2642, 6144;
	and.b32  	%r2874, %r2873, 1073740800;
	add.s32 	%r2875, %r2874, %r8504;
	shl.b32 	%r2876, %r2875, 2;
	add.s32 	%r2877, %r2646, %r2876;
	ld.global.u32 	%r2878, [%r2877];
	shr.u32 	%r2879, %r2878, %r2649;
	shl.b32 	%r2880, %r2879, 24;
	add.s32 	%r2881, %r2642, 6400;
	and.b32  	%r2882, %r2881, 1073740800;
	add.s32 	%r2883, %r2882, %r8504;
	shl.b32 	%r2884, %r2883, 2;
	add.s32 	%r2885, %r2646, %r2884;
	ld.global.u32 	%r2886, [%r2885];
	shr.u32 	%r2887, %r2886, %r2659;
	shl.b32 	%r2888, %r2887, 16;
	and.b32  	%r2889, %r2888, 16711680;
	add.s32 	%r2890, %r2642, 6656;
	and.b32  	%r2891, %r2890, 1073740800;
	add.s32 	%r2892, %r2891, %r8504;
	shl.b32 	%r2893, %r2892, 2;
	add.s32 	%r2894, %r2646, %r2893;
	ld.global.u32 	%r2895, [%r2894];
	shr.u32 	%r2896, %r2895, %r2670;
	shl.b32 	%r2897, %r2896, 8;
	and.b32  	%r2898, %r2897, 65280;
	add.s32 	%r2899, %r2642, 6912;
	and.b32  	%r2900, %r2899, 1073740800;
	add.s32 	%r2901, %r2900, %r8504;
	shl.b32 	%r2902, %r2901, 2;
	add.s32 	%r2903, %r2646, %r2902;
	ld.global.u32 	%r2904, [%r2903];
	shr.u32 	%r2905, %r2904, %r2681;
	and.b32  	%r2906, %r2905, 255;
	or.b32  	%r2907, %r2889, %r2880;
	or.b32  	%r2908, %r2907, %r2906;
	or.b32  	%r2909, %r2908, %r2898;
	st.global.u32 	[%r4+131072], %r2909;
	add.s32 	%r2910, %r2642, 7168;
	and.b32  	%r2911, %r2910, 1073740800;
	add.s32 	%r2912, %r2911, %r8504;
	shl.b32 	%r2913, %r2912, 2;
	add.s32 	%r2914, %r2646, %r2913;
	ld.global.u32 	%r2915, [%r2914];
	shr.u32 	%r2916, %r2915, %r2649;
	shl.b32 	%r2917, %r2916, 24;
	add.s32 	%r2918, %r2642, 7424;
	and.b32  	%r2919, %r2918, 1073740800;
	add.s32 	%r2920, %r2919, %r8504;
	shl.b32 	%r2921, %r2920, 2;
	add.s32 	%r2922, %r2646, %r2921;
	ld.global.u32 	%r2923, [%r2922];
	shr.u32 	%r2924, %r2923, %r2659;
	shl.b32 	%r2925, %r2924, 16;
	and.b32  	%r2926, %r2925, 16711680;
	add.s32 	%r2927, %r2642, 7680;
	and.b32  	%r2928, %r2927, 1073740800;
	add.s32 	%r2929, %r2928, %r8504;
	shl.b32 	%r2930, %r2929, 2;
	add.s32 	%r2931, %r2646, %r2930;
	ld.global.u32 	%r2932, [%r2931];
	shr.u32 	%r2933, %r2932, %r2670;
	shl.b32 	%r2934, %r2933, 8;
	and.b32  	%r2935, %r2934, 65280;
	add.s32 	%r2936, %r2642, 7936;
	and.b32  	%r2937, %r2936, 1073740800;
	add.s32 	%r2938, %r2937, %r8504;
	shl.b32 	%r2939, %r2938, 2;
	add.s32 	%r2940, %r2646, %r2939;
	ld.global.u32 	%r2941, [%r2940];
	shr.u32 	%r2942, %r2941, %r2681;
	and.b32  	%r2943, %r2942, 255;
	or.b32  	%r2944, %r2926, %r2917;
	or.b32  	%r2945, %r2944, %r2943;
	or.b32  	%r2946, %r2945, %r2935;
	st.global.u32 	[%r4+135168], %r2946;
	add.s32 	%r2947, %r2642, 8192;
	and.b32  	%r2948, %r2947, 1073740800;
	add.s32 	%r2949, %r2948, %r8504;
	shl.b32 	%r2950, %r2949, 2;
	add.s32 	%r2951, %r2646, %r2950;
	ld.global.u32 	%r2952, [%r2951];
	shr.u32 	%r2953, %r2952, %r2649;
	shl.b32 	%r2954, %r2953, 24;
	add.s32 	%r2955, %r2642, 8448;
	and.b32  	%r2956, %r2955, 1073740800;
	add.s32 	%r2957, %r2956, %r8504;
	shl.b32 	%r2958, %r2957, 2;
	add.s32 	%r2959, %r2646, %r2958;
	ld.global.u32 	%r2960, [%r2959];
	shr.u32 	%r2961, %r2960, %r2659;
	shl.b32 	%r2962, %r2961, 16;
	and.b32  	%r2963, %r2962, 16711680;
	add.s32 	%r2964, %r2642, 8704;
	and.b32  	%r2965, %r2964, 1073740800;
	add.s32 	%r2966, %r2965, %r8504;
	shl.b32 	%r2967, %r2966, 2;
	add.s32 	%r2968, %r2646, %r2967;
	ld.global.u32 	%r2969, [%r2968];
	shr.u32 	%r2970, %r2969, %r2670;
	shl.b32 	%r2971, %r2970, 8;
	and.b32  	%r2972, %r2971, 65280;
	add.s32 	%r2973, %r2642, 8960;
	and.b32  	%r2974, %r2973, 1073740800;
	add.s32 	%r2975, %r2974, %r8504;
	shl.b32 	%r2976, %r2975, 2;
	add.s32 	%r2977, %r2646, %r2976;
	ld.global.u32 	%r2978, [%r2977];
	shr.u32 	%r2979, %r2978, %r2681;
	and.b32  	%r2980, %r2979, 255;
	or.b32  	%r2981, %r2963, %r2954;
	or.b32  	%r2982, %r2981, %r2980;
	or.b32  	%r2983, %r2982, %r2972;
	st.global.u32 	[%r4+139264], %r2983;
	add.s32 	%r2984, %r2642, 9216;
	and.b32  	%r2985, %r2984, 1073740800;
	add.s32 	%r2986, %r2985, %r8504;
	shl.b32 	%r2987, %r2986, 2;
	add.s32 	%r2988, %r2646, %r2987;
	ld.global.u32 	%r2989, [%r2988];
	shr.u32 	%r2990, %r2989, %r2649;
	shl.b32 	%r2991, %r2990, 24;
	add.s32 	%r2992, %r2642, 9472;
	and.b32  	%r2993, %r2992, 1073740800;
	add.s32 	%r2994, %r2993, %r8504;
	shl.b32 	%r2995, %r2994, 2;
	add.s32 	%r2996, %r2646, %r2995;
	ld.global.u32 	%r2997, [%r2996];
	shr.u32 	%r2998, %r2997, %r2659;
	shl.b32 	%r2999, %r2998, 16;
	and.b32  	%r3000, %r2999, 16711680;
	add.s32 	%r3001, %r2642, 9728;
	and.b32  	%r3002, %r3001, 1073740800;
	add.s32 	%r3003, %r3002, %r8504;
	shl.b32 	%r3004, %r3003, 2;
	add.s32 	%r3005, %r2646, %r3004;
	ld.global.u32 	%r3006, [%r3005];
	shr.u32 	%r3007, %r3006, %r2670;
	shl.b32 	%r3008, %r3007, 8;
	and.b32  	%r3009, %r3008, 65280;
	add.s32 	%r3010, %r2642, 9984;
	and.b32  	%r3011, %r3010, 1073740800;
	add.s32 	%r3012, %r3011, %r8504;
	shl.b32 	%r3013, %r3012, 2;
	add.s32 	%r3014, %r2646, %r3013;
	ld.global.u32 	%r3015, [%r3014];
	shr.u32 	%r3016, %r3015, %r2681;
	and.b32  	%r3017, %r3016, 255;
	or.b32  	%r3018, %r3000, %r2991;
	or.b32  	%r3019, %r3018, %r3017;
	or.b32  	%r3020, %r3019, %r3009;
	st.global.u32 	[%r4+143360], %r3020;
	add.s32 	%r3021, %r2642, 10240;
	and.b32  	%r3022, %r3021, 1073740800;
	add.s32 	%r3023, %r3022, %r8504;
	shl.b32 	%r3024, %r3023, 2;
	add.s32 	%r3025, %r2646, %r3024;
	ld.global.u32 	%r3026, [%r3025];
	shr.u32 	%r3027, %r3026, %r2649;
	shl.b32 	%r3028, %r3027, 24;
	add.s32 	%r3029, %r2642, 10496;
	and.b32  	%r3030, %r3029, 1073740800;
	add.s32 	%r3031, %r3030, %r8504;
	shl.b32 	%r3032, %r3031, 2;
	add.s32 	%r3033, %r2646, %r3032;
	ld.global.u32 	%r3034, [%r3033];
	shr.u32 	%r3035, %r3034, %r2659;
	shl.b32 	%r3036, %r3035, 16;
	and.b32  	%r3037, %r3036, 16711680;
	add.s32 	%r3038, %r2642, 10752;
	and.b32  	%r3039, %r3038, 1073740800;
	add.s32 	%r3040, %r3039, %r8504;
	shl.b32 	%r3041, %r3040, 2;
	add.s32 	%r3042, %r2646, %r3041;
	ld.global.u32 	%r3043, [%r3042];
	shr.u32 	%r3044, %r3043, %r2670;
	shl.b32 	%r3045, %r3044, 8;
	and.b32  	%r3046, %r3045, 65280;
	add.s32 	%r3047, %r2642, 11008;
	and.b32  	%r3048, %r3047, 1073740800;
	add.s32 	%r3049, %r3048, %r8504;
	shl.b32 	%r3050, %r3049, 2;
	add.s32 	%r3051, %r2646, %r3050;
	ld.global.u32 	%r3052, [%r3051];
	shr.u32 	%r3053, %r3052, %r2681;
	and.b32  	%r3054, %r3053, 255;
	or.b32  	%r3055, %r3037, %r3028;
	or.b32  	%r3056, %r3055, %r3054;
	or.b32  	%r3057, %r3056, %r3046;
	st.global.u32 	[%r4+147456], %r3057;
	add.s32 	%r3058, %r2642, 11264;
	and.b32  	%r3059, %r3058, 1073740800;
	add.s32 	%r3060, %r3059, %r8504;
	shl.b32 	%r3061, %r3060, 2;
	add.s32 	%r3062, %r2646, %r3061;
	ld.global.u32 	%r3063, [%r3062];
	shr.u32 	%r3064, %r3063, %r2649;
	shl.b32 	%r3065, %r3064, 24;
	add.s32 	%r3066, %r2642, 11520;
	and.b32  	%r3067, %r3066, 1073740800;
	add.s32 	%r3068, %r3067, %r8504;
	shl.b32 	%r3069, %r3068, 2;
	add.s32 	%r3070, %r2646, %r3069;
	ld.global.u32 	%r3071, [%r3070];
	shr.u32 	%r3072, %r3071, %r2659;
	shl.b32 	%r3073, %r3072, 16;
	and.b32  	%r3074, %r3073, 16711680;
	add.s32 	%r3075, %r2642, 11776;
	and.b32  	%r3076, %r3075, 1073740800;
	add.s32 	%r3077, %r3076, %r8504;
	shl.b32 	%r3078, %r3077, 2;
	add.s32 	%r3079, %r2646, %r3078;
	ld.global.u32 	%r3080, [%r3079];
	shr.u32 	%r3081, %r3080, %r2670;
	shl.b32 	%r3082, %r3081, 8;
	and.b32  	%r3083, %r3082, 65280;
	add.s32 	%r3084, %r2642, 12032;
	and.b32  	%r3085, %r3084, 1073740800;
	add.s32 	%r3086, %r3085, %r8504;
	shl.b32 	%r3087, %r3086, 2;
	add.s32 	%r3088, %r2646, %r3087;
	ld.global.u32 	%r3089, [%r3088];
	shr.u32 	%r3090, %r3089, %r2681;
	and.b32  	%r3091, %r3090, 255;
	or.b32  	%r3092, %r3074, %r3065;
	or.b32  	%r3093, %r3092, %r3091;
	or.b32  	%r3094, %r3093, %r3083;
	st.global.u32 	[%r4+151552], %r3094;
	add.s32 	%r3095, %r2642, 12288;
	and.b32  	%r3096, %r3095, 1073740800;
	add.s32 	%r3097, %r3096, %r8504;
	shl.b32 	%r3098, %r3097, 2;
	add.s32 	%r3099, %r2646, %r3098;
	ld.global.u32 	%r3100, [%r3099];
	shr.u32 	%r3101, %r3100, %r2649;
	shl.b32 	%r3102, %r3101, 24;
	add.s32 	%r3103, %r2642, 12544;
	and.b32  	%r3104, %r3103, 1073740800;
	add.s32 	%r3105, %r3104, %r8504;
	shl.b32 	%r3106, %r3105, 2;
	add.s32 	%r3107, %r2646, %r3106;
	ld.global.u32 	%r3108, [%r3107];
	shr.u32 	%r3109, %r3108, %r2659;
	shl.b32 	%r3110, %r3109, 16;
	and.b32  	%r3111, %r3110, 16711680;
	add.s32 	%r3112, %r2642, 12800;
	and.b32  	%r3113, %r3112, 1073740800;
	add.s32 	%r3114, %r3113, %r8504;
	shl.b32 	%r3115, %r3114, 2;
	add.s32 	%r3116, %r2646, %r3115;
	ld.global.u32 	%r3117, [%r3116];
	shr.u32 	%r3118, %r3117, %r2670;
	shl.b32 	%r3119, %r3118, 8;
	and.b32  	%r3120, %r3119, 65280;
	add.s32 	%r3121, %r2642, 13056;
	and.b32  	%r3122, %r3121, 1073740800;
	add.s32 	%r3123, %r3122, %r8504;
	shl.b32 	%r3124, %r3123, 2;
	add.s32 	%r3125, %r2646, %r3124;
	ld.global.u32 	%r3126, [%r3125];
	shr.u32 	%r3127, %r3126, %r2681;
	and.b32  	%r3128, %r3127, 255;
	or.b32  	%r3129, %r3111, %r3102;
	or.b32  	%r3130, %r3129, %r3128;
	or.b32  	%r3131, %r3130, %r3120;
	st.global.u32 	[%r4+155648], %r3131;
	add.s32 	%r3132, %r2642, 13312;
	and.b32  	%r3133, %r3132, 1073740800;
	add.s32 	%r3134, %r3133, %r8504;
	shl.b32 	%r3135, %r3134, 2;
	add.s32 	%r3136, %r2646, %r3135;
	ld.global.u32 	%r3137, [%r3136];
	shr.u32 	%r3138, %r3137, %r2649;
	shl.b32 	%r3139, %r3138, 24;
	add.s32 	%r3140, %r2642, 13568;
	and.b32  	%r3141, %r3140, 1073740800;
	add.s32 	%r3142, %r3141, %r8504;
	shl.b32 	%r3143, %r3142, 2;
	add.s32 	%r3144, %r2646, %r3143;
	ld.global.u32 	%r3145, [%r3144];
	shr.u32 	%r3146, %r3145, %r2659;
	shl.b32 	%r3147, %r3146, 16;
	and.b32  	%r3148, %r3147, 16711680;
	add.s32 	%r3149, %r2642, 13824;
	and.b32  	%r3150, %r3149, 1073740800;
	add.s32 	%r3151, %r3150, %r8504;
	shl.b32 	%r3152, %r3151, 2;
	add.s32 	%r3153, %r2646, %r3152;
	ld.global.u32 	%r3154, [%r3153];
	shr.u32 	%r3155, %r3154, %r2670;
	shl.b32 	%r3156, %r3155, 8;
	and.b32  	%r3157, %r3156, 65280;
	add.s32 	%r3158, %r2642, 14080;
	and.b32  	%r3159, %r3158, 1073740800;
	add.s32 	%r3160, %r3159, %r8504;
	shl.b32 	%r3161, %r3160, 2;
	add.s32 	%r3162, %r2646, %r3161;
	ld.global.u32 	%r3163, [%r3162];
	shr.u32 	%r3164, %r3163, %r2681;
	and.b32  	%r3165, %r3164, 255;
	or.b32  	%r3166, %r3148, %r3139;
	or.b32  	%r3167, %r3166, %r3165;
	or.b32  	%r3168, %r3167, %r3157;
	st.global.u32 	[%r4+159744], %r3168;
	add.s32 	%r3169, %r2642, 14336;
	and.b32  	%r3170, %r3169, 1073740800;
	add.s32 	%r3171, %r3170, %r8504;
	shl.b32 	%r3172, %r3171, 2;
	add.s32 	%r3173, %r2646, %r3172;
	ld.global.u32 	%r3174, [%r3173];
	shr.u32 	%r3175, %r3174, %r2649;
	shl.b32 	%r3176, %r3175, 24;
	add.s32 	%r3177, %r2642, 14592;
	and.b32  	%r3178, %r3177, 1073740800;
	add.s32 	%r3179, %r3178, %r8504;
	shl.b32 	%r3180, %r3179, 2;
	add.s32 	%r3181, %r2646, %r3180;
	ld.global.u32 	%r3182, [%r3181];
	shr.u32 	%r3183, %r3182, %r2659;
	shl.b32 	%r3184, %r3183, 16;
	and.b32  	%r3185, %r3184, 16711680;
	add.s32 	%r3186, %r2642, 14848;
	and.b32  	%r3187, %r3186, 1073740800;
	add.s32 	%r3188, %r3187, %r8504;
	shl.b32 	%r3189, %r3188, 2;
	add.s32 	%r3190, %r2646, %r3189;
	ld.global.u32 	%r3191, [%r3190];
	shr.u32 	%r3192, %r3191, %r2670;
	shl.b32 	%r3193, %r3192, 8;
	and.b32  	%r3194, %r3193, 65280;
	add.s32 	%r3195, %r2642, 15104;
	and.b32  	%r3196, %r3195, 1073740800;
	add.s32 	%r3197, %r3196, %r8504;
	shl.b32 	%r3198, %r3197, 2;
	add.s32 	%r3199, %r2646, %r3198;
	ld.global.u32 	%r3200, [%r3199];
	shr.u32 	%r3201, %r3200, %r2681;
	and.b32  	%r3202, %r3201, 255;
	or.b32  	%r3203, %r3185, %r3176;
	or.b32  	%r3204, %r3203, %r3202;
	or.b32  	%r3205, %r3204, %r3194;
	st.global.u32 	[%r4+163840], %r3205;
	add.s32 	%r3206, %r2642, 15360;
	and.b32  	%r3207, %r3206, 1073740800;
	add.s32 	%r3208, %r3207, %r8504;
	shl.b32 	%r3209, %r3208, 2;
	add.s32 	%r3210, %r2646, %r3209;
	ld.global.u32 	%r3211, [%r3210];
	shr.u32 	%r3212, %r3211, %r2649;
	shl.b32 	%r3213, %r3212, 24;
	add.s32 	%r3214, %r2642, 15616;
	and.b32  	%r3215, %r3214, 1073740800;
	add.s32 	%r3216, %r3215, %r8504;
	shl.b32 	%r3217, %r3216, 2;
	add.s32 	%r3218, %r2646, %r3217;
	ld.global.u32 	%r3219, [%r3218];
	shr.u32 	%r3220, %r3219, %r2659;
	shl.b32 	%r3221, %r3220, 16;
	and.b32  	%r3222, %r3221, 16711680;
	add.s32 	%r3223, %r2642, 15872;
	and.b32  	%r3224, %r3223, 1073740800;
	add.s32 	%r3225, %r3224, %r8504;
	shl.b32 	%r3226, %r3225, 2;
	add.s32 	%r3227, %r2646, %r3226;
	ld.global.u32 	%r3228, [%r3227];
	shr.u32 	%r3229, %r3228, %r2670;
	shl.b32 	%r3230, %r3229, 8;
	and.b32  	%r3231, %r3230, 65280;
	add.s32 	%r3232, %r2642, 16128;
	and.b32  	%r3233, %r3232, 1073740800;
	add.s32 	%r3234, %r3233, %r8504;
	shl.b32 	%r3235, %r3234, 2;
	add.s32 	%r3236, %r2646, %r3235;
	ld.global.u32 	%r3237, [%r3236];
	shr.u32 	%r3238, %r3237, %r2681;
	and.b32  	%r3239, %r3238, 255;
	or.b32  	%r3240, %r3222, %r3213;
	or.b32  	%r3241, %r3240, %r3239;
	or.b32  	%r3242, %r3241, %r3231;
	st.global.u32 	[%r4+167936], %r3242;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8527, 26;
	shr.b32 	%rhs, %r8527, 6;
	add.u32 	%r3243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8527, 21;
	shr.b32 	%rhs, %r8527, 11;
	add.u32 	%r3244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8527, 7;
	shr.b32 	%rhs, %r8527, 25;
	add.u32 	%r3245, %lhs, %rhs;
	}
	xor.b32  	%r3246, %r3244, %r3245;
	xor.b32  	%r3247, %r3246, %r3243;
	xor.b32  	%r3248, %r8525, %r8526;
	and.b32  	%r3249, %r3248, %r8527;
	xor.b32  	%r3250, %r3249, %r8525;
	add.s32 	%r3251, %r8524, %r2687;
	add.s32 	%r3252, %r3251, %r3247;
	add.s32 	%r3253, %r3252, %r3250;
	add.s32 	%r3254, %r3253, 1116352408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8531, 30;
	shr.b32 	%rhs, %r8531, 2;
	add.u32 	%r3255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8531, 19;
	shr.b32 	%rhs, %r8531, 13;
	add.u32 	%r3256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8531, 10;
	shr.b32 	%rhs, %r8531, 22;
	add.u32 	%r3257, %lhs, %rhs;
	}
	xor.b32  	%r3258, %r3256, %r3257;
	xor.b32  	%r3259, %r3258, %r3255;
	or.b32  	%r3260, %r8530, %r8531;
	and.b32  	%r3261, %r8529, %r3260;
	and.b32  	%r3262, %r8530, %r8531;
	or.b32  	%r3263, %r3261, %r3262;
	add.s32 	%r3264, %r3254, %r8528;
	add.s32 	%r3265, %r3259, %r3263;
	add.s32 	%r3266, %r3265, %r3254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 26;
	shr.b32 	%rhs, %r3264, 6;
	add.u32 	%r3267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 21;
	shr.b32 	%rhs, %r3264, 11;
	add.u32 	%r3268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3264, 7;
	shr.b32 	%rhs, %r3264, 25;
	add.u32 	%r3269, %lhs, %rhs;
	}
	xor.b32  	%r3270, %r3268, %r3269;
	xor.b32  	%r3271, %r3270, %r3267;
	xor.b32  	%r3272, %r8526, %r8527;
	and.b32  	%r3273, %r3264, %r3272;
	xor.b32  	%r3274, %r3273, %r8526;
	add.s32 	%r3275, %r8525, %r2724;
	add.s32 	%r3276, %r3275, %r3274;
	add.s32 	%r3277, %r3276, %r3271;
	add.s32 	%r3278, %r3277, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 30;
	shr.b32 	%rhs, %r3266, 2;
	add.u32 	%r3279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 19;
	shr.b32 	%rhs, %r3266, 13;
	add.u32 	%r3280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 10;
	shr.b32 	%rhs, %r3266, 22;
	add.u32 	%r3281, %lhs, %rhs;
	}
	xor.b32  	%r3282, %r3280, %r3281;
	xor.b32  	%r3283, %r3282, %r3279;
	and.b32  	%r3284, %r3266, %r8531;
	or.b32  	%r3285, %r3266, %r8531;
	and.b32  	%r3286, %r3285, %r8530;
	or.b32  	%r3287, %r3286, %r3284;
	add.s32 	%r3288, %r3278, %r8529;
	add.s32 	%r3289, %r3283, %r3287;
	add.s32 	%r3290, %r3289, %r3278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3288, 26;
	shr.b32 	%rhs, %r3288, 6;
	add.u32 	%r3291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3288, 21;
	shr.b32 	%rhs, %r3288, 11;
	add.u32 	%r3292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3288, 7;
	shr.b32 	%rhs, %r3288, 25;
	add.u32 	%r3293, %lhs, %rhs;
	}
	xor.b32  	%r3294, %r3292, %r3293;
	xor.b32  	%r3295, %r3294, %r3291;
	xor.b32  	%r3296, %r3264, %r8527;
	and.b32  	%r3297, %r3288, %r3296;
	xor.b32  	%r3298, %r3297, %r8527;
	add.s32 	%r3299, %r8526, %r2761;
	add.s32 	%r3300, %r3299, %r3298;
	add.s32 	%r3301, %r3300, %r3295;
	add.s32 	%r3302, %r3301, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 30;
	shr.b32 	%rhs, %r3290, 2;
	add.u32 	%r3303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 19;
	shr.b32 	%rhs, %r3290, 13;
	add.u32 	%r3304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3290, 10;
	shr.b32 	%rhs, %r3290, 22;
	add.u32 	%r3305, %lhs, %rhs;
	}
	xor.b32  	%r3306, %r3304, %r3305;
	xor.b32  	%r3307, %r3306, %r3303;
	and.b32  	%r3308, %r3290, %r3266;
	or.b32  	%r3309, %r3290, %r3266;
	and.b32  	%r3310, %r3309, %r8531;
	or.b32  	%r3311, %r3310, %r3308;
	add.s32 	%r3312, %r3302, %r8530;
	add.s32 	%r3313, %r3307, %r3311;
	add.s32 	%r3314, %r3313, %r3302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3312, 26;
	shr.b32 	%rhs, %r3312, 6;
	add.u32 	%r3315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3312, 21;
	shr.b32 	%rhs, %r3312, 11;
	add.u32 	%r3316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3312, 7;
	shr.b32 	%rhs, %r3312, 25;
	add.u32 	%r3317, %lhs, %rhs;
	}
	xor.b32  	%r3318, %r3316, %r3317;
	xor.b32  	%r3319, %r3318, %r3315;
	xor.b32  	%r3320, %r3288, %r3264;
	and.b32  	%r3321, %r3312, %r3320;
	xor.b32  	%r3322, %r3321, %r3264;
	add.s32 	%r3323, %r8527, %r2798;
	add.s32 	%r3324, %r3323, %r3322;
	add.s32 	%r3325, %r3324, %r3319;
	add.s32 	%r3326, %r3325, -373957723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 30;
	shr.b32 	%rhs, %r3314, 2;
	add.u32 	%r3327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 19;
	shr.b32 	%rhs, %r3314, 13;
	add.u32 	%r3328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 10;
	shr.b32 	%rhs, %r3314, 22;
	add.u32 	%r3329, %lhs, %rhs;
	}
	xor.b32  	%r3330, %r3328, %r3329;
	xor.b32  	%r3331, %r3330, %r3327;
	and.b32  	%r3332, %r3314, %r3290;
	or.b32  	%r3333, %r3314, %r3290;
	and.b32  	%r3334, %r3333, %r3266;
	or.b32  	%r3335, %r3334, %r3332;
	add.s32 	%r3336, %r3326, %r8531;
	add.s32 	%r3337, %r3331, %r3335;
	add.s32 	%r3338, %r3337, %r3326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3336, 26;
	shr.b32 	%rhs, %r3336, 6;
	add.u32 	%r3339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3336, 21;
	shr.b32 	%rhs, %r3336, 11;
	add.u32 	%r3340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3336, 7;
	shr.b32 	%rhs, %r3336, 25;
	add.u32 	%r3341, %lhs, %rhs;
	}
	xor.b32  	%r3342, %r3340, %r3341;
	xor.b32  	%r3343, %r3342, %r3339;
	xor.b32  	%r3344, %r3312, %r3288;
	and.b32  	%r3345, %r3336, %r3344;
	xor.b32  	%r3346, %r3345, %r3288;
	add.s32 	%r3347, %r2835, %r3264;
	add.s32 	%r3348, %r3347, %r3346;
	add.s32 	%r3349, %r3348, %r3343;
	add.s32 	%r3350, %r3349, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 30;
	shr.b32 	%rhs, %r3338, 2;
	add.u32 	%r3351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 19;
	shr.b32 	%rhs, %r3338, 13;
	add.u32 	%r3352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3338, 10;
	shr.b32 	%rhs, %r3338, 22;
	add.u32 	%r3353, %lhs, %rhs;
	}
	xor.b32  	%r3354, %r3352, %r3353;
	xor.b32  	%r3355, %r3354, %r3351;
	and.b32  	%r3356, %r3338, %r3314;
	or.b32  	%r3357, %r3338, %r3314;
	and.b32  	%r3358, %r3357, %r3290;
	or.b32  	%r3359, %r3358, %r3356;
	add.s32 	%r3360, %r3350, %r3266;
	add.s32 	%r3361, %r3355, %r3359;
	add.s32 	%r3362, %r3361, %r3350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3360, 26;
	shr.b32 	%rhs, %r3360, 6;
	add.u32 	%r3363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3360, 21;
	shr.b32 	%rhs, %r3360, 11;
	add.u32 	%r3364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3360, 7;
	shr.b32 	%rhs, %r3360, 25;
	add.u32 	%r3365, %lhs, %rhs;
	}
	xor.b32  	%r3366, %r3364, %r3365;
	xor.b32  	%r3367, %r3366, %r3363;
	xor.b32  	%r3368, %r3336, %r3312;
	and.b32  	%r3369, %r3360, %r3368;
	xor.b32  	%r3370, %r3369, %r3312;
	add.s32 	%r3371, %r2872, %r3288;
	add.s32 	%r3372, %r3371, %r3370;
	add.s32 	%r3373, %r3372, %r3367;
	add.s32 	%r3374, %r3373, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3362, 30;
	shr.b32 	%rhs, %r3362, 2;
	add.u32 	%r3375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3362, 19;
	shr.b32 	%rhs, %r3362, 13;
	add.u32 	%r3376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3362, 10;
	shr.b32 	%rhs, %r3362, 22;
	add.u32 	%r3377, %lhs, %rhs;
	}
	xor.b32  	%r3378, %r3376, %r3377;
	xor.b32  	%r3379, %r3378, %r3375;
	and.b32  	%r3380, %r3362, %r3338;
	or.b32  	%r3381, %r3362, %r3338;
	and.b32  	%r3382, %r3381, %r3314;
	or.b32  	%r3383, %r3382, %r3380;
	add.s32 	%r3384, %r3374, %r3290;
	add.s32 	%r3385, %r3379, %r3383;
	add.s32 	%r3386, %r3385, %r3374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 26;
	shr.b32 	%rhs, %r3384, 6;
	add.u32 	%r3387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 21;
	shr.b32 	%rhs, %r3384, 11;
	add.u32 	%r3388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3384, 7;
	shr.b32 	%rhs, %r3384, 25;
	add.u32 	%r3389, %lhs, %rhs;
	}
	xor.b32  	%r3390, %r3388, %r3389;
	xor.b32  	%r3391, %r3390, %r3387;
	xor.b32  	%r3392, %r3360, %r3336;
	and.b32  	%r3393, %r3384, %r3392;
	xor.b32  	%r3394, %r3393, %r3336;
	add.s32 	%r3395, %r2909, %r3312;
	add.s32 	%r3396, %r3395, %r3394;
	add.s32 	%r3397, %r3396, %r3391;
	add.s32 	%r3398, %r3397, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 30;
	shr.b32 	%rhs, %r3386, 2;
	add.u32 	%r3399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 19;
	shr.b32 	%rhs, %r3386, 13;
	add.u32 	%r3400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3386, 10;
	shr.b32 	%rhs, %r3386, 22;
	add.u32 	%r3401, %lhs, %rhs;
	}
	xor.b32  	%r3402, %r3400, %r3401;
	xor.b32  	%r3403, %r3402, %r3399;
	and.b32  	%r3404, %r3386, %r3362;
	or.b32  	%r3405, %r3386, %r3362;
	and.b32  	%r3406, %r3405, %r3338;
	or.b32  	%r3407, %r3406, %r3404;
	add.s32 	%r3408, %r3398, %r3314;
	add.s32 	%r3409, %r3403, %r3407;
	add.s32 	%r3410, %r3409, %r3398;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3408, 26;
	shr.b32 	%rhs, %r3408, 6;
	add.u32 	%r3411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3408, 21;
	shr.b32 	%rhs, %r3408, 11;
	add.u32 	%r3412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3408, 7;
	shr.b32 	%rhs, %r3408, 25;
	add.u32 	%r3413, %lhs, %rhs;
	}
	xor.b32  	%r3414, %r3412, %r3413;
	xor.b32  	%r3415, %r3414, %r3411;
	xor.b32  	%r3416, %r3384, %r3360;
	and.b32  	%r3417, %r3408, %r3416;
	xor.b32  	%r3418, %r3417, %r3360;
	add.s32 	%r3419, %r2946, %r3336;
	add.s32 	%r3420, %r3419, %r3418;
	add.s32 	%r3421, %r3420, %r3415;
	add.s32 	%r3422, %r3421, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 30;
	shr.b32 	%rhs, %r3410, 2;
	add.u32 	%r3423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 19;
	shr.b32 	%rhs, %r3410, 13;
	add.u32 	%r3424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3410, 10;
	shr.b32 	%rhs, %r3410, 22;
	add.u32 	%r3425, %lhs, %rhs;
	}
	xor.b32  	%r3426, %r3424, %r3425;
	xor.b32  	%r3427, %r3426, %r3423;
	and.b32  	%r3428, %r3410, %r3386;
	or.b32  	%r3429, %r3410, %r3386;
	and.b32  	%r3430, %r3429, %r3362;
	or.b32  	%r3431, %r3430, %r3428;
	add.s32 	%r3432, %r3422, %r3338;
	add.s32 	%r3433, %r3427, %r3431;
	add.s32 	%r3434, %r3433, %r3422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3432, 26;
	shr.b32 	%rhs, %r3432, 6;
	add.u32 	%r3435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3432, 21;
	shr.b32 	%rhs, %r3432, 11;
	add.u32 	%r3436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3432, 7;
	shr.b32 	%rhs, %r3432, 25;
	add.u32 	%r3437, %lhs, %rhs;
	}
	xor.b32  	%r3438, %r3436, %r3437;
	xor.b32  	%r3439, %r3438, %r3435;
	xor.b32  	%r3440, %r3408, %r3384;
	and.b32  	%r3441, %r3432, %r3440;
	xor.b32  	%r3442, %r3441, %r3384;
	add.s32 	%r3443, %r2983, %r3360;
	add.s32 	%r3444, %r3443, %r3442;
	add.s32 	%r3445, %r3444, %r3439;
	add.s32 	%r3446, %r3445, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 30;
	shr.b32 	%rhs, %r3434, 2;
	add.u32 	%r3447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 19;
	shr.b32 	%rhs, %r3434, 13;
	add.u32 	%r3448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3434, 10;
	shr.b32 	%rhs, %r3434, 22;
	add.u32 	%r3449, %lhs, %rhs;
	}
	xor.b32  	%r3450, %r3448, %r3449;
	xor.b32  	%r3451, %r3450, %r3447;
	and.b32  	%r3452, %r3434, %r3410;
	or.b32  	%r3453, %r3434, %r3410;
	and.b32  	%r3454, %r3453, %r3386;
	or.b32  	%r3455, %r3454, %r3452;
	add.s32 	%r3456, %r3446, %r3362;
	add.s32 	%r3457, %r3451, %r3455;
	add.s32 	%r3458, %r3457, %r3446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 26;
	shr.b32 	%rhs, %r3456, 6;
	add.u32 	%r3459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 21;
	shr.b32 	%rhs, %r3456, 11;
	add.u32 	%r3460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 7;
	shr.b32 	%rhs, %r3456, 25;
	add.u32 	%r3461, %lhs, %rhs;
	}
	xor.b32  	%r3462, %r3460, %r3461;
	xor.b32  	%r3463, %r3462, %r3459;
	xor.b32  	%r3464, %r3432, %r3408;
	and.b32  	%r3465, %r3456, %r3464;
	xor.b32  	%r3466, %r3465, %r3408;
	add.s32 	%r3467, %r3020, %r3384;
	add.s32 	%r3468, %r3467, %r3466;
	add.s32 	%r3469, %r3468, %r3463;
	add.s32 	%r3470, %r3469, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 30;
	shr.b32 	%rhs, %r3458, 2;
	add.u32 	%r3471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 19;
	shr.b32 	%rhs, %r3458, 13;
	add.u32 	%r3472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 10;
	shr.b32 	%rhs, %r3458, 22;
	add.u32 	%r3473, %lhs, %rhs;
	}
	xor.b32  	%r3474, %r3472, %r3473;
	xor.b32  	%r3475, %r3474, %r3471;
	and.b32  	%r3476, %r3458, %r3434;
	or.b32  	%r3477, %r3458, %r3434;
	and.b32  	%r3478, %r3477, %r3410;
	or.b32  	%r3479, %r3478, %r3476;
	add.s32 	%r3480, %r3470, %r3386;
	add.s32 	%r3481, %r3475, %r3479;
	add.s32 	%r3482, %r3481, %r3470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 26;
	shr.b32 	%rhs, %r3480, 6;
	add.u32 	%r3483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 21;
	shr.b32 	%rhs, %r3480, 11;
	add.u32 	%r3484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3480, 7;
	shr.b32 	%rhs, %r3480, 25;
	add.u32 	%r3485, %lhs, %rhs;
	}
	xor.b32  	%r3486, %r3484, %r3485;
	xor.b32  	%r3487, %r3486, %r3483;
	xor.b32  	%r3488, %r3456, %r3432;
	and.b32  	%r3489, %r3480, %r3488;
	xor.b32  	%r3490, %r3489, %r3432;
	add.s32 	%r3491, %r3057, %r3408;
	add.s32 	%r3492, %r3491, %r3490;
	add.s32 	%r3493, %r3492, %r3487;
	add.s32 	%r3494, %r3493, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 30;
	shr.b32 	%rhs, %r3482, 2;
	add.u32 	%r3495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 19;
	shr.b32 	%rhs, %r3482, 13;
	add.u32 	%r3496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 10;
	shr.b32 	%rhs, %r3482, 22;
	add.u32 	%r3497, %lhs, %rhs;
	}
	xor.b32  	%r3498, %r3496, %r3497;
	xor.b32  	%r3499, %r3498, %r3495;
	and.b32  	%r3500, %r3482, %r3458;
	or.b32  	%r3501, %r3482, %r3458;
	and.b32  	%r3502, %r3501, %r3434;
	or.b32  	%r3503, %r3502, %r3500;
	add.s32 	%r3504, %r3494, %r3410;
	add.s32 	%r3505, %r3499, %r3503;
	add.s32 	%r3506, %r3505, %r3494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 26;
	shr.b32 	%rhs, %r3504, 6;
	add.u32 	%r3507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 21;
	shr.b32 	%rhs, %r3504, 11;
	add.u32 	%r3508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3504, 7;
	shr.b32 	%rhs, %r3504, 25;
	add.u32 	%r3509, %lhs, %rhs;
	}
	xor.b32  	%r3510, %r3508, %r3509;
	xor.b32  	%r3511, %r3510, %r3507;
	xor.b32  	%r3512, %r3480, %r3456;
	and.b32  	%r3513, %r3504, %r3512;
	xor.b32  	%r3514, %r3513, %r3456;
	add.s32 	%r3515, %r3094, %r3432;
	add.s32 	%r3516, %r3515, %r3514;
	add.s32 	%r3517, %r3516, %r3511;
	add.s32 	%r3518, %r3517, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3506, 30;
	shr.b32 	%rhs, %r3506, 2;
	add.u32 	%r3519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3506, 19;
	shr.b32 	%rhs, %r3506, 13;
	add.u32 	%r3520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3506, 10;
	shr.b32 	%rhs, %r3506, 22;
	add.u32 	%r3521, %lhs, %rhs;
	}
	xor.b32  	%r3522, %r3520, %r3521;
	xor.b32  	%r3523, %r3522, %r3519;
	and.b32  	%r3524, %r3506, %r3482;
	or.b32  	%r3525, %r3506, %r3482;
	and.b32  	%r3526, %r3525, %r3458;
	or.b32  	%r3527, %r3526, %r3524;
	add.s32 	%r3528, %r3518, %r3434;
	add.s32 	%r3529, %r3523, %r3527;
	add.s32 	%r3530, %r3529, %r3518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3528, 26;
	shr.b32 	%rhs, %r3528, 6;
	add.u32 	%r3531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3528, 21;
	shr.b32 	%rhs, %r3528, 11;
	add.u32 	%r3532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3528, 7;
	shr.b32 	%rhs, %r3528, 25;
	add.u32 	%r3533, %lhs, %rhs;
	}
	xor.b32  	%r3534, %r3532, %r3533;
	xor.b32  	%r3535, %r3534, %r3531;
	xor.b32  	%r3536, %r3504, %r3480;
	and.b32  	%r3537, %r3528, %r3536;
	xor.b32  	%r3538, %r3537, %r3480;
	add.s32 	%r3539, %r3131, %r3456;
	add.s32 	%r3540, %r3539, %r3538;
	add.s32 	%r3541, %r3540, %r3535;
	add.s32 	%r3542, %r3541, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3530, 30;
	shr.b32 	%rhs, %r3530, 2;
	add.u32 	%r3543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3530, 19;
	shr.b32 	%rhs, %r3530, 13;
	add.u32 	%r3544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3530, 10;
	shr.b32 	%rhs, %r3530, 22;
	add.u32 	%r3545, %lhs, %rhs;
	}
	xor.b32  	%r3546, %r3544, %r3545;
	xor.b32  	%r3547, %r3546, %r3543;
	and.b32  	%r3548, %r3530, %r3506;
	or.b32  	%r3549, %r3530, %r3506;
	and.b32  	%r3550, %r3549, %r3482;
	or.b32  	%r3551, %r3550, %r3548;
	add.s32 	%r3552, %r3542, %r3458;
	add.s32 	%r3553, %r3547, %r3551;
	add.s32 	%r3554, %r3553, %r3542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3552, 26;
	shr.b32 	%rhs, %r3552, 6;
	add.u32 	%r3555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3552, 21;
	shr.b32 	%rhs, %r3552, 11;
	add.u32 	%r3556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3552, 7;
	shr.b32 	%rhs, %r3552, 25;
	add.u32 	%r3557, %lhs, %rhs;
	}
	xor.b32  	%r3558, %r3556, %r3557;
	xor.b32  	%r3559, %r3558, %r3555;
	xor.b32  	%r3560, %r3528, %r3504;
	and.b32  	%r3561, %r3552, %r3560;
	xor.b32  	%r3562, %r3561, %r3504;
	add.s32 	%r3563, %r3168, %r3480;
	add.s32 	%r3564, %r3563, %r3562;
	add.s32 	%r3565, %r3564, %r3559;
	add.s32 	%r3566, %r3565, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3554, 30;
	shr.b32 	%rhs, %r3554, 2;
	add.u32 	%r3567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3554, 19;
	shr.b32 	%rhs, %r3554, 13;
	add.u32 	%r3568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3554, 10;
	shr.b32 	%rhs, %r3554, 22;
	add.u32 	%r3569, %lhs, %rhs;
	}
	xor.b32  	%r3570, %r3568, %r3569;
	xor.b32  	%r3571, %r3570, %r3567;
	and.b32  	%r3572, %r3554, %r3530;
	or.b32  	%r3573, %r3554, %r3530;
	and.b32  	%r3574, %r3573, %r3506;
	or.b32  	%r3575, %r3574, %r3572;
	add.s32 	%r3576, %r3566, %r3482;
	add.s32 	%r3577, %r3571, %r3575;
	add.s32 	%r3578, %r3577, %r3566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 26;
	shr.b32 	%rhs, %r3576, 6;
	add.u32 	%r3579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 21;
	shr.b32 	%rhs, %r3576, 11;
	add.u32 	%r3580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3576, 7;
	shr.b32 	%rhs, %r3576, 25;
	add.u32 	%r3581, %lhs, %rhs;
	}
	xor.b32  	%r3582, %r3580, %r3581;
	xor.b32  	%r3583, %r3582, %r3579;
	xor.b32  	%r3584, %r3552, %r3528;
	and.b32  	%r3585, %r3576, %r3584;
	xor.b32  	%r3586, %r3585, %r3528;
	add.s32 	%r3587, %r3205, %r3504;
	add.s32 	%r3588, %r3587, %r3586;
	add.s32 	%r3589, %r3588, %r3583;
	add.s32 	%r3590, %r3589, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 30;
	shr.b32 	%rhs, %r3578, 2;
	add.u32 	%r3591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 19;
	shr.b32 	%rhs, %r3578, 13;
	add.u32 	%r3592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3578, 10;
	shr.b32 	%rhs, %r3578, 22;
	add.u32 	%r3593, %lhs, %rhs;
	}
	xor.b32  	%r3594, %r3592, %r3593;
	xor.b32  	%r3595, %r3594, %r3591;
	and.b32  	%r3596, %r3578, %r3554;
	or.b32  	%r3597, %r3578, %r3554;
	and.b32  	%r3598, %r3597, %r3530;
	or.b32  	%r3599, %r3598, %r3596;
	add.s32 	%r3600, %r3590, %r3506;
	add.s32 	%r3601, %r3595, %r3599;
	add.s32 	%r3602, %r3601, %r3590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3600, 26;
	shr.b32 	%rhs, %r3600, 6;
	add.u32 	%r3603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3600, 21;
	shr.b32 	%rhs, %r3600, 11;
	add.u32 	%r3604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3600, 7;
	shr.b32 	%rhs, %r3600, 25;
	add.u32 	%r3605, %lhs, %rhs;
	}
	xor.b32  	%r3606, %r3604, %r3605;
	xor.b32  	%r3607, %r3606, %r3603;
	xor.b32  	%r3608, %r3576, %r3552;
	and.b32  	%r3609, %r3600, %r3608;
	xor.b32  	%r3610, %r3609, %r3552;
	add.s32 	%r3611, %r3242, %r3528;
	add.s32 	%r3612, %r3611, %r3610;
	add.s32 	%r3613, %r3612, %r3607;
	add.s32 	%r3614, %r3613, -1046744716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3602, 30;
	shr.b32 	%rhs, %r3602, 2;
	add.u32 	%r3615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3602, 19;
	shr.b32 	%rhs, %r3602, 13;
	add.u32 	%r3616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3602, 10;
	shr.b32 	%rhs, %r3602, 22;
	add.u32 	%r3617, %lhs, %rhs;
	}
	xor.b32  	%r3618, %r3616, %r3617;
	xor.b32  	%r3619, %r3618, %r3615;
	and.b32  	%r3620, %r3602, %r3578;
	or.b32  	%r3621, %r3602, %r3578;
	and.b32  	%r3622, %r3621, %r3554;
	or.b32  	%r3623, %r3622, %r3620;
	add.s32 	%r3624, %r3614, %r3530;
	add.s32 	%r3625, %r3619, %r3623;
	add.s32 	%r3626, %r3625, %r3614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3624, 26;
	shr.b32 	%rhs, %r3624, 6;
	add.u32 	%r3627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3624, 21;
	shr.b32 	%rhs, %r3624, 11;
	add.u32 	%r3628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3624, 7;
	shr.b32 	%rhs, %r3624, 25;
	add.u32 	%r3629, %lhs, %rhs;
	}
	xor.b32  	%r3630, %r3628, %r3629;
	xor.b32  	%r3631, %r3630, %r3627;
	xor.b32  	%r3632, %r3600, %r3576;
	and.b32  	%r3633, %r3624, %r3632;
	xor.b32  	%r3634, %r3633, %r3576;
	shr.u32 	%r3635, %r3203, 17;
	shl.b32 	%r3636, %r3205, 15;
	or.b32  	%r3637, %r3636, %r3635;
	shr.u32 	%r3638, %r3203, 19;
	shl.b32 	%r3639, %r3205, 13;
	or.b32  	%r3640, %r3639, %r3638;
	shr.u32 	%r3641, %r3205, 10;
	xor.b32  	%r3642, %r3641, %r3637;
	xor.b32  	%r3643, %r3642, %r3640;
	shr.u32 	%r3644, %r2724, 7;
	shl.b32 	%r3645, %r2720, 25;
	or.b32  	%r3646, %r3645, %r3644;
	shr.u32 	%r3647, %r2722, 18;
	shl.b32 	%r3648, %r2724, 14;
	or.b32  	%r3649, %r3648, %r3647;
	shr.u32 	%r3650, %r2724, 3;
	xor.b32  	%r3651, %r3650, %r3646;
	xor.b32  	%r3652, %r3651, %r3649;
	add.s32 	%r3653, %r3020, %r2687;
	add.s32 	%r3654, %r3653, %r3643;
	add.s32 	%r3655, %r3654, %r3652;
	st.global.u32 	[%r4+172032], %r3655;
	add.s32 	%r3656, %r3655, %r3552;
	add.s32 	%r3657, %r3656, %r3634;
	add.s32 	%r3658, %r3657, %r3631;
	add.s32 	%r3659, %r3658, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 30;
	shr.b32 	%rhs, %r3626, 2;
	add.u32 	%r3660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 19;
	shr.b32 	%rhs, %r3626, 13;
	add.u32 	%r3661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 10;
	shr.b32 	%rhs, %r3626, 22;
	add.u32 	%r3662, %lhs, %rhs;
	}
	xor.b32  	%r3663, %r3661, %r3662;
	xor.b32  	%r3664, %r3663, %r3660;
	and.b32  	%r3665, %r3626, %r3602;
	or.b32  	%r3666, %r3626, %r3602;
	and.b32  	%r3667, %r3666, %r3578;
	or.b32  	%r3668, %r3667, %r3665;
	add.s32 	%r3669, %r3659, %r3554;
	add.s32 	%r3670, %r3664, %r3668;
	add.s32 	%r3671, %r3670, %r3659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3669, 26;
	shr.b32 	%rhs, %r3669, 6;
	add.u32 	%r3672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3669, 21;
	shr.b32 	%rhs, %r3669, 11;
	add.u32 	%r3673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3669, 7;
	shr.b32 	%rhs, %r3669, 25;
	add.u32 	%r3674, %lhs, %rhs;
	}
	xor.b32  	%r3675, %r3673, %r3674;
	xor.b32  	%r3676, %r3675, %r3672;
	xor.b32  	%r3677, %r3624, %r3600;
	and.b32  	%r3678, %r3669, %r3677;
	xor.b32  	%r3679, %r3678, %r3600;
	shr.u32 	%r3680, %r3240, 17;
	shl.b32 	%r3681, %r3242, 15;
	or.b32  	%r3682, %r3681, %r3680;
	shr.u32 	%r3683, %r3240, 19;
	shl.b32 	%r3684, %r3242, 13;
	or.b32  	%r3685, %r3684, %r3683;
	shr.u32 	%r3686, %r3242, 10;
	xor.b32  	%r3687, %r3686, %r3682;
	xor.b32  	%r3688, %r3687, %r3685;
	shr.u32 	%r3689, %r2761, 7;
	shl.b32 	%r3690, %r2757, 25;
	or.b32  	%r3691, %r3690, %r3689;
	shr.u32 	%r3692, %r2759, 18;
	shl.b32 	%r3693, %r2761, 14;
	or.b32  	%r3694, %r3693, %r3692;
	shr.u32 	%r3695, %r2761, 3;
	xor.b32  	%r3696, %r3695, %r3691;
	xor.b32  	%r3697, %r3696, %r3694;
	add.s32 	%r3698, %r3688, %r3057;
	add.s32 	%r3699, %r3698, %r2724;
	add.s32 	%r3700, %r3699, %r3697;
	st.global.u32 	[%r4+176128], %r3700;
	add.s32 	%r3701, %r3700, %r3576;
	add.s32 	%r3702, %r3701, %r3679;
	add.s32 	%r3703, %r3702, %r3676;
	add.s32 	%r3704, %r3703, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3671, 30;
	shr.b32 	%rhs, %r3671, 2;
	add.u32 	%r3705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3671, 19;
	shr.b32 	%rhs, %r3671, 13;
	add.u32 	%r3706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3671, 10;
	shr.b32 	%rhs, %r3671, 22;
	add.u32 	%r3707, %lhs, %rhs;
	}
	xor.b32  	%r3708, %r3706, %r3707;
	xor.b32  	%r3709, %r3708, %r3705;
	and.b32  	%r3710, %r3671, %r3626;
	or.b32  	%r3711, %r3671, %r3626;
	and.b32  	%r3712, %r3711, %r3602;
	or.b32  	%r3713, %r3712, %r3710;
	add.s32 	%r3714, %r3704, %r3578;
	add.s32 	%r3715, %r3709, %r3713;
	add.s32 	%r3716, %r3715, %r3704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 26;
	shr.b32 	%rhs, %r3714, 6;
	add.u32 	%r3717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 21;
	shr.b32 	%rhs, %r3714, 11;
	add.u32 	%r3718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3714, 7;
	shr.b32 	%rhs, %r3714, 25;
	add.u32 	%r3719, %lhs, %rhs;
	}
	xor.b32  	%r3720, %r3718, %r3719;
	xor.b32  	%r3721, %r3720, %r3717;
	xor.b32  	%r3722, %r3669, %r3624;
	and.b32  	%r3723, %r3714, %r3722;
	xor.b32  	%r3724, %r3723, %r3624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3655, 15;
	shr.b32 	%rhs, %r3655, 17;
	add.u32 	%r3725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3655, 13;
	shr.b32 	%rhs, %r3655, 19;
	add.u32 	%r3726, %lhs, %rhs;
	}
	shr.u32 	%r3727, %r3655, 10;
	xor.b32  	%r3728, %r3727, %r3725;
	xor.b32  	%r3729, %r3728, %r3726;
	shr.u32 	%r3730, %r2798, 7;
	shl.b32 	%r3731, %r2794, 25;
	or.b32  	%r3732, %r3731, %r3730;
	shr.u32 	%r3733, %r2796, 18;
	shl.b32 	%r3734, %r2798, 14;
	or.b32  	%r3735, %r3734, %r3733;
	shr.u32 	%r3736, %r2798, 3;
	xor.b32  	%r3737, %r3736, %r3732;
	xor.b32  	%r3738, %r3737, %r3735;
	add.s32 	%r3739, %r3729, %r3094;
	add.s32 	%r3740, %r3739, %r2761;
	add.s32 	%r3741, %r3740, %r3738;
	st.global.u32 	[%r4+180224], %r3741;
	add.s32 	%r3742, %r3741, %r3600;
	add.s32 	%r3743, %r3742, %r3724;
	add.s32 	%r3744, %r3743, %r3721;
	add.s32 	%r3745, %r3744, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 30;
	shr.b32 	%rhs, %r3716, 2;
	add.u32 	%r3746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 19;
	shr.b32 	%rhs, %r3716, 13;
	add.u32 	%r3747, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 10;
	shr.b32 	%rhs, %r3716, 22;
	add.u32 	%r3748, %lhs, %rhs;
	}
	xor.b32  	%r3749, %r3747, %r3748;
	xor.b32  	%r3750, %r3749, %r3746;
	and.b32  	%r3751, %r3716, %r3671;
	or.b32  	%r3752, %r3716, %r3671;
	and.b32  	%r3753, %r3752, %r3626;
	or.b32  	%r3754, %r3753, %r3751;
	add.s32 	%r3755, %r3745, %r3602;
	add.s32 	%r3756, %r3750, %r3754;
	add.s32 	%r3757, %r3756, %r3745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3755, 26;
	shr.b32 	%rhs, %r3755, 6;
	add.u32 	%r3758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3755, 21;
	shr.b32 	%rhs, %r3755, 11;
	add.u32 	%r3759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3755, 7;
	shr.b32 	%rhs, %r3755, 25;
	add.u32 	%r3760, %lhs, %rhs;
	}
	xor.b32  	%r3761, %r3759, %r3760;
	xor.b32  	%r3762, %r3761, %r3758;
	xor.b32  	%r3763, %r3714, %r3669;
	and.b32  	%r3764, %r3755, %r3763;
	xor.b32  	%r3765, %r3764, %r3669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3700, 15;
	shr.b32 	%rhs, %r3700, 17;
	add.u32 	%r3766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3700, 13;
	shr.b32 	%rhs, %r3700, 19;
	add.u32 	%r3767, %lhs, %rhs;
	}
	shr.u32 	%r3768, %r3700, 10;
	xor.b32  	%r3769, %r3768, %r3766;
	xor.b32  	%r3770, %r3769, %r3767;
	shr.u32 	%r3771, %r2835, 7;
	shl.b32 	%r3772, %r2831, 25;
	or.b32  	%r3773, %r3772, %r3771;
	shr.u32 	%r3774, %r2833, 18;
	shl.b32 	%r3775, %r2835, 14;
	or.b32  	%r3776, %r3775, %r3774;
	shr.u32 	%r3777, %r2835, 3;
	xor.b32  	%r3778, %r3777, %r3773;
	xor.b32  	%r3779, %r3778, %r3776;
	add.s32 	%r3780, %r3770, %r3131;
	add.s32 	%r3781, %r3780, %r2798;
	add.s32 	%r3782, %r3781, %r3779;
	st.global.u32 	[%r4+184320], %r3782;
	add.s32 	%r3783, %r3782, %r3624;
	add.s32 	%r3784, %r3783, %r3765;
	add.s32 	%r3785, %r3784, %r3762;
	add.s32 	%r3786, %r3785, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 30;
	shr.b32 	%rhs, %r3757, 2;
	add.u32 	%r3787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 19;
	shr.b32 	%rhs, %r3757, 13;
	add.u32 	%r3788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 10;
	shr.b32 	%rhs, %r3757, 22;
	add.u32 	%r3789, %lhs, %rhs;
	}
	xor.b32  	%r3790, %r3788, %r3789;
	xor.b32  	%r3791, %r3790, %r3787;
	and.b32  	%r3792, %r3757, %r3716;
	or.b32  	%r3793, %r3757, %r3716;
	and.b32  	%r3794, %r3793, %r3671;
	or.b32  	%r3795, %r3794, %r3792;
	add.s32 	%r3796, %r3786, %r3626;
	add.s32 	%r3797, %r3791, %r3795;
	add.s32 	%r3798, %r3797, %r3786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 26;
	shr.b32 	%rhs, %r3796, 6;
	add.u32 	%r3799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 21;
	shr.b32 	%rhs, %r3796, 11;
	add.u32 	%r3800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 7;
	shr.b32 	%rhs, %r3796, 25;
	add.u32 	%r3801, %lhs, %rhs;
	}
	xor.b32  	%r3802, %r3800, %r3801;
	xor.b32  	%r3803, %r3802, %r3799;
	xor.b32  	%r3804, %r3755, %r3714;
	and.b32  	%r3805, %r3796, %r3804;
	xor.b32  	%r3806, %r3805, %r3714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3741, 15;
	shr.b32 	%rhs, %r3741, 17;
	add.u32 	%r3807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3741, 13;
	shr.b32 	%rhs, %r3741, 19;
	add.u32 	%r3808, %lhs, %rhs;
	}
	shr.u32 	%r3809, %r3741, 10;
	xor.b32  	%r3810, %r3809, %r3807;
	xor.b32  	%r3811, %r3810, %r3808;
	shr.u32 	%r3812, %r2872, 7;
	shl.b32 	%r3813, %r2868, 25;
	or.b32  	%r3814, %r3813, %r3812;
	shr.u32 	%r3815, %r2870, 18;
	shl.b32 	%r3816, %r2872, 14;
	or.b32  	%r3817, %r3816, %r3815;
	shr.u32 	%r3818, %r2872, 3;
	xor.b32  	%r3819, %r3818, %r3814;
	xor.b32  	%r3820, %r3819, %r3817;
	add.s32 	%r3821, %r3811, %r3168;
	add.s32 	%r3822, %r3821, %r2835;
	add.s32 	%r3823, %r3822, %r3820;
	st.global.u32 	[%r4+188416], %r3823;
	add.s32 	%r3824, %r3823, %r3669;
	add.s32 	%r3825, %r3824, %r3806;
	add.s32 	%r3826, %r3825, %r3803;
	add.s32 	%r3827, %r3826, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 30;
	shr.b32 	%rhs, %r3798, 2;
	add.u32 	%r3828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 19;
	shr.b32 	%rhs, %r3798, 13;
	add.u32 	%r3829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3798, 10;
	shr.b32 	%rhs, %r3798, 22;
	add.u32 	%r3830, %lhs, %rhs;
	}
	xor.b32  	%r3831, %r3829, %r3830;
	xor.b32  	%r3832, %r3831, %r3828;
	and.b32  	%r3833, %r3798, %r3757;
	or.b32  	%r3834, %r3798, %r3757;
	and.b32  	%r3835, %r3834, %r3716;
	or.b32  	%r3836, %r3835, %r3833;
	add.s32 	%r3837, %r3827, %r3671;
	add.s32 	%r3838, %r3832, %r3836;
	add.s32 	%r3839, %r3838, %r3827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3837, 26;
	shr.b32 	%rhs, %r3837, 6;
	add.u32 	%r3840, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3837, 21;
	shr.b32 	%rhs, %r3837, 11;
	add.u32 	%r3841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3837, 7;
	shr.b32 	%rhs, %r3837, 25;
	add.u32 	%r3842, %lhs, %rhs;
	}
	xor.b32  	%r3843, %r3841, %r3842;
	xor.b32  	%r3844, %r3843, %r3840;
	xor.b32  	%r3845, %r3796, %r3755;
	and.b32  	%r3846, %r3837, %r3845;
	xor.b32  	%r3847, %r3846, %r3755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 15;
	shr.b32 	%rhs, %r3782, 17;
	add.u32 	%r3848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 13;
	shr.b32 	%rhs, %r3782, 19;
	add.u32 	%r3849, %lhs, %rhs;
	}
	shr.u32 	%r3850, %r3782, 10;
	xor.b32  	%r3851, %r3850, %r3848;
	xor.b32  	%r3852, %r3851, %r3849;
	shr.u32 	%r3853, %r2909, 7;
	shl.b32 	%r3854, %r2905, 25;
	or.b32  	%r3855, %r3854, %r3853;
	shr.u32 	%r3856, %r2907, 18;
	shl.b32 	%r3857, %r2909, 14;
	or.b32  	%r3858, %r3857, %r3856;
	shr.u32 	%r3859, %r2909, 3;
	xor.b32  	%r3860, %r3859, %r3855;
	xor.b32  	%r3861, %r3860, %r3858;
	add.s32 	%r3862, %r3852, %r3205;
	add.s32 	%r3863, %r3862, %r2872;
	add.s32 	%r3864, %r3863, %r3861;
	st.global.u32 	[%r4+192512], %r3864;
	add.s32 	%r3865, %r3864, %r3714;
	add.s32 	%r3866, %r3865, %r3847;
	add.s32 	%r3867, %r3866, %r3844;
	add.s32 	%r3868, %r3867, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3839, 30;
	shr.b32 	%rhs, %r3839, 2;
	add.u32 	%r3869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3839, 19;
	shr.b32 	%rhs, %r3839, 13;
	add.u32 	%r3870, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3839, 10;
	shr.b32 	%rhs, %r3839, 22;
	add.u32 	%r3871, %lhs, %rhs;
	}
	xor.b32  	%r3872, %r3870, %r3871;
	xor.b32  	%r3873, %r3872, %r3869;
	and.b32  	%r3874, %r3839, %r3798;
	or.b32  	%r3875, %r3839, %r3798;
	and.b32  	%r3876, %r3875, %r3757;
	or.b32  	%r3877, %r3876, %r3874;
	add.s32 	%r3878, %r3868, %r3716;
	add.s32 	%r3879, %r3873, %r3877;
	add.s32 	%r3880, %r3879, %r3868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3878, 26;
	shr.b32 	%rhs, %r3878, 6;
	add.u32 	%r3881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3878, 21;
	shr.b32 	%rhs, %r3878, 11;
	add.u32 	%r3882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3878, 7;
	shr.b32 	%rhs, %r3878, 25;
	add.u32 	%r3883, %lhs, %rhs;
	}
	xor.b32  	%r3884, %r3882, %r3883;
	xor.b32  	%r3885, %r3884, %r3881;
	xor.b32  	%r3886, %r3837, %r3796;
	and.b32  	%r3887, %r3878, %r3886;
	xor.b32  	%r3888, %r3887, %r3796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 15;
	shr.b32 	%rhs, %r3823, 17;
	add.u32 	%r3889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 13;
	shr.b32 	%rhs, %r3823, 19;
	add.u32 	%r3890, %lhs, %rhs;
	}
	shr.u32 	%r3891, %r3823, 10;
	xor.b32  	%r3892, %r3891, %r3889;
	xor.b32  	%r3893, %r3892, %r3890;
	shr.u32 	%r3894, %r2946, 7;
	shl.b32 	%r3895, %r2942, 25;
	or.b32  	%r3896, %r3895, %r3894;
	shr.u32 	%r3897, %r2944, 18;
	shl.b32 	%r3898, %r2946, 14;
	or.b32  	%r3899, %r3898, %r3897;
	shr.u32 	%r3900, %r2946, 3;
	xor.b32  	%r3901, %r3900, %r3896;
	xor.b32  	%r3902, %r3901, %r3899;
	add.s32 	%r3903, %r3893, %r3242;
	add.s32 	%r3904, %r3903, %r2909;
	add.s32 	%r3905, %r3904, %r3902;
	st.global.u32 	[%r4+196608], %r3905;
	add.s32 	%r3906, %r3905, %r3755;
	add.s32 	%r3907, %r3906, %r3888;
	add.s32 	%r3908, %r3907, %r3885;
	add.s32 	%r3909, %r3908, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3880, 30;
	shr.b32 	%rhs, %r3880, 2;
	add.u32 	%r3910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3880, 19;
	shr.b32 	%rhs, %r3880, 13;
	add.u32 	%r3911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3880, 10;
	shr.b32 	%rhs, %r3880, 22;
	add.u32 	%r3912, %lhs, %rhs;
	}
	xor.b32  	%r3913, %r3911, %r3912;
	xor.b32  	%r3914, %r3913, %r3910;
	and.b32  	%r3915, %r3880, %r3839;
	or.b32  	%r3916, %r3880, %r3839;
	and.b32  	%r3917, %r3916, %r3798;
	or.b32  	%r3918, %r3917, %r3915;
	add.s32 	%r3919, %r3909, %r3757;
	add.s32 	%r3920, %r3914, %r3918;
	add.s32 	%r3921, %r3920, %r3909;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3919, 26;
	shr.b32 	%rhs, %r3919, 6;
	add.u32 	%r3922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3919, 21;
	shr.b32 	%rhs, %r3919, 11;
	add.u32 	%r3923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3919, 7;
	shr.b32 	%rhs, %r3919, 25;
	add.u32 	%r3924, %lhs, %rhs;
	}
	xor.b32  	%r3925, %r3923, %r3924;
	xor.b32  	%r3926, %r3925, %r3922;
	xor.b32  	%r3927, %r3878, %r3837;
	and.b32  	%r3928, %r3919, %r3927;
	xor.b32  	%r3929, %r3928, %r3837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3864, 15;
	shr.b32 	%rhs, %r3864, 17;
	add.u32 	%r3930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3864, 13;
	shr.b32 	%rhs, %r3864, 19;
	add.u32 	%r3931, %lhs, %rhs;
	}
	shr.u32 	%r3932, %r3864, 10;
	xor.b32  	%r3933, %r3932, %r3930;
	xor.b32  	%r3934, %r3933, %r3931;
	shr.u32 	%r3935, %r2983, 7;
	shl.b32 	%r3936, %r2979, 25;
	or.b32  	%r3937, %r3936, %r3935;
	shr.u32 	%r3938, %r2981, 18;
	shl.b32 	%r3939, %r2983, 14;
	or.b32  	%r3940, %r3939, %r3938;
	shr.u32 	%r3941, %r2983, 3;
	xor.b32  	%r3942, %r3941, %r3937;
	xor.b32  	%r3943, %r3942, %r3940;
	add.s32 	%r3944, %r3934, %r3655;
	add.s32 	%r3945, %r3944, %r2946;
	add.s32 	%r3946, %r3945, %r3943;
	st.global.u32 	[%r4+200704], %r3946;
	add.s32 	%r3947, %r3946, %r3796;
	add.s32 	%r3948, %r3947, %r3929;
	add.s32 	%r3949, %r3948, %r3926;
	add.s32 	%r3950, %r3949, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3921, 30;
	shr.b32 	%rhs, %r3921, 2;
	add.u32 	%r3951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3921, 19;
	shr.b32 	%rhs, %r3921, 13;
	add.u32 	%r3952, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3921, 10;
	shr.b32 	%rhs, %r3921, 22;
	add.u32 	%r3953, %lhs, %rhs;
	}
	xor.b32  	%r3954, %r3952, %r3953;
	xor.b32  	%r3955, %r3954, %r3951;
	and.b32  	%r3956, %r3921, %r3880;
	or.b32  	%r3957, %r3921, %r3880;
	and.b32  	%r3958, %r3957, %r3839;
	or.b32  	%r3959, %r3958, %r3956;
	add.s32 	%r3960, %r3950, %r3798;
	add.s32 	%r3961, %r3955, %r3959;
	add.s32 	%r3962, %r3961, %r3950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 26;
	shr.b32 	%rhs, %r3960, 6;
	add.u32 	%r3963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 21;
	shr.b32 	%rhs, %r3960, 11;
	add.u32 	%r3964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 7;
	shr.b32 	%rhs, %r3960, 25;
	add.u32 	%r3965, %lhs, %rhs;
	}
	xor.b32  	%r3966, %r3964, %r3965;
	xor.b32  	%r3967, %r3966, %r3963;
	xor.b32  	%r3968, %r3919, %r3878;
	and.b32  	%r3969, %r3960, %r3968;
	xor.b32  	%r3970, %r3969, %r3878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3905, 15;
	shr.b32 	%rhs, %r3905, 17;
	add.u32 	%r3971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3905, 13;
	shr.b32 	%rhs, %r3905, 19;
	add.u32 	%r3972, %lhs, %rhs;
	}
	shr.u32 	%r3973, %r3905, 10;
	xor.b32  	%r3974, %r3973, %r3971;
	xor.b32  	%r3975, %r3974, %r3972;
	shr.u32 	%r3976, %r3020, 7;
	shl.b32 	%r3977, %r3016, 25;
	or.b32  	%r3978, %r3977, %r3976;
	shr.u32 	%r3979, %r3018, 18;
	shl.b32 	%r3980, %r3020, 14;
	or.b32  	%r3981, %r3980, %r3979;
	shr.u32 	%r3982, %r3020, 3;
	xor.b32  	%r3983, %r3982, %r3978;
	xor.b32  	%r3984, %r3983, %r3981;
	add.s32 	%r3985, %r3975, %r3700;
	add.s32 	%r3986, %r3985, %r2983;
	add.s32 	%r3987, %r3986, %r3984;
	st.global.u32 	[%r4+204800], %r3987;
	add.s32 	%r3988, %r3837, %r3987;
	add.s32 	%r3989, %r3988, %r3970;
	add.s32 	%r3990, %r3989, %r3967;
	add.s32 	%r3991, %r3990, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3962, 30;
	shr.b32 	%rhs, %r3962, 2;
	add.u32 	%r3992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3962, 19;
	shr.b32 	%rhs, %r3962, 13;
	add.u32 	%r3993, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3962, 10;
	shr.b32 	%rhs, %r3962, 22;
	add.u32 	%r3994, %lhs, %rhs;
	}
	xor.b32  	%r3995, %r3993, %r3994;
	xor.b32  	%r3996, %r3995, %r3992;
	and.b32  	%r3997, %r3962, %r3921;
	or.b32  	%r3998, %r3962, %r3921;
	and.b32  	%r3999, %r3998, %r3880;
	or.b32  	%r4000, %r3999, %r3997;
	add.s32 	%r4001, %r3991, %r3839;
	add.s32 	%r4002, %r3996, %r4000;
	add.s32 	%r4003, %r4002, %r3991;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4001, 26;
	shr.b32 	%rhs, %r4001, 6;
	add.u32 	%r4004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4001, 21;
	shr.b32 	%rhs, %r4001, 11;
	add.u32 	%r4005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4001, 7;
	shr.b32 	%rhs, %r4001, 25;
	add.u32 	%r4006, %lhs, %rhs;
	}
	xor.b32  	%r4007, %r4005, %r4006;
	xor.b32  	%r4008, %r4007, %r4004;
	xor.b32  	%r4009, %r3960, %r3919;
	and.b32  	%r4010, %r4001, %r4009;
	xor.b32  	%r4011, %r4010, %r3919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3946, 15;
	shr.b32 	%rhs, %r3946, 17;
	add.u32 	%r4012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3946, 13;
	shr.b32 	%rhs, %r3946, 19;
	add.u32 	%r4013, %lhs, %rhs;
	}
	shr.u32 	%r4014, %r3946, 10;
	xor.b32  	%r4015, %r4014, %r4012;
	xor.b32  	%r4016, %r4015, %r4013;
	shr.u32 	%r4017, %r3057, 7;
	shl.b32 	%r4018, %r3053, 25;
	or.b32  	%r4019, %r4018, %r4017;
	shr.u32 	%r4020, %r3055, 18;
	shl.b32 	%r4021, %r3057, 14;
	or.b32  	%r4022, %r4021, %r4020;
	shr.u32 	%r4023, %r3057, 3;
	xor.b32  	%r4024, %r4023, %r4019;
	xor.b32  	%r4025, %r4024, %r4022;
	add.s32 	%r4026, %r4016, %r3741;
	add.s32 	%r4027, %r4026, %r3020;
	add.s32 	%r4028, %r4027, %r4025;
	st.global.u32 	[%r4+208896], %r4028;
	add.s32 	%r4029, %r3878, %r4028;
	add.s32 	%r4030, %r4029, %r4011;
	add.s32 	%r4031, %r4030, %r4008;
	add.s32 	%r4032, %r4031, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4003, 30;
	shr.b32 	%rhs, %r4003, 2;
	add.u32 	%r4033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4003, 19;
	shr.b32 	%rhs, %r4003, 13;
	add.u32 	%r4034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4003, 10;
	shr.b32 	%rhs, %r4003, 22;
	add.u32 	%r4035, %lhs, %rhs;
	}
	xor.b32  	%r4036, %r4034, %r4035;
	xor.b32  	%r4037, %r4036, %r4033;
	and.b32  	%r4038, %r4003, %r3962;
	or.b32  	%r4039, %r4003, %r3962;
	and.b32  	%r4040, %r4039, %r3921;
	or.b32  	%r4041, %r4040, %r4038;
	add.s32 	%r4042, %r4032, %r3880;
	add.s32 	%r4043, %r4037, %r4041;
	add.s32 	%r4044, %r4043, %r4032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4042, 26;
	shr.b32 	%rhs, %r4042, 6;
	add.u32 	%r4045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4042, 21;
	shr.b32 	%rhs, %r4042, 11;
	add.u32 	%r4046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4042, 7;
	shr.b32 	%rhs, %r4042, 25;
	add.u32 	%r4047, %lhs, %rhs;
	}
	xor.b32  	%r4048, %r4046, %r4047;
	xor.b32  	%r4049, %r4048, %r4045;
	xor.b32  	%r4050, %r4001, %r3960;
	and.b32  	%r4051, %r4042, %r4050;
	xor.b32  	%r4052, %r4051, %r3960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 15;
	shr.b32 	%rhs, %r3987, 17;
	add.u32 	%r4053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 13;
	shr.b32 	%rhs, %r3987, 19;
	add.u32 	%r4054, %lhs, %rhs;
	}
	shr.u32 	%r4055, %r3987, 10;
	xor.b32  	%r4056, %r4055, %r4053;
	xor.b32  	%r4057, %r4056, %r4054;
	shr.u32 	%r4058, %r3094, 7;
	shl.b32 	%r4059, %r3090, 25;
	or.b32  	%r4060, %r4059, %r4058;
	shr.u32 	%r4061, %r3092, 18;
	shl.b32 	%r4062, %r3094, 14;
	or.b32  	%r4063, %r4062, %r4061;
	shr.u32 	%r4064, %r3094, 3;
	xor.b32  	%r4065, %r4064, %r4060;
	xor.b32  	%r4066, %r4065, %r4063;
	add.s32 	%r4067, %r4057, %r3782;
	add.s32 	%r4068, %r4067, %r3057;
	add.s32 	%r4069, %r4068, %r4066;
	st.global.u32 	[%r4+212992], %r4069;
	add.s32 	%r4070, %r3919, %r4069;
	add.s32 	%r4071, %r4070, %r4052;
	add.s32 	%r4072, %r4071, %r4049;
	add.s32 	%r4073, %r4072, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4044, 30;
	shr.b32 	%rhs, %r4044, 2;
	add.u32 	%r4074, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4044, 19;
	shr.b32 	%rhs, %r4044, 13;
	add.u32 	%r4075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4044, 10;
	shr.b32 	%rhs, %r4044, 22;
	add.u32 	%r4076, %lhs, %rhs;
	}
	xor.b32  	%r4077, %r4075, %r4076;
	xor.b32  	%r4078, %r4077, %r4074;
	and.b32  	%r4079, %r4044, %r4003;
	or.b32  	%r4080, %r4044, %r4003;
	and.b32  	%r4081, %r4080, %r3962;
	or.b32  	%r4082, %r4081, %r4079;
	add.s32 	%r4083, %r4073, %r3921;
	add.s32 	%r4084, %r4078, %r4082;
	add.s32 	%r4085, %r4084, %r4073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4083, 26;
	shr.b32 	%rhs, %r4083, 6;
	add.u32 	%r4086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4083, 21;
	shr.b32 	%rhs, %r4083, 11;
	add.u32 	%r4087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4083, 7;
	shr.b32 	%rhs, %r4083, 25;
	add.u32 	%r4088, %lhs, %rhs;
	}
	xor.b32  	%r4089, %r4087, %r4088;
	xor.b32  	%r4090, %r4089, %r4086;
	xor.b32  	%r4091, %r4042, %r4001;
	and.b32  	%r4092, %r4083, %r4091;
	xor.b32  	%r4093, %r4092, %r4001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 15;
	shr.b32 	%rhs, %r4028, 17;
	add.u32 	%r4094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 13;
	shr.b32 	%rhs, %r4028, 19;
	add.u32 	%r4095, %lhs, %rhs;
	}
	shr.u32 	%r4096, %r4028, 10;
	xor.b32  	%r4097, %r4096, %r4094;
	xor.b32  	%r4098, %r4097, %r4095;
	shr.u32 	%r4099, %r3131, 7;
	shl.b32 	%r4100, %r3127, 25;
	or.b32  	%r4101, %r4100, %r4099;
	shr.u32 	%r4102, %r3129, 18;
	shl.b32 	%r4103, %r3131, 14;
	or.b32  	%r4104, %r4103, %r4102;
	shr.u32 	%r4105, %r3131, 3;
	xor.b32  	%r4106, %r4105, %r4101;
	xor.b32  	%r4107, %r4106, %r4104;
	add.s32 	%r4108, %r4098, %r3823;
	add.s32 	%r4109, %r4108, %r3094;
	add.s32 	%r4110, %r4109, %r4107;
	st.global.u32 	[%r4+217088], %r4110;
	add.s32 	%r4111, %r3960, %r4110;
	add.s32 	%r4112, %r4111, %r4093;
	add.s32 	%r4113, %r4112, %r4090;
	add.s32 	%r4114, %r4113, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4085, 30;
	shr.b32 	%rhs, %r4085, 2;
	add.u32 	%r4115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4085, 19;
	shr.b32 	%rhs, %r4085, 13;
	add.u32 	%r4116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4085, 10;
	shr.b32 	%rhs, %r4085, 22;
	add.u32 	%r4117, %lhs, %rhs;
	}
	xor.b32  	%r4118, %r4116, %r4117;
	xor.b32  	%r4119, %r4118, %r4115;
	and.b32  	%r4120, %r4085, %r4044;
	or.b32  	%r4121, %r4085, %r4044;
	and.b32  	%r4122, %r4121, %r4003;
	or.b32  	%r4123, %r4122, %r4120;
	add.s32 	%r4124, %r4114, %r3962;
	add.s32 	%r4125, %r4119, %r4123;
	add.s32 	%r4126, %r4125, %r4114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4124, 26;
	shr.b32 	%rhs, %r4124, 6;
	add.u32 	%r4127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4124, 21;
	shr.b32 	%rhs, %r4124, 11;
	add.u32 	%r4128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4124, 7;
	shr.b32 	%rhs, %r4124, 25;
	add.u32 	%r4129, %lhs, %rhs;
	}
	xor.b32  	%r4130, %r4128, %r4129;
	xor.b32  	%r4131, %r4130, %r4127;
	xor.b32  	%r4132, %r4083, %r4042;
	and.b32  	%r4133, %r4124, %r4132;
	xor.b32  	%r4134, %r4133, %r4042;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4069, 15;
	shr.b32 	%rhs, %r4069, 17;
	add.u32 	%r4135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4069, 13;
	shr.b32 	%rhs, %r4069, 19;
	add.u32 	%r4136, %lhs, %rhs;
	}
	shr.u32 	%r4137, %r4069, 10;
	xor.b32  	%r4138, %r4137, %r4135;
	xor.b32  	%r4139, %r4138, %r4136;
	shr.u32 	%r4140, %r3168, 7;
	shl.b32 	%r4141, %r3164, 25;
	or.b32  	%r4142, %r4141, %r4140;
	shr.u32 	%r4143, %r3166, 18;
	shl.b32 	%r4144, %r3168, 14;
	or.b32  	%r4145, %r4144, %r4143;
	shr.u32 	%r4146, %r3168, 3;
	xor.b32  	%r4147, %r4146, %r4142;
	xor.b32  	%r4148, %r4147, %r4145;
	add.s32 	%r4149, %r4139, %r3864;
	add.s32 	%r4150, %r4149, %r3131;
	add.s32 	%r4151, %r4150, %r4148;
	st.global.u32 	[%r4+221184], %r4151;
	add.s32 	%r4152, %r4001, %r4134;
	add.s32 	%r4153, %r4152, %r4131;
	add.s32 	%r4154, %r4153, %r4151;
	add.s32 	%r4155, %r4154, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 30;
	shr.b32 	%rhs, %r4126, 2;
	add.u32 	%r4156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 19;
	shr.b32 	%rhs, %r4126, 13;
	add.u32 	%r4157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 10;
	shr.b32 	%rhs, %r4126, 22;
	add.u32 	%r4158, %lhs, %rhs;
	}
	xor.b32  	%r4159, %r4157, %r4158;
	xor.b32  	%r4160, %r4159, %r4156;
	and.b32  	%r4161, %r4126, %r4085;
	or.b32  	%r4162, %r4126, %r4085;
	and.b32  	%r4163, %r4162, %r4044;
	or.b32  	%r4164, %r4163, %r4161;
	add.s32 	%r4165, %r4155, %r4003;
	add.s32 	%r4166, %r4160, %r4164;
	add.s32 	%r4167, %r4166, %r4155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4165, 26;
	shr.b32 	%rhs, %r4165, 6;
	add.u32 	%r4168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4165, 21;
	shr.b32 	%rhs, %r4165, 11;
	add.u32 	%r4169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4165, 7;
	shr.b32 	%rhs, %r4165, 25;
	add.u32 	%r4170, %lhs, %rhs;
	}
	xor.b32  	%r4171, %r4169, %r4170;
	xor.b32  	%r4172, %r4171, %r4168;
	xor.b32  	%r4173, %r4124, %r4083;
	and.b32  	%r4174, %r4165, %r4173;
	xor.b32  	%r4175, %r4174, %r4083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4110, 15;
	shr.b32 	%rhs, %r4110, 17;
	add.u32 	%r4176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4110, 13;
	shr.b32 	%rhs, %r4110, 19;
	add.u32 	%r4177, %lhs, %rhs;
	}
	shr.u32 	%r4178, %r4110, 10;
	xor.b32  	%r4179, %r4178, %r4176;
	xor.b32  	%r4180, %r4179, %r4177;
	shr.u32 	%r4181, %r3205, 7;
	shl.b32 	%r4182, %r3201, 25;
	or.b32  	%r4183, %r4182, %r4181;
	shr.u32 	%r4184, %r3203, 18;
	shl.b32 	%r4185, %r3205, 14;
	or.b32  	%r4186, %r4185, %r4184;
	shr.u32 	%r4187, %r3205, 3;
	xor.b32  	%r4188, %r4187, %r4183;
	xor.b32  	%r4189, %r4188, %r4186;
	add.s32 	%r4190, %r4180, %r3905;
	add.s32 	%r4191, %r4190, %r3168;
	add.s32 	%r4192, %r4191, %r4189;
	st.global.u32 	[%r4+225280], %r4192;
	add.s32 	%r4193, %r4042, %r4175;
	add.s32 	%r4194, %r4193, %r4172;
	add.s32 	%r4195, %r4194, %r4192;
	add.s32 	%r4196, %r4195, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4167, 30;
	shr.b32 	%rhs, %r4167, 2;
	add.u32 	%r4197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4167, 19;
	shr.b32 	%rhs, %r4167, 13;
	add.u32 	%r4198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4167, 10;
	shr.b32 	%rhs, %r4167, 22;
	add.u32 	%r4199, %lhs, %rhs;
	}
	xor.b32  	%r4200, %r4198, %r4199;
	xor.b32  	%r4201, %r4200, %r4197;
	and.b32  	%r4202, %r4167, %r4126;
	or.b32  	%r4203, %r4167, %r4126;
	and.b32  	%r4204, %r4203, %r4085;
	or.b32  	%r4205, %r4204, %r4202;
	add.s32 	%r4206, %r4196, %r4044;
	add.s32 	%r4207, %r4201, %r4205;
	add.s32 	%r4208, %r4207, %r4196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4206, 26;
	shr.b32 	%rhs, %r4206, 6;
	add.u32 	%r4209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4206, 21;
	shr.b32 	%rhs, %r4206, 11;
	add.u32 	%r4210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4206, 7;
	shr.b32 	%rhs, %r4206, 25;
	add.u32 	%r4211, %lhs, %rhs;
	}
	xor.b32  	%r4212, %r4210, %r4211;
	xor.b32  	%r4213, %r4212, %r4209;
	xor.b32  	%r4214, %r4165, %r4124;
	and.b32  	%r4215, %r4206, %r4214;
	xor.b32  	%r4216, %r4215, %r4124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4151, 15;
	shr.b32 	%rhs, %r4151, 17;
	add.u32 	%r4217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4151, 13;
	shr.b32 	%rhs, %r4151, 19;
	add.u32 	%r4218, %lhs, %rhs;
	}
	shr.u32 	%r4219, %r4151, 10;
	xor.b32  	%r4220, %r4219, %r4217;
	xor.b32  	%r4221, %r4220, %r4218;
	shr.u32 	%r4222, %r3242, 7;
	shl.b32 	%r4223, %r3238, 25;
	or.b32  	%r4224, %r4223, %r4222;
	shr.u32 	%r4225, %r3240, 18;
	shl.b32 	%r4226, %r3242, 14;
	or.b32  	%r4227, %r4226, %r4225;
	shr.u32 	%r4228, %r3242, 3;
	xor.b32  	%r4229, %r4228, %r4224;
	xor.b32  	%r4230, %r4229, %r4227;
	add.s32 	%r4231, %r4221, %r3946;
	add.s32 	%r4232, %r4231, %r3205;
	add.s32 	%r4233, %r4232, %r4230;
	st.global.u32 	[%r4+229376], %r4233;
	add.s32 	%r4234, %r4083, %r4216;
	add.s32 	%r4235, %r4234, %r4213;
	add.s32 	%r4236, %r4235, %r4233;
	add.s32 	%r4237, %r4236, 113926993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4208, 30;
	shr.b32 	%rhs, %r4208, 2;
	add.u32 	%r4238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4208, 19;
	shr.b32 	%rhs, %r4208, 13;
	add.u32 	%r4239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4208, 10;
	shr.b32 	%rhs, %r4208, 22;
	add.u32 	%r4240, %lhs, %rhs;
	}
	xor.b32  	%r4241, %r4239, %r4240;
	xor.b32  	%r4242, %r4241, %r4238;
	and.b32  	%r4243, %r4208, %r4167;
	or.b32  	%r4244, %r4208, %r4167;
	and.b32  	%r4245, %r4244, %r4126;
	or.b32  	%r4246, %r4245, %r4243;
	add.s32 	%r4247, %r4237, %r4085;
	add.s32 	%r4248, %r4242, %r4246;
	add.s32 	%r4249, %r4248, %r4237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4247, 26;
	shr.b32 	%rhs, %r4247, 6;
	add.u32 	%r4250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4247, 21;
	shr.b32 	%rhs, %r4247, 11;
	add.u32 	%r4251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4247, 7;
	shr.b32 	%rhs, %r4247, 25;
	add.u32 	%r4252, %lhs, %rhs;
	}
	xor.b32  	%r4253, %r4251, %r4252;
	xor.b32  	%r4254, %r4253, %r4250;
	xor.b32  	%r4255, %r4206, %r4165;
	and.b32  	%r4256, %r4247, %r4255;
	xor.b32  	%r4257, %r4256, %r4165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4192, 15;
	shr.b32 	%rhs, %r4192, 17;
	add.u32 	%r4258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4192, 13;
	shr.b32 	%rhs, %r4192, 19;
	add.u32 	%r4259, %lhs, %rhs;
	}
	shr.u32 	%r4260, %r4192, 10;
	xor.b32  	%r4261, %r4260, %r4258;
	xor.b32  	%r4262, %r4261, %r4259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3655, 25;
	shr.b32 	%rhs, %r3655, 7;
	add.u32 	%r4263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3655, 14;
	shr.b32 	%rhs, %r3655, 18;
	add.u32 	%r4264, %lhs, %rhs;
	}
	shr.u32 	%r4265, %r3655, 3;
	xor.b32  	%r4266, %r4265, %r4263;
	xor.b32  	%r4267, %r4266, %r4264;
	add.s32 	%r4268, %r4262, %r3987;
	add.s32 	%r4269, %r4268, %r3242;
	add.s32 	%r4270, %r4269, %r4267;
	st.global.u32 	[%r4+233472], %r4270;
	add.s32 	%r4271, %r4124, %r4257;
	add.s32 	%r4272, %r4271, %r4254;
	add.s32 	%r4273, %r4272, %r4270;
	add.s32 	%r4274, %r4273, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4249, 30;
	shr.b32 	%rhs, %r4249, 2;
	add.u32 	%r4275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4249, 19;
	shr.b32 	%rhs, %r4249, 13;
	add.u32 	%r4276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4249, 10;
	shr.b32 	%rhs, %r4249, 22;
	add.u32 	%r4277, %lhs, %rhs;
	}
	xor.b32  	%r4278, %r4276, %r4277;
	xor.b32  	%r4279, %r4278, %r4275;
	and.b32  	%r4280, %r4249, %r4208;
	or.b32  	%r4281, %r4249, %r4208;
	and.b32  	%r4282, %r4281, %r4167;
	or.b32  	%r4283, %r4282, %r4280;
	add.s32 	%r4284, %r4274, %r4126;
	add.s32 	%r4285, %r4279, %r4283;
	add.s32 	%r4286, %r4285, %r4274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4284, 26;
	shr.b32 	%rhs, %r4284, 6;
	add.u32 	%r4287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4284, 21;
	shr.b32 	%rhs, %r4284, 11;
	add.u32 	%r4288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4284, 7;
	shr.b32 	%rhs, %r4284, 25;
	add.u32 	%r4289, %lhs, %rhs;
	}
	xor.b32  	%r4290, %r4288, %r4289;
	xor.b32  	%r4291, %r4290, %r4287;
	xor.b32  	%r4292, %r4247, %r4206;
	and.b32  	%r4293, %r4284, %r4292;
	xor.b32  	%r4294, %r4293, %r4206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4233, 15;
	shr.b32 	%rhs, %r4233, 17;
	add.u32 	%r4295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4233, 13;
	shr.b32 	%rhs, %r4233, 19;
	add.u32 	%r4296, %lhs, %rhs;
	}
	shr.u32 	%r4297, %r4233, 10;
	xor.b32  	%r4298, %r4297, %r4295;
	xor.b32  	%r4299, %r4298, %r4296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3700, 25;
	shr.b32 	%rhs, %r3700, 7;
	add.u32 	%r4300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3700, 14;
	shr.b32 	%rhs, %r3700, 18;
	add.u32 	%r4301, %lhs, %rhs;
	}
	shr.u32 	%r4302, %r3700, 3;
	xor.b32  	%r4303, %r4302, %r4300;
	xor.b32  	%r4304, %r4303, %r4301;
	add.s32 	%r4305, %r4299, %r4028;
	add.s32 	%r4306, %r4305, %r3655;
	add.s32 	%r4307, %r4306, %r4304;
	st.global.u32 	[%r4+237568], %r4307;
	add.s32 	%r4308, %r4165, %r4294;
	add.s32 	%r4309, %r4308, %r4291;
	add.s32 	%r4310, %r4309, %r4307;
	add.s32 	%r4311, %r4310, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4286, 30;
	shr.b32 	%rhs, %r4286, 2;
	add.u32 	%r4312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4286, 19;
	shr.b32 	%rhs, %r4286, 13;
	add.u32 	%r4313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4286, 10;
	shr.b32 	%rhs, %r4286, 22;
	add.u32 	%r4314, %lhs, %rhs;
	}
	xor.b32  	%r4315, %r4313, %r4314;
	xor.b32  	%r4316, %r4315, %r4312;
	and.b32  	%r4317, %r4286, %r4249;
	or.b32  	%r4318, %r4286, %r4249;
	and.b32  	%r4319, %r4318, %r4208;
	or.b32  	%r4320, %r4319, %r4317;
	add.s32 	%r4321, %r4311, %r4167;
	add.s32 	%r4322, %r4316, %r4320;
	add.s32 	%r4323, %r4322, %r4311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4321, 26;
	shr.b32 	%rhs, %r4321, 6;
	add.u32 	%r4324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4321, 21;
	shr.b32 	%rhs, %r4321, 11;
	add.u32 	%r4325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4321, 7;
	shr.b32 	%rhs, %r4321, 25;
	add.u32 	%r4326, %lhs, %rhs;
	}
	xor.b32  	%r4327, %r4325, %r4326;
	xor.b32  	%r4328, %r4327, %r4324;
	xor.b32  	%r4329, %r4284, %r4247;
	and.b32  	%r4330, %r4321, %r4329;
	xor.b32  	%r4331, %r4330, %r4247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4270, 15;
	shr.b32 	%rhs, %r4270, 17;
	add.u32 	%r4332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4270, 13;
	shr.b32 	%rhs, %r4270, 19;
	add.u32 	%r4333, %lhs, %rhs;
	}
	shr.u32 	%r4334, %r4270, 10;
	xor.b32  	%r4335, %r4334, %r4332;
	xor.b32  	%r4336, %r4335, %r4333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3741, 25;
	shr.b32 	%rhs, %r3741, 7;
	add.u32 	%r4337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3741, 14;
	shr.b32 	%rhs, %r3741, 18;
	add.u32 	%r4338, %lhs, %rhs;
	}
	shr.u32 	%r4339, %r3741, 3;
	xor.b32  	%r4340, %r4339, %r4337;
	xor.b32  	%r4341, %r4340, %r4338;
	add.s32 	%r4342, %r4336, %r4069;
	add.s32 	%r4343, %r4342, %r3700;
	add.s32 	%r4344, %r4343, %r4341;
	st.global.u32 	[%r4+241664], %r4344;
	add.s32 	%r4345, %r4206, %r4331;
	add.s32 	%r4346, %r4345, %r4328;
	add.s32 	%r4347, %r4346, %r4344;
	add.s32 	%r4348, %r4347, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4323, 30;
	shr.b32 	%rhs, %r4323, 2;
	add.u32 	%r4349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4323, 19;
	shr.b32 	%rhs, %r4323, 13;
	add.u32 	%r4350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4323, 10;
	shr.b32 	%rhs, %r4323, 22;
	add.u32 	%r4351, %lhs, %rhs;
	}
	xor.b32  	%r4352, %r4350, %r4351;
	xor.b32  	%r4353, %r4352, %r4349;
	and.b32  	%r4354, %r4323, %r4286;
	or.b32  	%r4355, %r4323, %r4286;
	and.b32  	%r4356, %r4355, %r4249;
	or.b32  	%r4357, %r4356, %r4354;
	add.s32 	%r4358, %r4348, %r4208;
	add.s32 	%r4359, %r4353, %r4357;
	add.s32 	%r4360, %r4359, %r4348;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 26;
	shr.b32 	%rhs, %r4358, 6;
	add.u32 	%r4361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 21;
	shr.b32 	%rhs, %r4358, 11;
	add.u32 	%r4362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 7;
	shr.b32 	%rhs, %r4358, 25;
	add.u32 	%r4363, %lhs, %rhs;
	}
	xor.b32  	%r4364, %r4362, %r4363;
	xor.b32  	%r4365, %r4364, %r4361;
	xor.b32  	%r4366, %r4321, %r4284;
	and.b32  	%r4367, %r4358, %r4366;
	xor.b32  	%r4368, %r4367, %r4284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4307, 15;
	shr.b32 	%rhs, %r4307, 17;
	add.u32 	%r4369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4307, 13;
	shr.b32 	%rhs, %r4307, 19;
	add.u32 	%r4370, %lhs, %rhs;
	}
	shr.u32 	%r4371, %r4307, 10;
	xor.b32  	%r4372, %r4371, %r4369;
	xor.b32  	%r4373, %r4372, %r4370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 25;
	shr.b32 	%rhs, %r3782, 7;
	add.u32 	%r4374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 14;
	shr.b32 	%rhs, %r3782, 18;
	add.u32 	%r4375, %lhs, %rhs;
	}
	shr.u32 	%r4376, %r3782, 3;
	xor.b32  	%r4377, %r4376, %r4374;
	xor.b32  	%r4378, %r4377, %r4375;
	add.s32 	%r4379, %r4373, %r4110;
	add.s32 	%r4380, %r4379, %r3741;
	add.s32 	%r4381, %r4380, %r4378;
	st.global.u32 	[%r4+245760], %r4381;
	add.s32 	%r4382, %r4247, %r4368;
	add.s32 	%r4383, %r4382, %r4365;
	add.s32 	%r4384, %r4383, %r4381;
	add.s32 	%r4385, %r4384, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4360, 30;
	shr.b32 	%rhs, %r4360, 2;
	add.u32 	%r4386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4360, 19;
	shr.b32 	%rhs, %r4360, 13;
	add.u32 	%r4387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4360, 10;
	shr.b32 	%rhs, %r4360, 22;
	add.u32 	%r4388, %lhs, %rhs;
	}
	xor.b32  	%r4389, %r4387, %r4388;
	xor.b32  	%r4390, %r4389, %r4386;
	and.b32  	%r4391, %r4360, %r4323;
	or.b32  	%r4392, %r4360, %r4323;
	and.b32  	%r4393, %r4392, %r4286;
	or.b32  	%r4394, %r4393, %r4391;
	add.s32 	%r4395, %r4385, %r4249;
	add.s32 	%r4396, %r4390, %r4394;
	add.s32 	%r4397, %r4396, %r4385;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4395, 26;
	shr.b32 	%rhs, %r4395, 6;
	add.u32 	%r4398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4395, 21;
	shr.b32 	%rhs, %r4395, 11;
	add.u32 	%r4399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4395, 7;
	shr.b32 	%rhs, %r4395, 25;
	add.u32 	%r4400, %lhs, %rhs;
	}
	xor.b32  	%r4401, %r4399, %r4400;
	xor.b32  	%r4402, %r4401, %r4398;
	xor.b32  	%r4403, %r4358, %r4321;
	and.b32  	%r4404, %r4395, %r4403;
	xor.b32  	%r4405, %r4404, %r4321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 15;
	shr.b32 	%rhs, %r4344, 17;
	add.u32 	%r4406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 13;
	shr.b32 	%rhs, %r4344, 19;
	add.u32 	%r4407, %lhs, %rhs;
	}
	shr.u32 	%r4408, %r4344, 10;
	xor.b32  	%r4409, %r4408, %r4406;
	xor.b32  	%r4410, %r4409, %r4407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 25;
	shr.b32 	%rhs, %r3823, 7;
	add.u32 	%r4411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 14;
	shr.b32 	%rhs, %r3823, 18;
	add.u32 	%r4412, %lhs, %rhs;
	}
	shr.u32 	%r4413, %r3823, 3;
	xor.b32  	%r4414, %r4413, %r4411;
	xor.b32  	%r4415, %r4414, %r4412;
	add.s32 	%r4416, %r4410, %r4151;
	add.s32 	%r4417, %r4416, %r3782;
	add.s32 	%r4418, %r4417, %r4415;
	st.global.u32 	[%r4+249856], %r4418;
	add.s32 	%r4419, %r4284, %r4405;
	add.s32 	%r4420, %r4419, %r4402;
	add.s32 	%r4421, %r4420, %r4418;
	add.s32 	%r4422, %r4421, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4397, 30;
	shr.b32 	%rhs, %r4397, 2;
	add.u32 	%r4423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4397, 19;
	shr.b32 	%rhs, %r4397, 13;
	add.u32 	%r4424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4397, 10;
	shr.b32 	%rhs, %r4397, 22;
	add.u32 	%r4425, %lhs, %rhs;
	}
	xor.b32  	%r4426, %r4424, %r4425;
	xor.b32  	%r4427, %r4426, %r4423;
	and.b32  	%r4428, %r4397, %r4360;
	or.b32  	%r4429, %r4397, %r4360;
	and.b32  	%r4430, %r4429, %r4323;
	or.b32  	%r4431, %r4430, %r4428;
	add.s32 	%r4432, %r4422, %r4286;
	add.s32 	%r4433, %r4427, %r4431;
	add.s32 	%r4434, %r4433, %r4422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4432, 26;
	shr.b32 	%rhs, %r4432, 6;
	add.u32 	%r4435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4432, 21;
	shr.b32 	%rhs, %r4432, 11;
	add.u32 	%r4436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4432, 7;
	shr.b32 	%rhs, %r4432, 25;
	add.u32 	%r4437, %lhs, %rhs;
	}
	xor.b32  	%r4438, %r4436, %r4437;
	xor.b32  	%r4439, %r4438, %r4435;
	xor.b32  	%r4440, %r4395, %r4358;
	and.b32  	%r4441, %r4432, %r4440;
	xor.b32  	%r4442, %r4441, %r4358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4381, 15;
	shr.b32 	%rhs, %r4381, 17;
	add.u32 	%r4443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4381, 13;
	shr.b32 	%rhs, %r4381, 19;
	add.u32 	%r4444, %lhs, %rhs;
	}
	shr.u32 	%r4445, %r4381, 10;
	xor.b32  	%r4446, %r4445, %r4443;
	xor.b32  	%r4447, %r4446, %r4444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3864, 25;
	shr.b32 	%rhs, %r3864, 7;
	add.u32 	%r4448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3864, 14;
	shr.b32 	%rhs, %r3864, 18;
	add.u32 	%r4449, %lhs, %rhs;
	}
	shr.u32 	%r4450, %r3864, 3;
	xor.b32  	%r4451, %r4450, %r4448;
	xor.b32  	%r4452, %r4451, %r4449;
	add.s32 	%r4453, %r4447, %r4192;
	add.s32 	%r4454, %r4453, %r3823;
	add.s32 	%r4455, %r4454, %r4452;
	st.global.u32 	[%r4+253952], %r4455;
	add.s32 	%r4456, %r4321, %r4442;
	add.s32 	%r4457, %r4456, %r4439;
	add.s32 	%r4458, %r4457, %r4455;
	add.s32 	%r4459, %r4458, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4434, 30;
	shr.b32 	%rhs, %r4434, 2;
	add.u32 	%r4460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4434, 19;
	shr.b32 	%rhs, %r4434, 13;
	add.u32 	%r4461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4434, 10;
	shr.b32 	%rhs, %r4434, 22;
	add.u32 	%r4462, %lhs, %rhs;
	}
	xor.b32  	%r4463, %r4461, %r4462;
	xor.b32  	%r4464, %r4463, %r4460;
	and.b32  	%r4465, %r4434, %r4397;
	or.b32  	%r4466, %r4434, %r4397;
	and.b32  	%r4467, %r4466, %r4360;
	or.b32  	%r4468, %r4467, %r4465;
	add.s32 	%r4469, %r4459, %r4323;
	add.s32 	%r4470, %r4464, %r4468;
	add.s32 	%r4471, %r4470, %r4459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4469, 26;
	shr.b32 	%rhs, %r4469, 6;
	add.u32 	%r4472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4469, 21;
	shr.b32 	%rhs, %r4469, 11;
	add.u32 	%r4473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4469, 7;
	shr.b32 	%rhs, %r4469, 25;
	add.u32 	%r4474, %lhs, %rhs;
	}
	xor.b32  	%r4475, %r4473, %r4474;
	xor.b32  	%r4476, %r4475, %r4472;
	xor.b32  	%r4477, %r4432, %r4395;
	and.b32  	%r4478, %r4469, %r4477;
	xor.b32  	%r4479, %r4478, %r4395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4418, 15;
	shr.b32 	%rhs, %r4418, 17;
	add.u32 	%r4480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4418, 13;
	shr.b32 	%rhs, %r4418, 19;
	add.u32 	%r4481, %lhs, %rhs;
	}
	shr.u32 	%r4482, %r4418, 10;
	xor.b32  	%r4483, %r4482, %r4480;
	xor.b32  	%r4484, %r4483, %r4481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3905, 25;
	shr.b32 	%rhs, %r3905, 7;
	add.u32 	%r4485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3905, 14;
	shr.b32 	%rhs, %r3905, 18;
	add.u32 	%r4486, %lhs, %rhs;
	}
	shr.u32 	%r4487, %r3905, 3;
	xor.b32  	%r4488, %r4487, %r4485;
	xor.b32  	%r4489, %r4488, %r4486;
	add.s32 	%r4490, %r4484, %r4233;
	add.s32 	%r4491, %r4490, %r3864;
	add.s32 	%r4492, %r4491, %r4489;
	st.global.u32 	[%r4+258048], %r4492;
	add.s32 	%r4493, %r4358, %r4479;
	add.s32 	%r4494, %r4493, %r4476;
	add.s32 	%r4495, %r4494, %r4492;
	add.s32 	%r4496, %r4495, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4471, 30;
	shr.b32 	%rhs, %r4471, 2;
	add.u32 	%r4497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4471, 19;
	shr.b32 	%rhs, %r4471, 13;
	add.u32 	%r4498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4471, 10;
	shr.b32 	%rhs, %r4471, 22;
	add.u32 	%r4499, %lhs, %rhs;
	}
	xor.b32  	%r4500, %r4498, %r4499;
	xor.b32  	%r4501, %r4500, %r4497;
	and.b32  	%r4502, %r4471, %r4434;
	or.b32  	%r4503, %r4471, %r4434;
	and.b32  	%r4504, %r4503, %r4397;
	or.b32  	%r4505, %r4504, %r4502;
	add.s32 	%r4506, %r4496, %r4360;
	add.s32 	%r4507, %r4501, %r4505;
	add.s32 	%r4508, %r4507, %r4496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4506, 26;
	shr.b32 	%rhs, %r4506, 6;
	add.u32 	%r4509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4506, 21;
	shr.b32 	%rhs, %r4506, 11;
	add.u32 	%r4510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4506, 7;
	shr.b32 	%rhs, %r4506, 25;
	add.u32 	%r4511, %lhs, %rhs;
	}
	xor.b32  	%r4512, %r4510, %r4511;
	xor.b32  	%r4513, %r4512, %r4509;
	xor.b32  	%r4514, %r4469, %r4432;
	and.b32  	%r4515, %r4506, %r4514;
	xor.b32  	%r4516, %r4515, %r4432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4455, 15;
	shr.b32 	%rhs, %r4455, 17;
	add.u32 	%r4517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4455, 13;
	shr.b32 	%rhs, %r4455, 19;
	add.u32 	%r4518, %lhs, %rhs;
	}
	shr.u32 	%r4519, %r4455, 10;
	xor.b32  	%r4520, %r4519, %r4517;
	xor.b32  	%r4521, %r4520, %r4518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3946, 25;
	shr.b32 	%rhs, %r3946, 7;
	add.u32 	%r4522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3946, 14;
	shr.b32 	%rhs, %r3946, 18;
	add.u32 	%r4523, %lhs, %rhs;
	}
	shr.u32 	%r4524, %r3946, 3;
	xor.b32  	%r4525, %r4524, %r4522;
	xor.b32  	%r4526, %r4525, %r4523;
	add.s32 	%r4527, %r4521, %r4270;
	add.s32 	%r4528, %r4527, %r3905;
	add.s32 	%r4529, %r4528, %r4526;
	st.global.u32 	[%r4+262144], %r4529;
	add.s32 	%r4530, %r4395, %r4516;
	add.s32 	%r4531, %r4530, %r4513;
	add.s32 	%r4532, %r4531, %r4529;
	add.s32 	%r4533, %r4532, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4508, 30;
	shr.b32 	%rhs, %r4508, 2;
	add.u32 	%r4534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4508, 19;
	shr.b32 	%rhs, %r4508, 13;
	add.u32 	%r4535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4508, 10;
	shr.b32 	%rhs, %r4508, 22;
	add.u32 	%r4536, %lhs, %rhs;
	}
	xor.b32  	%r4537, %r4535, %r4536;
	xor.b32  	%r4538, %r4537, %r4534;
	and.b32  	%r4539, %r4508, %r4471;
	or.b32  	%r4540, %r4508, %r4471;
	and.b32  	%r4541, %r4540, %r4434;
	or.b32  	%r4542, %r4541, %r4539;
	add.s32 	%r4543, %r4533, %r4397;
	add.s32 	%r4544, %r4538, %r4542;
	add.s32 	%r4545, %r4544, %r4533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4543, 26;
	shr.b32 	%rhs, %r4543, 6;
	add.u32 	%r4546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4543, 21;
	shr.b32 	%rhs, %r4543, 11;
	add.u32 	%r4547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4543, 7;
	shr.b32 	%rhs, %r4543, 25;
	add.u32 	%r4548, %lhs, %rhs;
	}
	xor.b32  	%r4549, %r4547, %r4548;
	xor.b32  	%r4550, %r4549, %r4546;
	xor.b32  	%r4551, %r4506, %r4469;
	and.b32  	%r4552, %r4543, %r4551;
	xor.b32  	%r4553, %r4552, %r4469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4492, 15;
	shr.b32 	%rhs, %r4492, 17;
	add.u32 	%r4554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4492, 13;
	shr.b32 	%rhs, %r4492, 19;
	add.u32 	%r4555, %lhs, %rhs;
	}
	shr.u32 	%r4556, %r4492, 10;
	xor.b32  	%r4557, %r4556, %r4554;
	xor.b32  	%r4558, %r4557, %r4555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 25;
	shr.b32 	%rhs, %r3987, 7;
	add.u32 	%r4559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3987, 14;
	shr.b32 	%rhs, %r3987, 18;
	add.u32 	%r4560, %lhs, %rhs;
	}
	shr.u32 	%r4561, %r3987, 3;
	xor.b32  	%r4562, %r4561, %r4559;
	xor.b32  	%r4563, %r4562, %r4560;
	add.s32 	%r4564, %r4558, %r4307;
	add.s32 	%r4565, %r4564, %r3946;
	add.s32 	%r4566, %r4565, %r4563;
	st.global.u32 	[%r4+266240], %r4566;
	add.s32 	%r4567, %r4432, %r4553;
	add.s32 	%r4568, %r4567, %r4550;
	add.s32 	%r4569, %r4568, %r4566;
	add.s32 	%r4570, %r4569, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4545, 30;
	shr.b32 	%rhs, %r4545, 2;
	add.u32 	%r4571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4545, 19;
	shr.b32 	%rhs, %r4545, 13;
	add.u32 	%r4572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4545, 10;
	shr.b32 	%rhs, %r4545, 22;
	add.u32 	%r4573, %lhs, %rhs;
	}
	xor.b32  	%r4574, %r4572, %r4573;
	xor.b32  	%r4575, %r4574, %r4571;
	and.b32  	%r4576, %r4545, %r4508;
	or.b32  	%r4577, %r4545, %r4508;
	and.b32  	%r4578, %r4577, %r4471;
	or.b32  	%r4579, %r4578, %r4576;
	add.s32 	%r4580, %r4570, %r4434;
	add.s32 	%r4581, %r4575, %r4579;
	add.s32 	%r4582, %r4581, %r4570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4580, 26;
	shr.b32 	%rhs, %r4580, 6;
	add.u32 	%r4583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4580, 21;
	shr.b32 	%rhs, %r4580, 11;
	add.u32 	%r4584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4580, 7;
	shr.b32 	%rhs, %r4580, 25;
	add.u32 	%r4585, %lhs, %rhs;
	}
	xor.b32  	%r4586, %r4584, %r4585;
	xor.b32  	%r4587, %r4586, %r4583;
	xor.b32  	%r4588, %r4543, %r4506;
	and.b32  	%r4589, %r4580, %r4588;
	xor.b32  	%r4590, %r4589, %r4506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4529, 15;
	shr.b32 	%rhs, %r4529, 17;
	add.u32 	%r4591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4529, 13;
	shr.b32 	%rhs, %r4529, 19;
	add.u32 	%r4592, %lhs, %rhs;
	}
	shr.u32 	%r4593, %r4529, 10;
	xor.b32  	%r4594, %r4593, %r4591;
	xor.b32  	%r4595, %r4594, %r4592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 25;
	shr.b32 	%rhs, %r4028, 7;
	add.u32 	%r4596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 14;
	shr.b32 	%rhs, %r4028, 18;
	add.u32 	%r4597, %lhs, %rhs;
	}
	shr.u32 	%r4598, %r4028, 3;
	xor.b32  	%r4599, %r4598, %r4596;
	xor.b32  	%r4600, %r4599, %r4597;
	add.s32 	%r4601, %r4595, %r4344;
	add.s32 	%r4602, %r4601, %r3987;
	add.s32 	%r4603, %r4602, %r4600;
	st.global.u32 	[%r4+270336], %r4603;
	add.s32 	%r4604, %r4469, %r4590;
	add.s32 	%r4605, %r4604, %r4587;
	add.s32 	%r4606, %r4605, %r4603;
	add.s32 	%r4607, %r4606, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4582, 30;
	shr.b32 	%rhs, %r4582, 2;
	add.u32 	%r4608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4582, 19;
	shr.b32 	%rhs, %r4582, 13;
	add.u32 	%r4609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4582, 10;
	shr.b32 	%rhs, %r4582, 22;
	add.u32 	%r4610, %lhs, %rhs;
	}
	xor.b32  	%r4611, %r4609, %r4610;
	xor.b32  	%r4612, %r4611, %r4608;
	and.b32  	%r4613, %r4582, %r4545;
	or.b32  	%r4614, %r4582, %r4545;
	and.b32  	%r4615, %r4614, %r4508;
	or.b32  	%r4616, %r4615, %r4613;
	add.s32 	%r4617, %r4607, %r4471;
	add.s32 	%r4618, %r4612, %r4616;
	add.s32 	%r4619, %r4618, %r4607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4617, 26;
	shr.b32 	%rhs, %r4617, 6;
	add.u32 	%r4620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4617, 21;
	shr.b32 	%rhs, %r4617, 11;
	add.u32 	%r4621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4617, 7;
	shr.b32 	%rhs, %r4617, 25;
	add.u32 	%r4622, %lhs, %rhs;
	}
	xor.b32  	%r4623, %r4621, %r4622;
	xor.b32  	%r4624, %r4623, %r4620;
	xor.b32  	%r4625, %r4580, %r4543;
	and.b32  	%r4626, %r4617, %r4625;
	xor.b32  	%r4627, %r4626, %r4543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4566, 15;
	shr.b32 	%rhs, %r4566, 17;
	add.u32 	%r4628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4566, 13;
	shr.b32 	%rhs, %r4566, 19;
	add.u32 	%r4629, %lhs, %rhs;
	}
	shr.u32 	%r4630, %r4566, 10;
	xor.b32  	%r4631, %r4630, %r4628;
	xor.b32  	%r4632, %r4631, %r4629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4069, 25;
	shr.b32 	%rhs, %r4069, 7;
	add.u32 	%r4633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4069, 14;
	shr.b32 	%rhs, %r4069, 18;
	add.u32 	%r4634, %lhs, %rhs;
	}
	shr.u32 	%r4635, %r4069, 3;
	xor.b32  	%r4636, %r4635, %r4633;
	xor.b32  	%r4637, %r4636, %r4634;
	add.s32 	%r4638, %r4632, %r4381;
	add.s32 	%r4639, %r4638, %r4028;
	add.s32 	%r4640, %r4639, %r4637;
	st.global.u32 	[%r4+274432], %r4640;
	add.s32 	%r4641, %r4506, %r4627;
	add.s32 	%r4642, %r4641, %r4624;
	add.s32 	%r4643, %r4642, %r4640;
	add.s32 	%r4644, %r4643, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4619, 30;
	shr.b32 	%rhs, %r4619, 2;
	add.u32 	%r4645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4619, 19;
	shr.b32 	%rhs, %r4619, 13;
	add.u32 	%r4646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4619, 10;
	shr.b32 	%rhs, %r4619, 22;
	add.u32 	%r4647, %lhs, %rhs;
	}
	xor.b32  	%r4648, %r4646, %r4647;
	xor.b32  	%r4649, %r4648, %r4645;
	and.b32  	%r4650, %r4619, %r4582;
	or.b32  	%r4651, %r4619, %r4582;
	and.b32  	%r4652, %r4651, %r4545;
	or.b32  	%r4653, %r4652, %r4650;
	add.s32 	%r4654, %r4644, %r4508;
	add.s32 	%r4655, %r4649, %r4653;
	add.s32 	%r4656, %r4655, %r4644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4654, 26;
	shr.b32 	%rhs, %r4654, 6;
	add.u32 	%r4657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4654, 21;
	shr.b32 	%rhs, %r4654, 11;
	add.u32 	%r4658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4654, 7;
	shr.b32 	%rhs, %r4654, 25;
	add.u32 	%r4659, %lhs, %rhs;
	}
	xor.b32  	%r4660, %r4658, %r4659;
	xor.b32  	%r4661, %r4660, %r4657;
	xor.b32  	%r4662, %r4617, %r4580;
	and.b32  	%r4663, %r4654, %r4662;
	xor.b32  	%r4664, %r4663, %r4580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4603, 15;
	shr.b32 	%rhs, %r4603, 17;
	add.u32 	%r4665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4603, 13;
	shr.b32 	%rhs, %r4603, 19;
	add.u32 	%r4666, %lhs, %rhs;
	}
	shr.u32 	%r4667, %r4603, 10;
	xor.b32  	%r4668, %r4667, %r4665;
	xor.b32  	%r4669, %r4668, %r4666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4110, 25;
	shr.b32 	%rhs, %r4110, 7;
	add.u32 	%r4670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4110, 14;
	shr.b32 	%rhs, %r4110, 18;
	add.u32 	%r4671, %lhs, %rhs;
	}
	shr.u32 	%r4672, %r4110, 3;
	xor.b32  	%r4673, %r4672, %r4670;
	xor.b32  	%r4674, %r4673, %r4671;
	add.s32 	%r4675, %r4669, %r4418;
	add.s32 	%r4676, %r4675, %r4069;
	add.s32 	%r4677, %r4676, %r4674;
	st.global.u32 	[%r4+278528], %r4677;
	add.s32 	%r4678, %r4543, %r4664;
	add.s32 	%r4679, %r4678, %r4661;
	add.s32 	%r4680, %r4679, %r4677;
	add.s32 	%r4681, %r4680, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4656, 30;
	shr.b32 	%rhs, %r4656, 2;
	add.u32 	%r4682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4656, 19;
	shr.b32 	%rhs, %r4656, 13;
	add.u32 	%r4683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4656, 10;
	shr.b32 	%rhs, %r4656, 22;
	add.u32 	%r4684, %lhs, %rhs;
	}
	xor.b32  	%r4685, %r4683, %r4684;
	xor.b32  	%r4686, %r4685, %r4682;
	and.b32  	%r4687, %r4656, %r4619;
	or.b32  	%r4688, %r4656, %r4619;
	and.b32  	%r4689, %r4688, %r4582;
	or.b32  	%r4690, %r4689, %r4687;
	add.s32 	%r4691, %r4681, %r4545;
	add.s32 	%r4692, %r4686, %r4690;
	add.s32 	%r4693, %r4692, %r4681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4691, 26;
	shr.b32 	%rhs, %r4691, 6;
	add.u32 	%r4694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4691, 21;
	shr.b32 	%rhs, %r4691, 11;
	add.u32 	%r4695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4691, 7;
	shr.b32 	%rhs, %r4691, 25;
	add.u32 	%r4696, %lhs, %rhs;
	}
	xor.b32  	%r4697, %r4695, %r4696;
	xor.b32  	%r4698, %r4697, %r4694;
	xor.b32  	%r4699, %r4654, %r4617;
	and.b32  	%r4700, %r4691, %r4699;
	xor.b32  	%r4701, %r4700, %r4617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4640, 15;
	shr.b32 	%rhs, %r4640, 17;
	add.u32 	%r4702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4640, 13;
	shr.b32 	%rhs, %r4640, 19;
	add.u32 	%r4703, %lhs, %rhs;
	}
	shr.u32 	%r4704, %r4640, 10;
	xor.b32  	%r4705, %r4704, %r4702;
	xor.b32  	%r4706, %r4705, %r4703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4151, 25;
	shr.b32 	%rhs, %r4151, 7;
	add.u32 	%r4707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4151, 14;
	shr.b32 	%rhs, %r4151, 18;
	add.u32 	%r4708, %lhs, %rhs;
	}
	shr.u32 	%r4709, %r4151, 3;
	xor.b32  	%r4710, %r4709, %r4707;
	xor.b32  	%r4711, %r4710, %r4708;
	add.s32 	%r4712, %r4706, %r4455;
	add.s32 	%r4713, %r4712, %r4110;
	add.s32 	%r4714, %r4713, %r4711;
	st.global.u32 	[%r4+282624], %r4714;
	add.s32 	%r4715, %r4580, %r4701;
	add.s32 	%r4716, %r4715, %r4698;
	add.s32 	%r4717, %r4716, %r4714;
	add.s32 	%r4718, %r4717, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4693, 30;
	shr.b32 	%rhs, %r4693, 2;
	add.u32 	%r4719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4693, 19;
	shr.b32 	%rhs, %r4693, 13;
	add.u32 	%r4720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4693, 10;
	shr.b32 	%rhs, %r4693, 22;
	add.u32 	%r4721, %lhs, %rhs;
	}
	xor.b32  	%r4722, %r4720, %r4721;
	xor.b32  	%r4723, %r4722, %r4719;
	and.b32  	%r4724, %r4693, %r4656;
	or.b32  	%r4725, %r4693, %r4656;
	and.b32  	%r4726, %r4725, %r4619;
	or.b32  	%r4727, %r4726, %r4724;
	add.s32 	%r4728, %r4718, %r4582;
	add.s32 	%r4729, %r4723, %r4727;
	add.s32 	%r4730, %r4729, %r4718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4728, 26;
	shr.b32 	%rhs, %r4728, 6;
	add.u32 	%r4731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4728, 21;
	shr.b32 	%rhs, %r4728, 11;
	add.u32 	%r4732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4728, 7;
	shr.b32 	%rhs, %r4728, 25;
	add.u32 	%r4733, %lhs, %rhs;
	}
	xor.b32  	%r4734, %r4732, %r4733;
	xor.b32  	%r4735, %r4734, %r4731;
	xor.b32  	%r4736, %r4691, %r4654;
	and.b32  	%r4737, %r4728, %r4736;
	xor.b32  	%r4738, %r4737, %r4654;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4677, 15;
	shr.b32 	%rhs, %r4677, 17;
	add.u32 	%r4739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4677, 13;
	shr.b32 	%rhs, %r4677, 19;
	add.u32 	%r4740, %lhs, %rhs;
	}
	shr.u32 	%r4741, %r4677, 10;
	xor.b32  	%r4742, %r4741, %r4739;
	xor.b32  	%r4743, %r4742, %r4740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4192, 25;
	shr.b32 	%rhs, %r4192, 7;
	add.u32 	%r4744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4192, 14;
	shr.b32 	%rhs, %r4192, 18;
	add.u32 	%r4745, %lhs, %rhs;
	}
	shr.u32 	%r4746, %r4192, 3;
	xor.b32  	%r4747, %r4746, %r4744;
	xor.b32  	%r4748, %r4747, %r4745;
	add.s32 	%r4749, %r4743, %r4492;
	add.s32 	%r4750, %r4749, %r4151;
	add.s32 	%r4751, %r4750, %r4748;
	st.global.u32 	[%r4+286720], %r4751;
	add.s32 	%r4752, %r4617, %r4738;
	add.s32 	%r4753, %r4752, %r4735;
	add.s32 	%r4754, %r4753, %r4751;
	add.s32 	%r4755, %r4754, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4730, 30;
	shr.b32 	%rhs, %r4730, 2;
	add.u32 	%r4756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4730, 19;
	shr.b32 	%rhs, %r4730, 13;
	add.u32 	%r4757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4730, 10;
	shr.b32 	%rhs, %r4730, 22;
	add.u32 	%r4758, %lhs, %rhs;
	}
	xor.b32  	%r4759, %r4757, %r4758;
	xor.b32  	%r4760, %r4759, %r4756;
	and.b32  	%r4761, %r4730, %r4693;
	or.b32  	%r4762, %r4730, %r4693;
	and.b32  	%r4763, %r4762, %r4656;
	or.b32  	%r4764, %r4763, %r4761;
	add.s32 	%r4765, %r4755, %r4619;
	add.s32 	%r4766, %r4760, %r4764;
	add.s32 	%r4767, %r4766, %r4755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4765, 26;
	shr.b32 	%rhs, %r4765, 6;
	add.u32 	%r4768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4765, 21;
	shr.b32 	%rhs, %r4765, 11;
	add.u32 	%r4769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4765, 7;
	shr.b32 	%rhs, %r4765, 25;
	add.u32 	%r4770, %lhs, %rhs;
	}
	xor.b32  	%r4771, %r4769, %r4770;
	xor.b32  	%r4772, %r4771, %r4768;
	xor.b32  	%r4773, %r4728, %r4691;
	and.b32  	%r4774, %r4765, %r4773;
	xor.b32  	%r4775, %r4774, %r4691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4714, 15;
	shr.b32 	%rhs, %r4714, 17;
	add.u32 	%r4776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4714, 13;
	shr.b32 	%rhs, %r4714, 19;
	add.u32 	%r4777, %lhs, %rhs;
	}
	shr.u32 	%r4778, %r4714, 10;
	xor.b32  	%r4779, %r4778, %r4776;
	xor.b32  	%r4780, %r4779, %r4777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4233, 25;
	shr.b32 	%rhs, %r4233, 7;
	add.u32 	%r4781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4233, 14;
	shr.b32 	%rhs, %r4233, 18;
	add.u32 	%r4782, %lhs, %rhs;
	}
	shr.u32 	%r4783, %r4233, 3;
	xor.b32  	%r4784, %r4783, %r4781;
	xor.b32  	%r4785, %r4784, %r4782;
	add.s32 	%r4786, %r4780, %r4529;
	add.s32 	%r4787, %r4786, %r4192;
	add.s32 	%r4788, %r4787, %r4785;
	st.global.u32 	[%r4+290816], %r4788;
	add.s32 	%r4789, %r4654, %r4775;
	add.s32 	%r4790, %r4789, %r4772;
	add.s32 	%r4791, %r4790, %r4788;
	add.s32 	%r4792, %r4791, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4767, 30;
	shr.b32 	%rhs, %r4767, 2;
	add.u32 	%r4793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4767, 19;
	shr.b32 	%rhs, %r4767, 13;
	add.u32 	%r4794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4767, 10;
	shr.b32 	%rhs, %r4767, 22;
	add.u32 	%r4795, %lhs, %rhs;
	}
	xor.b32  	%r4796, %r4794, %r4795;
	xor.b32  	%r4797, %r4796, %r4793;
	and.b32  	%r4798, %r4767, %r4730;
	or.b32  	%r4799, %r4767, %r4730;
	and.b32  	%r4800, %r4799, %r4693;
	or.b32  	%r4801, %r4800, %r4798;
	add.s32 	%r4802, %r4792, %r4656;
	add.s32 	%r4803, %r4797, %r4801;
	add.s32 	%r4804, %r4803, %r4792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4802, 26;
	shr.b32 	%rhs, %r4802, 6;
	add.u32 	%r4805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4802, 21;
	shr.b32 	%rhs, %r4802, 11;
	add.u32 	%r4806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4802, 7;
	shr.b32 	%rhs, %r4802, 25;
	add.u32 	%r4807, %lhs, %rhs;
	}
	xor.b32  	%r4808, %r4806, %r4807;
	xor.b32  	%r4809, %r4808, %r4805;
	xor.b32  	%r4810, %r4765, %r4728;
	and.b32  	%r4811, %r4802, %r4810;
	xor.b32  	%r4812, %r4811, %r4728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4751, 15;
	shr.b32 	%rhs, %r4751, 17;
	add.u32 	%r4813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4751, 13;
	shr.b32 	%rhs, %r4751, 19;
	add.u32 	%r4814, %lhs, %rhs;
	}
	shr.u32 	%r4815, %r4751, 10;
	xor.b32  	%r4816, %r4815, %r4813;
	xor.b32  	%r4817, %r4816, %r4814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4270, 25;
	shr.b32 	%rhs, %r4270, 7;
	add.u32 	%r4818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4270, 14;
	shr.b32 	%rhs, %r4270, 18;
	add.u32 	%r4819, %lhs, %rhs;
	}
	shr.u32 	%r4820, %r4270, 3;
	xor.b32  	%r4821, %r4820, %r4818;
	xor.b32  	%r4822, %r4821, %r4819;
	add.s32 	%r4823, %r4817, %r4566;
	add.s32 	%r4824, %r4823, %r4233;
	add.s32 	%r4825, %r4824, %r4822;
	st.global.u32 	[%r4+294912], %r4825;
	add.s32 	%r4826, %r4691, %r4812;
	add.s32 	%r4827, %r4826, %r4809;
	add.s32 	%r4828, %r4827, %r4825;
	add.s32 	%r4829, %r4828, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4804, 30;
	shr.b32 	%rhs, %r4804, 2;
	add.u32 	%r4830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4804, 19;
	shr.b32 	%rhs, %r4804, 13;
	add.u32 	%r4831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4804, 10;
	shr.b32 	%rhs, %r4804, 22;
	add.u32 	%r4832, %lhs, %rhs;
	}
	xor.b32  	%r4833, %r4831, %r4832;
	xor.b32  	%r4834, %r4833, %r4830;
	and.b32  	%r4835, %r4804, %r4767;
	or.b32  	%r4836, %r4804, %r4767;
	and.b32  	%r4837, %r4836, %r4730;
	or.b32  	%r4838, %r4837, %r4835;
	add.s32 	%r4839, %r4829, %r4693;
	add.s32 	%r4840, %r4834, %r4838;
	add.s32 	%r4841, %r4840, %r4829;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4839, 26;
	shr.b32 	%rhs, %r4839, 6;
	add.u32 	%r4842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4839, 21;
	shr.b32 	%rhs, %r4839, 11;
	add.u32 	%r4843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4839, 7;
	shr.b32 	%rhs, %r4839, 25;
	add.u32 	%r4844, %lhs, %rhs;
	}
	xor.b32  	%r4845, %r4843, %r4844;
	xor.b32  	%r4846, %r4845, %r4842;
	xor.b32  	%r4847, %r4802, %r4765;
	and.b32  	%r4848, %r4839, %r4847;
	xor.b32  	%r4849, %r4848, %r4765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4788, 15;
	shr.b32 	%rhs, %r4788, 17;
	add.u32 	%r4850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4788, 13;
	shr.b32 	%rhs, %r4788, 19;
	add.u32 	%r4851, %lhs, %rhs;
	}
	shr.u32 	%r4852, %r4788, 10;
	xor.b32  	%r4853, %r4852, %r4850;
	xor.b32  	%r4854, %r4853, %r4851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4307, 25;
	shr.b32 	%rhs, %r4307, 7;
	add.u32 	%r4855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4307, 14;
	shr.b32 	%rhs, %r4307, 18;
	add.u32 	%r4856, %lhs, %rhs;
	}
	shr.u32 	%r4857, %r4307, 3;
	xor.b32  	%r4858, %r4857, %r4855;
	xor.b32  	%r4859, %r4858, %r4856;
	add.s32 	%r4860, %r4854, %r4603;
	add.s32 	%r4861, %r4860, %r4270;
	add.s32 	%r4862, %r4861, %r4859;
	st.global.u32 	[%r4+299008], %r4862;
	add.s32 	%r4863, %r4728, %r4849;
	add.s32 	%r4864, %r4863, %r4846;
	add.s32 	%r4865, %r4864, %r4862;
	add.s32 	%r4866, %r4865, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4841, 30;
	shr.b32 	%rhs, %r4841, 2;
	add.u32 	%r4867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4841, 19;
	shr.b32 	%rhs, %r4841, 13;
	add.u32 	%r4868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4841, 10;
	shr.b32 	%rhs, %r4841, 22;
	add.u32 	%r4869, %lhs, %rhs;
	}
	xor.b32  	%r4870, %r4868, %r4869;
	xor.b32  	%r4871, %r4870, %r4867;
	and.b32  	%r4872, %r4841, %r4804;
	or.b32  	%r4873, %r4841, %r4804;
	and.b32  	%r4874, %r4873, %r4767;
	or.b32  	%r4875, %r4874, %r4872;
	add.s32 	%r4876, %r4866, %r4730;
	add.s32 	%r4877, %r4871, %r4875;
	add.s32 	%r4878, %r4877, %r4866;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4876, 26;
	shr.b32 	%rhs, %r4876, 6;
	add.u32 	%r4879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4876, 21;
	shr.b32 	%rhs, %r4876, 11;
	add.u32 	%r4880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4876, 7;
	shr.b32 	%rhs, %r4876, 25;
	add.u32 	%r4881, %lhs, %rhs;
	}
	xor.b32  	%r4882, %r4880, %r4881;
	xor.b32  	%r4883, %r4882, %r4879;
	xor.b32  	%r4884, %r4839, %r4802;
	and.b32  	%r4885, %r4876, %r4884;
	xor.b32  	%r4886, %r4885, %r4802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 15;
	shr.b32 	%rhs, %r4825, 17;
	add.u32 	%r4887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 13;
	shr.b32 	%rhs, %r4825, 19;
	add.u32 	%r4888, %lhs, %rhs;
	}
	shr.u32 	%r4889, %r4825, 10;
	xor.b32  	%r4890, %r4889, %r4887;
	xor.b32  	%r4891, %r4890, %r4888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 25;
	shr.b32 	%rhs, %r4344, 7;
	add.u32 	%r4892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4344, 14;
	shr.b32 	%rhs, %r4344, 18;
	add.u32 	%r4893, %lhs, %rhs;
	}
	shr.u32 	%r4894, %r4344, 3;
	xor.b32  	%r4895, %r4894, %r4892;
	xor.b32  	%r4896, %r4895, %r4893;
	add.s32 	%r4897, %r4891, %r4640;
	add.s32 	%r4898, %r4897, %r4307;
	add.s32 	%r4899, %r4898, %r4896;
	st.global.u32 	[%r4+303104], %r4899;
	add.s32 	%r4900, %r4765, %r4886;
	add.s32 	%r4901, %r4900, %r4883;
	add.s32 	%r4902, %r4901, %r4899;
	add.s32 	%r4903, %r4902, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4878, 30;
	shr.b32 	%rhs, %r4878, 2;
	add.u32 	%r4904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4878, 19;
	shr.b32 	%rhs, %r4878, 13;
	add.u32 	%r4905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4878, 10;
	shr.b32 	%rhs, %r4878, 22;
	add.u32 	%r4906, %lhs, %rhs;
	}
	xor.b32  	%r4907, %r4905, %r4906;
	xor.b32  	%r4908, %r4907, %r4904;
	and.b32  	%r4909, %r4878, %r4841;
	or.b32  	%r4910, %r4878, %r4841;
	and.b32  	%r4911, %r4910, %r4804;
	or.b32  	%r4912, %r4911, %r4909;
	add.s32 	%r4913, %r4903, %r4767;
	add.s32 	%r4914, %r4908, %r4912;
	add.s32 	%r4915, %r4914, %r4903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4913, 26;
	shr.b32 	%rhs, %r4913, 6;
	add.u32 	%r4916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4913, 21;
	shr.b32 	%rhs, %r4913, 11;
	add.u32 	%r4917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4913, 7;
	shr.b32 	%rhs, %r4913, 25;
	add.u32 	%r4918, %lhs, %rhs;
	}
	xor.b32  	%r4919, %r4917, %r4918;
	xor.b32  	%r4920, %r4919, %r4916;
	xor.b32  	%r4921, %r4876, %r4839;
	and.b32  	%r4922, %r4913, %r4921;
	xor.b32  	%r4923, %r4922, %r4839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4862, 15;
	shr.b32 	%rhs, %r4862, 17;
	add.u32 	%r4924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4862, 13;
	shr.b32 	%rhs, %r4862, 19;
	add.u32 	%r4925, %lhs, %rhs;
	}
	shr.u32 	%r4926, %r4862, 10;
	xor.b32  	%r4927, %r4926, %r4924;
	xor.b32  	%r4928, %r4927, %r4925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4381, 25;
	shr.b32 	%rhs, %r4381, 7;
	add.u32 	%r4929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4381, 14;
	shr.b32 	%rhs, %r4381, 18;
	add.u32 	%r4930, %lhs, %rhs;
	}
	shr.u32 	%r4931, %r4381, 3;
	xor.b32  	%r4932, %r4931, %r4929;
	xor.b32  	%r4933, %r4932, %r4930;
	add.s32 	%r4934, %r4928, %r4677;
	add.s32 	%r4935, %r4934, %r4344;
	add.s32 	%r4936, %r4935, %r4933;
	st.global.u32 	[%r4+307200], %r4936;
	add.s32 	%r4937, %r4802, %r4923;
	add.s32 	%r4938, %r4937, %r4920;
	add.s32 	%r4939, %r4938, %r4936;
	add.s32 	%r4940, %r4939, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4915, 30;
	shr.b32 	%rhs, %r4915, 2;
	add.u32 	%r4941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4915, 19;
	shr.b32 	%rhs, %r4915, 13;
	add.u32 	%r4942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4915, 10;
	shr.b32 	%rhs, %r4915, 22;
	add.u32 	%r4943, %lhs, %rhs;
	}
	xor.b32  	%r4944, %r4942, %r4943;
	xor.b32  	%r4945, %r4944, %r4941;
	and.b32  	%r4946, %r4915, %r4878;
	or.b32  	%r4947, %r4915, %r4878;
	and.b32  	%r4948, %r4947, %r4841;
	or.b32  	%r4949, %r4948, %r4946;
	add.s32 	%r4950, %r4940, %r4804;
	add.s32 	%r4951, %r4945, %r4949;
	add.s32 	%r4952, %r4951, %r4940;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4950, 26;
	shr.b32 	%rhs, %r4950, 6;
	add.u32 	%r4953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4950, 21;
	shr.b32 	%rhs, %r4950, 11;
	add.u32 	%r4954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4950, 7;
	shr.b32 	%rhs, %r4950, 25;
	add.u32 	%r4955, %lhs, %rhs;
	}
	xor.b32  	%r4956, %r4954, %r4955;
	xor.b32  	%r4957, %r4956, %r4953;
	xor.b32  	%r4958, %r4913, %r4876;
	and.b32  	%r4959, %r4950, %r4958;
	xor.b32  	%r4960, %r4959, %r4876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4899, 15;
	shr.b32 	%rhs, %r4899, 17;
	add.u32 	%r4961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4899, 13;
	shr.b32 	%rhs, %r4899, 19;
	add.u32 	%r4962, %lhs, %rhs;
	}
	shr.u32 	%r4963, %r4899, 10;
	xor.b32  	%r4964, %r4963, %r4961;
	xor.b32  	%r4965, %r4964, %r4962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4418, 25;
	shr.b32 	%rhs, %r4418, 7;
	add.u32 	%r4966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4418, 14;
	shr.b32 	%rhs, %r4418, 18;
	add.u32 	%r4967, %lhs, %rhs;
	}
	shr.u32 	%r4968, %r4418, 3;
	xor.b32  	%r4969, %r4968, %r4966;
	xor.b32  	%r4970, %r4969, %r4967;
	add.s32 	%r4971, %r4965, %r4714;
	add.s32 	%r4972, %r4971, %r4381;
	add.s32 	%r4973, %r4972, %r4970;
	st.global.u32 	[%r4+311296], %r4973;
	add.s32 	%r4974, %r4839, %r4960;
	add.s32 	%r4975, %r4974, %r4957;
	add.s32 	%r4976, %r4975, %r4973;
	add.s32 	%r4977, %r4976, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4952, 30;
	shr.b32 	%rhs, %r4952, 2;
	add.u32 	%r4978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4952, 19;
	shr.b32 	%rhs, %r4952, 13;
	add.u32 	%r4979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4952, 10;
	shr.b32 	%rhs, %r4952, 22;
	add.u32 	%r4980, %lhs, %rhs;
	}
	xor.b32  	%r4981, %r4979, %r4980;
	xor.b32  	%r4982, %r4981, %r4978;
	and.b32  	%r4983, %r4952, %r4915;
	or.b32  	%r4984, %r4952, %r4915;
	and.b32  	%r4985, %r4984, %r4878;
	or.b32  	%r4986, %r4985, %r4983;
	add.s32 	%r4987, %r4977, %r4841;
	add.s32 	%r4988, %r4982, %r4986;
	add.s32 	%r4989, %r4988, %r4977;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4987, 26;
	shr.b32 	%rhs, %r4987, 6;
	add.u32 	%r4990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4987, 21;
	shr.b32 	%rhs, %r4987, 11;
	add.u32 	%r4991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4987, 7;
	shr.b32 	%rhs, %r4987, 25;
	add.u32 	%r4992, %lhs, %rhs;
	}
	xor.b32  	%r4993, %r4991, %r4992;
	xor.b32  	%r4994, %r4993, %r4990;
	xor.b32  	%r4995, %r4950, %r4913;
	and.b32  	%r4996, %r4987, %r4995;
	xor.b32  	%r4997, %r4996, %r4913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4936, 15;
	shr.b32 	%rhs, %r4936, 17;
	add.u32 	%r4998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4936, 13;
	shr.b32 	%rhs, %r4936, 19;
	add.u32 	%r4999, %lhs, %rhs;
	}
	shr.u32 	%r5000, %r4936, 10;
	xor.b32  	%r5001, %r5000, %r4998;
	xor.b32  	%r5002, %r5001, %r4999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4455, 25;
	shr.b32 	%rhs, %r4455, 7;
	add.u32 	%r5003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4455, 14;
	shr.b32 	%rhs, %r4455, 18;
	add.u32 	%r5004, %lhs, %rhs;
	}
	shr.u32 	%r5005, %r4455, 3;
	xor.b32  	%r5006, %r5005, %r5003;
	xor.b32  	%r5007, %r5006, %r5004;
	add.s32 	%r5008, %r5002, %r4751;
	add.s32 	%r5009, %r5008, %r4418;
	add.s32 	%r5010, %r5009, %r5007;
	st.global.u32 	[%r4+315392], %r5010;
	add.s32 	%r5011, %r4876, %r4997;
	add.s32 	%r5012, %r5011, %r4994;
	add.s32 	%r5013, %r5012, %r5010;
	add.s32 	%r5014, %r5013, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4989, 30;
	shr.b32 	%rhs, %r4989, 2;
	add.u32 	%r5015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4989, 19;
	shr.b32 	%rhs, %r4989, 13;
	add.u32 	%r5016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4989, 10;
	shr.b32 	%rhs, %r4989, 22;
	add.u32 	%r5017, %lhs, %rhs;
	}
	xor.b32  	%r5018, %r5016, %r5017;
	xor.b32  	%r5019, %r5018, %r5015;
	and.b32  	%r5020, %r4989, %r4952;
	or.b32  	%r5021, %r4989, %r4952;
	and.b32  	%r5022, %r5021, %r4915;
	or.b32  	%r5023, %r5022, %r5020;
	add.s32 	%r5024, %r5014, %r4878;
	add.s32 	%r5025, %r5019, %r5023;
	add.s32 	%r5026, %r5025, %r5014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 26;
	shr.b32 	%rhs, %r5024, 6;
	add.u32 	%r5027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 21;
	shr.b32 	%rhs, %r5024, 11;
	add.u32 	%r5028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5024, 7;
	shr.b32 	%rhs, %r5024, 25;
	add.u32 	%r5029, %lhs, %rhs;
	}
	xor.b32  	%r5030, %r5028, %r5029;
	xor.b32  	%r5031, %r5030, %r5027;
	xor.b32  	%r5032, %r4987, %r4950;
	and.b32  	%r5033, %r5024, %r5032;
	xor.b32  	%r5034, %r5033, %r4950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4973, 15;
	shr.b32 	%rhs, %r4973, 17;
	add.u32 	%r5035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4973, 13;
	shr.b32 	%rhs, %r4973, 19;
	add.u32 	%r5036, %lhs, %rhs;
	}
	shr.u32 	%r5037, %r4973, 10;
	xor.b32  	%r5038, %r5037, %r5035;
	xor.b32  	%r5039, %r5038, %r5036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4492, 25;
	shr.b32 	%rhs, %r4492, 7;
	add.u32 	%r5040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4492, 14;
	shr.b32 	%rhs, %r4492, 18;
	add.u32 	%r5041, %lhs, %rhs;
	}
	shr.u32 	%r5042, %r4492, 3;
	xor.b32  	%r5043, %r5042, %r5040;
	xor.b32  	%r5044, %r5043, %r5041;
	add.s32 	%r5045, %r5039, %r4788;
	add.s32 	%r5046, %r5045, %r4455;
	add.s32 	%r5047, %r5046, %r5044;
	st.global.u32 	[%r4+319488], %r5047;
	add.s32 	%r5048, %r4913, %r5034;
	add.s32 	%r5049, %r5048, %r5031;
	add.s32 	%r5050, %r5049, %r5047;
	add.s32 	%r5051, %r5050, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5026, 30;
	shr.b32 	%rhs, %r5026, 2;
	add.u32 	%r5052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5026, 19;
	shr.b32 	%rhs, %r5026, 13;
	add.u32 	%r5053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5026, 10;
	shr.b32 	%rhs, %r5026, 22;
	add.u32 	%r5054, %lhs, %rhs;
	}
	xor.b32  	%r5055, %r5053, %r5054;
	xor.b32  	%r5056, %r5055, %r5052;
	and.b32  	%r5057, %r5026, %r4989;
	or.b32  	%r5058, %r5026, %r4989;
	and.b32  	%r5059, %r5058, %r4952;
	or.b32  	%r5060, %r5059, %r5057;
	add.s32 	%r5061, %r5051, %r4915;
	add.s32 	%r5062, %r5056, %r5060;
	add.s32 	%r5063, %r5062, %r5051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5061, 26;
	shr.b32 	%rhs, %r5061, 6;
	add.u32 	%r5064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5061, 21;
	shr.b32 	%rhs, %r5061, 11;
	add.u32 	%r5065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5061, 7;
	shr.b32 	%rhs, %r5061, 25;
	add.u32 	%r5066, %lhs, %rhs;
	}
	xor.b32  	%r5067, %r5065, %r5066;
	xor.b32  	%r5068, %r5067, %r5064;
	xor.b32  	%r5069, %r5024, %r4987;
	and.b32  	%r5070, %r5061, %r5069;
	xor.b32  	%r5071, %r5070, %r4987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5010, 15;
	shr.b32 	%rhs, %r5010, 17;
	add.u32 	%r5072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5010, 13;
	shr.b32 	%rhs, %r5010, 19;
	add.u32 	%r5073, %lhs, %rhs;
	}
	shr.u32 	%r5074, %r5010, 10;
	xor.b32  	%r5075, %r5074, %r5072;
	xor.b32  	%r5076, %r5075, %r5073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4529, 25;
	shr.b32 	%rhs, %r4529, 7;
	add.u32 	%r5077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4529, 14;
	shr.b32 	%rhs, %r4529, 18;
	add.u32 	%r5078, %lhs, %rhs;
	}
	shr.u32 	%r5079, %r4529, 3;
	xor.b32  	%r5080, %r5079, %r5077;
	xor.b32  	%r5081, %r5080, %r5078;
	add.s32 	%r5082, %r5076, %r4825;
	add.s32 	%r5083, %r5082, %r4492;
	add.s32 	%r5084, %r5083, %r5081;
	st.global.u32 	[%r4+323584], %r5084;
	add.s32 	%r5085, %r4950, %r5071;
	add.s32 	%r5086, %r5085, %r5068;
	add.s32 	%r5087, %r5086, %r5084;
	add.s32 	%r5088, %r5087, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5063, 30;
	shr.b32 	%rhs, %r5063, 2;
	add.u32 	%r5089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5063, 19;
	shr.b32 	%rhs, %r5063, 13;
	add.u32 	%r5090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5063, 10;
	shr.b32 	%rhs, %r5063, 22;
	add.u32 	%r5091, %lhs, %rhs;
	}
	xor.b32  	%r5092, %r5090, %r5091;
	xor.b32  	%r5093, %r5092, %r5089;
	and.b32  	%r5094, %r5063, %r5026;
	or.b32  	%r5095, %r5063, %r5026;
	and.b32  	%r5096, %r5095, %r4989;
	or.b32  	%r5097, %r5096, %r5094;
	add.s32 	%r5098, %r5088, %r4952;
	add.s32 	%r5099, %r5093, %r5097;
	add.s32 	%r5100, %r5099, %r5088;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5098, 26;
	shr.b32 	%rhs, %r5098, 6;
	add.u32 	%r5101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5098, 21;
	shr.b32 	%rhs, %r5098, 11;
	add.u32 	%r5102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5098, 7;
	shr.b32 	%rhs, %r5098, 25;
	add.u32 	%r5103, %lhs, %rhs;
	}
	xor.b32  	%r5104, %r5102, %r5103;
	xor.b32  	%r5105, %r5104, %r5101;
	xor.b32  	%r5106, %r5061, %r5024;
	and.b32  	%r5107, %r5098, %r5106;
	xor.b32  	%r5108, %r5107, %r5024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5047, 15;
	shr.b32 	%rhs, %r5047, 17;
	add.u32 	%r5109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5047, 13;
	shr.b32 	%rhs, %r5047, 19;
	add.u32 	%r5110, %lhs, %rhs;
	}
	shr.u32 	%r5111, %r5047, 10;
	xor.b32  	%r5112, %r5111, %r5109;
	xor.b32  	%r5113, %r5112, %r5110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4566, 25;
	shr.b32 	%rhs, %r4566, 7;
	add.u32 	%r5114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4566, 14;
	shr.b32 	%rhs, %r4566, 18;
	add.u32 	%r5115, %lhs, %rhs;
	}
	shr.u32 	%r5116, %r4566, 3;
	xor.b32  	%r5117, %r5116, %r5114;
	xor.b32  	%r5118, %r5117, %r5115;
	add.s32 	%r5119, %r5113, %r4862;
	add.s32 	%r5120, %r5119, %r4529;
	add.s32 	%r5121, %r5120, %r5118;
	st.global.u32 	[%r4+327680], %r5121;
	add.s32 	%r5122, %r4987, %r5108;
	add.s32 	%r5123, %r5122, %r5105;
	add.s32 	%r5124, %r5123, %r5121;
	add.s32 	%r5125, %r5124, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5100, 30;
	shr.b32 	%rhs, %r5100, 2;
	add.u32 	%r5126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5100, 19;
	shr.b32 	%rhs, %r5100, 13;
	add.u32 	%r5127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5100, 10;
	shr.b32 	%rhs, %r5100, 22;
	add.u32 	%r5128, %lhs, %rhs;
	}
	xor.b32  	%r5129, %r5127, %r5128;
	xor.b32  	%r5130, %r5129, %r5126;
	and.b32  	%r5131, %r5100, %r5063;
	or.b32  	%r5132, %r5100, %r5063;
	and.b32  	%r5133, %r5132, %r5026;
	or.b32  	%r5134, %r5133, %r5131;
	add.s32 	%r5135, %r5125, %r4989;
	add.s32 	%r5136, %r5130, %r5134;
	add.s32 	%r5137, %r5136, %r5125;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5135, 26;
	shr.b32 	%rhs, %r5135, 6;
	add.u32 	%r5138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5135, 21;
	shr.b32 	%rhs, %r5135, 11;
	add.u32 	%r5139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5135, 7;
	shr.b32 	%rhs, %r5135, 25;
	add.u32 	%r5140, %lhs, %rhs;
	}
	xor.b32  	%r5141, %r5139, %r5140;
	xor.b32  	%r5142, %r5141, %r5138;
	xor.b32  	%r5143, %r5098, %r5061;
	and.b32  	%r5144, %r5135, %r5143;
	xor.b32  	%r5145, %r5144, %r5061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5084, 15;
	shr.b32 	%rhs, %r5084, 17;
	add.u32 	%r5146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5084, 13;
	shr.b32 	%rhs, %r5084, 19;
	add.u32 	%r5147, %lhs, %rhs;
	}
	shr.u32 	%r5148, %r5084, 10;
	xor.b32  	%r5149, %r5148, %r5146;
	xor.b32  	%r5150, %r5149, %r5147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4603, 25;
	shr.b32 	%rhs, %r4603, 7;
	add.u32 	%r5151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4603, 14;
	shr.b32 	%rhs, %r4603, 18;
	add.u32 	%r5152, %lhs, %rhs;
	}
	shr.u32 	%r5153, %r4603, 3;
	xor.b32  	%r5154, %r5153, %r5151;
	xor.b32  	%r5155, %r5154, %r5152;
	add.s32 	%r5156, %r5150, %r4899;
	add.s32 	%r5157, %r5156, %r4566;
	add.s32 	%r5158, %r5157, %r5155;
	st.global.u32 	[%r4+331776], %r5158;
	add.s32 	%r5159, %r5024, %r5145;
	add.s32 	%r5160, %r5159, %r5142;
	add.s32 	%r5161, %r5160, %r5158;
	add.s32 	%r5162, %r5161, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5137, 30;
	shr.b32 	%rhs, %r5137, 2;
	add.u32 	%r5163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5137, 19;
	shr.b32 	%rhs, %r5137, 13;
	add.u32 	%r5164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5137, 10;
	shr.b32 	%rhs, %r5137, 22;
	add.u32 	%r5165, %lhs, %rhs;
	}
	xor.b32  	%r5166, %r5164, %r5165;
	xor.b32  	%r5167, %r5166, %r5163;
	and.b32  	%r5168, %r5137, %r5100;
	or.b32  	%r5169, %r5137, %r5100;
	and.b32  	%r5170, %r5169, %r5063;
	or.b32  	%r5171, %r5170, %r5168;
	add.s32 	%r5172, %r5162, %r5026;
	add.s32 	%r5173, %r5167, %r5171;
	add.s32 	%r5174, %r5173, %r5162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5172, 26;
	shr.b32 	%rhs, %r5172, 6;
	add.u32 	%r5175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5172, 21;
	shr.b32 	%rhs, %r5172, 11;
	add.u32 	%r5176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5172, 7;
	shr.b32 	%rhs, %r5172, 25;
	add.u32 	%r5177, %lhs, %rhs;
	}
	xor.b32  	%r5178, %r5176, %r5177;
	xor.b32  	%r5179, %r5178, %r5175;
	xor.b32  	%r5180, %r5135, %r5098;
	and.b32  	%r5181, %r5172, %r5180;
	xor.b32  	%r5182, %r5181, %r5098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5121, 15;
	shr.b32 	%rhs, %r5121, 17;
	add.u32 	%r5183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5121, 13;
	shr.b32 	%rhs, %r5121, 19;
	add.u32 	%r5184, %lhs, %rhs;
	}
	shr.u32 	%r5185, %r5121, 10;
	xor.b32  	%r5186, %r5185, %r5183;
	xor.b32  	%r5187, %r5186, %r5184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4640, 25;
	shr.b32 	%rhs, %r4640, 7;
	add.u32 	%r5188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4640, 14;
	shr.b32 	%rhs, %r4640, 18;
	add.u32 	%r5189, %lhs, %rhs;
	}
	shr.u32 	%r5190, %r4640, 3;
	xor.b32  	%r5191, %r5190, %r5188;
	xor.b32  	%r5192, %r5191, %r5189;
	add.s32 	%r5193, %r5187, %r4936;
	add.s32 	%r5194, %r5193, %r4603;
	add.s32 	%r5195, %r5194, %r5192;
	st.global.u32 	[%r4+335872], %r5195;
	add.s32 	%r5196, %r5061, %r5182;
	add.s32 	%r5197, %r5196, %r5179;
	add.s32 	%r5198, %r5197, %r5195;
	add.s32 	%r5199, %r5198, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5174, 30;
	shr.b32 	%rhs, %r5174, 2;
	add.u32 	%r5200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5174, 19;
	shr.b32 	%rhs, %r5174, 13;
	add.u32 	%r5201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5174, 10;
	shr.b32 	%rhs, %r5174, 22;
	add.u32 	%r5202, %lhs, %rhs;
	}
	xor.b32  	%r5203, %r5201, %r5202;
	xor.b32  	%r5204, %r5203, %r5200;
	and.b32  	%r5205, %r5174, %r5137;
	or.b32  	%r5206, %r5174, %r5137;
	and.b32  	%r5207, %r5206, %r5100;
	or.b32  	%r5208, %r5207, %r5205;
	add.s32 	%r5209, %r5199, %r5063;
	add.s32 	%r5210, %r5204, %r5208;
	add.s32 	%r5211, %r5210, %r5199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5209, 26;
	shr.b32 	%rhs, %r5209, 6;
	add.u32 	%r5212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5209, 21;
	shr.b32 	%rhs, %r5209, 11;
	add.u32 	%r5213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5209, 7;
	shr.b32 	%rhs, %r5209, 25;
	add.u32 	%r5214, %lhs, %rhs;
	}
	xor.b32  	%r5215, %r5213, %r5214;
	xor.b32  	%r5216, %r5215, %r5212;
	xor.b32  	%r5217, %r5172, %r5135;
	and.b32  	%r5218, %r5209, %r5217;
	xor.b32  	%r5219, %r5218, %r5135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5158, 15;
	shr.b32 	%rhs, %r5158, 17;
	add.u32 	%r5220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5158, 13;
	shr.b32 	%rhs, %r5158, 19;
	add.u32 	%r5221, %lhs, %rhs;
	}
	shr.u32 	%r5222, %r5158, 10;
	xor.b32  	%r5223, %r5222, %r5220;
	xor.b32  	%r5224, %r5223, %r5221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4677, 25;
	shr.b32 	%rhs, %r4677, 7;
	add.u32 	%r5225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4677, 14;
	shr.b32 	%rhs, %r4677, 18;
	add.u32 	%r5226, %lhs, %rhs;
	}
	shr.u32 	%r5227, %r4677, 3;
	xor.b32  	%r5228, %r5227, %r5225;
	xor.b32  	%r5229, %r5228, %r5226;
	add.s32 	%r5230, %r5224, %r4973;
	add.s32 	%r5231, %r5230, %r4640;
	add.s32 	%r5232, %r5231, %r5229;
	st.global.u32 	[%r4+339968], %r5232;
	add.s32 	%r5233, %r5098, %r5219;
	add.s32 	%r5234, %r5233, %r5216;
	add.s32 	%r5235, %r5234, %r5232;
	add.s32 	%r5236, %r5235, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5211, 30;
	shr.b32 	%rhs, %r5211, 2;
	add.u32 	%r5237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5211, 19;
	shr.b32 	%rhs, %r5211, 13;
	add.u32 	%r5238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5211, 10;
	shr.b32 	%rhs, %r5211, 22;
	add.u32 	%r5239, %lhs, %rhs;
	}
	xor.b32  	%r5240, %r5238, %r5239;
	xor.b32  	%r5241, %r5240, %r5237;
	and.b32  	%r5242, %r5211, %r5174;
	or.b32  	%r5243, %r5211, %r5174;
	and.b32  	%r5244, %r5243, %r5137;
	or.b32  	%r5245, %r5244, %r5242;
	add.s32 	%r5246, %r5236, %r5100;
	add.s32 	%r5247, %r5241, %r5245;
	add.s32 	%r5248, %r5247, %r5236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5246, 26;
	shr.b32 	%rhs, %r5246, 6;
	add.u32 	%r5249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5246, 21;
	shr.b32 	%rhs, %r5246, 11;
	add.u32 	%r5250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5246, 7;
	shr.b32 	%rhs, %r5246, 25;
	add.u32 	%r5251, %lhs, %rhs;
	}
	xor.b32  	%r5252, %r5250, %r5251;
	xor.b32  	%r5253, %r5252, %r5249;
	xor.b32  	%r5254, %r5209, %r5172;
	and.b32  	%r5255, %r5246, %r5254;
	xor.b32  	%r5256, %r5255, %r5172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5195, 15;
	shr.b32 	%rhs, %r5195, 17;
	add.u32 	%r5257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5195, 13;
	shr.b32 	%rhs, %r5195, 19;
	add.u32 	%r5258, %lhs, %rhs;
	}
	shr.u32 	%r5259, %r5195, 10;
	xor.b32  	%r5260, %r5259, %r5257;
	xor.b32  	%r5261, %r5260, %r5258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4714, 25;
	shr.b32 	%rhs, %r4714, 7;
	add.u32 	%r5262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4714, 14;
	shr.b32 	%rhs, %r4714, 18;
	add.u32 	%r5263, %lhs, %rhs;
	}
	shr.u32 	%r5264, %r4714, 3;
	xor.b32  	%r5265, %r5264, %r5262;
	xor.b32  	%r5266, %r5265, %r5263;
	add.s32 	%r5267, %r5261, %r5010;
	add.s32 	%r5268, %r5267, %r4677;
	add.s32 	%r5269, %r5268, %r5266;
	st.global.u32 	[%r4+344064], %r5269;
	add.s32 	%r5270, %r5135, %r5256;
	add.s32 	%r5271, %r5270, %r5253;
	add.s32 	%r5272, %r5271, %r5269;
	add.s32 	%r5273, %r5272, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5248, 30;
	shr.b32 	%rhs, %r5248, 2;
	add.u32 	%r5274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5248, 19;
	shr.b32 	%rhs, %r5248, 13;
	add.u32 	%r5275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5248, 10;
	shr.b32 	%rhs, %r5248, 22;
	add.u32 	%r5276, %lhs, %rhs;
	}
	xor.b32  	%r5277, %r5275, %r5276;
	xor.b32  	%r5278, %r5277, %r5274;
	and.b32  	%r5279, %r5248, %r5211;
	or.b32  	%r5280, %r5248, %r5211;
	and.b32  	%r5281, %r5280, %r5174;
	or.b32  	%r5282, %r5281, %r5279;
	add.s32 	%r5283, %r5273, %r5137;
	add.s32 	%r5284, %r5278, %r5282;
	add.s32 	%r5285, %r5284, %r5273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5283, 26;
	shr.b32 	%rhs, %r5283, 6;
	add.u32 	%r5286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5283, 21;
	shr.b32 	%rhs, %r5283, 11;
	add.u32 	%r5287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5283, 7;
	shr.b32 	%rhs, %r5283, 25;
	add.u32 	%r5288, %lhs, %rhs;
	}
	xor.b32  	%r5289, %r5287, %r5288;
	xor.b32  	%r5290, %r5289, %r5286;
	xor.b32  	%r5291, %r5246, %r5209;
	and.b32  	%r5292, %r5283, %r5291;
	xor.b32  	%r5293, %r5292, %r5209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5232, 15;
	shr.b32 	%rhs, %r5232, 17;
	add.u32 	%r5294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5232, 13;
	shr.b32 	%rhs, %r5232, 19;
	add.u32 	%r5295, %lhs, %rhs;
	}
	shr.u32 	%r5296, %r5232, 10;
	xor.b32  	%r5297, %r5296, %r5294;
	xor.b32  	%r5298, %r5297, %r5295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4751, 25;
	shr.b32 	%rhs, %r4751, 7;
	add.u32 	%r5299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4751, 14;
	shr.b32 	%rhs, %r4751, 18;
	add.u32 	%r5300, %lhs, %rhs;
	}
	shr.u32 	%r5301, %r4751, 3;
	xor.b32  	%r5302, %r5301, %r5299;
	xor.b32  	%r5303, %r5302, %r5300;
	add.s32 	%r5304, %r5298, %r5047;
	add.s32 	%r5305, %r5304, %r4714;
	add.s32 	%r5306, %r5305, %r5303;
	st.global.u32 	[%r4+348160], %r5306;
	add.s32 	%r5307, %r5172, %r5293;
	add.s32 	%r5308, %r5307, %r5290;
	add.s32 	%r5309, %r5308, %r5306;
	add.s32 	%r5310, %r5309, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5285, 30;
	shr.b32 	%rhs, %r5285, 2;
	add.u32 	%r5311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5285, 19;
	shr.b32 	%rhs, %r5285, 13;
	add.u32 	%r5312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5285, 10;
	shr.b32 	%rhs, %r5285, 22;
	add.u32 	%r5313, %lhs, %rhs;
	}
	xor.b32  	%r5314, %r5312, %r5313;
	xor.b32  	%r5315, %r5314, %r5311;
	and.b32  	%r5316, %r5285, %r5248;
	or.b32  	%r5317, %r5285, %r5248;
	and.b32  	%r5318, %r5317, %r5211;
	or.b32  	%r5319, %r5318, %r5316;
	add.s32 	%r5320, %r5310, %r5174;
	add.s32 	%r5321, %r5315, %r5319;
	add.s32 	%r5322, %r5321, %r5310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5320, 26;
	shr.b32 	%rhs, %r5320, 6;
	add.u32 	%r5323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5320, 21;
	shr.b32 	%rhs, %r5320, 11;
	add.u32 	%r5324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5320, 7;
	shr.b32 	%rhs, %r5320, 25;
	add.u32 	%r5325, %lhs, %rhs;
	}
	xor.b32  	%r5326, %r5324, %r5325;
	xor.b32  	%r5327, %r5326, %r5323;
	xor.b32  	%r5328, %r5283, %r5246;
	and.b32  	%r5329, %r5320, %r5328;
	xor.b32  	%r5330, %r5329, %r5246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5269, 15;
	shr.b32 	%rhs, %r5269, 17;
	add.u32 	%r5331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5269, 13;
	shr.b32 	%rhs, %r5269, 19;
	add.u32 	%r5332, %lhs, %rhs;
	}
	shr.u32 	%r5333, %r5269, 10;
	xor.b32  	%r5334, %r5333, %r5331;
	xor.b32  	%r5335, %r5334, %r5332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4788, 25;
	shr.b32 	%rhs, %r4788, 7;
	add.u32 	%r5336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4788, 14;
	shr.b32 	%rhs, %r4788, 18;
	add.u32 	%r5337, %lhs, %rhs;
	}
	shr.u32 	%r5338, %r4788, 3;
	xor.b32  	%r5339, %r5338, %r5336;
	xor.b32  	%r5340, %r5339, %r5337;
	add.s32 	%r5341, %r5335, %r5084;
	add.s32 	%r5342, %r5341, %r4751;
	add.s32 	%r5343, %r5342, %r5340;
	st.global.u32 	[%r4+352256], %r5343;
	add.s32 	%r5344, %r5209, %r5330;
	add.s32 	%r5345, %r5344, %r5327;
	add.s32 	%r5346, %r5345, %r5343;
	add.s32 	%r5347, %r5346, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5322, 30;
	shr.b32 	%rhs, %r5322, 2;
	add.u32 	%r5348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5322, 19;
	shr.b32 	%rhs, %r5322, 13;
	add.u32 	%r5349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5322, 10;
	shr.b32 	%rhs, %r5322, 22;
	add.u32 	%r5350, %lhs, %rhs;
	}
	xor.b32  	%r5351, %r5349, %r5350;
	xor.b32  	%r5352, %r5351, %r5348;
	and.b32  	%r5353, %r5322, %r5285;
	or.b32  	%r5354, %r5322, %r5285;
	and.b32  	%r5355, %r5354, %r5248;
	or.b32  	%r5356, %r5355, %r5353;
	add.s32 	%r5357, %r5347, %r5211;
	add.s32 	%r5358, %r5352, %r5356;
	add.s32 	%r5359, %r5358, %r5347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5357, 26;
	shr.b32 	%rhs, %r5357, 6;
	add.u32 	%r5360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5357, 21;
	shr.b32 	%rhs, %r5357, 11;
	add.u32 	%r5361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5357, 7;
	shr.b32 	%rhs, %r5357, 25;
	add.u32 	%r5362, %lhs, %rhs;
	}
	xor.b32  	%r5363, %r5361, %r5362;
	xor.b32  	%r5364, %r5363, %r5360;
	xor.b32  	%r5365, %r5320, %r5283;
	and.b32  	%r5366, %r5357, %r5365;
	xor.b32  	%r5367, %r5366, %r5283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5306, 15;
	shr.b32 	%rhs, %r5306, 17;
	add.u32 	%r5368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5306, 13;
	shr.b32 	%rhs, %r5306, 19;
	add.u32 	%r5369, %lhs, %rhs;
	}
	shr.u32 	%r5370, %r5306, 10;
	xor.b32  	%r5371, %r5370, %r5368;
	xor.b32  	%r5372, %r5371, %r5369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 25;
	shr.b32 	%rhs, %r4825, 7;
	add.u32 	%r5373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4825, 14;
	shr.b32 	%rhs, %r4825, 18;
	add.u32 	%r5374, %lhs, %rhs;
	}
	shr.u32 	%r5375, %r4825, 3;
	xor.b32  	%r5376, %r5375, %r5373;
	xor.b32  	%r5377, %r5376, %r5374;
	add.s32 	%r5378, %r5372, %r5121;
	add.s32 	%r5379, %r5378, %r4788;
	add.s32 	%r5380, %r5379, %r5377;
	st.global.u32 	[%r4+356352], %r5380;
	add.s32 	%r5381, %r5246, %r5367;
	add.s32 	%r5382, %r5381, %r5364;
	add.s32 	%r5383, %r5382, %r5380;
	add.s32 	%r5384, %r5383, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5359, 30;
	shr.b32 	%rhs, %r5359, 2;
	add.u32 	%r5385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5359, 19;
	shr.b32 	%rhs, %r5359, 13;
	add.u32 	%r5386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5359, 10;
	shr.b32 	%rhs, %r5359, 22;
	add.u32 	%r5387, %lhs, %rhs;
	}
	xor.b32  	%r5388, %r5386, %r5387;
	xor.b32  	%r5389, %r5388, %r5385;
	and.b32  	%r5390, %r5359, %r5322;
	or.b32  	%r5391, %r5359, %r5322;
	and.b32  	%r5392, %r5391, %r5285;
	or.b32  	%r5393, %r5392, %r5390;
	add.s32 	%r5394, %r5384, %r5248;
	add.s32 	%r5395, %r5389, %r5393;
	add.s32 	%r5396, %r5395, %r5384;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5394, 26;
	shr.b32 	%rhs, %r5394, 6;
	add.u32 	%r5397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5394, 21;
	shr.b32 	%rhs, %r5394, 11;
	add.u32 	%r5398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5394, 7;
	shr.b32 	%rhs, %r5394, 25;
	add.u32 	%r5399, %lhs, %rhs;
	}
	xor.b32  	%r5400, %r5398, %r5399;
	xor.b32  	%r5401, %r5400, %r5397;
	xor.b32  	%r5402, %r5357, %r5320;
	and.b32  	%r5403, %r5394, %r5402;
	xor.b32  	%r5404, %r5403, %r5320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5343, 15;
	shr.b32 	%rhs, %r5343, 17;
	add.u32 	%r5405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5343, 13;
	shr.b32 	%rhs, %r5343, 19;
	add.u32 	%r5406, %lhs, %rhs;
	}
	shr.u32 	%r5407, %r5343, 10;
	xor.b32  	%r5408, %r5407, %r5405;
	xor.b32  	%r5409, %r5408, %r5406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4862, 25;
	shr.b32 	%rhs, %r4862, 7;
	add.u32 	%r5410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4862, 14;
	shr.b32 	%rhs, %r4862, 18;
	add.u32 	%r5411, %lhs, %rhs;
	}
	shr.u32 	%r5412, %r4862, 3;
	xor.b32  	%r5413, %r5412, %r5410;
	xor.b32  	%r5414, %r5413, %r5411;
	add.s32 	%r5415, %r5409, %r5158;
	add.s32 	%r5416, %r5415, %r4825;
	add.s32 	%r5417, %r5416, %r5414;
	st.global.u32 	[%r4+360448], %r5417;
	add.s32 	%r5418, %r5283, %r5404;
	add.s32 	%r5419, %r5418, %r5401;
	add.s32 	%r5420, %r5419, %r5417;
	add.s32 	%r5421, %r5420, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5396, 30;
	shr.b32 	%rhs, %r5396, 2;
	add.u32 	%r5422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5396, 19;
	shr.b32 	%rhs, %r5396, 13;
	add.u32 	%r5423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5396, 10;
	shr.b32 	%rhs, %r5396, 22;
	add.u32 	%r5424, %lhs, %rhs;
	}
	xor.b32  	%r5425, %r5423, %r5424;
	xor.b32  	%r5426, %r5425, %r5422;
	and.b32  	%r5427, %r5396, %r5359;
	or.b32  	%r5428, %r5396, %r5359;
	and.b32  	%r5429, %r5428, %r5322;
	or.b32  	%r5430, %r5429, %r5427;
	add.s32 	%r5431, %r5421, %r5285;
	add.s32 	%r5432, %r5426, %r5430;
	add.s32 	%r5433, %r5432, %r5421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5431, 26;
	shr.b32 	%rhs, %r5431, 6;
	add.u32 	%r5434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5431, 21;
	shr.b32 	%rhs, %r5431, 11;
	add.u32 	%r5435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5431, 7;
	shr.b32 	%rhs, %r5431, 25;
	add.u32 	%r5436, %lhs, %rhs;
	}
	xor.b32  	%r5437, %r5435, %r5436;
	xor.b32  	%r5438, %r5437, %r5434;
	xor.b32  	%r5439, %r5394, %r5357;
	and.b32  	%r5440, %r5431, %r5439;
	xor.b32  	%r5441, %r5440, %r5357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5380, 15;
	shr.b32 	%rhs, %r5380, 17;
	add.u32 	%r5442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5380, 13;
	shr.b32 	%rhs, %r5380, 19;
	add.u32 	%r5443, %lhs, %rhs;
	}
	shr.u32 	%r5444, %r5380, 10;
	xor.b32  	%r5445, %r5444, %r5442;
	xor.b32  	%r5446, %r5445, %r5443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4899, 25;
	shr.b32 	%rhs, %r4899, 7;
	add.u32 	%r5447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4899, 14;
	shr.b32 	%rhs, %r4899, 18;
	add.u32 	%r5448, %lhs, %rhs;
	}
	shr.u32 	%r5449, %r4899, 3;
	xor.b32  	%r5450, %r5449, %r5447;
	xor.b32  	%r5451, %r5450, %r5448;
	add.s32 	%r5452, %r5446, %r5195;
	add.s32 	%r5453, %r5452, %r4862;
	add.s32 	%r5454, %r5453, %r5451;
	st.global.u32 	[%r4+364544], %r5454;
	add.s32 	%r5455, %r5320, %r5441;
	add.s32 	%r5456, %r5455, %r5438;
	add.s32 	%r5457, %r5456, %r5454;
	add.s32 	%r5458, %r5457, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5433, 30;
	shr.b32 	%rhs, %r5433, 2;
	add.u32 	%r5459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5433, 19;
	shr.b32 	%rhs, %r5433, 13;
	add.u32 	%r5460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5433, 10;
	shr.b32 	%rhs, %r5433, 22;
	add.u32 	%r5461, %lhs, %rhs;
	}
	xor.b32  	%r5462, %r5460, %r5461;
	xor.b32  	%r5463, %r5462, %r5459;
	and.b32  	%r5464, %r5433, %r5396;
	or.b32  	%r5465, %r5433, %r5396;
	and.b32  	%r5466, %r5465, %r5359;
	or.b32  	%r5467, %r5466, %r5464;
	add.s32 	%r5468, %r5463, %r5467;
	add.s32 	%r5469, %r5468, %r8531;
	add.s32 	%r8531, %r5469, %r5458;
	st.global.u32 	[%r4+8192], %r8531;
	add.s32 	%r8530, %r8530, %r5433;
	st.global.u32 	[%r4+12288], %r8530;
	add.s32 	%r8529, %r8529, %r5396;
	st.global.u32 	[%r4+16384], %r8529;
	add.s32 	%r8528, %r8528, %r5359;
	st.global.u32 	[%r4+20480], %r8528;
	add.s32 	%r5470, %r5458, %r5322;
	add.s32 	%r8527, %r5470, %r8527;
	st.global.u32 	[%r4+24576], %r8527;
	add.s32 	%r8526, %r8526, %r5431;
	st.global.u32 	[%r4+28672], %r8526;
	add.s32 	%r8525, %r8525, %r5394;
	st.global.u32 	[%r4+32768], %r8525;
	add.s32 	%r8524, %r8524, %r5357;
	st.global.u32 	[%r4+36864], %r8524;
	add.s32 	%r8532, %r8532, 64;
	add.s32 	%r8533, %r8533, -64;
	setp.gt.u32 	%p11, %r8533, 63;
	@%p11 bra 	BB1_11;

BB1_12:
	setp.eq.s32 	%p12, %r8533, 0;
	@%p12 bra 	BB1_16;

	shl.b32 	%r5471, %r8523, 8;
	and.b32  	%r5472, %r5471, 15360;
	ld.param.u32 	%r8503, [sha256_finish_param_0];
	add.s32 	%r5473, %r5472, %r8503;
	shl.b32 	%r5474, %r5473, 2;
	and.b32  	%r5475, %r8523, 3;
	mov.u32 	%r5476, 4;
	sub.s32 	%r5477, %r5476, %r5475;
	shl.b32 	%r5478, %r5477, 3;
	cvt.u64.u32 	%rl3, %r5478;
	mov.u64 	%rl20, 4294967295;
	shr.u64 	%rl21, %rl20, %r5478;
	cvt.u32.u64 	%r5479, %rl21;
	ld.param.u32 	%r8514, [sha256_finish_param_1];
	add.s32 	%r5480, %r8514, %r5474;
	ld.global.u32 	%r5481, [%r5480+40960];
	and.b32  	%r8537, %r5481, %r5479;
	shl.b32 	%r5482, %r8532, 8;
	and.b32  	%r5483, %r5482, 1073740800;
	add.s32 	%r5484, %r5483, %r8503;
	shl.b32 	%r5485, %r5484, 2;
	shl.b32 	%r5486, %r8532, 3;
	and.b32  	%r5487, %r5486, 24;
	cvt.u64.u32 	%rl4, %r5487;
	add.s32 	%r5488, %r8514, %r5485;
	ld.global.u32 	%rl22, [%r5488+376832];
	shr.u64 	%rl23, %rl22, %r5487;
	cvt.u32.u64 	%r8536, %rl23;
	and.b32  	%r5489, %r8533, 3;
	setp.ne.s32 	%p13, %r5489, 0;
	selp.u32 	%r61, 1, 0, %p13;
	shr.u32 	%r62, %r8533, 2;
	neg.s32 	%r5490, %r62;
	setp.eq.s32 	%p14, %r61, %r5490;
	@%p14 bra 	BB1_16;

	and.b32  	%r5492, %r8532, 3;
	sub.s32 	%r5494, %r5476, %r5492;
	shl.b32 	%r5495, %r5494, 3;
	cvt.u64.u32 	%rl5, %r5495;
	shl.b32 	%r5496, %r8523, 3;
	and.b32  	%r5497, %r5496, 24;
	cvt.u64.u32 	%rl6, %r5497;
	add.s32 	%r63, %r61, %r62;
	and.b32  	%r5498, %r8532, 4194300;
	shl.b32 	%r5499, %r5498, 8;
	ld.param.u32 	%r8502, [sha256_finish_param_0];
	add.s32 	%r5500, %r8502, %r5499;
	shl.b32 	%r5501, %r5500, 2;
	ld.param.u32 	%r8513, [sha256_finish_param_1];
	add.s32 	%r5502, %r5501, %r8513;
	add.s32 	%r8535, %r5502, 380928;
	and.b32  	%r5503, %r8523, 4194300;
	shl.b32 	%r5504, %r5503, 8;
	add.s32 	%r5505, %r8502, %r5504;
	shl.b32 	%r5506, %r5505, 2;
	add.s32 	%r5507, %r5506, %r8513;
	add.s32 	%r8534, %r5507, 40960;
	mov.u32 	%r8538, 0;

BB1_15:
	cvt.u32.u64 	%r5508, %rl5;
	ld.global.u32 	%rl24, [%r8535];
	shl.b64 	%rl25, %rl24, %r5508;
	and.b64  	%rl26, %rl25, 4294967295;
	cvt.u64.u32 	%rl27, %r8536;
	or.b64  	%rl28, %rl26, %rl27;
	cvt.u32.u64 	%r5509, %rl6;
	shl.b64 	%rl29, %rl28, %r5509;
	cvt.u64.u32 	%rl30, %r8537;
	or.b64  	%rl31, %rl29, %rl30;
	st.global.u32 	[%r8534], %rl31;
	cvt.u32.u64 	%r5510, %rl3;
	shr.u64 	%rl32, %rl28, %r5510;
	cvt.u32.u64 	%r8537, %rl32;
	cvt.u32.u64 	%r5511, %rl4;
	shr.u64 	%rl33, %rl24, %r5511;
	cvt.u32.u64 	%r8536, %rl33;
	add.s32 	%r8535, %r8535, 4096;
	add.s32 	%r8534, %r8534, 4096;
	add.s32 	%r8538, %r8538, 1;
	setp.lt.u32 	%p15, %r8538, %r63;
	@%p15 bra 	BB1_15;

BB1_16:
	ld.global.u32 	%r76, [%r4];
	and.b32  	%r8543, %r76, 63;
	mov.u32 	%r5512, 64;
	sub.s32 	%r8552, %r5512, %r8543;
	add.s32 	%r5513, %r76, 8;
	st.global.u32 	[%r4], %r5513;
	setp.lt.u32 	%p16, %r76, -8;
	@%p16 bra 	BB1_18;

	ld.global.u32 	%r5514, [%r4+4096];
	add.s32 	%r5515, %r5514, 1;
	st.global.u32 	[%r4+4096], %r5515;

BB1_18:
	setp.ne.s32 	%p17, %r8543, 0;
	setp.lt.u32 	%p18, %r8552, 9;
	and.pred  	%p19, %p17, %p18;
	@%p19 bra 	BB1_20;

	mov.u32 	%r8552, 0;
	mov.u32 	%r8553, 8;
	bra.uni 	BB1_24;

BB1_20:
	shl.b32 	%r5518, %r76, 8;
	and.b32  	%r5519, %r5518, 15360;
	ld.param.u32 	%r8501, [sha256_finish_param_0];
	add.s32 	%r5520, %r5519, %r8501;
	shl.b32 	%r5521, %r5520, 2;
	and.b32  	%r5522, %r76, 3;
	mov.u32 	%r5523, 4;
	sub.s32 	%r5524, %r5523, %r5522;
	shl.b32 	%r5525, %r5524, 3;
	cvt.u64.u32 	%rl7, %r5525;
	mov.u64 	%rl34, 4294967295;
	shr.u64 	%rl35, %rl34, %r5525;
	cvt.u32.u64 	%r5526, %rl35;
	ld.param.u32 	%r8512, [sha256_finish_param_1];
	add.s32 	%r5527, %r8512, %r5521;
	ld.global.u32 	%r5528, [%r5527+40960];
	and.b32  	%r8541, %r5528, %r5526;
	ld.global.u32 	%r8542, [%r4+368640];
	and.b32  	%r5529, %r8552, 3;
	setp.ne.s32 	%p20, %r5529, 0;
	selp.u32 	%r81, 1, 0, %p20;
	shr.u32 	%r82, %r8552, 2;
	neg.s32 	%r5530, %r82;
	setp.eq.s32 	%p21, %r81, %r5530;
	@%p21 bra 	BB1_23;

	shl.b32 	%r5532, %r76, 3;
	and.b32  	%r5533, %r5532, 24;
	cvt.u64.u32 	%rl8, %r5533;
	add.s32 	%r83, %r81, %r82;
	ld.param.u32 	%r8500, [sha256_finish_param_0];
	shl.b32 	%r5534, %r8500, 2;
	ld.param.u32 	%r8511, [sha256_finish_param_1];
	add.s32 	%r5535, %r5534, %r8511;
	add.s32 	%r8539, %r5535, 372736;
	and.b32  	%r5536, %r76, 60;
	shl.b32 	%r85, %r5536, 10;
	mov.u32 	%r8540, 0;

BB1_22:
	mov.u32 	%r89, %r8542;
	ld.global.u32 	%r90, [%r8539];
	cvt.u64.u32 	%rl36, %r89;
	cvt.u32.u64 	%r5537, %rl8;
	shl.b64 	%rl37, %rl36, %r5537;
	cvt.u64.u32 	%rl38, %r8541;
	or.b64  	%rl39, %rl38, %rl37;
	add.s32 	%r5538, %r8539, %r85;
	st.global.u32 	[%r5538+-331776], %rl39;
	cvt.u32.u64 	%r5539, %rl7;
	shr.u64 	%rl40, %rl36, %r5539;
	cvt.u32.u64 	%r8541, %rl40;
	add.s32 	%r8539, %r8539, 4096;
	add.s32 	%r8540, %r8540, 1;
	setp.lt.u32 	%p22, %r8540, %r83;
	mov.u32 	%r8542, %r90;
	@%p22 bra 	BB1_22;

BB1_23:
	ld.param.u32 	%r8510, [sha256_finish_param_1];
	add.s32 	%r5541, %r8510, 40960;
	mov.u32 	%r8543, 0;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	ld.param.u32 	%r8499, [sha256_finish_param_0];
	st.param.b32	[param0+0], %r8499;
	.param .b32 param1;
	st.param.b32	[param1+0], %r8510;
	.param .b32 param2;
	st.param.b32	[param2+0], %r5541;
	.param .b32 param3;
	st.param.b32	[param3+0], %r8543;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 0
	mov.u32 	%r5542, 8;
	sub.s32 	%r8553, %r5542, %r8552;

BB1_24:
	setp.gt.u32 	%p23, %r8553, 63;
	@%p23 bra 	BB1_25;
	bra.uni 	BB1_27;

BB1_25:
	ld.global.u32 	%r8551, [%r4+8192];
	ld.global.u32 	%r8550, [%r4+12288];
	ld.global.u32 	%r8549, [%r4+16384];
	ld.global.u32 	%r8548, [%r4+20480];
	ld.global.u32 	%r8547, [%r4+24576];
	ld.global.u32 	%r8546, [%r4+28672];
	ld.global.u32 	%r8545, [%r4+32768];
	ld.global.u32 	%r8544, [%r4+36864];

BB1_26:
	shl.b32 	%r5543, %r8552, 8;
	and.b32  	%r5544, %r5543, 1073740800;
	ld.param.u32 	%r8498, [sha256_finish_param_0];
	add.s32 	%r5545, %r5544, %r8498;
	shl.b32 	%r5546, %r5545, 2;
	ld.param.u32 	%r8509, [sha256_finish_param_1];
	add.s32 	%r5547, %r8509, 368640;
	add.s32 	%r5548, %r5547, %r5546;
	shl.b32 	%r5549, %r8552, 3;
	and.b32  	%r5550, %r5549, 24;
	ld.global.u32 	%r5551, [%r5548];
	shr.u32 	%r5552, %r5551, %r5550;
	shl.b32 	%r5553, %r5552, 24;
	add.s32 	%r5554, %r5543, 256;
	and.b32  	%r5555, %r5554, 1073740800;
	add.s32 	%r5556, %r5555, %r8498;
	shl.b32 	%r5557, %r5556, 2;
	add.s32 	%r5558, %r5547, %r5557;
	add.s32 	%r5559, %r5549, 8;
	and.b32  	%r5560, %r5559, 24;
	ld.global.u32 	%r5561, [%r5558];
	shr.u32 	%r5562, %r5561, %r5560;
	shl.b32 	%r5563, %r5562, 16;
	and.b32  	%r5564, %r5563, 16711680;
	add.s32 	%r5565, %r5543, 512;
	and.b32  	%r5566, %r5565, 1073740800;
	add.s32 	%r5567, %r5566, %r8498;
	shl.b32 	%r5568, %r5567, 2;
	add.s32 	%r5569, %r5547, %r5568;
	add.s32 	%r5570, %r5549, 16;
	and.b32  	%r5571, %r5570, 24;
	ld.global.u32 	%r5572, [%r5569];
	shr.u32 	%r5573, %r5572, %r5571;
	shl.b32 	%r5574, %r5573, 8;
	and.b32  	%r5575, %r5574, 65280;
	add.s32 	%r5576, %r5543, 768;
	and.b32  	%r5577, %r5576, 1073740800;
	add.s32 	%r5578, %r5577, %r8498;
	shl.b32 	%r5579, %r5578, 2;
	add.s32 	%r5580, %r5547, %r5579;
	add.s32 	%r5581, %r5549, 24;
	and.b32  	%r5582, %r5581, 24;
	ld.global.u32 	%r5583, [%r5580];
	shr.u32 	%r5584, %r5583, %r5582;
	and.b32  	%r5585, %r5584, 255;
	or.b32  	%r5586, %r5564, %r5553;
	or.b32  	%r5587, %r5586, %r5575;
	or.b32  	%r5588, %r5587, %r5585;
	st.global.u32 	[%r4+106496], %r5588;
	add.s32 	%r5589, %r5543, 1024;
	and.b32  	%r5590, %r5589, 1073740800;
	add.s32 	%r5591, %r5590, %r8498;
	shl.b32 	%r5592, %r5591, 2;
	add.s32 	%r5593, %r5547, %r5592;
	ld.global.u32 	%r5594, [%r5593];
	shr.u32 	%r5595, %r5594, %r5550;
	shl.b32 	%r5596, %r5595, 24;
	add.s32 	%r5597, %r5543, 1280;
	and.b32  	%r5598, %r5597, 1073740800;
	add.s32 	%r5599, %r5598, %r8498;
	shl.b32 	%r5600, %r5599, 2;
	add.s32 	%r5601, %r5547, %r5600;
	ld.global.u32 	%r5602, [%r5601];
	shr.u32 	%r5603, %r5602, %r5560;
	shl.b32 	%r5604, %r5603, 16;
	and.b32  	%r5605, %r5604, 16711680;
	add.s32 	%r5606, %r5543, 1536;
	and.b32  	%r5607, %r5606, 1073740800;
	add.s32 	%r5608, %r5607, %r8498;
	shl.b32 	%r5609, %r5608, 2;
	add.s32 	%r5610, %r5547, %r5609;
	ld.global.u32 	%r5611, [%r5610];
	shr.u32 	%r5612, %r5611, %r5571;
	shl.b32 	%r5613, %r5612, 8;
	and.b32  	%r5614, %r5613, 65280;
	add.s32 	%r5615, %r5543, 1792;
	and.b32  	%r5616, %r5615, 1073740800;
	add.s32 	%r5617, %r5616, %r8498;
	shl.b32 	%r5618, %r5617, 2;
	add.s32 	%r5619, %r5547, %r5618;
	ld.global.u32 	%r5620, [%r5619];
	shr.u32 	%r5621, %r5620, %r5582;
	and.b32  	%r5622, %r5621, 255;
	or.b32  	%r5623, %r5605, %r5596;
	or.b32  	%r5624, %r5622, %r5614;
	or.b32  	%r5625, %r5624, %r5623;
	st.global.u32 	[%r4+110592], %r5625;
	add.s32 	%r5626, %r5543, 2048;
	and.b32  	%r5627, %r5626, 1073740800;
	add.s32 	%r5628, %r5627, %r8498;
	shl.b32 	%r5629, %r5628, 2;
	add.s32 	%r5630, %r5547, %r5629;
	ld.global.u32 	%r5631, [%r5630];
	shr.u32 	%r5632, %r5631, %r5550;
	shl.b32 	%r5633, %r5632, 24;
	add.s32 	%r5634, %r5543, 2304;
	and.b32  	%r5635, %r5634, 1073740800;
	add.s32 	%r5636, %r5635, %r8498;
	shl.b32 	%r5637, %r5636, 2;
	add.s32 	%r5638, %r5547, %r5637;
	ld.global.u32 	%r5639, [%r5638];
	shr.u32 	%r5640, %r5639, %r5560;
	shl.b32 	%r5641, %r5640, 16;
	and.b32  	%r5642, %r5641, 16711680;
	add.s32 	%r5643, %r5543, 2560;
	and.b32  	%r5644, %r5643, 1073740800;
	add.s32 	%r5645, %r5644, %r8498;
	shl.b32 	%r5646, %r5645, 2;
	add.s32 	%r5647, %r5547, %r5646;
	ld.global.u32 	%r5648, [%r5647];
	shr.u32 	%r5649, %r5648, %r5571;
	shl.b32 	%r5650, %r5649, 8;
	and.b32  	%r5651, %r5650, 65280;
	add.s32 	%r5652, %r5543, 2816;
	and.b32  	%r5653, %r5652, 1073740800;
	add.s32 	%r5654, %r5653, %r8498;
	shl.b32 	%r5655, %r5654, 2;
	add.s32 	%r5656, %r5547, %r5655;
	ld.global.u32 	%r5657, [%r5656];
	shr.u32 	%r5658, %r5657, %r5582;
	and.b32  	%r5659, %r5658, 255;
	or.b32  	%r5660, %r5642, %r5633;
	or.b32  	%r5661, %r5659, %r5651;
	or.b32  	%r5662, %r5661, %r5660;
	st.global.u32 	[%r4+114688], %r5662;
	add.s32 	%r5663, %r5543, 3072;
	and.b32  	%r5664, %r5663, 1073740800;
	add.s32 	%r5665, %r5664, %r8498;
	shl.b32 	%r5666, %r5665, 2;
	add.s32 	%r5667, %r5547, %r5666;
	ld.global.u32 	%r5668, [%r5667];
	shr.u32 	%r5669, %r5668, %r5550;
	shl.b32 	%r5670, %r5669, 24;
	add.s32 	%r5671, %r5543, 3328;
	and.b32  	%r5672, %r5671, 1073740800;
	add.s32 	%r5673, %r5672, %r8498;
	shl.b32 	%r5674, %r5673, 2;
	add.s32 	%r5675, %r5547, %r5674;
	ld.global.u32 	%r5676, [%r5675];
	shr.u32 	%r5677, %r5676, %r5560;
	shl.b32 	%r5678, %r5677, 16;
	and.b32  	%r5679, %r5678, 16711680;
	add.s32 	%r5680, %r5543, 3584;
	and.b32  	%r5681, %r5680, 1073740800;
	add.s32 	%r5682, %r5681, %r8498;
	shl.b32 	%r5683, %r5682, 2;
	add.s32 	%r5684, %r5547, %r5683;
	ld.global.u32 	%r5685, [%r5684];
	shr.u32 	%r5686, %r5685, %r5571;
	shl.b32 	%r5687, %r5686, 8;
	and.b32  	%r5688, %r5687, 65280;
	add.s32 	%r5689, %r5543, 3840;
	and.b32  	%r5690, %r5689, 1073740800;
	add.s32 	%r5691, %r5690, %r8498;
	shl.b32 	%r5692, %r5691, 2;
	add.s32 	%r5693, %r5547, %r5692;
	ld.global.u32 	%r5694, [%r5693];
	shr.u32 	%r5695, %r5694, %r5582;
	and.b32  	%r5696, %r5695, 255;
	or.b32  	%r5697, %r5679, %r5670;
	or.b32  	%r5698, %r5696, %r5688;
	or.b32  	%r5699, %r5698, %r5697;
	st.global.u32 	[%r4+118784], %r5699;
	add.s32 	%r5700, %r5543, 4096;
	and.b32  	%r5701, %r5700, 1073740800;
	add.s32 	%r5702, %r5701, %r8498;
	shl.b32 	%r5703, %r5702, 2;
	add.s32 	%r5704, %r5547, %r5703;
	ld.global.u32 	%r5705, [%r5704];
	shr.u32 	%r5706, %r5705, %r5550;
	shl.b32 	%r5707, %r5706, 24;
	add.s32 	%r5708, %r5543, 4352;
	and.b32  	%r5709, %r5708, 1073740800;
	add.s32 	%r5710, %r5709, %r8498;
	shl.b32 	%r5711, %r5710, 2;
	add.s32 	%r5712, %r5547, %r5711;
	ld.global.u32 	%r5713, [%r5712];
	shr.u32 	%r5714, %r5713, %r5560;
	shl.b32 	%r5715, %r5714, 16;
	and.b32  	%r5716, %r5715, 16711680;
	add.s32 	%r5717, %r5543, 4608;
	and.b32  	%r5718, %r5717, 1073740800;
	add.s32 	%r5719, %r5718, %r8498;
	shl.b32 	%r5720, %r5719, 2;
	add.s32 	%r5721, %r5547, %r5720;
	ld.global.u32 	%r5722, [%r5721];
	shr.u32 	%r5723, %r5722, %r5571;
	shl.b32 	%r5724, %r5723, 8;
	and.b32  	%r5725, %r5724, 65280;
	add.s32 	%r5726, %r5543, 4864;
	and.b32  	%r5727, %r5726, 1073740800;
	add.s32 	%r5728, %r5727, %r8498;
	shl.b32 	%r5729, %r5728, 2;
	add.s32 	%r5730, %r5547, %r5729;
	ld.global.u32 	%r5731, [%r5730];
	shr.u32 	%r5732, %r5731, %r5582;
	and.b32  	%r5733, %r5732, 255;
	or.b32  	%r5734, %r5716, %r5707;
	or.b32  	%r5735, %r5733, %r5725;
	or.b32  	%r5736, %r5735, %r5734;
	st.global.u32 	[%r4+122880], %r5736;
	add.s32 	%r5737, %r5543, 5120;
	and.b32  	%r5738, %r5737, 1073740800;
	add.s32 	%r5739, %r5738, %r8498;
	shl.b32 	%r5740, %r5739, 2;
	add.s32 	%r5741, %r5547, %r5740;
	ld.global.u32 	%r5742, [%r5741];
	shr.u32 	%r5743, %r5742, %r5550;
	shl.b32 	%r5744, %r5743, 24;
	add.s32 	%r5745, %r5543, 5376;
	and.b32  	%r5746, %r5745, 1073740800;
	add.s32 	%r5747, %r5746, %r8498;
	shl.b32 	%r5748, %r5747, 2;
	add.s32 	%r5749, %r5547, %r5748;
	ld.global.u32 	%r5750, [%r5749];
	shr.u32 	%r5751, %r5750, %r5560;
	shl.b32 	%r5752, %r5751, 16;
	and.b32  	%r5753, %r5752, 16711680;
	add.s32 	%r5754, %r5543, 5632;
	and.b32  	%r5755, %r5754, 1073740800;
	add.s32 	%r5756, %r5755, %r8498;
	shl.b32 	%r5757, %r5756, 2;
	add.s32 	%r5758, %r5547, %r5757;
	ld.global.u32 	%r5759, [%r5758];
	shr.u32 	%r5760, %r5759, %r5571;
	shl.b32 	%r5761, %r5760, 8;
	and.b32  	%r5762, %r5761, 65280;
	add.s32 	%r5763, %r5543, 5888;
	and.b32  	%r5764, %r5763, 1073740800;
	add.s32 	%r5765, %r5764, %r8498;
	shl.b32 	%r5766, %r5765, 2;
	add.s32 	%r5767, %r5547, %r5766;
	ld.global.u32 	%r5768, [%r5767];
	shr.u32 	%r5769, %r5768, %r5582;
	and.b32  	%r5770, %r5769, 255;
	or.b32  	%r5771, %r5753, %r5744;
	or.b32  	%r5772, %r5770, %r5762;
	or.b32  	%r5773, %r5772, %r5771;
	st.global.u32 	[%r4+126976], %r5773;
	add.s32 	%r5774, %r5543, 6144;
	and.b32  	%r5775, %r5774, 1073740800;
	add.s32 	%r5776, %r5775, %r8498;
	shl.b32 	%r5777, %r5776, 2;
	add.s32 	%r5778, %r5547, %r5777;
	ld.global.u32 	%r5779, [%r5778];
	shr.u32 	%r5780, %r5779, %r5550;
	shl.b32 	%r5781, %r5780, 24;
	add.s32 	%r5782, %r5543, 6400;
	and.b32  	%r5783, %r5782, 1073740800;
	add.s32 	%r5784, %r5783, %r8498;
	shl.b32 	%r5785, %r5784, 2;
	add.s32 	%r5786, %r5547, %r5785;
	ld.global.u32 	%r5787, [%r5786];
	shr.u32 	%r5788, %r5787, %r5560;
	shl.b32 	%r5789, %r5788, 16;
	and.b32  	%r5790, %r5789, 16711680;
	add.s32 	%r5791, %r5543, 6656;
	and.b32  	%r5792, %r5791, 1073740800;
	add.s32 	%r5793, %r5792, %r8498;
	shl.b32 	%r5794, %r5793, 2;
	add.s32 	%r5795, %r5547, %r5794;
	ld.global.u32 	%r5796, [%r5795];
	shr.u32 	%r5797, %r5796, %r5571;
	shl.b32 	%r5798, %r5797, 8;
	and.b32  	%r5799, %r5798, 65280;
	add.s32 	%r5800, %r5543, 6912;
	and.b32  	%r5801, %r5800, 1073740800;
	add.s32 	%r5802, %r5801, %r8498;
	shl.b32 	%r5803, %r5802, 2;
	add.s32 	%r5804, %r5547, %r5803;
	ld.global.u32 	%r5805, [%r5804];
	shr.u32 	%r5806, %r5805, %r5582;
	and.b32  	%r5807, %r5806, 255;
	or.b32  	%r5808, %r5790, %r5781;
	or.b32  	%r5809, %r5807, %r5799;
	or.b32  	%r5810, %r5809, %r5808;
	st.global.u32 	[%r4+131072], %r5810;
	add.s32 	%r5811, %r5543, 7168;
	and.b32  	%r5812, %r5811, 1073740800;
	add.s32 	%r5813, %r5812, %r8498;
	shl.b32 	%r5814, %r5813, 2;
	add.s32 	%r5815, %r5547, %r5814;
	ld.global.u32 	%r5816, [%r5815];
	shr.u32 	%r5817, %r5816, %r5550;
	shl.b32 	%r5818, %r5817, 24;
	add.s32 	%r5819, %r5543, 7424;
	and.b32  	%r5820, %r5819, 1073740800;
	add.s32 	%r5821, %r5820, %r8498;
	shl.b32 	%r5822, %r5821, 2;
	add.s32 	%r5823, %r5547, %r5822;
	ld.global.u32 	%r5824, [%r5823];
	shr.u32 	%r5825, %r5824, %r5560;
	shl.b32 	%r5826, %r5825, 16;
	and.b32  	%r5827, %r5826, 16711680;
	add.s32 	%r5828, %r5543, 7680;
	and.b32  	%r5829, %r5828, 1073740800;
	add.s32 	%r5830, %r5829, %r8498;
	shl.b32 	%r5831, %r5830, 2;
	add.s32 	%r5832, %r5547, %r5831;
	ld.global.u32 	%r5833, [%r5832];
	shr.u32 	%r5834, %r5833, %r5571;
	shl.b32 	%r5835, %r5834, 8;
	and.b32  	%r5836, %r5835, 65280;
	add.s32 	%r5837, %r5543, 7936;
	and.b32  	%r5838, %r5837, 1073740800;
	add.s32 	%r5839, %r5838, %r8498;
	shl.b32 	%r5840, %r5839, 2;
	add.s32 	%r5841, %r5547, %r5840;
	ld.global.u32 	%r5842, [%r5841];
	shr.u32 	%r5843, %r5842, %r5582;
	and.b32  	%r5844, %r5843, 255;
	or.b32  	%r5845, %r5827, %r5818;
	or.b32  	%r5846, %r5844, %r5836;
	or.b32  	%r5847, %r5846, %r5845;
	st.global.u32 	[%r4+135168], %r5847;
	add.s32 	%r5848, %r5543, 8192;
	and.b32  	%r5849, %r5848, 1073740800;
	add.s32 	%r5850, %r5849, %r8498;
	shl.b32 	%r5851, %r5850, 2;
	add.s32 	%r5852, %r5547, %r5851;
	ld.global.u32 	%r5853, [%r5852];
	shr.u32 	%r5854, %r5853, %r5550;
	shl.b32 	%r5855, %r5854, 24;
	add.s32 	%r5856, %r5543, 8448;
	and.b32  	%r5857, %r5856, 1073740800;
	add.s32 	%r5858, %r5857, %r8498;
	shl.b32 	%r5859, %r5858, 2;
	add.s32 	%r5860, %r5547, %r5859;
	ld.global.u32 	%r5861, [%r5860];
	shr.u32 	%r5862, %r5861, %r5560;
	shl.b32 	%r5863, %r5862, 16;
	and.b32  	%r5864, %r5863, 16711680;
	add.s32 	%r5865, %r5543, 8704;
	and.b32  	%r5866, %r5865, 1073740800;
	add.s32 	%r5867, %r5866, %r8498;
	shl.b32 	%r5868, %r5867, 2;
	add.s32 	%r5869, %r5547, %r5868;
	ld.global.u32 	%r5870, [%r5869];
	shr.u32 	%r5871, %r5870, %r5571;
	shl.b32 	%r5872, %r5871, 8;
	and.b32  	%r5873, %r5872, 65280;
	add.s32 	%r5874, %r5543, 8960;
	and.b32  	%r5875, %r5874, 1073740800;
	add.s32 	%r5876, %r5875, %r8498;
	shl.b32 	%r5877, %r5876, 2;
	add.s32 	%r5878, %r5547, %r5877;
	ld.global.u32 	%r5879, [%r5878];
	shr.u32 	%r5880, %r5879, %r5582;
	and.b32  	%r5881, %r5880, 255;
	or.b32  	%r5882, %r5864, %r5855;
	or.b32  	%r5883, %r5881, %r5873;
	or.b32  	%r5884, %r5883, %r5882;
	st.global.u32 	[%r4+139264], %r5884;
	add.s32 	%r5885, %r5543, 9216;
	and.b32  	%r5886, %r5885, 1073740800;
	add.s32 	%r5887, %r5886, %r8498;
	shl.b32 	%r5888, %r5887, 2;
	add.s32 	%r5889, %r5547, %r5888;
	ld.global.u32 	%r5890, [%r5889];
	shr.u32 	%r5891, %r5890, %r5550;
	shl.b32 	%r5892, %r5891, 24;
	add.s32 	%r5893, %r5543, 9472;
	and.b32  	%r5894, %r5893, 1073740800;
	add.s32 	%r5895, %r5894, %r8498;
	shl.b32 	%r5896, %r5895, 2;
	add.s32 	%r5897, %r5547, %r5896;
	ld.global.u32 	%r5898, [%r5897];
	shr.u32 	%r5899, %r5898, %r5560;
	shl.b32 	%r5900, %r5899, 16;
	and.b32  	%r5901, %r5900, 16711680;
	add.s32 	%r5902, %r5543, 9728;
	and.b32  	%r5903, %r5902, 1073740800;
	add.s32 	%r5904, %r5903, %r8498;
	shl.b32 	%r5905, %r5904, 2;
	add.s32 	%r5906, %r5547, %r5905;
	ld.global.u32 	%r5907, [%r5906];
	shr.u32 	%r5908, %r5907, %r5571;
	shl.b32 	%r5909, %r5908, 8;
	and.b32  	%r5910, %r5909, 65280;
	add.s32 	%r5911, %r5543, 9984;
	and.b32  	%r5912, %r5911, 1073740800;
	add.s32 	%r5913, %r5912, %r8498;
	shl.b32 	%r5914, %r5913, 2;
	add.s32 	%r5915, %r5547, %r5914;
	ld.global.u32 	%r5916, [%r5915];
	shr.u32 	%r5917, %r5916, %r5582;
	and.b32  	%r5918, %r5917, 255;
	or.b32  	%r5919, %r5901, %r5892;
	or.b32  	%r5920, %r5918, %r5910;
	or.b32  	%r5921, %r5920, %r5919;
	st.global.u32 	[%r4+143360], %r5921;
	add.s32 	%r5922, %r5543, 10240;
	and.b32  	%r5923, %r5922, 1073740800;
	add.s32 	%r5924, %r5923, %r8498;
	shl.b32 	%r5925, %r5924, 2;
	add.s32 	%r5926, %r5547, %r5925;
	ld.global.u32 	%r5927, [%r5926];
	shr.u32 	%r5928, %r5927, %r5550;
	shl.b32 	%r5929, %r5928, 24;
	add.s32 	%r5930, %r5543, 10496;
	and.b32  	%r5931, %r5930, 1073740800;
	add.s32 	%r5932, %r5931, %r8498;
	shl.b32 	%r5933, %r5932, 2;
	add.s32 	%r5934, %r5547, %r5933;
	ld.global.u32 	%r5935, [%r5934];
	shr.u32 	%r5936, %r5935, %r5560;
	shl.b32 	%r5937, %r5936, 16;
	and.b32  	%r5938, %r5937, 16711680;
	add.s32 	%r5939, %r5543, 10752;
	and.b32  	%r5940, %r5939, 1073740800;
	add.s32 	%r5941, %r5940, %r8498;
	shl.b32 	%r5942, %r5941, 2;
	add.s32 	%r5943, %r5547, %r5942;
	ld.global.u32 	%r5944, [%r5943];
	shr.u32 	%r5945, %r5944, %r5571;
	shl.b32 	%r5946, %r5945, 8;
	and.b32  	%r5947, %r5946, 65280;
	add.s32 	%r5948, %r5543, 11008;
	and.b32  	%r5949, %r5948, 1073740800;
	add.s32 	%r5950, %r5949, %r8498;
	shl.b32 	%r5951, %r5950, 2;
	add.s32 	%r5952, %r5547, %r5951;
	ld.global.u32 	%r5953, [%r5952];
	shr.u32 	%r5954, %r5953, %r5582;
	and.b32  	%r5955, %r5954, 255;
	or.b32  	%r5956, %r5938, %r5929;
	or.b32  	%r5957, %r5955, %r5947;
	or.b32  	%r5958, %r5957, %r5956;
	st.global.u32 	[%r4+147456], %r5958;
	add.s32 	%r5959, %r5543, 11264;
	and.b32  	%r5960, %r5959, 1073740800;
	add.s32 	%r5961, %r5960, %r8498;
	shl.b32 	%r5962, %r5961, 2;
	add.s32 	%r5963, %r5547, %r5962;
	ld.global.u32 	%r5964, [%r5963];
	shr.u32 	%r5965, %r5964, %r5550;
	shl.b32 	%r5966, %r5965, 24;
	add.s32 	%r5967, %r5543, 11520;
	and.b32  	%r5968, %r5967, 1073740800;
	add.s32 	%r5969, %r5968, %r8498;
	shl.b32 	%r5970, %r5969, 2;
	add.s32 	%r5971, %r5547, %r5970;
	ld.global.u32 	%r5972, [%r5971];
	shr.u32 	%r5973, %r5972, %r5560;
	shl.b32 	%r5974, %r5973, 16;
	and.b32  	%r5975, %r5974, 16711680;
	add.s32 	%r5976, %r5543, 11776;
	and.b32  	%r5977, %r5976, 1073740800;
	add.s32 	%r5978, %r5977, %r8498;
	shl.b32 	%r5979, %r5978, 2;
	add.s32 	%r5980, %r5547, %r5979;
	ld.global.u32 	%r5981, [%r5980];
	shr.u32 	%r5982, %r5981, %r5571;
	shl.b32 	%r5983, %r5982, 8;
	and.b32  	%r5984, %r5983, 65280;
	add.s32 	%r5985, %r5543, 12032;
	and.b32  	%r5986, %r5985, 1073740800;
	add.s32 	%r5987, %r5986, %r8498;
	shl.b32 	%r5988, %r5987, 2;
	add.s32 	%r5989, %r5547, %r5988;
	ld.global.u32 	%r5990, [%r5989];
	shr.u32 	%r5991, %r5990, %r5582;
	and.b32  	%r5992, %r5991, 255;
	or.b32  	%r5993, %r5975, %r5966;
	or.b32  	%r5994, %r5992, %r5984;
	or.b32  	%r5995, %r5994, %r5993;
	st.global.u32 	[%r4+151552], %r5995;
	add.s32 	%r5996, %r5543, 12288;
	and.b32  	%r5997, %r5996, 1073740800;
	add.s32 	%r5998, %r5997, %r8498;
	shl.b32 	%r5999, %r5998, 2;
	add.s32 	%r6000, %r5547, %r5999;
	ld.global.u32 	%r6001, [%r6000];
	shr.u32 	%r6002, %r6001, %r5550;
	shl.b32 	%r6003, %r6002, 24;
	add.s32 	%r6004, %r5543, 12544;
	and.b32  	%r6005, %r6004, 1073740800;
	add.s32 	%r6006, %r6005, %r8498;
	shl.b32 	%r6007, %r6006, 2;
	add.s32 	%r6008, %r5547, %r6007;
	ld.global.u32 	%r6009, [%r6008];
	shr.u32 	%r6010, %r6009, %r5560;
	shl.b32 	%r6011, %r6010, 16;
	and.b32  	%r6012, %r6011, 16711680;
	add.s32 	%r6013, %r5543, 12800;
	and.b32  	%r6014, %r6013, 1073740800;
	add.s32 	%r6015, %r6014, %r8498;
	shl.b32 	%r6016, %r6015, 2;
	add.s32 	%r6017, %r5547, %r6016;
	ld.global.u32 	%r6018, [%r6017];
	shr.u32 	%r6019, %r6018, %r5571;
	shl.b32 	%r6020, %r6019, 8;
	and.b32  	%r6021, %r6020, 65280;
	add.s32 	%r6022, %r5543, 13056;
	and.b32  	%r6023, %r6022, 1073740800;
	add.s32 	%r6024, %r6023, %r8498;
	shl.b32 	%r6025, %r6024, 2;
	add.s32 	%r6026, %r5547, %r6025;
	ld.global.u32 	%r6027, [%r6026];
	shr.u32 	%r6028, %r6027, %r5582;
	and.b32  	%r6029, %r6028, 255;
	or.b32  	%r6030, %r6012, %r6003;
	or.b32  	%r6031, %r6029, %r6021;
	or.b32  	%r6032, %r6031, %r6030;
	st.global.u32 	[%r4+155648], %r6032;
	add.s32 	%r6033, %r5543, 13312;
	and.b32  	%r6034, %r6033, 1073740800;
	add.s32 	%r6035, %r6034, %r8498;
	shl.b32 	%r6036, %r6035, 2;
	add.s32 	%r6037, %r5547, %r6036;
	ld.global.u32 	%r6038, [%r6037];
	shr.u32 	%r6039, %r6038, %r5550;
	shl.b32 	%r6040, %r6039, 24;
	add.s32 	%r6041, %r5543, 13568;
	and.b32  	%r6042, %r6041, 1073740800;
	add.s32 	%r6043, %r6042, %r8498;
	shl.b32 	%r6044, %r6043, 2;
	add.s32 	%r6045, %r5547, %r6044;
	ld.global.u32 	%r6046, [%r6045];
	shr.u32 	%r6047, %r6046, %r5560;
	shl.b32 	%r6048, %r6047, 16;
	and.b32  	%r6049, %r6048, 16711680;
	add.s32 	%r6050, %r5543, 13824;
	and.b32  	%r6051, %r6050, 1073740800;
	add.s32 	%r6052, %r6051, %r8498;
	shl.b32 	%r6053, %r6052, 2;
	add.s32 	%r6054, %r5547, %r6053;
	ld.global.u32 	%r6055, [%r6054];
	shr.u32 	%r6056, %r6055, %r5571;
	shl.b32 	%r6057, %r6056, 8;
	and.b32  	%r6058, %r6057, 65280;
	add.s32 	%r6059, %r5543, 14080;
	and.b32  	%r6060, %r6059, 1073740800;
	add.s32 	%r6061, %r6060, %r8498;
	shl.b32 	%r6062, %r6061, 2;
	add.s32 	%r6063, %r5547, %r6062;
	ld.global.u32 	%r6064, [%r6063];
	shr.u32 	%r6065, %r6064, %r5582;
	and.b32  	%r6066, %r6065, 255;
	or.b32  	%r6067, %r6049, %r6040;
	or.b32  	%r6068, %r6066, %r6058;
	or.b32  	%r6069, %r6068, %r6067;
	st.global.u32 	[%r4+159744], %r6069;
	add.s32 	%r6070, %r5543, 14336;
	and.b32  	%r6071, %r6070, 1073740800;
	add.s32 	%r6072, %r6071, %r8498;
	shl.b32 	%r6073, %r6072, 2;
	add.s32 	%r6074, %r5547, %r6073;
	ld.global.u32 	%r6075, [%r6074];
	shr.u32 	%r6076, %r6075, %r5550;
	shl.b32 	%r6077, %r6076, 24;
	add.s32 	%r6078, %r5543, 14592;
	and.b32  	%r6079, %r6078, 1073740800;
	add.s32 	%r6080, %r6079, %r8498;
	shl.b32 	%r6081, %r6080, 2;
	add.s32 	%r6082, %r5547, %r6081;
	ld.global.u32 	%r6083, [%r6082];
	shr.u32 	%r6084, %r6083, %r5560;
	shl.b32 	%r6085, %r6084, 16;
	and.b32  	%r6086, %r6085, 16711680;
	add.s32 	%r6087, %r5543, 14848;
	and.b32  	%r6088, %r6087, 1073740800;
	add.s32 	%r6089, %r6088, %r8498;
	shl.b32 	%r6090, %r6089, 2;
	add.s32 	%r6091, %r5547, %r6090;
	ld.global.u32 	%r6092, [%r6091];
	shr.u32 	%r6093, %r6092, %r5571;
	shl.b32 	%r6094, %r6093, 8;
	and.b32  	%r6095, %r6094, 65280;
	add.s32 	%r6096, %r5543, 15104;
	and.b32  	%r6097, %r6096, 1073740800;
	add.s32 	%r6098, %r6097, %r8498;
	shl.b32 	%r6099, %r6098, 2;
	add.s32 	%r6100, %r5547, %r6099;
	ld.global.u32 	%r6101, [%r6100];
	shr.u32 	%r6102, %r6101, %r5582;
	and.b32  	%r6103, %r6102, 255;
	or.b32  	%r6104, %r6086, %r6077;
	or.b32  	%r6105, %r6103, %r6095;
	or.b32  	%r6106, %r6105, %r6104;
	st.global.u32 	[%r4+163840], %r6106;
	add.s32 	%r6107, %r5543, 15360;
	and.b32  	%r6108, %r6107, 1073740800;
	add.s32 	%r6109, %r6108, %r8498;
	shl.b32 	%r6110, %r6109, 2;
	add.s32 	%r6111, %r5547, %r6110;
	ld.global.u32 	%r6112, [%r6111];
	shr.u32 	%r6113, %r6112, %r5550;
	shl.b32 	%r6114, %r6113, 24;
	add.s32 	%r6115, %r5543, 15616;
	and.b32  	%r6116, %r6115, 1073740800;
	add.s32 	%r6117, %r6116, %r8498;
	shl.b32 	%r6118, %r6117, 2;
	add.s32 	%r6119, %r5547, %r6118;
	ld.global.u32 	%r6120, [%r6119];
	shr.u32 	%r6121, %r6120, %r5560;
	shl.b32 	%r6122, %r6121, 16;
	and.b32  	%r6123, %r6122, 16711680;
	add.s32 	%r6124, %r5543, 15872;
	and.b32  	%r6125, %r6124, 1073740800;
	add.s32 	%r6126, %r6125, %r8498;
	shl.b32 	%r6127, %r6126, 2;
	add.s32 	%r6128, %r5547, %r6127;
	ld.global.u32 	%r6129, [%r6128];
	shr.u32 	%r6130, %r6129, %r5571;
	shl.b32 	%r6131, %r6130, 8;
	and.b32  	%r6132, %r6131, 65280;
	add.s32 	%r6133, %r5543, 16128;
	and.b32  	%r6134, %r6133, 1073740800;
	add.s32 	%r6135, %r6134, %r8498;
	shl.b32 	%r6136, %r6135, 2;
	add.s32 	%r6137, %r5547, %r6136;
	ld.global.u32 	%r6138, [%r6137];
	shr.u32 	%r6139, %r6138, %r5582;
	and.b32  	%r6140, %r6139, 255;
	or.b32  	%r6141, %r6123, %r6114;
	or.b32  	%r6142, %r6140, %r6132;
	or.b32  	%r6143, %r6142, %r6141;
	st.global.u32 	[%r4+167936], %r6143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8547, 26;
	shr.b32 	%rhs, %r8547, 6;
	add.u32 	%r6144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8547, 21;
	shr.b32 	%rhs, %r8547, 11;
	add.u32 	%r6145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8547, 7;
	shr.b32 	%rhs, %r8547, 25;
	add.u32 	%r6146, %lhs, %rhs;
	}
	xor.b32  	%r6147, %r6146, %r6144;
	xor.b32  	%r6148, %r6147, %r6145;
	xor.b32  	%r6149, %r8545, %r8546;
	and.b32  	%r6150, %r6149, %r8547;
	xor.b32  	%r6151, %r6150, %r8545;
	add.s32 	%r6152, %r5588, %r8544;
	add.s32 	%r6153, %r6152, %r6148;
	add.s32 	%r6154, %r6153, %r6151;
	add.s32 	%r6155, %r6154, 1116352408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8551, 30;
	shr.b32 	%rhs, %r8551, 2;
	add.u32 	%r6156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8551, 19;
	shr.b32 	%rhs, %r8551, 13;
	add.u32 	%r6157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8551, 10;
	shr.b32 	%rhs, %r8551, 22;
	add.u32 	%r6158, %lhs, %rhs;
	}
	xor.b32  	%r6159, %r6158, %r6156;
	xor.b32  	%r6160, %r6159, %r6157;
	or.b32  	%r6161, %r8550, %r8551;
	and.b32  	%r6162, %r8549, %r6161;
	and.b32  	%r6163, %r8550, %r8551;
	or.b32  	%r6164, %r6162, %r6163;
	add.s32 	%r6165, %r6155, %r8548;
	add.s32 	%r6166, %r6160, %r6164;
	add.s32 	%r6167, %r6166, %r6155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6165, 26;
	shr.b32 	%rhs, %r6165, 6;
	add.u32 	%r6168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6165, 21;
	shr.b32 	%rhs, %r6165, 11;
	add.u32 	%r6169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6165, 7;
	shr.b32 	%rhs, %r6165, 25;
	add.u32 	%r6170, %lhs, %rhs;
	}
	xor.b32  	%r6171, %r6170, %r6168;
	xor.b32  	%r6172, %r6171, %r6169;
	xor.b32  	%r6173, %r8546, %r8547;
	and.b32  	%r6174, %r6165, %r6173;
	xor.b32  	%r6175, %r6174, %r8546;
	add.s32 	%r6176, %r5625, %r8545;
	add.s32 	%r6177, %r6176, %r6175;
	add.s32 	%r6178, %r6177, %r6172;
	add.s32 	%r6179, %r6178, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6167, 30;
	shr.b32 	%rhs, %r6167, 2;
	add.u32 	%r6180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6167, 19;
	shr.b32 	%rhs, %r6167, 13;
	add.u32 	%r6181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6167, 10;
	shr.b32 	%rhs, %r6167, 22;
	add.u32 	%r6182, %lhs, %rhs;
	}
	xor.b32  	%r6183, %r6182, %r6180;
	xor.b32  	%r6184, %r6183, %r6181;
	and.b32  	%r6185, %r6167, %r8551;
	or.b32  	%r6186, %r6167, %r8551;
	and.b32  	%r6187, %r6186, %r8550;
	or.b32  	%r6188, %r6187, %r6185;
	add.s32 	%r6189, %r6179, %r8549;
	add.s32 	%r6190, %r6184, %r6188;
	add.s32 	%r6191, %r6190, %r6179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6189, 26;
	shr.b32 	%rhs, %r6189, 6;
	add.u32 	%r6192, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6189, 21;
	shr.b32 	%rhs, %r6189, 11;
	add.u32 	%r6193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6189, 7;
	shr.b32 	%rhs, %r6189, 25;
	add.u32 	%r6194, %lhs, %rhs;
	}
	xor.b32  	%r6195, %r6194, %r6192;
	xor.b32  	%r6196, %r6195, %r6193;
	xor.b32  	%r6197, %r6165, %r8547;
	and.b32  	%r6198, %r6189, %r6197;
	xor.b32  	%r6199, %r6198, %r8547;
	add.s32 	%r6200, %r5662, %r8546;
	add.s32 	%r6201, %r6200, %r6199;
	add.s32 	%r6202, %r6201, %r6196;
	add.s32 	%r6203, %r6202, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6191, 30;
	shr.b32 	%rhs, %r6191, 2;
	add.u32 	%r6204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6191, 19;
	shr.b32 	%rhs, %r6191, 13;
	add.u32 	%r6205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6191, 10;
	shr.b32 	%rhs, %r6191, 22;
	add.u32 	%r6206, %lhs, %rhs;
	}
	xor.b32  	%r6207, %r6206, %r6204;
	xor.b32  	%r6208, %r6207, %r6205;
	and.b32  	%r6209, %r6191, %r6167;
	or.b32  	%r6210, %r6191, %r6167;
	and.b32  	%r6211, %r6210, %r8551;
	or.b32  	%r6212, %r6211, %r6209;
	add.s32 	%r6213, %r6203, %r8550;
	add.s32 	%r6214, %r6208, %r6212;
	add.s32 	%r6215, %r6214, %r6203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6213, 26;
	shr.b32 	%rhs, %r6213, 6;
	add.u32 	%r6216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6213, 21;
	shr.b32 	%rhs, %r6213, 11;
	add.u32 	%r6217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6213, 7;
	shr.b32 	%rhs, %r6213, 25;
	add.u32 	%r6218, %lhs, %rhs;
	}
	xor.b32  	%r6219, %r6218, %r6216;
	xor.b32  	%r6220, %r6219, %r6217;
	xor.b32  	%r6221, %r6189, %r6165;
	and.b32  	%r6222, %r6213, %r6221;
	xor.b32  	%r6223, %r6222, %r6165;
	add.s32 	%r6224, %r5699, %r8547;
	add.s32 	%r6225, %r6224, %r6223;
	add.s32 	%r6226, %r6225, %r6220;
	add.s32 	%r6227, %r6226, -373957723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6215, 30;
	shr.b32 	%rhs, %r6215, 2;
	add.u32 	%r6228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6215, 19;
	shr.b32 	%rhs, %r6215, 13;
	add.u32 	%r6229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6215, 10;
	shr.b32 	%rhs, %r6215, 22;
	add.u32 	%r6230, %lhs, %rhs;
	}
	xor.b32  	%r6231, %r6230, %r6228;
	xor.b32  	%r6232, %r6231, %r6229;
	and.b32  	%r6233, %r6215, %r6191;
	or.b32  	%r6234, %r6215, %r6191;
	and.b32  	%r6235, %r6234, %r6167;
	or.b32  	%r6236, %r6235, %r6233;
	add.s32 	%r6237, %r6227, %r8551;
	add.s32 	%r6238, %r6232, %r6236;
	add.s32 	%r6239, %r6238, %r6227;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6237, 26;
	shr.b32 	%rhs, %r6237, 6;
	add.u32 	%r6240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6237, 21;
	shr.b32 	%rhs, %r6237, 11;
	add.u32 	%r6241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6237, 7;
	shr.b32 	%rhs, %r6237, 25;
	add.u32 	%r6242, %lhs, %rhs;
	}
	xor.b32  	%r6243, %r6242, %r6240;
	xor.b32  	%r6244, %r6243, %r6241;
	xor.b32  	%r6245, %r6213, %r6189;
	and.b32  	%r6246, %r6237, %r6245;
	xor.b32  	%r6247, %r6246, %r6189;
	add.s32 	%r6248, %r5736, %r6165;
	add.s32 	%r6249, %r6248, %r6247;
	add.s32 	%r6250, %r6249, %r6244;
	add.s32 	%r6251, %r6250, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6239, 30;
	shr.b32 	%rhs, %r6239, 2;
	add.u32 	%r6252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6239, 19;
	shr.b32 	%rhs, %r6239, 13;
	add.u32 	%r6253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6239, 10;
	shr.b32 	%rhs, %r6239, 22;
	add.u32 	%r6254, %lhs, %rhs;
	}
	xor.b32  	%r6255, %r6254, %r6252;
	xor.b32  	%r6256, %r6255, %r6253;
	and.b32  	%r6257, %r6239, %r6215;
	or.b32  	%r6258, %r6239, %r6215;
	and.b32  	%r6259, %r6258, %r6191;
	or.b32  	%r6260, %r6259, %r6257;
	add.s32 	%r6261, %r6251, %r6167;
	add.s32 	%r6262, %r6256, %r6260;
	add.s32 	%r6263, %r6262, %r6251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6261, 26;
	shr.b32 	%rhs, %r6261, 6;
	add.u32 	%r6264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6261, 21;
	shr.b32 	%rhs, %r6261, 11;
	add.u32 	%r6265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6261, 7;
	shr.b32 	%rhs, %r6261, 25;
	add.u32 	%r6266, %lhs, %rhs;
	}
	xor.b32  	%r6267, %r6266, %r6264;
	xor.b32  	%r6268, %r6267, %r6265;
	xor.b32  	%r6269, %r6237, %r6213;
	and.b32  	%r6270, %r6261, %r6269;
	xor.b32  	%r6271, %r6270, %r6213;
	add.s32 	%r6272, %r5773, %r6189;
	add.s32 	%r6273, %r6272, %r6271;
	add.s32 	%r6274, %r6273, %r6268;
	add.s32 	%r6275, %r6274, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6263, 30;
	shr.b32 	%rhs, %r6263, 2;
	add.u32 	%r6276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6263, 19;
	shr.b32 	%rhs, %r6263, 13;
	add.u32 	%r6277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6263, 10;
	shr.b32 	%rhs, %r6263, 22;
	add.u32 	%r6278, %lhs, %rhs;
	}
	xor.b32  	%r6279, %r6278, %r6276;
	xor.b32  	%r6280, %r6279, %r6277;
	and.b32  	%r6281, %r6263, %r6239;
	or.b32  	%r6282, %r6263, %r6239;
	and.b32  	%r6283, %r6282, %r6215;
	or.b32  	%r6284, %r6283, %r6281;
	add.s32 	%r6285, %r6275, %r6191;
	add.s32 	%r6286, %r6280, %r6284;
	add.s32 	%r6287, %r6286, %r6275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6285, 26;
	shr.b32 	%rhs, %r6285, 6;
	add.u32 	%r6288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6285, 21;
	shr.b32 	%rhs, %r6285, 11;
	add.u32 	%r6289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6285, 7;
	shr.b32 	%rhs, %r6285, 25;
	add.u32 	%r6290, %lhs, %rhs;
	}
	xor.b32  	%r6291, %r6290, %r6288;
	xor.b32  	%r6292, %r6291, %r6289;
	xor.b32  	%r6293, %r6261, %r6237;
	and.b32  	%r6294, %r6285, %r6293;
	xor.b32  	%r6295, %r6294, %r6237;
	add.s32 	%r6296, %r5810, %r6213;
	add.s32 	%r6297, %r6296, %r6295;
	add.s32 	%r6298, %r6297, %r6292;
	add.s32 	%r6299, %r6298, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6287, 30;
	shr.b32 	%rhs, %r6287, 2;
	add.u32 	%r6300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6287, 19;
	shr.b32 	%rhs, %r6287, 13;
	add.u32 	%r6301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6287, 10;
	shr.b32 	%rhs, %r6287, 22;
	add.u32 	%r6302, %lhs, %rhs;
	}
	xor.b32  	%r6303, %r6302, %r6300;
	xor.b32  	%r6304, %r6303, %r6301;
	and.b32  	%r6305, %r6287, %r6263;
	or.b32  	%r6306, %r6287, %r6263;
	and.b32  	%r6307, %r6306, %r6239;
	or.b32  	%r6308, %r6307, %r6305;
	add.s32 	%r6309, %r6299, %r6215;
	add.s32 	%r6310, %r6304, %r6308;
	add.s32 	%r6311, %r6310, %r6299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6309, 26;
	shr.b32 	%rhs, %r6309, 6;
	add.u32 	%r6312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6309, 21;
	shr.b32 	%rhs, %r6309, 11;
	add.u32 	%r6313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6309, 7;
	shr.b32 	%rhs, %r6309, 25;
	add.u32 	%r6314, %lhs, %rhs;
	}
	xor.b32  	%r6315, %r6314, %r6312;
	xor.b32  	%r6316, %r6315, %r6313;
	xor.b32  	%r6317, %r6285, %r6261;
	and.b32  	%r6318, %r6309, %r6317;
	xor.b32  	%r6319, %r6318, %r6261;
	add.s32 	%r6320, %r5847, %r6237;
	add.s32 	%r6321, %r6320, %r6319;
	add.s32 	%r6322, %r6321, %r6316;
	add.s32 	%r6323, %r6322, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6311, 30;
	shr.b32 	%rhs, %r6311, 2;
	add.u32 	%r6324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6311, 19;
	shr.b32 	%rhs, %r6311, 13;
	add.u32 	%r6325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6311, 10;
	shr.b32 	%rhs, %r6311, 22;
	add.u32 	%r6326, %lhs, %rhs;
	}
	xor.b32  	%r6327, %r6326, %r6324;
	xor.b32  	%r6328, %r6327, %r6325;
	and.b32  	%r6329, %r6311, %r6287;
	or.b32  	%r6330, %r6311, %r6287;
	and.b32  	%r6331, %r6330, %r6263;
	or.b32  	%r6332, %r6331, %r6329;
	add.s32 	%r6333, %r6323, %r6239;
	add.s32 	%r6334, %r6328, %r6332;
	add.s32 	%r6335, %r6334, %r6323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6333, 26;
	shr.b32 	%rhs, %r6333, 6;
	add.u32 	%r6336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6333, 21;
	shr.b32 	%rhs, %r6333, 11;
	add.u32 	%r6337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6333, 7;
	shr.b32 	%rhs, %r6333, 25;
	add.u32 	%r6338, %lhs, %rhs;
	}
	xor.b32  	%r6339, %r6338, %r6336;
	xor.b32  	%r6340, %r6339, %r6337;
	xor.b32  	%r6341, %r6309, %r6285;
	and.b32  	%r6342, %r6333, %r6341;
	xor.b32  	%r6343, %r6342, %r6285;
	add.s32 	%r6344, %r5884, %r6261;
	add.s32 	%r6345, %r6344, %r6343;
	add.s32 	%r6346, %r6345, %r6340;
	add.s32 	%r6347, %r6346, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6335, 30;
	shr.b32 	%rhs, %r6335, 2;
	add.u32 	%r6348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6335, 19;
	shr.b32 	%rhs, %r6335, 13;
	add.u32 	%r6349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6335, 10;
	shr.b32 	%rhs, %r6335, 22;
	add.u32 	%r6350, %lhs, %rhs;
	}
	xor.b32  	%r6351, %r6350, %r6348;
	xor.b32  	%r6352, %r6351, %r6349;
	and.b32  	%r6353, %r6335, %r6311;
	or.b32  	%r6354, %r6335, %r6311;
	and.b32  	%r6355, %r6354, %r6287;
	or.b32  	%r6356, %r6355, %r6353;
	add.s32 	%r6357, %r6347, %r6263;
	add.s32 	%r6358, %r6352, %r6356;
	add.s32 	%r6359, %r6358, %r6347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6357, 26;
	shr.b32 	%rhs, %r6357, 6;
	add.u32 	%r6360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6357, 21;
	shr.b32 	%rhs, %r6357, 11;
	add.u32 	%r6361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6357, 7;
	shr.b32 	%rhs, %r6357, 25;
	add.u32 	%r6362, %lhs, %rhs;
	}
	xor.b32  	%r6363, %r6362, %r6360;
	xor.b32  	%r6364, %r6363, %r6361;
	xor.b32  	%r6365, %r6333, %r6309;
	and.b32  	%r6366, %r6357, %r6365;
	xor.b32  	%r6367, %r6366, %r6309;
	add.s32 	%r6368, %r5921, %r6285;
	add.s32 	%r6369, %r6368, %r6367;
	add.s32 	%r6370, %r6369, %r6364;
	add.s32 	%r6371, %r6370, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6359, 30;
	shr.b32 	%rhs, %r6359, 2;
	add.u32 	%r6372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6359, 19;
	shr.b32 	%rhs, %r6359, 13;
	add.u32 	%r6373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6359, 10;
	shr.b32 	%rhs, %r6359, 22;
	add.u32 	%r6374, %lhs, %rhs;
	}
	xor.b32  	%r6375, %r6374, %r6372;
	xor.b32  	%r6376, %r6375, %r6373;
	and.b32  	%r6377, %r6359, %r6335;
	or.b32  	%r6378, %r6359, %r6335;
	and.b32  	%r6379, %r6378, %r6311;
	or.b32  	%r6380, %r6379, %r6377;
	add.s32 	%r6381, %r6371, %r6287;
	add.s32 	%r6382, %r6376, %r6380;
	add.s32 	%r6383, %r6382, %r6371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6381, 26;
	shr.b32 	%rhs, %r6381, 6;
	add.u32 	%r6384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6381, 21;
	shr.b32 	%rhs, %r6381, 11;
	add.u32 	%r6385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6381, 7;
	shr.b32 	%rhs, %r6381, 25;
	add.u32 	%r6386, %lhs, %rhs;
	}
	xor.b32  	%r6387, %r6386, %r6384;
	xor.b32  	%r6388, %r6387, %r6385;
	xor.b32  	%r6389, %r6357, %r6333;
	and.b32  	%r6390, %r6381, %r6389;
	xor.b32  	%r6391, %r6390, %r6333;
	add.s32 	%r6392, %r5958, %r6309;
	add.s32 	%r6393, %r6392, %r6391;
	add.s32 	%r6394, %r6393, %r6388;
	add.s32 	%r6395, %r6394, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6383, 30;
	shr.b32 	%rhs, %r6383, 2;
	add.u32 	%r6396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6383, 19;
	shr.b32 	%rhs, %r6383, 13;
	add.u32 	%r6397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6383, 10;
	shr.b32 	%rhs, %r6383, 22;
	add.u32 	%r6398, %lhs, %rhs;
	}
	xor.b32  	%r6399, %r6398, %r6396;
	xor.b32  	%r6400, %r6399, %r6397;
	and.b32  	%r6401, %r6383, %r6359;
	or.b32  	%r6402, %r6383, %r6359;
	and.b32  	%r6403, %r6402, %r6335;
	or.b32  	%r6404, %r6403, %r6401;
	add.s32 	%r6405, %r6395, %r6311;
	add.s32 	%r6406, %r6400, %r6404;
	add.s32 	%r6407, %r6406, %r6395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6405, 26;
	shr.b32 	%rhs, %r6405, 6;
	add.u32 	%r6408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6405, 21;
	shr.b32 	%rhs, %r6405, 11;
	add.u32 	%r6409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6405, 7;
	shr.b32 	%rhs, %r6405, 25;
	add.u32 	%r6410, %lhs, %rhs;
	}
	xor.b32  	%r6411, %r6410, %r6408;
	xor.b32  	%r6412, %r6411, %r6409;
	xor.b32  	%r6413, %r6381, %r6357;
	and.b32  	%r6414, %r6405, %r6413;
	xor.b32  	%r6415, %r6414, %r6357;
	add.s32 	%r6416, %r5995, %r6333;
	add.s32 	%r6417, %r6416, %r6415;
	add.s32 	%r6418, %r6417, %r6412;
	add.s32 	%r6419, %r6418, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6407, 30;
	shr.b32 	%rhs, %r6407, 2;
	add.u32 	%r6420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6407, 19;
	shr.b32 	%rhs, %r6407, 13;
	add.u32 	%r6421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6407, 10;
	shr.b32 	%rhs, %r6407, 22;
	add.u32 	%r6422, %lhs, %rhs;
	}
	xor.b32  	%r6423, %r6422, %r6420;
	xor.b32  	%r6424, %r6423, %r6421;
	and.b32  	%r6425, %r6407, %r6383;
	or.b32  	%r6426, %r6407, %r6383;
	and.b32  	%r6427, %r6426, %r6359;
	or.b32  	%r6428, %r6427, %r6425;
	add.s32 	%r6429, %r6419, %r6335;
	add.s32 	%r6430, %r6424, %r6428;
	add.s32 	%r6431, %r6430, %r6419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6429, 26;
	shr.b32 	%rhs, %r6429, 6;
	add.u32 	%r6432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6429, 21;
	shr.b32 	%rhs, %r6429, 11;
	add.u32 	%r6433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6429, 7;
	shr.b32 	%rhs, %r6429, 25;
	add.u32 	%r6434, %lhs, %rhs;
	}
	xor.b32  	%r6435, %r6434, %r6432;
	xor.b32  	%r6436, %r6435, %r6433;
	xor.b32  	%r6437, %r6405, %r6381;
	and.b32  	%r6438, %r6429, %r6437;
	xor.b32  	%r6439, %r6438, %r6381;
	add.s32 	%r6440, %r6032, %r6357;
	add.s32 	%r6441, %r6440, %r6439;
	add.s32 	%r6442, %r6441, %r6436;
	add.s32 	%r6443, %r6442, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6431, 30;
	shr.b32 	%rhs, %r6431, 2;
	add.u32 	%r6444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6431, 19;
	shr.b32 	%rhs, %r6431, 13;
	add.u32 	%r6445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6431, 10;
	shr.b32 	%rhs, %r6431, 22;
	add.u32 	%r6446, %lhs, %rhs;
	}
	xor.b32  	%r6447, %r6446, %r6444;
	xor.b32  	%r6448, %r6447, %r6445;
	and.b32  	%r6449, %r6431, %r6407;
	or.b32  	%r6450, %r6431, %r6407;
	and.b32  	%r6451, %r6450, %r6383;
	or.b32  	%r6452, %r6451, %r6449;
	add.s32 	%r6453, %r6443, %r6359;
	add.s32 	%r6454, %r6448, %r6452;
	add.s32 	%r6455, %r6454, %r6443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6453, 26;
	shr.b32 	%rhs, %r6453, 6;
	add.u32 	%r6456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6453, 21;
	shr.b32 	%rhs, %r6453, 11;
	add.u32 	%r6457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6453, 7;
	shr.b32 	%rhs, %r6453, 25;
	add.u32 	%r6458, %lhs, %rhs;
	}
	xor.b32  	%r6459, %r6458, %r6456;
	xor.b32  	%r6460, %r6459, %r6457;
	xor.b32  	%r6461, %r6429, %r6405;
	and.b32  	%r6462, %r6453, %r6461;
	xor.b32  	%r6463, %r6462, %r6405;
	add.s32 	%r6464, %r6069, %r6381;
	add.s32 	%r6465, %r6464, %r6463;
	add.s32 	%r6466, %r6465, %r6460;
	add.s32 	%r6467, %r6466, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6455, 30;
	shr.b32 	%rhs, %r6455, 2;
	add.u32 	%r6468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6455, 19;
	shr.b32 	%rhs, %r6455, 13;
	add.u32 	%r6469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6455, 10;
	shr.b32 	%rhs, %r6455, 22;
	add.u32 	%r6470, %lhs, %rhs;
	}
	xor.b32  	%r6471, %r6470, %r6468;
	xor.b32  	%r6472, %r6471, %r6469;
	and.b32  	%r6473, %r6455, %r6431;
	or.b32  	%r6474, %r6455, %r6431;
	and.b32  	%r6475, %r6474, %r6407;
	or.b32  	%r6476, %r6475, %r6473;
	add.s32 	%r6477, %r6467, %r6383;
	add.s32 	%r6478, %r6472, %r6476;
	add.s32 	%r6479, %r6478, %r6467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6477, 26;
	shr.b32 	%rhs, %r6477, 6;
	add.u32 	%r6480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6477, 21;
	shr.b32 	%rhs, %r6477, 11;
	add.u32 	%r6481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6477, 7;
	shr.b32 	%rhs, %r6477, 25;
	add.u32 	%r6482, %lhs, %rhs;
	}
	xor.b32  	%r6483, %r6482, %r6480;
	xor.b32  	%r6484, %r6483, %r6481;
	xor.b32  	%r6485, %r6453, %r6429;
	and.b32  	%r6486, %r6477, %r6485;
	xor.b32  	%r6487, %r6486, %r6429;
	add.s32 	%r6488, %r6106, %r6405;
	add.s32 	%r6489, %r6488, %r6487;
	add.s32 	%r6490, %r6489, %r6484;
	add.s32 	%r6491, %r6490, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6479, 30;
	shr.b32 	%rhs, %r6479, 2;
	add.u32 	%r6492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6479, 19;
	shr.b32 	%rhs, %r6479, 13;
	add.u32 	%r6493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6479, 10;
	shr.b32 	%rhs, %r6479, 22;
	add.u32 	%r6494, %lhs, %rhs;
	}
	xor.b32  	%r6495, %r6494, %r6492;
	xor.b32  	%r6496, %r6495, %r6493;
	and.b32  	%r6497, %r6479, %r6455;
	or.b32  	%r6498, %r6479, %r6455;
	and.b32  	%r6499, %r6498, %r6431;
	or.b32  	%r6500, %r6499, %r6497;
	add.s32 	%r6501, %r6491, %r6407;
	add.s32 	%r6502, %r6496, %r6500;
	add.s32 	%r6503, %r6502, %r6491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6501, 26;
	shr.b32 	%rhs, %r6501, 6;
	add.u32 	%r6504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6501, 21;
	shr.b32 	%rhs, %r6501, 11;
	add.u32 	%r6505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6501, 7;
	shr.b32 	%rhs, %r6501, 25;
	add.u32 	%r6506, %lhs, %rhs;
	}
	xor.b32  	%r6507, %r6506, %r6504;
	xor.b32  	%r6508, %r6507, %r6505;
	xor.b32  	%r6509, %r6477, %r6453;
	and.b32  	%r6510, %r6501, %r6509;
	xor.b32  	%r6511, %r6510, %r6453;
	add.s32 	%r6512, %r6143, %r6429;
	add.s32 	%r6513, %r6512, %r6511;
	add.s32 	%r6514, %r6513, %r6508;
	add.s32 	%r6515, %r6514, -1046744716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6503, 30;
	shr.b32 	%rhs, %r6503, 2;
	add.u32 	%r6516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6503, 19;
	shr.b32 	%rhs, %r6503, 13;
	add.u32 	%r6517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6503, 10;
	shr.b32 	%rhs, %r6503, 22;
	add.u32 	%r6518, %lhs, %rhs;
	}
	xor.b32  	%r6519, %r6518, %r6516;
	xor.b32  	%r6520, %r6519, %r6517;
	and.b32  	%r6521, %r6503, %r6479;
	or.b32  	%r6522, %r6503, %r6479;
	and.b32  	%r6523, %r6522, %r6455;
	or.b32  	%r6524, %r6523, %r6521;
	add.s32 	%r6525, %r6515, %r6431;
	add.s32 	%r6526, %r6520, %r6524;
	add.s32 	%r6527, %r6526, %r6515;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6525, 26;
	shr.b32 	%rhs, %r6525, 6;
	add.u32 	%r6528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6525, 21;
	shr.b32 	%rhs, %r6525, 11;
	add.u32 	%r6529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6525, 7;
	shr.b32 	%rhs, %r6525, 25;
	add.u32 	%r6530, %lhs, %rhs;
	}
	xor.b32  	%r6531, %r6530, %r6528;
	xor.b32  	%r6532, %r6531, %r6529;
	xor.b32  	%r6533, %r6501, %r6477;
	and.b32  	%r6534, %r6525, %r6533;
	xor.b32  	%r6535, %r6534, %r6477;
	shr.u32 	%r6536, %r6104, 17;
	shl.b32 	%r6537, %r6106, 15;
	or.b32  	%r6538, %r6537, %r6536;
	shr.u32 	%r6539, %r6104, 19;
	shl.b32 	%r6540, %r6106, 13;
	or.b32  	%r6541, %r6540, %r6539;
	shr.u32 	%r6542, %r6106, 10;
	xor.b32  	%r6543, %r6541, %r6542;
	xor.b32  	%r6544, %r6543, %r6538;
	shr.u32 	%r6545, %r5625, 7;
	shl.b32 	%r6546, %r5621, 25;
	or.b32  	%r6547, %r6545, %r6546;
	shr.u32 	%r6548, %r5623, 18;
	shl.b32 	%r6549, %r5625, 14;
	or.b32  	%r6550, %r6549, %r6548;
	shr.u32 	%r6551, %r5625, 3;
	xor.b32  	%r6552, %r6550, %r6551;
	xor.b32  	%r6553, %r6552, %r6547;
	add.s32 	%r6554, %r6553, %r5588;
	add.s32 	%r6555, %r6554, %r5921;
	add.s32 	%r6556, %r6555, %r6544;
	st.global.u32 	[%r4+172032], %r6556;
	add.s32 	%r6557, %r6556, %r6453;
	add.s32 	%r6558, %r6557, %r6535;
	add.s32 	%r6559, %r6558, %r6532;
	add.s32 	%r6560, %r6559, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6527, 30;
	shr.b32 	%rhs, %r6527, 2;
	add.u32 	%r6561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6527, 19;
	shr.b32 	%rhs, %r6527, 13;
	add.u32 	%r6562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6527, 10;
	shr.b32 	%rhs, %r6527, 22;
	add.u32 	%r6563, %lhs, %rhs;
	}
	xor.b32  	%r6564, %r6563, %r6561;
	xor.b32  	%r6565, %r6564, %r6562;
	and.b32  	%r6566, %r6527, %r6503;
	or.b32  	%r6567, %r6527, %r6503;
	and.b32  	%r6568, %r6567, %r6479;
	or.b32  	%r6569, %r6568, %r6566;
	add.s32 	%r6570, %r6560, %r6455;
	add.s32 	%r6571, %r6565, %r6569;
	add.s32 	%r6572, %r6571, %r6560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6570, 26;
	shr.b32 	%rhs, %r6570, 6;
	add.u32 	%r6573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6570, 21;
	shr.b32 	%rhs, %r6570, 11;
	add.u32 	%r6574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6570, 7;
	shr.b32 	%rhs, %r6570, 25;
	add.u32 	%r6575, %lhs, %rhs;
	}
	xor.b32  	%r6576, %r6575, %r6573;
	xor.b32  	%r6577, %r6576, %r6574;
	xor.b32  	%r6578, %r6525, %r6501;
	and.b32  	%r6579, %r6570, %r6578;
	xor.b32  	%r6580, %r6579, %r6501;
	shr.u32 	%r6581, %r6141, 17;
	shl.b32 	%r6582, %r6143, 15;
	or.b32  	%r6583, %r6582, %r6581;
	shr.u32 	%r6584, %r6141, 19;
	shl.b32 	%r6585, %r6143, 13;
	or.b32  	%r6586, %r6585, %r6584;
	shr.u32 	%r6587, %r6143, 10;
	xor.b32  	%r6588, %r6586, %r6587;
	xor.b32  	%r6589, %r6588, %r6583;
	shr.u32 	%r6590, %r5662, 7;
	shl.b32 	%r6591, %r5658, 25;
	or.b32  	%r6592, %r6590, %r6591;
	shr.u32 	%r6593, %r5660, 18;
	shl.b32 	%r6594, %r5662, 14;
	or.b32  	%r6595, %r6594, %r6593;
	shr.u32 	%r6596, %r5662, 3;
	xor.b32  	%r6597, %r6595, %r6596;
	xor.b32  	%r6598, %r6597, %r6592;
	add.s32 	%r6599, %r6598, %r5625;
	add.s32 	%r6600, %r6599, %r5958;
	add.s32 	%r6601, %r6600, %r6589;
	st.global.u32 	[%r4+176128], %r6601;
	add.s32 	%r6602, %r6601, %r6477;
	add.s32 	%r6603, %r6602, %r6580;
	add.s32 	%r6604, %r6603, %r6577;
	add.s32 	%r6605, %r6604, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6572, 30;
	shr.b32 	%rhs, %r6572, 2;
	add.u32 	%r6606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6572, 19;
	shr.b32 	%rhs, %r6572, 13;
	add.u32 	%r6607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6572, 10;
	shr.b32 	%rhs, %r6572, 22;
	add.u32 	%r6608, %lhs, %rhs;
	}
	xor.b32  	%r6609, %r6608, %r6606;
	xor.b32  	%r6610, %r6609, %r6607;
	and.b32  	%r6611, %r6572, %r6527;
	or.b32  	%r6612, %r6572, %r6527;
	and.b32  	%r6613, %r6612, %r6503;
	or.b32  	%r6614, %r6613, %r6611;
	add.s32 	%r6615, %r6605, %r6479;
	add.s32 	%r6616, %r6610, %r6614;
	add.s32 	%r6617, %r6616, %r6605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6615, 26;
	shr.b32 	%rhs, %r6615, 6;
	add.u32 	%r6618, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6615, 21;
	shr.b32 	%rhs, %r6615, 11;
	add.u32 	%r6619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6615, 7;
	shr.b32 	%rhs, %r6615, 25;
	add.u32 	%r6620, %lhs, %rhs;
	}
	xor.b32  	%r6621, %r6620, %r6618;
	xor.b32  	%r6622, %r6621, %r6619;
	xor.b32  	%r6623, %r6570, %r6525;
	and.b32  	%r6624, %r6615, %r6623;
	xor.b32  	%r6625, %r6624, %r6525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6556, 15;
	shr.b32 	%rhs, %r6556, 17;
	add.u32 	%r6626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6556, 13;
	shr.b32 	%rhs, %r6556, 19;
	add.u32 	%r6627, %lhs, %rhs;
	}
	shr.u32 	%r6628, %r6556, 10;
	xor.b32  	%r6629, %r6627, %r6628;
	xor.b32  	%r6630, %r6629, %r6626;
	shr.u32 	%r6631, %r5699, 7;
	shl.b32 	%r6632, %r5695, 25;
	or.b32  	%r6633, %r6631, %r6632;
	shr.u32 	%r6634, %r5697, 18;
	shl.b32 	%r6635, %r5699, 14;
	or.b32  	%r6636, %r6635, %r6634;
	shr.u32 	%r6637, %r5699, 3;
	xor.b32  	%r6638, %r6636, %r6637;
	xor.b32  	%r6639, %r6638, %r6633;
	add.s32 	%r6640, %r6639, %r5662;
	add.s32 	%r6641, %r6640, %r5995;
	add.s32 	%r6642, %r6641, %r6630;
	st.global.u32 	[%r4+180224], %r6642;
	add.s32 	%r6643, %r6642, %r6501;
	add.s32 	%r6644, %r6643, %r6625;
	add.s32 	%r6645, %r6644, %r6622;
	add.s32 	%r6646, %r6645, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6617, 30;
	shr.b32 	%rhs, %r6617, 2;
	add.u32 	%r6647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6617, 19;
	shr.b32 	%rhs, %r6617, 13;
	add.u32 	%r6648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6617, 10;
	shr.b32 	%rhs, %r6617, 22;
	add.u32 	%r6649, %lhs, %rhs;
	}
	xor.b32  	%r6650, %r6649, %r6647;
	xor.b32  	%r6651, %r6650, %r6648;
	and.b32  	%r6652, %r6617, %r6572;
	or.b32  	%r6653, %r6617, %r6572;
	and.b32  	%r6654, %r6653, %r6527;
	or.b32  	%r6655, %r6654, %r6652;
	add.s32 	%r6656, %r6646, %r6503;
	add.s32 	%r6657, %r6651, %r6655;
	add.s32 	%r6658, %r6657, %r6646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6656, 26;
	shr.b32 	%rhs, %r6656, 6;
	add.u32 	%r6659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6656, 21;
	shr.b32 	%rhs, %r6656, 11;
	add.u32 	%r6660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6656, 7;
	shr.b32 	%rhs, %r6656, 25;
	add.u32 	%r6661, %lhs, %rhs;
	}
	xor.b32  	%r6662, %r6661, %r6659;
	xor.b32  	%r6663, %r6662, %r6660;
	xor.b32  	%r6664, %r6615, %r6570;
	and.b32  	%r6665, %r6656, %r6664;
	xor.b32  	%r6666, %r6665, %r6570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6601, 15;
	shr.b32 	%rhs, %r6601, 17;
	add.u32 	%r6667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6601, 13;
	shr.b32 	%rhs, %r6601, 19;
	add.u32 	%r6668, %lhs, %rhs;
	}
	shr.u32 	%r6669, %r6601, 10;
	xor.b32  	%r6670, %r6668, %r6669;
	xor.b32  	%r6671, %r6670, %r6667;
	shr.u32 	%r6672, %r5736, 7;
	shl.b32 	%r6673, %r5732, 25;
	or.b32  	%r6674, %r6672, %r6673;
	shr.u32 	%r6675, %r5734, 18;
	shl.b32 	%r6676, %r5736, 14;
	or.b32  	%r6677, %r6676, %r6675;
	shr.u32 	%r6678, %r5736, 3;
	xor.b32  	%r6679, %r6677, %r6678;
	xor.b32  	%r6680, %r6679, %r6674;
	add.s32 	%r6681, %r6680, %r5699;
	add.s32 	%r6682, %r6681, %r6032;
	add.s32 	%r6683, %r6682, %r6671;
	st.global.u32 	[%r4+184320], %r6683;
	add.s32 	%r6684, %r6683, %r6525;
	add.s32 	%r6685, %r6684, %r6666;
	add.s32 	%r6686, %r6685, %r6663;
	add.s32 	%r6687, %r6686, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6658, 30;
	shr.b32 	%rhs, %r6658, 2;
	add.u32 	%r6688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6658, 19;
	shr.b32 	%rhs, %r6658, 13;
	add.u32 	%r6689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6658, 10;
	shr.b32 	%rhs, %r6658, 22;
	add.u32 	%r6690, %lhs, %rhs;
	}
	xor.b32  	%r6691, %r6690, %r6688;
	xor.b32  	%r6692, %r6691, %r6689;
	and.b32  	%r6693, %r6658, %r6617;
	or.b32  	%r6694, %r6658, %r6617;
	and.b32  	%r6695, %r6694, %r6572;
	or.b32  	%r6696, %r6695, %r6693;
	add.s32 	%r6697, %r6687, %r6527;
	add.s32 	%r6698, %r6692, %r6696;
	add.s32 	%r6699, %r6698, %r6687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6697, 26;
	shr.b32 	%rhs, %r6697, 6;
	add.u32 	%r6700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6697, 21;
	shr.b32 	%rhs, %r6697, 11;
	add.u32 	%r6701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6697, 7;
	shr.b32 	%rhs, %r6697, 25;
	add.u32 	%r6702, %lhs, %rhs;
	}
	xor.b32  	%r6703, %r6702, %r6700;
	xor.b32  	%r6704, %r6703, %r6701;
	xor.b32  	%r6705, %r6656, %r6615;
	and.b32  	%r6706, %r6697, %r6705;
	xor.b32  	%r6707, %r6706, %r6615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6642, 15;
	shr.b32 	%rhs, %r6642, 17;
	add.u32 	%r6708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6642, 13;
	shr.b32 	%rhs, %r6642, 19;
	add.u32 	%r6709, %lhs, %rhs;
	}
	shr.u32 	%r6710, %r6642, 10;
	xor.b32  	%r6711, %r6709, %r6710;
	xor.b32  	%r6712, %r6711, %r6708;
	shr.u32 	%r6713, %r5773, 7;
	shl.b32 	%r6714, %r5769, 25;
	or.b32  	%r6715, %r6713, %r6714;
	shr.u32 	%r6716, %r5771, 18;
	shl.b32 	%r6717, %r5773, 14;
	or.b32  	%r6718, %r6717, %r6716;
	shr.u32 	%r6719, %r5773, 3;
	xor.b32  	%r6720, %r6718, %r6719;
	xor.b32  	%r6721, %r6720, %r6715;
	add.s32 	%r6722, %r6721, %r5736;
	add.s32 	%r6723, %r6722, %r6069;
	add.s32 	%r6724, %r6723, %r6712;
	st.global.u32 	[%r4+188416], %r6724;
	add.s32 	%r6725, %r6724, %r6570;
	add.s32 	%r6726, %r6725, %r6707;
	add.s32 	%r6727, %r6726, %r6704;
	add.s32 	%r6728, %r6727, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6699, 30;
	shr.b32 	%rhs, %r6699, 2;
	add.u32 	%r6729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6699, 19;
	shr.b32 	%rhs, %r6699, 13;
	add.u32 	%r6730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6699, 10;
	shr.b32 	%rhs, %r6699, 22;
	add.u32 	%r6731, %lhs, %rhs;
	}
	xor.b32  	%r6732, %r6731, %r6729;
	xor.b32  	%r6733, %r6732, %r6730;
	and.b32  	%r6734, %r6699, %r6658;
	or.b32  	%r6735, %r6699, %r6658;
	and.b32  	%r6736, %r6735, %r6617;
	or.b32  	%r6737, %r6736, %r6734;
	add.s32 	%r6738, %r6728, %r6572;
	add.s32 	%r6739, %r6733, %r6737;
	add.s32 	%r6740, %r6739, %r6728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6738, 26;
	shr.b32 	%rhs, %r6738, 6;
	add.u32 	%r6741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6738, 21;
	shr.b32 	%rhs, %r6738, 11;
	add.u32 	%r6742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6738, 7;
	shr.b32 	%rhs, %r6738, 25;
	add.u32 	%r6743, %lhs, %rhs;
	}
	xor.b32  	%r6744, %r6743, %r6741;
	xor.b32  	%r6745, %r6744, %r6742;
	xor.b32  	%r6746, %r6697, %r6656;
	and.b32  	%r6747, %r6738, %r6746;
	xor.b32  	%r6748, %r6747, %r6656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6683, 15;
	shr.b32 	%rhs, %r6683, 17;
	add.u32 	%r6749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6683, 13;
	shr.b32 	%rhs, %r6683, 19;
	add.u32 	%r6750, %lhs, %rhs;
	}
	shr.u32 	%r6751, %r6683, 10;
	xor.b32  	%r6752, %r6750, %r6751;
	xor.b32  	%r6753, %r6752, %r6749;
	shr.u32 	%r6754, %r5810, 7;
	shl.b32 	%r6755, %r5806, 25;
	or.b32  	%r6756, %r6754, %r6755;
	shr.u32 	%r6757, %r5808, 18;
	shl.b32 	%r6758, %r5810, 14;
	or.b32  	%r6759, %r6758, %r6757;
	shr.u32 	%r6760, %r5810, 3;
	xor.b32  	%r6761, %r6759, %r6760;
	xor.b32  	%r6762, %r6761, %r6756;
	add.s32 	%r6763, %r6762, %r5773;
	add.s32 	%r6764, %r6763, %r6106;
	add.s32 	%r6765, %r6764, %r6753;
	st.global.u32 	[%r4+192512], %r6765;
	add.s32 	%r6766, %r6765, %r6615;
	add.s32 	%r6767, %r6766, %r6748;
	add.s32 	%r6768, %r6767, %r6745;
	add.s32 	%r6769, %r6768, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6740, 30;
	shr.b32 	%rhs, %r6740, 2;
	add.u32 	%r6770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6740, 19;
	shr.b32 	%rhs, %r6740, 13;
	add.u32 	%r6771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6740, 10;
	shr.b32 	%rhs, %r6740, 22;
	add.u32 	%r6772, %lhs, %rhs;
	}
	xor.b32  	%r6773, %r6772, %r6770;
	xor.b32  	%r6774, %r6773, %r6771;
	and.b32  	%r6775, %r6740, %r6699;
	or.b32  	%r6776, %r6740, %r6699;
	and.b32  	%r6777, %r6776, %r6658;
	or.b32  	%r6778, %r6777, %r6775;
	add.s32 	%r6779, %r6769, %r6617;
	add.s32 	%r6780, %r6774, %r6778;
	add.s32 	%r6781, %r6780, %r6769;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6779, 26;
	shr.b32 	%rhs, %r6779, 6;
	add.u32 	%r6782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6779, 21;
	shr.b32 	%rhs, %r6779, 11;
	add.u32 	%r6783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6779, 7;
	shr.b32 	%rhs, %r6779, 25;
	add.u32 	%r6784, %lhs, %rhs;
	}
	xor.b32  	%r6785, %r6784, %r6782;
	xor.b32  	%r6786, %r6785, %r6783;
	xor.b32  	%r6787, %r6738, %r6697;
	and.b32  	%r6788, %r6779, %r6787;
	xor.b32  	%r6789, %r6788, %r6697;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6724, 15;
	shr.b32 	%rhs, %r6724, 17;
	add.u32 	%r6790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6724, 13;
	shr.b32 	%rhs, %r6724, 19;
	add.u32 	%r6791, %lhs, %rhs;
	}
	shr.u32 	%r6792, %r6724, 10;
	xor.b32  	%r6793, %r6791, %r6792;
	xor.b32  	%r6794, %r6793, %r6790;
	shr.u32 	%r6795, %r5847, 7;
	shl.b32 	%r6796, %r5843, 25;
	or.b32  	%r6797, %r6795, %r6796;
	shr.u32 	%r6798, %r5845, 18;
	shl.b32 	%r6799, %r5847, 14;
	or.b32  	%r6800, %r6799, %r6798;
	shr.u32 	%r6801, %r5847, 3;
	xor.b32  	%r6802, %r6800, %r6801;
	xor.b32  	%r6803, %r6802, %r6797;
	add.s32 	%r6804, %r6803, %r5810;
	add.s32 	%r6805, %r6804, %r6143;
	add.s32 	%r6806, %r6805, %r6794;
	st.global.u32 	[%r4+196608], %r6806;
	add.s32 	%r6807, %r6806, %r6656;
	add.s32 	%r6808, %r6807, %r6789;
	add.s32 	%r6809, %r6808, %r6786;
	add.s32 	%r6810, %r6809, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6781, 30;
	shr.b32 	%rhs, %r6781, 2;
	add.u32 	%r6811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6781, 19;
	shr.b32 	%rhs, %r6781, 13;
	add.u32 	%r6812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6781, 10;
	shr.b32 	%rhs, %r6781, 22;
	add.u32 	%r6813, %lhs, %rhs;
	}
	xor.b32  	%r6814, %r6813, %r6811;
	xor.b32  	%r6815, %r6814, %r6812;
	and.b32  	%r6816, %r6781, %r6740;
	or.b32  	%r6817, %r6781, %r6740;
	and.b32  	%r6818, %r6817, %r6699;
	or.b32  	%r6819, %r6818, %r6816;
	add.s32 	%r6820, %r6810, %r6658;
	add.s32 	%r6821, %r6815, %r6819;
	add.s32 	%r6822, %r6821, %r6810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6820, 26;
	shr.b32 	%rhs, %r6820, 6;
	add.u32 	%r6823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6820, 21;
	shr.b32 	%rhs, %r6820, 11;
	add.u32 	%r6824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6820, 7;
	shr.b32 	%rhs, %r6820, 25;
	add.u32 	%r6825, %lhs, %rhs;
	}
	xor.b32  	%r6826, %r6825, %r6823;
	xor.b32  	%r6827, %r6826, %r6824;
	xor.b32  	%r6828, %r6779, %r6738;
	and.b32  	%r6829, %r6820, %r6828;
	xor.b32  	%r6830, %r6829, %r6738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6765, 15;
	shr.b32 	%rhs, %r6765, 17;
	add.u32 	%r6831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6765, 13;
	shr.b32 	%rhs, %r6765, 19;
	add.u32 	%r6832, %lhs, %rhs;
	}
	shr.u32 	%r6833, %r6765, 10;
	xor.b32  	%r6834, %r6832, %r6833;
	xor.b32  	%r6835, %r6834, %r6831;
	shr.u32 	%r6836, %r5884, 7;
	shl.b32 	%r6837, %r5880, 25;
	or.b32  	%r6838, %r6836, %r6837;
	shr.u32 	%r6839, %r5882, 18;
	shl.b32 	%r6840, %r5884, 14;
	or.b32  	%r6841, %r6840, %r6839;
	shr.u32 	%r6842, %r5884, 3;
	xor.b32  	%r6843, %r6841, %r6842;
	xor.b32  	%r6844, %r6843, %r6838;
	add.s32 	%r6845, %r6844, %r5847;
	add.s32 	%r6846, %r6845, %r6556;
	add.s32 	%r6847, %r6846, %r6835;
	st.global.u32 	[%r4+200704], %r6847;
	add.s32 	%r6848, %r6847, %r6697;
	add.s32 	%r6849, %r6848, %r6830;
	add.s32 	%r6850, %r6849, %r6827;
	add.s32 	%r6851, %r6850, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6822, 30;
	shr.b32 	%rhs, %r6822, 2;
	add.u32 	%r6852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6822, 19;
	shr.b32 	%rhs, %r6822, 13;
	add.u32 	%r6853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6822, 10;
	shr.b32 	%rhs, %r6822, 22;
	add.u32 	%r6854, %lhs, %rhs;
	}
	xor.b32  	%r6855, %r6854, %r6852;
	xor.b32  	%r6856, %r6855, %r6853;
	and.b32  	%r6857, %r6822, %r6781;
	or.b32  	%r6858, %r6822, %r6781;
	and.b32  	%r6859, %r6858, %r6740;
	or.b32  	%r6860, %r6859, %r6857;
	add.s32 	%r6861, %r6851, %r6699;
	add.s32 	%r6862, %r6856, %r6860;
	add.s32 	%r6863, %r6862, %r6851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6861, 26;
	shr.b32 	%rhs, %r6861, 6;
	add.u32 	%r6864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6861, 21;
	shr.b32 	%rhs, %r6861, 11;
	add.u32 	%r6865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6861, 7;
	shr.b32 	%rhs, %r6861, 25;
	add.u32 	%r6866, %lhs, %rhs;
	}
	xor.b32  	%r6867, %r6866, %r6864;
	xor.b32  	%r6868, %r6867, %r6865;
	xor.b32  	%r6869, %r6820, %r6779;
	and.b32  	%r6870, %r6861, %r6869;
	xor.b32  	%r6871, %r6870, %r6779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6806, 15;
	shr.b32 	%rhs, %r6806, 17;
	add.u32 	%r6872, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6806, 13;
	shr.b32 	%rhs, %r6806, 19;
	add.u32 	%r6873, %lhs, %rhs;
	}
	shr.u32 	%r6874, %r6806, 10;
	xor.b32  	%r6875, %r6873, %r6874;
	xor.b32  	%r6876, %r6875, %r6872;
	shr.u32 	%r6877, %r5921, 7;
	shl.b32 	%r6878, %r5917, 25;
	or.b32  	%r6879, %r6877, %r6878;
	shr.u32 	%r6880, %r5919, 18;
	shl.b32 	%r6881, %r5921, 14;
	or.b32  	%r6882, %r6881, %r6880;
	shr.u32 	%r6883, %r5921, 3;
	xor.b32  	%r6884, %r6882, %r6883;
	xor.b32  	%r6885, %r6884, %r6879;
	add.s32 	%r6886, %r6885, %r5884;
	add.s32 	%r6887, %r6886, %r6601;
	add.s32 	%r6888, %r6887, %r6876;
	st.global.u32 	[%r4+204800], %r6888;
	add.s32 	%r6889, %r6888, %r6738;
	add.s32 	%r6890, %r6889, %r6871;
	add.s32 	%r6891, %r6890, %r6868;
	add.s32 	%r6892, %r6891, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6863, 30;
	shr.b32 	%rhs, %r6863, 2;
	add.u32 	%r6893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6863, 19;
	shr.b32 	%rhs, %r6863, 13;
	add.u32 	%r6894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6863, 10;
	shr.b32 	%rhs, %r6863, 22;
	add.u32 	%r6895, %lhs, %rhs;
	}
	xor.b32  	%r6896, %r6895, %r6893;
	xor.b32  	%r6897, %r6896, %r6894;
	and.b32  	%r6898, %r6863, %r6822;
	or.b32  	%r6899, %r6863, %r6822;
	and.b32  	%r6900, %r6899, %r6781;
	or.b32  	%r6901, %r6900, %r6898;
	add.s32 	%r6902, %r6892, %r6740;
	add.s32 	%r6903, %r6897, %r6901;
	add.s32 	%r6904, %r6903, %r6892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6902, 26;
	shr.b32 	%rhs, %r6902, 6;
	add.u32 	%r6905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6902, 21;
	shr.b32 	%rhs, %r6902, 11;
	add.u32 	%r6906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6902, 7;
	shr.b32 	%rhs, %r6902, 25;
	add.u32 	%r6907, %lhs, %rhs;
	}
	xor.b32  	%r6908, %r6907, %r6905;
	xor.b32  	%r6909, %r6908, %r6906;
	xor.b32  	%r6910, %r6861, %r6820;
	and.b32  	%r6911, %r6902, %r6910;
	xor.b32  	%r6912, %r6911, %r6820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6847, 15;
	shr.b32 	%rhs, %r6847, 17;
	add.u32 	%r6913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6847, 13;
	shr.b32 	%rhs, %r6847, 19;
	add.u32 	%r6914, %lhs, %rhs;
	}
	shr.u32 	%r6915, %r6847, 10;
	xor.b32  	%r6916, %r6914, %r6915;
	xor.b32  	%r6917, %r6916, %r6913;
	shr.u32 	%r6918, %r5958, 7;
	shl.b32 	%r6919, %r5954, 25;
	or.b32  	%r6920, %r6918, %r6919;
	shr.u32 	%r6921, %r5956, 18;
	shl.b32 	%r6922, %r5958, 14;
	or.b32  	%r6923, %r6922, %r6921;
	shr.u32 	%r6924, %r5958, 3;
	xor.b32  	%r6925, %r6923, %r6924;
	xor.b32  	%r6926, %r6925, %r6920;
	add.s32 	%r6927, %r6926, %r5921;
	add.s32 	%r6928, %r6927, %r6642;
	add.s32 	%r6929, %r6928, %r6917;
	st.global.u32 	[%r4+208896], %r6929;
	add.s32 	%r6930, %r6929, %r6779;
	add.s32 	%r6931, %r6930, %r6912;
	add.s32 	%r6932, %r6931, %r6909;
	add.s32 	%r6933, %r6932, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6904, 30;
	shr.b32 	%rhs, %r6904, 2;
	add.u32 	%r6934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6904, 19;
	shr.b32 	%rhs, %r6904, 13;
	add.u32 	%r6935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6904, 10;
	shr.b32 	%rhs, %r6904, 22;
	add.u32 	%r6936, %lhs, %rhs;
	}
	xor.b32  	%r6937, %r6936, %r6934;
	xor.b32  	%r6938, %r6937, %r6935;
	and.b32  	%r6939, %r6904, %r6863;
	or.b32  	%r6940, %r6904, %r6863;
	and.b32  	%r6941, %r6940, %r6822;
	or.b32  	%r6942, %r6941, %r6939;
	add.s32 	%r6943, %r6933, %r6781;
	add.s32 	%r6944, %r6938, %r6942;
	add.s32 	%r6945, %r6944, %r6933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6943, 26;
	shr.b32 	%rhs, %r6943, 6;
	add.u32 	%r6946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6943, 21;
	shr.b32 	%rhs, %r6943, 11;
	add.u32 	%r6947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6943, 7;
	shr.b32 	%rhs, %r6943, 25;
	add.u32 	%r6948, %lhs, %rhs;
	}
	xor.b32  	%r6949, %r6948, %r6946;
	xor.b32  	%r6950, %r6949, %r6947;
	xor.b32  	%r6951, %r6902, %r6861;
	and.b32  	%r6952, %r6943, %r6951;
	xor.b32  	%r6953, %r6952, %r6861;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6888, 15;
	shr.b32 	%rhs, %r6888, 17;
	add.u32 	%r6954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6888, 13;
	shr.b32 	%rhs, %r6888, 19;
	add.u32 	%r6955, %lhs, %rhs;
	}
	shr.u32 	%r6956, %r6888, 10;
	xor.b32  	%r6957, %r6955, %r6956;
	xor.b32  	%r6958, %r6957, %r6954;
	shr.u32 	%r6959, %r5995, 7;
	shl.b32 	%r6960, %r5991, 25;
	or.b32  	%r6961, %r6959, %r6960;
	shr.u32 	%r6962, %r5993, 18;
	shl.b32 	%r6963, %r5995, 14;
	or.b32  	%r6964, %r6963, %r6962;
	shr.u32 	%r6965, %r5995, 3;
	xor.b32  	%r6966, %r6964, %r6965;
	xor.b32  	%r6967, %r6966, %r6961;
	add.s32 	%r6968, %r6967, %r5958;
	add.s32 	%r6969, %r6968, %r6683;
	add.s32 	%r6970, %r6969, %r6958;
	st.global.u32 	[%r4+212992], %r6970;
	add.s32 	%r6971, %r6970, %r6820;
	add.s32 	%r6972, %r6971, %r6953;
	add.s32 	%r6973, %r6972, %r6950;
	add.s32 	%r6974, %r6973, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6945, 30;
	shr.b32 	%rhs, %r6945, 2;
	add.u32 	%r6975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6945, 19;
	shr.b32 	%rhs, %r6945, 13;
	add.u32 	%r6976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6945, 10;
	shr.b32 	%rhs, %r6945, 22;
	add.u32 	%r6977, %lhs, %rhs;
	}
	xor.b32  	%r6978, %r6977, %r6975;
	xor.b32  	%r6979, %r6978, %r6976;
	and.b32  	%r6980, %r6945, %r6904;
	or.b32  	%r6981, %r6945, %r6904;
	and.b32  	%r6982, %r6981, %r6863;
	or.b32  	%r6983, %r6982, %r6980;
	add.s32 	%r6984, %r6974, %r6822;
	add.s32 	%r6985, %r6979, %r6983;
	add.s32 	%r6986, %r6985, %r6974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6984, 26;
	shr.b32 	%rhs, %r6984, 6;
	add.u32 	%r6987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6984, 21;
	shr.b32 	%rhs, %r6984, 11;
	add.u32 	%r6988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6984, 7;
	shr.b32 	%rhs, %r6984, 25;
	add.u32 	%r6989, %lhs, %rhs;
	}
	xor.b32  	%r6990, %r6989, %r6987;
	xor.b32  	%r6991, %r6990, %r6988;
	xor.b32  	%r6992, %r6943, %r6902;
	and.b32  	%r6993, %r6984, %r6992;
	xor.b32  	%r6994, %r6993, %r6902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6929, 15;
	shr.b32 	%rhs, %r6929, 17;
	add.u32 	%r6995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6929, 13;
	shr.b32 	%rhs, %r6929, 19;
	add.u32 	%r6996, %lhs, %rhs;
	}
	shr.u32 	%r6997, %r6929, 10;
	xor.b32  	%r6998, %r6996, %r6997;
	xor.b32  	%r6999, %r6998, %r6995;
	shr.u32 	%r7000, %r6032, 7;
	shl.b32 	%r7001, %r6028, 25;
	or.b32  	%r7002, %r7000, %r7001;
	shr.u32 	%r7003, %r6030, 18;
	shl.b32 	%r7004, %r6032, 14;
	or.b32  	%r7005, %r7004, %r7003;
	shr.u32 	%r7006, %r6032, 3;
	xor.b32  	%r7007, %r7005, %r7006;
	xor.b32  	%r7008, %r7007, %r7002;
	add.s32 	%r7009, %r7008, %r5995;
	add.s32 	%r7010, %r7009, %r6724;
	add.s32 	%r7011, %r7010, %r6999;
	st.global.u32 	[%r4+217088], %r7011;
	add.s32 	%r7012, %r7011, %r6861;
	add.s32 	%r7013, %r7012, %r6994;
	add.s32 	%r7014, %r7013, %r6991;
	add.s32 	%r7015, %r7014, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6986, 30;
	shr.b32 	%rhs, %r6986, 2;
	add.u32 	%r7016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6986, 19;
	shr.b32 	%rhs, %r6986, 13;
	add.u32 	%r7017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6986, 10;
	shr.b32 	%rhs, %r6986, 22;
	add.u32 	%r7018, %lhs, %rhs;
	}
	xor.b32  	%r7019, %r7018, %r7016;
	xor.b32  	%r7020, %r7019, %r7017;
	and.b32  	%r7021, %r6986, %r6945;
	or.b32  	%r7022, %r6986, %r6945;
	and.b32  	%r7023, %r7022, %r6904;
	or.b32  	%r7024, %r7023, %r7021;
	add.s32 	%r7025, %r7015, %r6863;
	add.s32 	%r7026, %r7020, %r7024;
	add.s32 	%r7027, %r7026, %r7015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7025, 26;
	shr.b32 	%rhs, %r7025, 6;
	add.u32 	%r7028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7025, 21;
	shr.b32 	%rhs, %r7025, 11;
	add.u32 	%r7029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7025, 7;
	shr.b32 	%rhs, %r7025, 25;
	add.u32 	%r7030, %lhs, %rhs;
	}
	xor.b32  	%r7031, %r7030, %r7028;
	xor.b32  	%r7032, %r7031, %r7029;
	xor.b32  	%r7033, %r6984, %r6943;
	and.b32  	%r7034, %r7025, %r7033;
	xor.b32  	%r7035, %r7034, %r6943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6970, 15;
	shr.b32 	%rhs, %r6970, 17;
	add.u32 	%r7036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6970, 13;
	shr.b32 	%rhs, %r6970, 19;
	add.u32 	%r7037, %lhs, %rhs;
	}
	shr.u32 	%r7038, %r6970, 10;
	xor.b32  	%r7039, %r7037, %r7038;
	xor.b32  	%r7040, %r7039, %r7036;
	shr.u32 	%r7041, %r6069, 7;
	shl.b32 	%r7042, %r6065, 25;
	or.b32  	%r7043, %r7041, %r7042;
	shr.u32 	%r7044, %r6067, 18;
	shl.b32 	%r7045, %r6069, 14;
	or.b32  	%r7046, %r7045, %r7044;
	shr.u32 	%r7047, %r6069, 3;
	xor.b32  	%r7048, %r7046, %r7047;
	xor.b32  	%r7049, %r7048, %r7043;
	add.s32 	%r7050, %r7049, %r6032;
	add.s32 	%r7051, %r7050, %r6765;
	add.s32 	%r7052, %r7051, %r7040;
	st.global.u32 	[%r4+221184], %r7052;
	add.s32 	%r7053, %r7052, %r6902;
	add.s32 	%r7054, %r7053, %r7035;
	add.s32 	%r7055, %r7054, %r7032;
	add.s32 	%r7056, %r7055, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7027, 30;
	shr.b32 	%rhs, %r7027, 2;
	add.u32 	%r7057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7027, 19;
	shr.b32 	%rhs, %r7027, 13;
	add.u32 	%r7058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7027, 10;
	shr.b32 	%rhs, %r7027, 22;
	add.u32 	%r7059, %lhs, %rhs;
	}
	xor.b32  	%r7060, %r7059, %r7057;
	xor.b32  	%r7061, %r7060, %r7058;
	and.b32  	%r7062, %r7027, %r6986;
	or.b32  	%r7063, %r7027, %r6986;
	and.b32  	%r7064, %r7063, %r6945;
	or.b32  	%r7065, %r7064, %r7062;
	add.s32 	%r7066, %r7056, %r6904;
	add.s32 	%r7067, %r7061, %r7065;
	add.s32 	%r7068, %r7067, %r7056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7066, 26;
	shr.b32 	%rhs, %r7066, 6;
	add.u32 	%r7069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7066, 21;
	shr.b32 	%rhs, %r7066, 11;
	add.u32 	%r7070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7066, 7;
	shr.b32 	%rhs, %r7066, 25;
	add.u32 	%r7071, %lhs, %rhs;
	}
	xor.b32  	%r7072, %r7071, %r7069;
	xor.b32  	%r7073, %r7072, %r7070;
	xor.b32  	%r7074, %r7025, %r6984;
	and.b32  	%r7075, %r7066, %r7074;
	xor.b32  	%r7076, %r7075, %r6984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7011, 15;
	shr.b32 	%rhs, %r7011, 17;
	add.u32 	%r7077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7011, 13;
	shr.b32 	%rhs, %r7011, 19;
	add.u32 	%r7078, %lhs, %rhs;
	}
	shr.u32 	%r7079, %r7011, 10;
	xor.b32  	%r7080, %r7078, %r7079;
	xor.b32  	%r7081, %r7080, %r7077;
	shr.u32 	%r7082, %r6106, 7;
	shl.b32 	%r7083, %r6102, 25;
	or.b32  	%r7084, %r7082, %r7083;
	shr.u32 	%r7085, %r6104, 18;
	shl.b32 	%r7086, %r6106, 14;
	or.b32  	%r7087, %r7086, %r7085;
	shr.u32 	%r7088, %r6106, 3;
	xor.b32  	%r7089, %r7087, %r7088;
	xor.b32  	%r7090, %r7089, %r7084;
	add.s32 	%r7091, %r7090, %r6069;
	add.s32 	%r7092, %r7091, %r6806;
	add.s32 	%r7093, %r7092, %r7081;
	st.global.u32 	[%r4+225280], %r7093;
	add.s32 	%r7094, %r7093, %r6943;
	add.s32 	%r7095, %r7094, %r7076;
	add.s32 	%r7096, %r7095, %r7073;
	add.s32 	%r7097, %r7096, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7068, 30;
	shr.b32 	%rhs, %r7068, 2;
	add.u32 	%r7098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7068, 19;
	shr.b32 	%rhs, %r7068, 13;
	add.u32 	%r7099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7068, 10;
	shr.b32 	%rhs, %r7068, 22;
	add.u32 	%r7100, %lhs, %rhs;
	}
	xor.b32  	%r7101, %r7100, %r7098;
	xor.b32  	%r7102, %r7101, %r7099;
	and.b32  	%r7103, %r7068, %r7027;
	or.b32  	%r7104, %r7068, %r7027;
	and.b32  	%r7105, %r7104, %r6986;
	or.b32  	%r7106, %r7105, %r7103;
	add.s32 	%r7107, %r7097, %r6945;
	add.s32 	%r7108, %r7102, %r7106;
	add.s32 	%r7109, %r7108, %r7097;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7107, 26;
	shr.b32 	%rhs, %r7107, 6;
	add.u32 	%r7110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7107, 21;
	shr.b32 	%rhs, %r7107, 11;
	add.u32 	%r7111, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7107, 7;
	shr.b32 	%rhs, %r7107, 25;
	add.u32 	%r7112, %lhs, %rhs;
	}
	xor.b32  	%r7113, %r7112, %r7110;
	xor.b32  	%r7114, %r7113, %r7111;
	xor.b32  	%r7115, %r7066, %r7025;
	and.b32  	%r7116, %r7107, %r7115;
	xor.b32  	%r7117, %r7116, %r7025;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7052, 15;
	shr.b32 	%rhs, %r7052, 17;
	add.u32 	%r7118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7052, 13;
	shr.b32 	%rhs, %r7052, 19;
	add.u32 	%r7119, %lhs, %rhs;
	}
	shr.u32 	%r7120, %r7052, 10;
	xor.b32  	%r7121, %r7119, %r7120;
	xor.b32  	%r7122, %r7121, %r7118;
	shr.u32 	%r7123, %r6143, 7;
	shl.b32 	%r7124, %r6139, 25;
	or.b32  	%r7125, %r7123, %r7124;
	shr.u32 	%r7126, %r6141, 18;
	shl.b32 	%r7127, %r6143, 14;
	or.b32  	%r7128, %r7127, %r7126;
	shr.u32 	%r7129, %r6143, 3;
	xor.b32  	%r7130, %r7128, %r7129;
	xor.b32  	%r7131, %r7130, %r7125;
	add.s32 	%r7132, %r7131, %r6106;
	add.s32 	%r7133, %r7132, %r6847;
	add.s32 	%r7134, %r7133, %r7122;
	st.global.u32 	[%r4+229376], %r7134;
	add.s32 	%r7135, %r7134, %r6984;
	add.s32 	%r7136, %r7135, %r7117;
	add.s32 	%r7137, %r7136, %r7114;
	add.s32 	%r7138, %r7137, 113926993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7109, 30;
	shr.b32 	%rhs, %r7109, 2;
	add.u32 	%r7139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7109, 19;
	shr.b32 	%rhs, %r7109, 13;
	add.u32 	%r7140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7109, 10;
	shr.b32 	%rhs, %r7109, 22;
	add.u32 	%r7141, %lhs, %rhs;
	}
	xor.b32  	%r7142, %r7141, %r7139;
	xor.b32  	%r7143, %r7142, %r7140;
	and.b32  	%r7144, %r7109, %r7068;
	or.b32  	%r7145, %r7109, %r7068;
	and.b32  	%r7146, %r7145, %r7027;
	or.b32  	%r7147, %r7146, %r7144;
	add.s32 	%r7148, %r7138, %r6986;
	add.s32 	%r7149, %r7143, %r7147;
	add.s32 	%r7150, %r7149, %r7138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7148, 26;
	shr.b32 	%rhs, %r7148, 6;
	add.u32 	%r7151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7148, 21;
	shr.b32 	%rhs, %r7148, 11;
	add.u32 	%r7152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7148, 7;
	shr.b32 	%rhs, %r7148, 25;
	add.u32 	%r7153, %lhs, %rhs;
	}
	xor.b32  	%r7154, %r7153, %r7151;
	xor.b32  	%r7155, %r7154, %r7152;
	xor.b32  	%r7156, %r7107, %r7066;
	and.b32  	%r7157, %r7148, %r7156;
	xor.b32  	%r7158, %r7157, %r7066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7093, 15;
	shr.b32 	%rhs, %r7093, 17;
	add.u32 	%r7159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7093, 13;
	shr.b32 	%rhs, %r7093, 19;
	add.u32 	%r7160, %lhs, %rhs;
	}
	shr.u32 	%r7161, %r7093, 10;
	xor.b32  	%r7162, %r7160, %r7161;
	xor.b32  	%r7163, %r7162, %r7159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6556, 25;
	shr.b32 	%rhs, %r6556, 7;
	add.u32 	%r7164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6556, 14;
	shr.b32 	%rhs, %r6556, 18;
	add.u32 	%r7165, %lhs, %rhs;
	}
	shr.u32 	%r7166, %r6556, 3;
	xor.b32  	%r7167, %r7165, %r7166;
	xor.b32  	%r7168, %r7167, %r7164;
	add.s32 	%r7169, %r7168, %r6143;
	add.s32 	%r7170, %r7169, %r6888;
	add.s32 	%r7171, %r7170, %r7163;
	st.global.u32 	[%r4+233472], %r7171;
	add.s32 	%r7172, %r7171, %r7025;
	add.s32 	%r7173, %r7172, %r7158;
	add.s32 	%r7174, %r7173, %r7155;
	add.s32 	%r7175, %r7174, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7150, 30;
	shr.b32 	%rhs, %r7150, 2;
	add.u32 	%r7176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7150, 19;
	shr.b32 	%rhs, %r7150, 13;
	add.u32 	%r7177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7150, 10;
	shr.b32 	%rhs, %r7150, 22;
	add.u32 	%r7178, %lhs, %rhs;
	}
	xor.b32  	%r7179, %r7178, %r7176;
	xor.b32  	%r7180, %r7179, %r7177;
	and.b32  	%r7181, %r7150, %r7109;
	or.b32  	%r7182, %r7150, %r7109;
	and.b32  	%r7183, %r7182, %r7068;
	or.b32  	%r7184, %r7183, %r7181;
	add.s32 	%r7185, %r7175, %r7027;
	add.s32 	%r7186, %r7180, %r7184;
	add.s32 	%r7187, %r7186, %r7175;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7185, 26;
	shr.b32 	%rhs, %r7185, 6;
	add.u32 	%r7188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7185, 21;
	shr.b32 	%rhs, %r7185, 11;
	add.u32 	%r7189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7185, 7;
	shr.b32 	%rhs, %r7185, 25;
	add.u32 	%r7190, %lhs, %rhs;
	}
	xor.b32  	%r7191, %r7190, %r7188;
	xor.b32  	%r7192, %r7191, %r7189;
	xor.b32  	%r7193, %r7148, %r7107;
	and.b32  	%r7194, %r7185, %r7193;
	xor.b32  	%r7195, %r7194, %r7107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7134, 15;
	shr.b32 	%rhs, %r7134, 17;
	add.u32 	%r7196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7134, 13;
	shr.b32 	%rhs, %r7134, 19;
	add.u32 	%r7197, %lhs, %rhs;
	}
	shr.u32 	%r7198, %r7134, 10;
	xor.b32  	%r7199, %r7197, %r7198;
	xor.b32  	%r7200, %r7199, %r7196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6601, 25;
	shr.b32 	%rhs, %r6601, 7;
	add.u32 	%r7201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6601, 14;
	shr.b32 	%rhs, %r6601, 18;
	add.u32 	%r7202, %lhs, %rhs;
	}
	shr.u32 	%r7203, %r6601, 3;
	xor.b32  	%r7204, %r7202, %r7203;
	xor.b32  	%r7205, %r7204, %r7201;
	add.s32 	%r7206, %r7205, %r6556;
	add.s32 	%r7207, %r7206, %r6929;
	add.s32 	%r7208, %r7207, %r7200;
	st.global.u32 	[%r4+237568], %r7208;
	add.s32 	%r7209, %r7208, %r7066;
	add.s32 	%r7210, %r7209, %r7195;
	add.s32 	%r7211, %r7210, %r7192;
	add.s32 	%r7212, %r7211, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7187, 30;
	shr.b32 	%rhs, %r7187, 2;
	add.u32 	%r7213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7187, 19;
	shr.b32 	%rhs, %r7187, 13;
	add.u32 	%r7214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7187, 10;
	shr.b32 	%rhs, %r7187, 22;
	add.u32 	%r7215, %lhs, %rhs;
	}
	xor.b32  	%r7216, %r7215, %r7213;
	xor.b32  	%r7217, %r7216, %r7214;
	and.b32  	%r7218, %r7187, %r7150;
	or.b32  	%r7219, %r7187, %r7150;
	and.b32  	%r7220, %r7219, %r7109;
	or.b32  	%r7221, %r7220, %r7218;
	add.s32 	%r7222, %r7212, %r7068;
	add.s32 	%r7223, %r7217, %r7221;
	add.s32 	%r7224, %r7223, %r7212;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7222, 26;
	shr.b32 	%rhs, %r7222, 6;
	add.u32 	%r7225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7222, 21;
	shr.b32 	%rhs, %r7222, 11;
	add.u32 	%r7226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7222, 7;
	shr.b32 	%rhs, %r7222, 25;
	add.u32 	%r7227, %lhs, %rhs;
	}
	xor.b32  	%r7228, %r7227, %r7225;
	xor.b32  	%r7229, %r7228, %r7226;
	xor.b32  	%r7230, %r7185, %r7148;
	and.b32  	%r7231, %r7222, %r7230;
	xor.b32  	%r7232, %r7231, %r7148;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7171, 15;
	shr.b32 	%rhs, %r7171, 17;
	add.u32 	%r7233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7171, 13;
	shr.b32 	%rhs, %r7171, 19;
	add.u32 	%r7234, %lhs, %rhs;
	}
	shr.u32 	%r7235, %r7171, 10;
	xor.b32  	%r7236, %r7234, %r7235;
	xor.b32  	%r7237, %r7236, %r7233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6642, 25;
	shr.b32 	%rhs, %r6642, 7;
	add.u32 	%r7238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6642, 14;
	shr.b32 	%rhs, %r6642, 18;
	add.u32 	%r7239, %lhs, %rhs;
	}
	shr.u32 	%r7240, %r6642, 3;
	xor.b32  	%r7241, %r7239, %r7240;
	xor.b32  	%r7242, %r7241, %r7238;
	add.s32 	%r7243, %r7242, %r6601;
	add.s32 	%r7244, %r7243, %r6970;
	add.s32 	%r7245, %r7244, %r7237;
	st.global.u32 	[%r4+241664], %r7245;
	add.s32 	%r7246, %r7245, %r7107;
	add.s32 	%r7247, %r7246, %r7232;
	add.s32 	%r7248, %r7247, %r7229;
	add.s32 	%r7249, %r7248, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7224, 30;
	shr.b32 	%rhs, %r7224, 2;
	add.u32 	%r7250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7224, 19;
	shr.b32 	%rhs, %r7224, 13;
	add.u32 	%r7251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7224, 10;
	shr.b32 	%rhs, %r7224, 22;
	add.u32 	%r7252, %lhs, %rhs;
	}
	xor.b32  	%r7253, %r7252, %r7250;
	xor.b32  	%r7254, %r7253, %r7251;
	and.b32  	%r7255, %r7224, %r7187;
	or.b32  	%r7256, %r7224, %r7187;
	and.b32  	%r7257, %r7256, %r7150;
	or.b32  	%r7258, %r7257, %r7255;
	add.s32 	%r7259, %r7249, %r7109;
	add.s32 	%r7260, %r7254, %r7258;
	add.s32 	%r7261, %r7260, %r7249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7259, 26;
	shr.b32 	%rhs, %r7259, 6;
	add.u32 	%r7262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7259, 21;
	shr.b32 	%rhs, %r7259, 11;
	add.u32 	%r7263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7259, 7;
	shr.b32 	%rhs, %r7259, 25;
	add.u32 	%r7264, %lhs, %rhs;
	}
	xor.b32  	%r7265, %r7264, %r7262;
	xor.b32  	%r7266, %r7265, %r7263;
	xor.b32  	%r7267, %r7222, %r7185;
	and.b32  	%r7268, %r7259, %r7267;
	xor.b32  	%r7269, %r7268, %r7185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7208, 15;
	shr.b32 	%rhs, %r7208, 17;
	add.u32 	%r7270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7208, 13;
	shr.b32 	%rhs, %r7208, 19;
	add.u32 	%r7271, %lhs, %rhs;
	}
	shr.u32 	%r7272, %r7208, 10;
	xor.b32  	%r7273, %r7271, %r7272;
	xor.b32  	%r7274, %r7273, %r7270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6683, 25;
	shr.b32 	%rhs, %r6683, 7;
	add.u32 	%r7275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6683, 14;
	shr.b32 	%rhs, %r6683, 18;
	add.u32 	%r7276, %lhs, %rhs;
	}
	shr.u32 	%r7277, %r6683, 3;
	xor.b32  	%r7278, %r7276, %r7277;
	xor.b32  	%r7279, %r7278, %r7275;
	add.s32 	%r7280, %r7279, %r6642;
	add.s32 	%r7281, %r7280, %r7011;
	add.s32 	%r7282, %r7281, %r7274;
	st.global.u32 	[%r4+245760], %r7282;
	add.s32 	%r7283, %r7282, %r7148;
	add.s32 	%r7284, %r7283, %r7269;
	add.s32 	%r7285, %r7284, %r7266;
	add.s32 	%r7286, %r7285, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7261, 30;
	shr.b32 	%rhs, %r7261, 2;
	add.u32 	%r7287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7261, 19;
	shr.b32 	%rhs, %r7261, 13;
	add.u32 	%r7288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7261, 10;
	shr.b32 	%rhs, %r7261, 22;
	add.u32 	%r7289, %lhs, %rhs;
	}
	xor.b32  	%r7290, %r7289, %r7287;
	xor.b32  	%r7291, %r7290, %r7288;
	and.b32  	%r7292, %r7261, %r7224;
	or.b32  	%r7293, %r7261, %r7224;
	and.b32  	%r7294, %r7293, %r7187;
	or.b32  	%r7295, %r7294, %r7292;
	add.s32 	%r7296, %r7286, %r7150;
	add.s32 	%r7297, %r7291, %r7295;
	add.s32 	%r7298, %r7297, %r7286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7296, 26;
	shr.b32 	%rhs, %r7296, 6;
	add.u32 	%r7299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7296, 21;
	shr.b32 	%rhs, %r7296, 11;
	add.u32 	%r7300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7296, 7;
	shr.b32 	%rhs, %r7296, 25;
	add.u32 	%r7301, %lhs, %rhs;
	}
	xor.b32  	%r7302, %r7301, %r7299;
	xor.b32  	%r7303, %r7302, %r7300;
	xor.b32  	%r7304, %r7259, %r7222;
	and.b32  	%r7305, %r7296, %r7304;
	xor.b32  	%r7306, %r7305, %r7222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7245, 15;
	shr.b32 	%rhs, %r7245, 17;
	add.u32 	%r7307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7245, 13;
	shr.b32 	%rhs, %r7245, 19;
	add.u32 	%r7308, %lhs, %rhs;
	}
	shr.u32 	%r7309, %r7245, 10;
	xor.b32  	%r7310, %r7308, %r7309;
	xor.b32  	%r7311, %r7310, %r7307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6724, 25;
	shr.b32 	%rhs, %r6724, 7;
	add.u32 	%r7312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6724, 14;
	shr.b32 	%rhs, %r6724, 18;
	add.u32 	%r7313, %lhs, %rhs;
	}
	shr.u32 	%r7314, %r6724, 3;
	xor.b32  	%r7315, %r7313, %r7314;
	xor.b32  	%r7316, %r7315, %r7312;
	add.s32 	%r7317, %r7316, %r6683;
	add.s32 	%r7318, %r7317, %r7052;
	add.s32 	%r7319, %r7318, %r7311;
	st.global.u32 	[%r4+249856], %r7319;
	add.s32 	%r7320, %r7319, %r7185;
	add.s32 	%r7321, %r7320, %r7306;
	add.s32 	%r7322, %r7321, %r7303;
	add.s32 	%r7323, %r7322, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7298, 30;
	shr.b32 	%rhs, %r7298, 2;
	add.u32 	%r7324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7298, 19;
	shr.b32 	%rhs, %r7298, 13;
	add.u32 	%r7325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7298, 10;
	shr.b32 	%rhs, %r7298, 22;
	add.u32 	%r7326, %lhs, %rhs;
	}
	xor.b32  	%r7327, %r7326, %r7324;
	xor.b32  	%r7328, %r7327, %r7325;
	and.b32  	%r7329, %r7298, %r7261;
	or.b32  	%r7330, %r7298, %r7261;
	and.b32  	%r7331, %r7330, %r7224;
	or.b32  	%r7332, %r7331, %r7329;
	add.s32 	%r7333, %r7323, %r7187;
	add.s32 	%r7334, %r7328, %r7332;
	add.s32 	%r7335, %r7334, %r7323;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7333, 26;
	shr.b32 	%rhs, %r7333, 6;
	add.u32 	%r7336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7333, 21;
	shr.b32 	%rhs, %r7333, 11;
	add.u32 	%r7337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7333, 7;
	shr.b32 	%rhs, %r7333, 25;
	add.u32 	%r7338, %lhs, %rhs;
	}
	xor.b32  	%r7339, %r7338, %r7336;
	xor.b32  	%r7340, %r7339, %r7337;
	xor.b32  	%r7341, %r7296, %r7259;
	and.b32  	%r7342, %r7333, %r7341;
	xor.b32  	%r7343, %r7342, %r7259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 15;
	shr.b32 	%rhs, %r7282, 17;
	add.u32 	%r7344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 13;
	shr.b32 	%rhs, %r7282, 19;
	add.u32 	%r7345, %lhs, %rhs;
	}
	shr.u32 	%r7346, %r7282, 10;
	xor.b32  	%r7347, %r7345, %r7346;
	xor.b32  	%r7348, %r7347, %r7344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6765, 25;
	shr.b32 	%rhs, %r6765, 7;
	add.u32 	%r7349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6765, 14;
	shr.b32 	%rhs, %r6765, 18;
	add.u32 	%r7350, %lhs, %rhs;
	}
	shr.u32 	%r7351, %r6765, 3;
	xor.b32  	%r7352, %r7350, %r7351;
	xor.b32  	%r7353, %r7352, %r7349;
	add.s32 	%r7354, %r7353, %r6724;
	add.s32 	%r7355, %r7354, %r7093;
	add.s32 	%r7356, %r7355, %r7348;
	st.global.u32 	[%r4+253952], %r7356;
	add.s32 	%r7357, %r7356, %r7222;
	add.s32 	%r7358, %r7357, %r7343;
	add.s32 	%r7359, %r7358, %r7340;
	add.s32 	%r7360, %r7359, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7335, 30;
	shr.b32 	%rhs, %r7335, 2;
	add.u32 	%r7361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7335, 19;
	shr.b32 	%rhs, %r7335, 13;
	add.u32 	%r7362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7335, 10;
	shr.b32 	%rhs, %r7335, 22;
	add.u32 	%r7363, %lhs, %rhs;
	}
	xor.b32  	%r7364, %r7363, %r7361;
	xor.b32  	%r7365, %r7364, %r7362;
	and.b32  	%r7366, %r7335, %r7298;
	or.b32  	%r7367, %r7335, %r7298;
	and.b32  	%r7368, %r7367, %r7261;
	or.b32  	%r7369, %r7368, %r7366;
	add.s32 	%r7370, %r7360, %r7224;
	add.s32 	%r7371, %r7365, %r7369;
	add.s32 	%r7372, %r7371, %r7360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 26;
	shr.b32 	%rhs, %r7370, 6;
	add.u32 	%r7373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 21;
	shr.b32 	%rhs, %r7370, 11;
	add.u32 	%r7374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7370, 7;
	shr.b32 	%rhs, %r7370, 25;
	add.u32 	%r7375, %lhs, %rhs;
	}
	xor.b32  	%r7376, %r7375, %r7373;
	xor.b32  	%r7377, %r7376, %r7374;
	xor.b32  	%r7378, %r7333, %r7296;
	and.b32  	%r7379, %r7370, %r7378;
	xor.b32  	%r7380, %r7379, %r7296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7319, 15;
	shr.b32 	%rhs, %r7319, 17;
	add.u32 	%r7381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7319, 13;
	shr.b32 	%rhs, %r7319, 19;
	add.u32 	%r7382, %lhs, %rhs;
	}
	shr.u32 	%r7383, %r7319, 10;
	xor.b32  	%r7384, %r7382, %r7383;
	xor.b32  	%r7385, %r7384, %r7381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6806, 25;
	shr.b32 	%rhs, %r6806, 7;
	add.u32 	%r7386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6806, 14;
	shr.b32 	%rhs, %r6806, 18;
	add.u32 	%r7387, %lhs, %rhs;
	}
	shr.u32 	%r7388, %r6806, 3;
	xor.b32  	%r7389, %r7387, %r7388;
	xor.b32  	%r7390, %r7389, %r7386;
	add.s32 	%r7391, %r7390, %r6765;
	add.s32 	%r7392, %r7391, %r7134;
	add.s32 	%r7393, %r7392, %r7385;
	st.global.u32 	[%r4+258048], %r7393;
	add.s32 	%r7394, %r7393, %r7259;
	add.s32 	%r7395, %r7394, %r7380;
	add.s32 	%r7396, %r7395, %r7377;
	add.s32 	%r7397, %r7396, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7372, 30;
	shr.b32 	%rhs, %r7372, 2;
	add.u32 	%r7398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7372, 19;
	shr.b32 	%rhs, %r7372, 13;
	add.u32 	%r7399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7372, 10;
	shr.b32 	%rhs, %r7372, 22;
	add.u32 	%r7400, %lhs, %rhs;
	}
	xor.b32  	%r7401, %r7400, %r7398;
	xor.b32  	%r7402, %r7401, %r7399;
	and.b32  	%r7403, %r7372, %r7335;
	or.b32  	%r7404, %r7372, %r7335;
	and.b32  	%r7405, %r7404, %r7298;
	or.b32  	%r7406, %r7405, %r7403;
	add.s32 	%r7407, %r7397, %r7261;
	add.s32 	%r7408, %r7402, %r7406;
	add.s32 	%r7409, %r7408, %r7397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7407, 26;
	shr.b32 	%rhs, %r7407, 6;
	add.u32 	%r7410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7407, 21;
	shr.b32 	%rhs, %r7407, 11;
	add.u32 	%r7411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7407, 7;
	shr.b32 	%rhs, %r7407, 25;
	add.u32 	%r7412, %lhs, %rhs;
	}
	xor.b32  	%r7413, %r7412, %r7410;
	xor.b32  	%r7414, %r7413, %r7411;
	xor.b32  	%r7415, %r7370, %r7333;
	and.b32  	%r7416, %r7407, %r7415;
	xor.b32  	%r7417, %r7416, %r7333;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7356, 15;
	shr.b32 	%rhs, %r7356, 17;
	add.u32 	%r7418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7356, 13;
	shr.b32 	%rhs, %r7356, 19;
	add.u32 	%r7419, %lhs, %rhs;
	}
	shr.u32 	%r7420, %r7356, 10;
	xor.b32  	%r7421, %r7419, %r7420;
	xor.b32  	%r7422, %r7421, %r7418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6847, 25;
	shr.b32 	%rhs, %r6847, 7;
	add.u32 	%r7423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6847, 14;
	shr.b32 	%rhs, %r6847, 18;
	add.u32 	%r7424, %lhs, %rhs;
	}
	shr.u32 	%r7425, %r6847, 3;
	xor.b32  	%r7426, %r7424, %r7425;
	xor.b32  	%r7427, %r7426, %r7423;
	add.s32 	%r7428, %r7427, %r6806;
	add.s32 	%r7429, %r7428, %r7171;
	add.s32 	%r7430, %r7429, %r7422;
	st.global.u32 	[%r4+262144], %r7430;
	add.s32 	%r7431, %r7430, %r7296;
	add.s32 	%r7432, %r7431, %r7417;
	add.s32 	%r7433, %r7432, %r7414;
	add.s32 	%r7434, %r7433, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7409, 30;
	shr.b32 	%rhs, %r7409, 2;
	add.u32 	%r7435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7409, 19;
	shr.b32 	%rhs, %r7409, 13;
	add.u32 	%r7436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7409, 10;
	shr.b32 	%rhs, %r7409, 22;
	add.u32 	%r7437, %lhs, %rhs;
	}
	xor.b32  	%r7438, %r7437, %r7435;
	xor.b32  	%r7439, %r7438, %r7436;
	and.b32  	%r7440, %r7409, %r7372;
	or.b32  	%r7441, %r7409, %r7372;
	and.b32  	%r7442, %r7441, %r7335;
	or.b32  	%r7443, %r7442, %r7440;
	add.s32 	%r7444, %r7434, %r7298;
	add.s32 	%r7445, %r7439, %r7443;
	add.s32 	%r7446, %r7445, %r7434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7444, 26;
	shr.b32 	%rhs, %r7444, 6;
	add.u32 	%r7447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7444, 21;
	shr.b32 	%rhs, %r7444, 11;
	add.u32 	%r7448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7444, 7;
	shr.b32 	%rhs, %r7444, 25;
	add.u32 	%r7449, %lhs, %rhs;
	}
	xor.b32  	%r7450, %r7449, %r7447;
	xor.b32  	%r7451, %r7450, %r7448;
	xor.b32  	%r7452, %r7407, %r7370;
	and.b32  	%r7453, %r7444, %r7452;
	xor.b32  	%r7454, %r7453, %r7370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7393, 15;
	shr.b32 	%rhs, %r7393, 17;
	add.u32 	%r7455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7393, 13;
	shr.b32 	%rhs, %r7393, 19;
	add.u32 	%r7456, %lhs, %rhs;
	}
	shr.u32 	%r7457, %r7393, 10;
	xor.b32  	%r7458, %r7456, %r7457;
	xor.b32  	%r7459, %r7458, %r7455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6888, 25;
	shr.b32 	%rhs, %r6888, 7;
	add.u32 	%r7460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6888, 14;
	shr.b32 	%rhs, %r6888, 18;
	add.u32 	%r7461, %lhs, %rhs;
	}
	shr.u32 	%r7462, %r6888, 3;
	xor.b32  	%r7463, %r7461, %r7462;
	xor.b32  	%r7464, %r7463, %r7460;
	add.s32 	%r7465, %r7464, %r6847;
	add.s32 	%r7466, %r7465, %r7208;
	add.s32 	%r7467, %r7466, %r7459;
	st.global.u32 	[%r4+266240], %r7467;
	add.s32 	%r7468, %r7467, %r7333;
	add.s32 	%r7469, %r7468, %r7454;
	add.s32 	%r7470, %r7469, %r7451;
	add.s32 	%r7471, %r7470, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7446, 30;
	shr.b32 	%rhs, %r7446, 2;
	add.u32 	%r7472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7446, 19;
	shr.b32 	%rhs, %r7446, 13;
	add.u32 	%r7473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7446, 10;
	shr.b32 	%rhs, %r7446, 22;
	add.u32 	%r7474, %lhs, %rhs;
	}
	xor.b32  	%r7475, %r7474, %r7472;
	xor.b32  	%r7476, %r7475, %r7473;
	and.b32  	%r7477, %r7446, %r7409;
	or.b32  	%r7478, %r7446, %r7409;
	and.b32  	%r7479, %r7478, %r7372;
	or.b32  	%r7480, %r7479, %r7477;
	add.s32 	%r7481, %r7471, %r7335;
	add.s32 	%r7482, %r7476, %r7480;
	add.s32 	%r7483, %r7482, %r7471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7481, 26;
	shr.b32 	%rhs, %r7481, 6;
	add.u32 	%r7484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7481, 21;
	shr.b32 	%rhs, %r7481, 11;
	add.u32 	%r7485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7481, 7;
	shr.b32 	%rhs, %r7481, 25;
	add.u32 	%r7486, %lhs, %rhs;
	}
	xor.b32  	%r7487, %r7486, %r7484;
	xor.b32  	%r7488, %r7487, %r7485;
	xor.b32  	%r7489, %r7444, %r7407;
	and.b32  	%r7490, %r7481, %r7489;
	xor.b32  	%r7491, %r7490, %r7407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 15;
	shr.b32 	%rhs, %r7430, 17;
	add.u32 	%r7492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 13;
	shr.b32 	%rhs, %r7430, 19;
	add.u32 	%r7493, %lhs, %rhs;
	}
	shr.u32 	%r7494, %r7430, 10;
	xor.b32  	%r7495, %r7493, %r7494;
	xor.b32  	%r7496, %r7495, %r7492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6929, 25;
	shr.b32 	%rhs, %r6929, 7;
	add.u32 	%r7497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6929, 14;
	shr.b32 	%rhs, %r6929, 18;
	add.u32 	%r7498, %lhs, %rhs;
	}
	shr.u32 	%r7499, %r6929, 3;
	xor.b32  	%r7500, %r7498, %r7499;
	xor.b32  	%r7501, %r7500, %r7497;
	add.s32 	%r7502, %r7501, %r6888;
	add.s32 	%r7503, %r7502, %r7245;
	add.s32 	%r7504, %r7503, %r7496;
	st.global.u32 	[%r4+270336], %r7504;
	add.s32 	%r7505, %r7504, %r7370;
	add.s32 	%r7506, %r7505, %r7491;
	add.s32 	%r7507, %r7506, %r7488;
	add.s32 	%r7508, %r7507, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7483, 30;
	shr.b32 	%rhs, %r7483, 2;
	add.u32 	%r7509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7483, 19;
	shr.b32 	%rhs, %r7483, 13;
	add.u32 	%r7510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7483, 10;
	shr.b32 	%rhs, %r7483, 22;
	add.u32 	%r7511, %lhs, %rhs;
	}
	xor.b32  	%r7512, %r7511, %r7509;
	xor.b32  	%r7513, %r7512, %r7510;
	and.b32  	%r7514, %r7483, %r7446;
	or.b32  	%r7515, %r7483, %r7446;
	and.b32  	%r7516, %r7515, %r7409;
	or.b32  	%r7517, %r7516, %r7514;
	add.s32 	%r7518, %r7508, %r7372;
	add.s32 	%r7519, %r7513, %r7517;
	add.s32 	%r7520, %r7519, %r7508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7518, 26;
	shr.b32 	%rhs, %r7518, 6;
	add.u32 	%r7521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7518, 21;
	shr.b32 	%rhs, %r7518, 11;
	add.u32 	%r7522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7518, 7;
	shr.b32 	%rhs, %r7518, 25;
	add.u32 	%r7523, %lhs, %rhs;
	}
	xor.b32  	%r7524, %r7523, %r7521;
	xor.b32  	%r7525, %r7524, %r7522;
	xor.b32  	%r7526, %r7481, %r7444;
	and.b32  	%r7527, %r7518, %r7526;
	xor.b32  	%r7528, %r7527, %r7444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7467, 15;
	shr.b32 	%rhs, %r7467, 17;
	add.u32 	%r7529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7467, 13;
	shr.b32 	%rhs, %r7467, 19;
	add.u32 	%r7530, %lhs, %rhs;
	}
	shr.u32 	%r7531, %r7467, 10;
	xor.b32  	%r7532, %r7530, %r7531;
	xor.b32  	%r7533, %r7532, %r7529;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6970, 25;
	shr.b32 	%rhs, %r6970, 7;
	add.u32 	%r7534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6970, 14;
	shr.b32 	%rhs, %r6970, 18;
	add.u32 	%r7535, %lhs, %rhs;
	}
	shr.u32 	%r7536, %r6970, 3;
	xor.b32  	%r7537, %r7535, %r7536;
	xor.b32  	%r7538, %r7537, %r7534;
	add.s32 	%r7539, %r7538, %r6929;
	add.s32 	%r7540, %r7539, %r7282;
	add.s32 	%r7541, %r7540, %r7533;
	st.global.u32 	[%r4+274432], %r7541;
	add.s32 	%r7542, %r7541, %r7407;
	add.s32 	%r7543, %r7542, %r7528;
	add.s32 	%r7544, %r7543, %r7525;
	add.s32 	%r7545, %r7544, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7520, 30;
	shr.b32 	%rhs, %r7520, 2;
	add.u32 	%r7546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7520, 19;
	shr.b32 	%rhs, %r7520, 13;
	add.u32 	%r7547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7520, 10;
	shr.b32 	%rhs, %r7520, 22;
	add.u32 	%r7548, %lhs, %rhs;
	}
	xor.b32  	%r7549, %r7548, %r7546;
	xor.b32  	%r7550, %r7549, %r7547;
	and.b32  	%r7551, %r7520, %r7483;
	or.b32  	%r7552, %r7520, %r7483;
	and.b32  	%r7553, %r7552, %r7446;
	or.b32  	%r7554, %r7553, %r7551;
	add.s32 	%r7555, %r7545, %r7409;
	add.s32 	%r7556, %r7550, %r7554;
	add.s32 	%r7557, %r7556, %r7545;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7555, 26;
	shr.b32 	%rhs, %r7555, 6;
	add.u32 	%r7558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7555, 21;
	shr.b32 	%rhs, %r7555, 11;
	add.u32 	%r7559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7555, 7;
	shr.b32 	%rhs, %r7555, 25;
	add.u32 	%r7560, %lhs, %rhs;
	}
	xor.b32  	%r7561, %r7560, %r7558;
	xor.b32  	%r7562, %r7561, %r7559;
	xor.b32  	%r7563, %r7518, %r7481;
	and.b32  	%r7564, %r7555, %r7563;
	xor.b32  	%r7565, %r7564, %r7481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7504, 15;
	shr.b32 	%rhs, %r7504, 17;
	add.u32 	%r7566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7504, 13;
	shr.b32 	%rhs, %r7504, 19;
	add.u32 	%r7567, %lhs, %rhs;
	}
	shr.u32 	%r7568, %r7504, 10;
	xor.b32  	%r7569, %r7567, %r7568;
	xor.b32  	%r7570, %r7569, %r7566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7011, 25;
	shr.b32 	%rhs, %r7011, 7;
	add.u32 	%r7571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7011, 14;
	shr.b32 	%rhs, %r7011, 18;
	add.u32 	%r7572, %lhs, %rhs;
	}
	shr.u32 	%r7573, %r7011, 3;
	xor.b32  	%r7574, %r7572, %r7573;
	xor.b32  	%r7575, %r7574, %r7571;
	add.s32 	%r7576, %r7575, %r6970;
	add.s32 	%r7577, %r7576, %r7319;
	add.s32 	%r7578, %r7577, %r7570;
	st.global.u32 	[%r4+278528], %r7578;
	add.s32 	%r7579, %r7578, %r7444;
	add.s32 	%r7580, %r7579, %r7565;
	add.s32 	%r7581, %r7580, %r7562;
	add.s32 	%r7582, %r7581, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7557, 30;
	shr.b32 	%rhs, %r7557, 2;
	add.u32 	%r7583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7557, 19;
	shr.b32 	%rhs, %r7557, 13;
	add.u32 	%r7584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7557, 10;
	shr.b32 	%rhs, %r7557, 22;
	add.u32 	%r7585, %lhs, %rhs;
	}
	xor.b32  	%r7586, %r7585, %r7583;
	xor.b32  	%r7587, %r7586, %r7584;
	and.b32  	%r7588, %r7557, %r7520;
	or.b32  	%r7589, %r7557, %r7520;
	and.b32  	%r7590, %r7589, %r7483;
	or.b32  	%r7591, %r7590, %r7588;
	add.s32 	%r7592, %r7582, %r7446;
	add.s32 	%r7593, %r7587, %r7591;
	add.s32 	%r7594, %r7593, %r7582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7592, 26;
	shr.b32 	%rhs, %r7592, 6;
	add.u32 	%r7595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7592, 21;
	shr.b32 	%rhs, %r7592, 11;
	add.u32 	%r7596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7592, 7;
	shr.b32 	%rhs, %r7592, 25;
	add.u32 	%r7597, %lhs, %rhs;
	}
	xor.b32  	%r7598, %r7597, %r7595;
	xor.b32  	%r7599, %r7598, %r7596;
	xor.b32  	%r7600, %r7555, %r7518;
	and.b32  	%r7601, %r7592, %r7600;
	xor.b32  	%r7602, %r7601, %r7518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7541, 15;
	shr.b32 	%rhs, %r7541, 17;
	add.u32 	%r7603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7541, 13;
	shr.b32 	%rhs, %r7541, 19;
	add.u32 	%r7604, %lhs, %rhs;
	}
	shr.u32 	%r7605, %r7541, 10;
	xor.b32  	%r7606, %r7604, %r7605;
	xor.b32  	%r7607, %r7606, %r7603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7052, 25;
	shr.b32 	%rhs, %r7052, 7;
	add.u32 	%r7608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7052, 14;
	shr.b32 	%rhs, %r7052, 18;
	add.u32 	%r7609, %lhs, %rhs;
	}
	shr.u32 	%r7610, %r7052, 3;
	xor.b32  	%r7611, %r7609, %r7610;
	xor.b32  	%r7612, %r7611, %r7608;
	add.s32 	%r7613, %r7612, %r7011;
	add.s32 	%r7614, %r7613, %r7356;
	add.s32 	%r7615, %r7614, %r7607;
	st.global.u32 	[%r4+282624], %r7615;
	add.s32 	%r7616, %r7615, %r7481;
	add.s32 	%r7617, %r7616, %r7602;
	add.s32 	%r7618, %r7617, %r7599;
	add.s32 	%r7619, %r7618, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7594, 30;
	shr.b32 	%rhs, %r7594, 2;
	add.u32 	%r7620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7594, 19;
	shr.b32 	%rhs, %r7594, 13;
	add.u32 	%r7621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7594, 10;
	shr.b32 	%rhs, %r7594, 22;
	add.u32 	%r7622, %lhs, %rhs;
	}
	xor.b32  	%r7623, %r7622, %r7620;
	xor.b32  	%r7624, %r7623, %r7621;
	and.b32  	%r7625, %r7594, %r7557;
	or.b32  	%r7626, %r7594, %r7557;
	and.b32  	%r7627, %r7626, %r7520;
	or.b32  	%r7628, %r7627, %r7625;
	add.s32 	%r7629, %r7619, %r7483;
	add.s32 	%r7630, %r7624, %r7628;
	add.s32 	%r7631, %r7630, %r7619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7629, 26;
	shr.b32 	%rhs, %r7629, 6;
	add.u32 	%r7632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7629, 21;
	shr.b32 	%rhs, %r7629, 11;
	add.u32 	%r7633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7629, 7;
	shr.b32 	%rhs, %r7629, 25;
	add.u32 	%r7634, %lhs, %rhs;
	}
	xor.b32  	%r7635, %r7634, %r7632;
	xor.b32  	%r7636, %r7635, %r7633;
	xor.b32  	%r7637, %r7592, %r7555;
	and.b32  	%r7638, %r7629, %r7637;
	xor.b32  	%r7639, %r7638, %r7555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7578, 15;
	shr.b32 	%rhs, %r7578, 17;
	add.u32 	%r7640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7578, 13;
	shr.b32 	%rhs, %r7578, 19;
	add.u32 	%r7641, %lhs, %rhs;
	}
	shr.u32 	%r7642, %r7578, 10;
	xor.b32  	%r7643, %r7641, %r7642;
	xor.b32  	%r7644, %r7643, %r7640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7093, 25;
	shr.b32 	%rhs, %r7093, 7;
	add.u32 	%r7645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7093, 14;
	shr.b32 	%rhs, %r7093, 18;
	add.u32 	%r7646, %lhs, %rhs;
	}
	shr.u32 	%r7647, %r7093, 3;
	xor.b32  	%r7648, %r7646, %r7647;
	xor.b32  	%r7649, %r7648, %r7645;
	add.s32 	%r7650, %r7649, %r7052;
	add.s32 	%r7651, %r7650, %r7393;
	add.s32 	%r7652, %r7651, %r7644;
	st.global.u32 	[%r4+286720], %r7652;
	add.s32 	%r7653, %r7652, %r7518;
	add.s32 	%r7654, %r7653, %r7639;
	add.s32 	%r7655, %r7654, %r7636;
	add.s32 	%r7656, %r7655, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7631, 30;
	shr.b32 	%rhs, %r7631, 2;
	add.u32 	%r7657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7631, 19;
	shr.b32 	%rhs, %r7631, 13;
	add.u32 	%r7658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7631, 10;
	shr.b32 	%rhs, %r7631, 22;
	add.u32 	%r7659, %lhs, %rhs;
	}
	xor.b32  	%r7660, %r7659, %r7657;
	xor.b32  	%r7661, %r7660, %r7658;
	and.b32  	%r7662, %r7631, %r7594;
	or.b32  	%r7663, %r7631, %r7594;
	and.b32  	%r7664, %r7663, %r7557;
	or.b32  	%r7665, %r7664, %r7662;
	add.s32 	%r7666, %r7656, %r7520;
	add.s32 	%r7667, %r7661, %r7665;
	add.s32 	%r7668, %r7667, %r7656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 26;
	shr.b32 	%rhs, %r7666, 6;
	add.u32 	%r7669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 21;
	shr.b32 	%rhs, %r7666, 11;
	add.u32 	%r7670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7666, 7;
	shr.b32 	%rhs, %r7666, 25;
	add.u32 	%r7671, %lhs, %rhs;
	}
	xor.b32  	%r7672, %r7671, %r7669;
	xor.b32  	%r7673, %r7672, %r7670;
	xor.b32  	%r7674, %r7629, %r7592;
	and.b32  	%r7675, %r7666, %r7674;
	xor.b32  	%r7676, %r7675, %r7592;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7615, 15;
	shr.b32 	%rhs, %r7615, 17;
	add.u32 	%r7677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7615, 13;
	shr.b32 	%rhs, %r7615, 19;
	add.u32 	%r7678, %lhs, %rhs;
	}
	shr.u32 	%r7679, %r7615, 10;
	xor.b32  	%r7680, %r7678, %r7679;
	xor.b32  	%r7681, %r7680, %r7677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7134, 25;
	shr.b32 	%rhs, %r7134, 7;
	add.u32 	%r7682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7134, 14;
	shr.b32 	%rhs, %r7134, 18;
	add.u32 	%r7683, %lhs, %rhs;
	}
	shr.u32 	%r7684, %r7134, 3;
	xor.b32  	%r7685, %r7683, %r7684;
	xor.b32  	%r7686, %r7685, %r7682;
	add.s32 	%r7687, %r7686, %r7093;
	add.s32 	%r7688, %r7687, %r7430;
	add.s32 	%r7689, %r7688, %r7681;
	st.global.u32 	[%r4+290816], %r7689;
	add.s32 	%r7690, %r7689, %r7555;
	add.s32 	%r7691, %r7690, %r7676;
	add.s32 	%r7692, %r7691, %r7673;
	add.s32 	%r7693, %r7692, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7668, 30;
	shr.b32 	%rhs, %r7668, 2;
	add.u32 	%r7694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7668, 19;
	shr.b32 	%rhs, %r7668, 13;
	add.u32 	%r7695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7668, 10;
	shr.b32 	%rhs, %r7668, 22;
	add.u32 	%r7696, %lhs, %rhs;
	}
	xor.b32  	%r7697, %r7696, %r7694;
	xor.b32  	%r7698, %r7697, %r7695;
	and.b32  	%r7699, %r7668, %r7631;
	or.b32  	%r7700, %r7668, %r7631;
	and.b32  	%r7701, %r7700, %r7594;
	or.b32  	%r7702, %r7701, %r7699;
	add.s32 	%r7703, %r7693, %r7557;
	add.s32 	%r7704, %r7698, %r7702;
	add.s32 	%r7705, %r7704, %r7693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7703, 26;
	shr.b32 	%rhs, %r7703, 6;
	add.u32 	%r7706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7703, 21;
	shr.b32 	%rhs, %r7703, 11;
	add.u32 	%r7707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7703, 7;
	shr.b32 	%rhs, %r7703, 25;
	add.u32 	%r7708, %lhs, %rhs;
	}
	xor.b32  	%r7709, %r7708, %r7706;
	xor.b32  	%r7710, %r7709, %r7707;
	xor.b32  	%r7711, %r7666, %r7629;
	and.b32  	%r7712, %r7703, %r7711;
	xor.b32  	%r7713, %r7712, %r7629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7652, 15;
	shr.b32 	%rhs, %r7652, 17;
	add.u32 	%r7714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7652, 13;
	shr.b32 	%rhs, %r7652, 19;
	add.u32 	%r7715, %lhs, %rhs;
	}
	shr.u32 	%r7716, %r7652, 10;
	xor.b32  	%r7717, %r7715, %r7716;
	xor.b32  	%r7718, %r7717, %r7714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7171, 25;
	shr.b32 	%rhs, %r7171, 7;
	add.u32 	%r7719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7171, 14;
	shr.b32 	%rhs, %r7171, 18;
	add.u32 	%r7720, %lhs, %rhs;
	}
	shr.u32 	%r7721, %r7171, 3;
	xor.b32  	%r7722, %r7720, %r7721;
	xor.b32  	%r7723, %r7722, %r7719;
	add.s32 	%r7724, %r7723, %r7134;
	add.s32 	%r7725, %r7724, %r7467;
	add.s32 	%r7726, %r7725, %r7718;
	st.global.u32 	[%r4+294912], %r7726;
	add.s32 	%r7727, %r7726, %r7592;
	add.s32 	%r7728, %r7727, %r7713;
	add.s32 	%r7729, %r7728, %r7710;
	add.s32 	%r7730, %r7729, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7705, 30;
	shr.b32 	%rhs, %r7705, 2;
	add.u32 	%r7731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7705, 19;
	shr.b32 	%rhs, %r7705, 13;
	add.u32 	%r7732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7705, 10;
	shr.b32 	%rhs, %r7705, 22;
	add.u32 	%r7733, %lhs, %rhs;
	}
	xor.b32  	%r7734, %r7733, %r7731;
	xor.b32  	%r7735, %r7734, %r7732;
	and.b32  	%r7736, %r7705, %r7668;
	or.b32  	%r7737, %r7705, %r7668;
	and.b32  	%r7738, %r7737, %r7631;
	or.b32  	%r7739, %r7738, %r7736;
	add.s32 	%r7740, %r7730, %r7594;
	add.s32 	%r7741, %r7735, %r7739;
	add.s32 	%r7742, %r7741, %r7730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7740, 26;
	shr.b32 	%rhs, %r7740, 6;
	add.u32 	%r7743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7740, 21;
	shr.b32 	%rhs, %r7740, 11;
	add.u32 	%r7744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7740, 7;
	shr.b32 	%rhs, %r7740, 25;
	add.u32 	%r7745, %lhs, %rhs;
	}
	xor.b32  	%r7746, %r7745, %r7743;
	xor.b32  	%r7747, %r7746, %r7744;
	xor.b32  	%r7748, %r7703, %r7666;
	and.b32  	%r7749, %r7740, %r7748;
	xor.b32  	%r7750, %r7749, %r7666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7689, 15;
	shr.b32 	%rhs, %r7689, 17;
	add.u32 	%r7751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7689, 13;
	shr.b32 	%rhs, %r7689, 19;
	add.u32 	%r7752, %lhs, %rhs;
	}
	shr.u32 	%r7753, %r7689, 10;
	xor.b32  	%r7754, %r7752, %r7753;
	xor.b32  	%r7755, %r7754, %r7751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7208, 25;
	shr.b32 	%rhs, %r7208, 7;
	add.u32 	%r7756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7208, 14;
	shr.b32 	%rhs, %r7208, 18;
	add.u32 	%r7757, %lhs, %rhs;
	}
	shr.u32 	%r7758, %r7208, 3;
	xor.b32  	%r7759, %r7757, %r7758;
	xor.b32  	%r7760, %r7759, %r7756;
	add.s32 	%r7761, %r7760, %r7171;
	add.s32 	%r7762, %r7761, %r7504;
	add.s32 	%r7763, %r7762, %r7755;
	st.global.u32 	[%r4+299008], %r7763;
	add.s32 	%r7764, %r7763, %r7629;
	add.s32 	%r7765, %r7764, %r7750;
	add.s32 	%r7766, %r7765, %r7747;
	add.s32 	%r7767, %r7766, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7742, 30;
	shr.b32 	%rhs, %r7742, 2;
	add.u32 	%r7768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7742, 19;
	shr.b32 	%rhs, %r7742, 13;
	add.u32 	%r7769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7742, 10;
	shr.b32 	%rhs, %r7742, 22;
	add.u32 	%r7770, %lhs, %rhs;
	}
	xor.b32  	%r7771, %r7770, %r7768;
	xor.b32  	%r7772, %r7771, %r7769;
	and.b32  	%r7773, %r7742, %r7705;
	or.b32  	%r7774, %r7742, %r7705;
	and.b32  	%r7775, %r7774, %r7668;
	or.b32  	%r7776, %r7775, %r7773;
	add.s32 	%r7777, %r7767, %r7631;
	add.s32 	%r7778, %r7772, %r7776;
	add.s32 	%r7779, %r7778, %r7767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7777, 26;
	shr.b32 	%rhs, %r7777, 6;
	add.u32 	%r7780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7777, 21;
	shr.b32 	%rhs, %r7777, 11;
	add.u32 	%r7781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7777, 7;
	shr.b32 	%rhs, %r7777, 25;
	add.u32 	%r7782, %lhs, %rhs;
	}
	xor.b32  	%r7783, %r7782, %r7780;
	xor.b32  	%r7784, %r7783, %r7781;
	xor.b32  	%r7785, %r7740, %r7703;
	and.b32  	%r7786, %r7777, %r7785;
	xor.b32  	%r7787, %r7786, %r7703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 15;
	shr.b32 	%rhs, %r7726, 17;
	add.u32 	%r7788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 13;
	shr.b32 	%rhs, %r7726, 19;
	add.u32 	%r7789, %lhs, %rhs;
	}
	shr.u32 	%r7790, %r7726, 10;
	xor.b32  	%r7791, %r7789, %r7790;
	xor.b32  	%r7792, %r7791, %r7788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7245, 25;
	shr.b32 	%rhs, %r7245, 7;
	add.u32 	%r7793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7245, 14;
	shr.b32 	%rhs, %r7245, 18;
	add.u32 	%r7794, %lhs, %rhs;
	}
	shr.u32 	%r7795, %r7245, 3;
	xor.b32  	%r7796, %r7794, %r7795;
	xor.b32  	%r7797, %r7796, %r7793;
	add.s32 	%r7798, %r7797, %r7208;
	add.s32 	%r7799, %r7798, %r7541;
	add.s32 	%r7800, %r7799, %r7792;
	st.global.u32 	[%r4+303104], %r7800;
	add.s32 	%r7801, %r7800, %r7666;
	add.s32 	%r7802, %r7801, %r7787;
	add.s32 	%r7803, %r7802, %r7784;
	add.s32 	%r7804, %r7803, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7779, 30;
	shr.b32 	%rhs, %r7779, 2;
	add.u32 	%r7805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7779, 19;
	shr.b32 	%rhs, %r7779, 13;
	add.u32 	%r7806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7779, 10;
	shr.b32 	%rhs, %r7779, 22;
	add.u32 	%r7807, %lhs, %rhs;
	}
	xor.b32  	%r7808, %r7807, %r7805;
	xor.b32  	%r7809, %r7808, %r7806;
	and.b32  	%r7810, %r7779, %r7742;
	or.b32  	%r7811, %r7779, %r7742;
	and.b32  	%r7812, %r7811, %r7705;
	or.b32  	%r7813, %r7812, %r7810;
	add.s32 	%r7814, %r7804, %r7668;
	add.s32 	%r7815, %r7809, %r7813;
	add.s32 	%r7816, %r7815, %r7804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7814, 26;
	shr.b32 	%rhs, %r7814, 6;
	add.u32 	%r7817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7814, 21;
	shr.b32 	%rhs, %r7814, 11;
	add.u32 	%r7818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7814, 7;
	shr.b32 	%rhs, %r7814, 25;
	add.u32 	%r7819, %lhs, %rhs;
	}
	xor.b32  	%r7820, %r7819, %r7817;
	xor.b32  	%r7821, %r7820, %r7818;
	xor.b32  	%r7822, %r7777, %r7740;
	and.b32  	%r7823, %r7814, %r7822;
	xor.b32  	%r7824, %r7823, %r7740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7763, 15;
	shr.b32 	%rhs, %r7763, 17;
	add.u32 	%r7825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7763, 13;
	shr.b32 	%rhs, %r7763, 19;
	add.u32 	%r7826, %lhs, %rhs;
	}
	shr.u32 	%r7827, %r7763, 10;
	xor.b32  	%r7828, %r7826, %r7827;
	xor.b32  	%r7829, %r7828, %r7825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 25;
	shr.b32 	%rhs, %r7282, 7;
	add.u32 	%r7830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7282, 14;
	shr.b32 	%rhs, %r7282, 18;
	add.u32 	%r7831, %lhs, %rhs;
	}
	shr.u32 	%r7832, %r7282, 3;
	xor.b32  	%r7833, %r7831, %r7832;
	xor.b32  	%r7834, %r7833, %r7830;
	add.s32 	%r7835, %r7834, %r7245;
	add.s32 	%r7836, %r7835, %r7578;
	add.s32 	%r7837, %r7836, %r7829;
	st.global.u32 	[%r4+307200], %r7837;
	add.s32 	%r7838, %r7837, %r7703;
	add.s32 	%r7839, %r7838, %r7824;
	add.s32 	%r7840, %r7839, %r7821;
	add.s32 	%r7841, %r7840, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7816, 30;
	shr.b32 	%rhs, %r7816, 2;
	add.u32 	%r7842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7816, 19;
	shr.b32 	%rhs, %r7816, 13;
	add.u32 	%r7843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7816, 10;
	shr.b32 	%rhs, %r7816, 22;
	add.u32 	%r7844, %lhs, %rhs;
	}
	xor.b32  	%r7845, %r7844, %r7842;
	xor.b32  	%r7846, %r7845, %r7843;
	and.b32  	%r7847, %r7816, %r7779;
	or.b32  	%r7848, %r7816, %r7779;
	and.b32  	%r7849, %r7848, %r7742;
	or.b32  	%r7850, %r7849, %r7847;
	add.s32 	%r7851, %r7841, %r7705;
	add.s32 	%r7852, %r7846, %r7850;
	add.s32 	%r7853, %r7852, %r7841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7851, 26;
	shr.b32 	%rhs, %r7851, 6;
	add.u32 	%r7854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7851, 21;
	shr.b32 	%rhs, %r7851, 11;
	add.u32 	%r7855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7851, 7;
	shr.b32 	%rhs, %r7851, 25;
	add.u32 	%r7856, %lhs, %rhs;
	}
	xor.b32  	%r7857, %r7856, %r7854;
	xor.b32  	%r7858, %r7857, %r7855;
	xor.b32  	%r7859, %r7814, %r7777;
	and.b32  	%r7860, %r7851, %r7859;
	xor.b32  	%r7861, %r7860, %r7777;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7800, 15;
	shr.b32 	%rhs, %r7800, 17;
	add.u32 	%r7862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7800, 13;
	shr.b32 	%rhs, %r7800, 19;
	add.u32 	%r7863, %lhs, %rhs;
	}
	shr.u32 	%r7864, %r7800, 10;
	xor.b32  	%r7865, %r7863, %r7864;
	xor.b32  	%r7866, %r7865, %r7862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7319, 25;
	shr.b32 	%rhs, %r7319, 7;
	add.u32 	%r7867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7319, 14;
	shr.b32 	%rhs, %r7319, 18;
	add.u32 	%r7868, %lhs, %rhs;
	}
	shr.u32 	%r7869, %r7319, 3;
	xor.b32  	%r7870, %r7868, %r7869;
	xor.b32  	%r7871, %r7870, %r7867;
	add.s32 	%r7872, %r7871, %r7282;
	add.s32 	%r7873, %r7872, %r7615;
	add.s32 	%r7874, %r7873, %r7866;
	st.global.u32 	[%r4+311296], %r7874;
	add.s32 	%r7875, %r7874, %r7740;
	add.s32 	%r7876, %r7875, %r7861;
	add.s32 	%r7877, %r7876, %r7858;
	add.s32 	%r7878, %r7877, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7853, 30;
	shr.b32 	%rhs, %r7853, 2;
	add.u32 	%r7879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7853, 19;
	shr.b32 	%rhs, %r7853, 13;
	add.u32 	%r7880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7853, 10;
	shr.b32 	%rhs, %r7853, 22;
	add.u32 	%r7881, %lhs, %rhs;
	}
	xor.b32  	%r7882, %r7881, %r7879;
	xor.b32  	%r7883, %r7882, %r7880;
	and.b32  	%r7884, %r7853, %r7816;
	or.b32  	%r7885, %r7853, %r7816;
	and.b32  	%r7886, %r7885, %r7779;
	or.b32  	%r7887, %r7886, %r7884;
	add.s32 	%r7888, %r7878, %r7742;
	add.s32 	%r7889, %r7883, %r7887;
	add.s32 	%r7890, %r7889, %r7878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7888, 26;
	shr.b32 	%rhs, %r7888, 6;
	add.u32 	%r7891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7888, 21;
	shr.b32 	%rhs, %r7888, 11;
	add.u32 	%r7892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7888, 7;
	shr.b32 	%rhs, %r7888, 25;
	add.u32 	%r7893, %lhs, %rhs;
	}
	xor.b32  	%r7894, %r7893, %r7891;
	xor.b32  	%r7895, %r7894, %r7892;
	xor.b32  	%r7896, %r7851, %r7814;
	and.b32  	%r7897, %r7888, %r7896;
	xor.b32  	%r7898, %r7897, %r7814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7837, 15;
	shr.b32 	%rhs, %r7837, 17;
	add.u32 	%r7899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7837, 13;
	shr.b32 	%rhs, %r7837, 19;
	add.u32 	%r7900, %lhs, %rhs;
	}
	shr.u32 	%r7901, %r7837, 10;
	xor.b32  	%r7902, %r7900, %r7901;
	xor.b32  	%r7903, %r7902, %r7899;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7356, 25;
	shr.b32 	%rhs, %r7356, 7;
	add.u32 	%r7904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7356, 14;
	shr.b32 	%rhs, %r7356, 18;
	add.u32 	%r7905, %lhs, %rhs;
	}
	shr.u32 	%r7906, %r7356, 3;
	xor.b32  	%r7907, %r7905, %r7906;
	xor.b32  	%r7908, %r7907, %r7904;
	add.s32 	%r7909, %r7908, %r7319;
	add.s32 	%r7910, %r7909, %r7652;
	add.s32 	%r7911, %r7910, %r7903;
	st.global.u32 	[%r4+315392], %r7911;
	add.s32 	%r7912, %r7911, %r7777;
	add.s32 	%r7913, %r7912, %r7898;
	add.s32 	%r7914, %r7913, %r7895;
	add.s32 	%r7915, %r7914, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7890, 30;
	shr.b32 	%rhs, %r7890, 2;
	add.u32 	%r7916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7890, 19;
	shr.b32 	%rhs, %r7890, 13;
	add.u32 	%r7917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7890, 10;
	shr.b32 	%rhs, %r7890, 22;
	add.u32 	%r7918, %lhs, %rhs;
	}
	xor.b32  	%r7919, %r7918, %r7916;
	xor.b32  	%r7920, %r7919, %r7917;
	and.b32  	%r7921, %r7890, %r7853;
	or.b32  	%r7922, %r7890, %r7853;
	and.b32  	%r7923, %r7922, %r7816;
	or.b32  	%r7924, %r7923, %r7921;
	add.s32 	%r7925, %r7915, %r7779;
	add.s32 	%r7926, %r7920, %r7924;
	add.s32 	%r7927, %r7926, %r7915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7925, 26;
	shr.b32 	%rhs, %r7925, 6;
	add.u32 	%r7928, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7925, 21;
	shr.b32 	%rhs, %r7925, 11;
	add.u32 	%r7929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7925, 7;
	shr.b32 	%rhs, %r7925, 25;
	add.u32 	%r7930, %lhs, %rhs;
	}
	xor.b32  	%r7931, %r7930, %r7928;
	xor.b32  	%r7932, %r7931, %r7929;
	xor.b32  	%r7933, %r7888, %r7851;
	and.b32  	%r7934, %r7925, %r7933;
	xor.b32  	%r7935, %r7934, %r7851;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7874, 15;
	shr.b32 	%rhs, %r7874, 17;
	add.u32 	%r7936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7874, 13;
	shr.b32 	%rhs, %r7874, 19;
	add.u32 	%r7937, %lhs, %rhs;
	}
	shr.u32 	%r7938, %r7874, 10;
	xor.b32  	%r7939, %r7937, %r7938;
	xor.b32  	%r7940, %r7939, %r7936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7393, 25;
	shr.b32 	%rhs, %r7393, 7;
	add.u32 	%r7941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7393, 14;
	shr.b32 	%rhs, %r7393, 18;
	add.u32 	%r7942, %lhs, %rhs;
	}
	shr.u32 	%r7943, %r7393, 3;
	xor.b32  	%r7944, %r7942, %r7943;
	xor.b32  	%r7945, %r7944, %r7941;
	add.s32 	%r7946, %r7945, %r7356;
	add.s32 	%r7947, %r7946, %r7689;
	add.s32 	%r7948, %r7947, %r7940;
	st.global.u32 	[%r4+319488], %r7948;
	add.s32 	%r7949, %r7948, %r7814;
	add.s32 	%r7950, %r7949, %r7935;
	add.s32 	%r7951, %r7950, %r7932;
	add.s32 	%r7952, %r7951, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7927, 30;
	shr.b32 	%rhs, %r7927, 2;
	add.u32 	%r7953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7927, 19;
	shr.b32 	%rhs, %r7927, 13;
	add.u32 	%r7954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7927, 10;
	shr.b32 	%rhs, %r7927, 22;
	add.u32 	%r7955, %lhs, %rhs;
	}
	xor.b32  	%r7956, %r7955, %r7953;
	xor.b32  	%r7957, %r7956, %r7954;
	and.b32  	%r7958, %r7927, %r7890;
	or.b32  	%r7959, %r7927, %r7890;
	and.b32  	%r7960, %r7959, %r7853;
	or.b32  	%r7961, %r7960, %r7958;
	add.s32 	%r7962, %r7952, %r7816;
	add.s32 	%r7963, %r7957, %r7961;
	add.s32 	%r7964, %r7963, %r7952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7962, 26;
	shr.b32 	%rhs, %r7962, 6;
	add.u32 	%r7965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7962, 21;
	shr.b32 	%rhs, %r7962, 11;
	add.u32 	%r7966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7962, 7;
	shr.b32 	%rhs, %r7962, 25;
	add.u32 	%r7967, %lhs, %rhs;
	}
	xor.b32  	%r7968, %r7967, %r7965;
	xor.b32  	%r7969, %r7968, %r7966;
	xor.b32  	%r7970, %r7925, %r7888;
	and.b32  	%r7971, %r7962, %r7970;
	xor.b32  	%r7972, %r7971, %r7888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7911, 15;
	shr.b32 	%rhs, %r7911, 17;
	add.u32 	%r7973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7911, 13;
	shr.b32 	%rhs, %r7911, 19;
	add.u32 	%r7974, %lhs, %rhs;
	}
	shr.u32 	%r7975, %r7911, 10;
	xor.b32  	%r7976, %r7974, %r7975;
	xor.b32  	%r7977, %r7976, %r7973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 25;
	shr.b32 	%rhs, %r7430, 7;
	add.u32 	%r7978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7430, 14;
	shr.b32 	%rhs, %r7430, 18;
	add.u32 	%r7979, %lhs, %rhs;
	}
	shr.u32 	%r7980, %r7430, 3;
	xor.b32  	%r7981, %r7979, %r7980;
	xor.b32  	%r7982, %r7981, %r7978;
	add.s32 	%r7983, %r7982, %r7393;
	add.s32 	%r7984, %r7983, %r7726;
	add.s32 	%r7985, %r7984, %r7977;
	st.global.u32 	[%r4+323584], %r7985;
	add.s32 	%r7986, %r7985, %r7851;
	add.s32 	%r7987, %r7986, %r7972;
	add.s32 	%r7988, %r7987, %r7969;
	add.s32 	%r7989, %r7988, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7964, 30;
	shr.b32 	%rhs, %r7964, 2;
	add.u32 	%r7990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7964, 19;
	shr.b32 	%rhs, %r7964, 13;
	add.u32 	%r7991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7964, 10;
	shr.b32 	%rhs, %r7964, 22;
	add.u32 	%r7992, %lhs, %rhs;
	}
	xor.b32  	%r7993, %r7992, %r7990;
	xor.b32  	%r7994, %r7993, %r7991;
	and.b32  	%r7995, %r7964, %r7927;
	or.b32  	%r7996, %r7964, %r7927;
	and.b32  	%r7997, %r7996, %r7890;
	or.b32  	%r7998, %r7997, %r7995;
	add.s32 	%r7999, %r7989, %r7853;
	add.s32 	%r8000, %r7994, %r7998;
	add.s32 	%r8001, %r8000, %r7989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7999, 26;
	shr.b32 	%rhs, %r7999, 6;
	add.u32 	%r8002, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7999, 21;
	shr.b32 	%rhs, %r7999, 11;
	add.u32 	%r8003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7999, 7;
	shr.b32 	%rhs, %r7999, 25;
	add.u32 	%r8004, %lhs, %rhs;
	}
	xor.b32  	%r8005, %r8004, %r8002;
	xor.b32  	%r8006, %r8005, %r8003;
	xor.b32  	%r8007, %r7962, %r7925;
	and.b32  	%r8008, %r7999, %r8007;
	xor.b32  	%r8009, %r8008, %r7925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7948, 15;
	shr.b32 	%rhs, %r7948, 17;
	add.u32 	%r8010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7948, 13;
	shr.b32 	%rhs, %r7948, 19;
	add.u32 	%r8011, %lhs, %rhs;
	}
	shr.u32 	%r8012, %r7948, 10;
	xor.b32  	%r8013, %r8011, %r8012;
	xor.b32  	%r8014, %r8013, %r8010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7467, 25;
	shr.b32 	%rhs, %r7467, 7;
	add.u32 	%r8015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7467, 14;
	shr.b32 	%rhs, %r7467, 18;
	add.u32 	%r8016, %lhs, %rhs;
	}
	shr.u32 	%r8017, %r7467, 3;
	xor.b32  	%r8018, %r8016, %r8017;
	xor.b32  	%r8019, %r8018, %r8015;
	add.s32 	%r8020, %r8019, %r7430;
	add.s32 	%r8021, %r8020, %r7763;
	add.s32 	%r8022, %r8021, %r8014;
	st.global.u32 	[%r4+327680], %r8022;
	add.s32 	%r8023, %r8022, %r7888;
	add.s32 	%r8024, %r8023, %r8009;
	add.s32 	%r8025, %r8024, %r8006;
	add.s32 	%r8026, %r8025, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8001, 30;
	shr.b32 	%rhs, %r8001, 2;
	add.u32 	%r8027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8001, 19;
	shr.b32 	%rhs, %r8001, 13;
	add.u32 	%r8028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8001, 10;
	shr.b32 	%rhs, %r8001, 22;
	add.u32 	%r8029, %lhs, %rhs;
	}
	xor.b32  	%r8030, %r8029, %r8027;
	xor.b32  	%r8031, %r8030, %r8028;
	and.b32  	%r8032, %r8001, %r7964;
	or.b32  	%r8033, %r8001, %r7964;
	and.b32  	%r8034, %r8033, %r7927;
	or.b32  	%r8035, %r8034, %r8032;
	add.s32 	%r8036, %r8026, %r7890;
	add.s32 	%r8037, %r8031, %r8035;
	add.s32 	%r8038, %r8037, %r8026;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8036, 26;
	shr.b32 	%rhs, %r8036, 6;
	add.u32 	%r8039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8036, 21;
	shr.b32 	%rhs, %r8036, 11;
	add.u32 	%r8040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8036, 7;
	shr.b32 	%rhs, %r8036, 25;
	add.u32 	%r8041, %lhs, %rhs;
	}
	xor.b32  	%r8042, %r8041, %r8039;
	xor.b32  	%r8043, %r8042, %r8040;
	xor.b32  	%r8044, %r7999, %r7962;
	and.b32  	%r8045, %r8036, %r8044;
	xor.b32  	%r8046, %r8045, %r7962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7985, 15;
	shr.b32 	%rhs, %r7985, 17;
	add.u32 	%r8047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7985, 13;
	shr.b32 	%rhs, %r7985, 19;
	add.u32 	%r8048, %lhs, %rhs;
	}
	shr.u32 	%r8049, %r7985, 10;
	xor.b32  	%r8050, %r8048, %r8049;
	xor.b32  	%r8051, %r8050, %r8047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7504, 25;
	shr.b32 	%rhs, %r7504, 7;
	add.u32 	%r8052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7504, 14;
	shr.b32 	%rhs, %r7504, 18;
	add.u32 	%r8053, %lhs, %rhs;
	}
	shr.u32 	%r8054, %r7504, 3;
	xor.b32  	%r8055, %r8053, %r8054;
	xor.b32  	%r8056, %r8055, %r8052;
	add.s32 	%r8057, %r8056, %r7467;
	add.s32 	%r8058, %r8057, %r7800;
	add.s32 	%r8059, %r8058, %r8051;
	st.global.u32 	[%r4+331776], %r8059;
	add.s32 	%r8060, %r8059, %r7925;
	add.s32 	%r8061, %r8060, %r8046;
	add.s32 	%r8062, %r8061, %r8043;
	add.s32 	%r8063, %r8062, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8038, 30;
	shr.b32 	%rhs, %r8038, 2;
	add.u32 	%r8064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8038, 19;
	shr.b32 	%rhs, %r8038, 13;
	add.u32 	%r8065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8038, 10;
	shr.b32 	%rhs, %r8038, 22;
	add.u32 	%r8066, %lhs, %rhs;
	}
	xor.b32  	%r8067, %r8066, %r8064;
	xor.b32  	%r8068, %r8067, %r8065;
	and.b32  	%r8069, %r8038, %r8001;
	or.b32  	%r8070, %r8038, %r8001;
	and.b32  	%r8071, %r8070, %r7964;
	or.b32  	%r8072, %r8071, %r8069;
	add.s32 	%r8073, %r8063, %r7927;
	add.s32 	%r8074, %r8068, %r8072;
	add.s32 	%r8075, %r8074, %r8063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8073, 26;
	shr.b32 	%rhs, %r8073, 6;
	add.u32 	%r8076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8073, 21;
	shr.b32 	%rhs, %r8073, 11;
	add.u32 	%r8077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8073, 7;
	shr.b32 	%rhs, %r8073, 25;
	add.u32 	%r8078, %lhs, %rhs;
	}
	xor.b32  	%r8079, %r8078, %r8076;
	xor.b32  	%r8080, %r8079, %r8077;
	xor.b32  	%r8081, %r8036, %r7999;
	and.b32  	%r8082, %r8073, %r8081;
	xor.b32  	%r8083, %r8082, %r7999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8022, 15;
	shr.b32 	%rhs, %r8022, 17;
	add.u32 	%r8084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8022, 13;
	shr.b32 	%rhs, %r8022, 19;
	add.u32 	%r8085, %lhs, %rhs;
	}
	shr.u32 	%r8086, %r8022, 10;
	xor.b32  	%r8087, %r8085, %r8086;
	xor.b32  	%r8088, %r8087, %r8084;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7541, 25;
	shr.b32 	%rhs, %r7541, 7;
	add.u32 	%r8089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7541, 14;
	shr.b32 	%rhs, %r7541, 18;
	add.u32 	%r8090, %lhs, %rhs;
	}
	shr.u32 	%r8091, %r7541, 3;
	xor.b32  	%r8092, %r8090, %r8091;
	xor.b32  	%r8093, %r8092, %r8089;
	add.s32 	%r8094, %r8093, %r7504;
	add.s32 	%r8095, %r8094, %r7837;
	add.s32 	%r8096, %r8095, %r8088;
	st.global.u32 	[%r4+335872], %r8096;
	add.s32 	%r8097, %r8096, %r7962;
	add.s32 	%r8098, %r8097, %r8083;
	add.s32 	%r8099, %r8098, %r8080;
	add.s32 	%r8100, %r8099, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8075, 30;
	shr.b32 	%rhs, %r8075, 2;
	add.u32 	%r8101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8075, 19;
	shr.b32 	%rhs, %r8075, 13;
	add.u32 	%r8102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8075, 10;
	shr.b32 	%rhs, %r8075, 22;
	add.u32 	%r8103, %lhs, %rhs;
	}
	xor.b32  	%r8104, %r8103, %r8101;
	xor.b32  	%r8105, %r8104, %r8102;
	and.b32  	%r8106, %r8075, %r8038;
	or.b32  	%r8107, %r8075, %r8038;
	and.b32  	%r8108, %r8107, %r8001;
	or.b32  	%r8109, %r8108, %r8106;
	add.s32 	%r8110, %r8100, %r7964;
	add.s32 	%r8111, %r8105, %r8109;
	add.s32 	%r8112, %r8111, %r8100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8110, 26;
	shr.b32 	%rhs, %r8110, 6;
	add.u32 	%r8113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8110, 21;
	shr.b32 	%rhs, %r8110, 11;
	add.u32 	%r8114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8110, 7;
	shr.b32 	%rhs, %r8110, 25;
	add.u32 	%r8115, %lhs, %rhs;
	}
	xor.b32  	%r8116, %r8115, %r8113;
	xor.b32  	%r8117, %r8116, %r8114;
	xor.b32  	%r8118, %r8073, %r8036;
	and.b32  	%r8119, %r8110, %r8118;
	xor.b32  	%r8120, %r8119, %r8036;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8059, 15;
	shr.b32 	%rhs, %r8059, 17;
	add.u32 	%r8121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8059, 13;
	shr.b32 	%rhs, %r8059, 19;
	add.u32 	%r8122, %lhs, %rhs;
	}
	shr.u32 	%r8123, %r8059, 10;
	xor.b32  	%r8124, %r8122, %r8123;
	xor.b32  	%r8125, %r8124, %r8121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7578, 25;
	shr.b32 	%rhs, %r7578, 7;
	add.u32 	%r8126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7578, 14;
	shr.b32 	%rhs, %r7578, 18;
	add.u32 	%r8127, %lhs, %rhs;
	}
	shr.u32 	%r8128, %r7578, 3;
	xor.b32  	%r8129, %r8127, %r8128;
	xor.b32  	%r8130, %r8129, %r8126;
	add.s32 	%r8131, %r8130, %r7541;
	add.s32 	%r8132, %r8131, %r7874;
	add.s32 	%r8133, %r8132, %r8125;
	st.global.u32 	[%r4+339968], %r8133;
	add.s32 	%r8134, %r8133, %r7999;
	add.s32 	%r8135, %r8134, %r8120;
	add.s32 	%r8136, %r8135, %r8117;
	add.s32 	%r8137, %r8136, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8112, 30;
	shr.b32 	%rhs, %r8112, 2;
	add.u32 	%r8138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8112, 19;
	shr.b32 	%rhs, %r8112, 13;
	add.u32 	%r8139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8112, 10;
	shr.b32 	%rhs, %r8112, 22;
	add.u32 	%r8140, %lhs, %rhs;
	}
	xor.b32  	%r8141, %r8140, %r8138;
	xor.b32  	%r8142, %r8141, %r8139;
	and.b32  	%r8143, %r8112, %r8075;
	or.b32  	%r8144, %r8112, %r8075;
	and.b32  	%r8145, %r8144, %r8038;
	or.b32  	%r8146, %r8145, %r8143;
	add.s32 	%r8147, %r8137, %r8001;
	add.s32 	%r8148, %r8142, %r8146;
	add.s32 	%r8149, %r8148, %r8137;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8147, 26;
	shr.b32 	%rhs, %r8147, 6;
	add.u32 	%r8150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8147, 21;
	shr.b32 	%rhs, %r8147, 11;
	add.u32 	%r8151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8147, 7;
	shr.b32 	%rhs, %r8147, 25;
	add.u32 	%r8152, %lhs, %rhs;
	}
	xor.b32  	%r8153, %r8152, %r8150;
	xor.b32  	%r8154, %r8153, %r8151;
	xor.b32  	%r8155, %r8110, %r8073;
	and.b32  	%r8156, %r8147, %r8155;
	xor.b32  	%r8157, %r8156, %r8073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8096, 15;
	shr.b32 	%rhs, %r8096, 17;
	add.u32 	%r8158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8096, 13;
	shr.b32 	%rhs, %r8096, 19;
	add.u32 	%r8159, %lhs, %rhs;
	}
	shr.u32 	%r8160, %r8096, 10;
	xor.b32  	%r8161, %r8159, %r8160;
	xor.b32  	%r8162, %r8161, %r8158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7615, 25;
	shr.b32 	%rhs, %r7615, 7;
	add.u32 	%r8163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7615, 14;
	shr.b32 	%rhs, %r7615, 18;
	add.u32 	%r8164, %lhs, %rhs;
	}
	shr.u32 	%r8165, %r7615, 3;
	xor.b32  	%r8166, %r8164, %r8165;
	xor.b32  	%r8167, %r8166, %r8163;
	add.s32 	%r8168, %r8167, %r7578;
	add.s32 	%r8169, %r8168, %r7911;
	add.s32 	%r8170, %r8169, %r8162;
	st.global.u32 	[%r4+344064], %r8170;
	add.s32 	%r8171, %r8170, %r8036;
	add.s32 	%r8172, %r8171, %r8157;
	add.s32 	%r8173, %r8172, %r8154;
	add.s32 	%r8174, %r8173, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8149, 30;
	shr.b32 	%rhs, %r8149, 2;
	add.u32 	%r8175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8149, 19;
	shr.b32 	%rhs, %r8149, 13;
	add.u32 	%r8176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8149, 10;
	shr.b32 	%rhs, %r8149, 22;
	add.u32 	%r8177, %lhs, %rhs;
	}
	xor.b32  	%r8178, %r8177, %r8175;
	xor.b32  	%r8179, %r8178, %r8176;
	and.b32  	%r8180, %r8149, %r8112;
	or.b32  	%r8181, %r8149, %r8112;
	and.b32  	%r8182, %r8181, %r8075;
	or.b32  	%r8183, %r8182, %r8180;
	add.s32 	%r8184, %r8174, %r8038;
	add.s32 	%r8185, %r8179, %r8183;
	add.s32 	%r8186, %r8185, %r8174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8184, 26;
	shr.b32 	%rhs, %r8184, 6;
	add.u32 	%r8187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8184, 21;
	shr.b32 	%rhs, %r8184, 11;
	add.u32 	%r8188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8184, 7;
	shr.b32 	%rhs, %r8184, 25;
	add.u32 	%r8189, %lhs, %rhs;
	}
	xor.b32  	%r8190, %r8189, %r8187;
	xor.b32  	%r8191, %r8190, %r8188;
	xor.b32  	%r8192, %r8147, %r8110;
	and.b32  	%r8193, %r8184, %r8192;
	xor.b32  	%r8194, %r8193, %r8110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8133, 15;
	shr.b32 	%rhs, %r8133, 17;
	add.u32 	%r8195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8133, 13;
	shr.b32 	%rhs, %r8133, 19;
	add.u32 	%r8196, %lhs, %rhs;
	}
	shr.u32 	%r8197, %r8133, 10;
	xor.b32  	%r8198, %r8196, %r8197;
	xor.b32  	%r8199, %r8198, %r8195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7652, 25;
	shr.b32 	%rhs, %r7652, 7;
	add.u32 	%r8200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7652, 14;
	shr.b32 	%rhs, %r7652, 18;
	add.u32 	%r8201, %lhs, %rhs;
	}
	shr.u32 	%r8202, %r7652, 3;
	xor.b32  	%r8203, %r8201, %r8202;
	xor.b32  	%r8204, %r8203, %r8200;
	add.s32 	%r8205, %r8204, %r7615;
	add.s32 	%r8206, %r8205, %r7948;
	add.s32 	%r8207, %r8206, %r8199;
	st.global.u32 	[%r4+348160], %r8207;
	add.s32 	%r8208, %r8207, %r8073;
	add.s32 	%r8209, %r8208, %r8194;
	add.s32 	%r8210, %r8209, %r8191;
	add.s32 	%r8211, %r8210, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8186, 30;
	shr.b32 	%rhs, %r8186, 2;
	add.u32 	%r8212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8186, 19;
	shr.b32 	%rhs, %r8186, 13;
	add.u32 	%r8213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8186, 10;
	shr.b32 	%rhs, %r8186, 22;
	add.u32 	%r8214, %lhs, %rhs;
	}
	xor.b32  	%r8215, %r8214, %r8212;
	xor.b32  	%r8216, %r8215, %r8213;
	and.b32  	%r8217, %r8186, %r8149;
	or.b32  	%r8218, %r8186, %r8149;
	and.b32  	%r8219, %r8218, %r8112;
	or.b32  	%r8220, %r8219, %r8217;
	add.s32 	%r8221, %r8211, %r8075;
	add.s32 	%r8222, %r8216, %r8220;
	add.s32 	%r8223, %r8222, %r8211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8221, 26;
	shr.b32 	%rhs, %r8221, 6;
	add.u32 	%r8224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8221, 21;
	shr.b32 	%rhs, %r8221, 11;
	add.u32 	%r8225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8221, 7;
	shr.b32 	%rhs, %r8221, 25;
	add.u32 	%r8226, %lhs, %rhs;
	}
	xor.b32  	%r8227, %r8226, %r8224;
	xor.b32  	%r8228, %r8227, %r8225;
	xor.b32  	%r8229, %r8184, %r8147;
	and.b32  	%r8230, %r8221, %r8229;
	xor.b32  	%r8231, %r8230, %r8147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8170, 15;
	shr.b32 	%rhs, %r8170, 17;
	add.u32 	%r8232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8170, 13;
	shr.b32 	%rhs, %r8170, 19;
	add.u32 	%r8233, %lhs, %rhs;
	}
	shr.u32 	%r8234, %r8170, 10;
	xor.b32  	%r8235, %r8233, %r8234;
	xor.b32  	%r8236, %r8235, %r8232;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7689, 25;
	shr.b32 	%rhs, %r7689, 7;
	add.u32 	%r8237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7689, 14;
	shr.b32 	%rhs, %r7689, 18;
	add.u32 	%r8238, %lhs, %rhs;
	}
	shr.u32 	%r8239, %r7689, 3;
	xor.b32  	%r8240, %r8238, %r8239;
	xor.b32  	%r8241, %r8240, %r8237;
	add.s32 	%r8242, %r8241, %r7652;
	add.s32 	%r8243, %r8242, %r7985;
	add.s32 	%r8244, %r8243, %r8236;
	st.global.u32 	[%r4+352256], %r8244;
	add.s32 	%r8245, %r8244, %r8110;
	add.s32 	%r8246, %r8245, %r8231;
	add.s32 	%r8247, %r8246, %r8228;
	add.s32 	%r8248, %r8247, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8223, 30;
	shr.b32 	%rhs, %r8223, 2;
	add.u32 	%r8249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8223, 19;
	shr.b32 	%rhs, %r8223, 13;
	add.u32 	%r8250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8223, 10;
	shr.b32 	%rhs, %r8223, 22;
	add.u32 	%r8251, %lhs, %rhs;
	}
	xor.b32  	%r8252, %r8251, %r8249;
	xor.b32  	%r8253, %r8252, %r8250;
	and.b32  	%r8254, %r8223, %r8186;
	or.b32  	%r8255, %r8223, %r8186;
	and.b32  	%r8256, %r8255, %r8149;
	or.b32  	%r8257, %r8256, %r8254;
	add.s32 	%r8258, %r8248, %r8112;
	add.s32 	%r8259, %r8253, %r8257;
	add.s32 	%r8260, %r8259, %r8248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8258, 26;
	shr.b32 	%rhs, %r8258, 6;
	add.u32 	%r8261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8258, 21;
	shr.b32 	%rhs, %r8258, 11;
	add.u32 	%r8262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8258, 7;
	shr.b32 	%rhs, %r8258, 25;
	add.u32 	%r8263, %lhs, %rhs;
	}
	xor.b32  	%r8264, %r8263, %r8261;
	xor.b32  	%r8265, %r8264, %r8262;
	xor.b32  	%r8266, %r8221, %r8184;
	and.b32  	%r8267, %r8258, %r8266;
	xor.b32  	%r8268, %r8267, %r8184;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8207, 15;
	shr.b32 	%rhs, %r8207, 17;
	add.u32 	%r8269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8207, 13;
	shr.b32 	%rhs, %r8207, 19;
	add.u32 	%r8270, %lhs, %rhs;
	}
	shr.u32 	%r8271, %r8207, 10;
	xor.b32  	%r8272, %r8270, %r8271;
	xor.b32  	%r8273, %r8272, %r8269;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 25;
	shr.b32 	%rhs, %r7726, 7;
	add.u32 	%r8274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7726, 14;
	shr.b32 	%rhs, %r7726, 18;
	add.u32 	%r8275, %lhs, %rhs;
	}
	shr.u32 	%r8276, %r7726, 3;
	xor.b32  	%r8277, %r8275, %r8276;
	xor.b32  	%r8278, %r8277, %r8274;
	add.s32 	%r8279, %r8278, %r7689;
	add.s32 	%r8280, %r8279, %r8022;
	add.s32 	%r8281, %r8280, %r8273;
	st.global.u32 	[%r4+356352], %r8281;
	add.s32 	%r8282, %r8281, %r8147;
	add.s32 	%r8283, %r8282, %r8268;
	add.s32 	%r8284, %r8283, %r8265;
	add.s32 	%r8285, %r8284, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8260, 30;
	shr.b32 	%rhs, %r8260, 2;
	add.u32 	%r8286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8260, 19;
	shr.b32 	%rhs, %r8260, 13;
	add.u32 	%r8287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8260, 10;
	shr.b32 	%rhs, %r8260, 22;
	add.u32 	%r8288, %lhs, %rhs;
	}
	xor.b32  	%r8289, %r8288, %r8286;
	xor.b32  	%r8290, %r8289, %r8287;
	and.b32  	%r8291, %r8260, %r8223;
	or.b32  	%r8292, %r8260, %r8223;
	and.b32  	%r8293, %r8292, %r8186;
	or.b32  	%r8294, %r8293, %r8291;
	add.s32 	%r8295, %r8285, %r8149;
	add.s32 	%r8296, %r8290, %r8294;
	add.s32 	%r8297, %r8296, %r8285;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8295, 26;
	shr.b32 	%rhs, %r8295, 6;
	add.u32 	%r8298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8295, 21;
	shr.b32 	%rhs, %r8295, 11;
	add.u32 	%r8299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8295, 7;
	shr.b32 	%rhs, %r8295, 25;
	add.u32 	%r8300, %lhs, %rhs;
	}
	xor.b32  	%r8301, %r8300, %r8298;
	xor.b32  	%r8302, %r8301, %r8299;
	xor.b32  	%r8303, %r8258, %r8221;
	and.b32  	%r8304, %r8295, %r8303;
	xor.b32  	%r8305, %r8304, %r8221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8244, 15;
	shr.b32 	%rhs, %r8244, 17;
	add.u32 	%r8306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8244, 13;
	shr.b32 	%rhs, %r8244, 19;
	add.u32 	%r8307, %lhs, %rhs;
	}
	shr.u32 	%r8308, %r8244, 10;
	xor.b32  	%r8309, %r8307, %r8308;
	xor.b32  	%r8310, %r8309, %r8306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7763, 25;
	shr.b32 	%rhs, %r7763, 7;
	add.u32 	%r8311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7763, 14;
	shr.b32 	%rhs, %r7763, 18;
	add.u32 	%r8312, %lhs, %rhs;
	}
	shr.u32 	%r8313, %r7763, 3;
	xor.b32  	%r8314, %r8312, %r8313;
	xor.b32  	%r8315, %r8314, %r8311;
	add.s32 	%r8316, %r8315, %r7726;
	add.s32 	%r8317, %r8316, %r8059;
	add.s32 	%r8318, %r8317, %r8310;
	st.global.u32 	[%r4+360448], %r8318;
	add.s32 	%r8319, %r8318, %r8184;
	add.s32 	%r8320, %r8319, %r8305;
	add.s32 	%r8321, %r8320, %r8302;
	add.s32 	%r8322, %r8321, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8297, 30;
	shr.b32 	%rhs, %r8297, 2;
	add.u32 	%r8323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8297, 19;
	shr.b32 	%rhs, %r8297, 13;
	add.u32 	%r8324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8297, 10;
	shr.b32 	%rhs, %r8297, 22;
	add.u32 	%r8325, %lhs, %rhs;
	}
	xor.b32  	%r8326, %r8325, %r8323;
	xor.b32  	%r8327, %r8326, %r8324;
	and.b32  	%r8328, %r8297, %r8260;
	or.b32  	%r8329, %r8297, %r8260;
	and.b32  	%r8330, %r8329, %r8223;
	or.b32  	%r8331, %r8330, %r8328;
	add.s32 	%r8332, %r8322, %r8186;
	add.s32 	%r8333, %r8327, %r8331;
	add.s32 	%r8334, %r8333, %r8322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8332, 26;
	shr.b32 	%rhs, %r8332, 6;
	add.u32 	%r8335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8332, 21;
	shr.b32 	%rhs, %r8332, 11;
	add.u32 	%r8336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8332, 7;
	shr.b32 	%rhs, %r8332, 25;
	add.u32 	%r8337, %lhs, %rhs;
	}
	xor.b32  	%r8338, %r8337, %r8335;
	xor.b32  	%r8339, %r8338, %r8336;
	xor.b32  	%r8340, %r8295, %r8258;
	and.b32  	%r8341, %r8332, %r8340;
	xor.b32  	%r8342, %r8341, %r8258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8281, 15;
	shr.b32 	%rhs, %r8281, 17;
	add.u32 	%r8343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8281, 13;
	shr.b32 	%rhs, %r8281, 19;
	add.u32 	%r8344, %lhs, %rhs;
	}
	shr.u32 	%r8345, %r8281, 10;
	xor.b32  	%r8346, %r8344, %r8345;
	xor.b32  	%r8347, %r8346, %r8343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7800, 25;
	shr.b32 	%rhs, %r7800, 7;
	add.u32 	%r8348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r7800, 14;
	shr.b32 	%rhs, %r7800, 18;
	add.u32 	%r8349, %lhs, %rhs;
	}
	shr.u32 	%r8350, %r7800, 3;
	xor.b32  	%r8351, %r8349, %r8350;
	xor.b32  	%r8352, %r8351, %r8348;
	add.s32 	%r8353, %r8352, %r7763;
	add.s32 	%r8354, %r8353, %r8096;
	add.s32 	%r8355, %r8354, %r8347;
	st.global.u32 	[%r4+364544], %r8355;
	add.s32 	%r8356, %r8355, %r8221;
	add.s32 	%r8357, %r8356, %r8342;
	add.s32 	%r8358, %r8357, %r8339;
	add.s32 	%r8359, %r8358, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8334, 30;
	shr.b32 	%rhs, %r8334, 2;
	add.u32 	%r8360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8334, 19;
	shr.b32 	%rhs, %r8334, 13;
	add.u32 	%r8361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r8334, 10;
	shr.b32 	%rhs, %r8334, 22;
	add.u32 	%r8362, %lhs, %rhs;
	}
	xor.b32  	%r8363, %r8362, %r8360;
	xor.b32  	%r8364, %r8363, %r8361;
	and.b32  	%r8365, %r8334, %r8297;
	or.b32  	%r8366, %r8334, %r8297;
	and.b32  	%r8367, %r8366, %r8260;
	or.b32  	%r8368, %r8367, %r8365;
	add.s32 	%r8369, %r8368, %r8551;
	add.s32 	%r8370, %r8369, %r8364;
	add.s32 	%r8551, %r8370, %r8359;
	st.global.u32 	[%r4+8192], %r8551;
	add.s32 	%r8550, %r8334, %r8550;
	st.global.u32 	[%r4+12288], %r8550;
	add.s32 	%r8549, %r8297, %r8549;
	st.global.u32 	[%r4+16384], %r8549;
	add.s32 	%r8548, %r8260, %r8548;
	st.global.u32 	[%r4+20480], %r8548;
	add.s32 	%r8371, %r8223, %r8547;
	add.s32 	%r8547, %r8371, %r8359;
	st.global.u32 	[%r4+24576], %r8547;
	add.s32 	%r8546, %r8332, %r8546;
	st.global.u32 	[%r4+28672], %r8546;
	add.s32 	%r8545, %r8295, %r8545;
	st.global.u32 	[%r4+32768], %r8545;
	add.s32 	%r8544, %r8258, %r8544;
	st.global.u32 	[%r4+36864], %r8544;
	add.s32 	%r8552, %r8552, 64;
	add.s32 	%r8553, %r8553, -64;
	setp.gt.u32 	%p24, %r8553, 63;
	@%p24 bra 	BB1_26;

BB1_27:
	setp.eq.s32 	%p25, %r8553, 0;
	@%p25 bra 	BB1_31;

	shl.b32 	%r8372, %r8543, 8;
	and.b32  	%r8373, %r8372, 15360;
	ld.param.u32 	%r8497, [sha256_finish_param_0];
	add.s32 	%r8374, %r8373, %r8497;
	shl.b32 	%r8375, %r8374, 2;
	and.b32  	%r8376, %r8543, 3;
	mov.u32 	%r8377, 4;
	sub.s32 	%r8378, %r8377, %r8376;
	shl.b32 	%r8379, %r8378, 3;
	cvt.u64.u32 	%rl9, %r8379;
	mov.u64 	%rl41, 4294967295;
	shr.u64 	%rl42, %rl41, %r8379;
	cvt.u32.u64 	%r8380, %rl42;
	ld.param.u32 	%r8508, [sha256_finish_param_1];
	add.s32 	%r8381, %r8508, %r8375;
	ld.global.u32 	%r8382, [%r8381+40960];
	and.b32  	%r8557, %r8382, %r8380;
	shl.b32 	%r8383, %r8552, 8;
	and.b32  	%r8384, %r8383, 1073740800;
	add.s32 	%r8385, %r8384, %r8497;
	shl.b32 	%r8386, %r8385, 2;
	shl.b32 	%r8387, %r8552, 3;
	and.b32  	%r8388, %r8387, 24;
	cvt.u64.u32 	%rl10, %r8388;
	add.s32 	%r8389, %r8508, %r8386;
	ld.global.u32 	%rl43, [%r8389+368640];
	shr.u64 	%rl44, %rl43, %r8388;
	cvt.u32.u64 	%r8556, %rl44;
	and.b32  	%r8390, %r8553, 3;
	setp.ne.s32 	%p26, %r8390, 0;
	selp.u32 	%r130, 1, 0, %p26;
	shr.u32 	%r131, %r8553, 2;
	neg.s32 	%r8391, %r131;
	setp.eq.s32 	%p27, %r130, %r8391;
	@%p27 bra 	BB1_31;

	and.b32  	%r8393, %r8552, 3;
	sub.s32 	%r8395, %r8377, %r8393;
	shl.b32 	%r8396, %r8395, 3;
	cvt.u64.u32 	%rl11, %r8396;
	shl.b32 	%r8397, %r8543, 3;
	and.b32  	%r8398, %r8397, 24;
	cvt.u64.u32 	%rl12, %r8398;
	add.s32 	%r132, %r130, %r131;
	and.b32  	%r8399, %r8552, 4194300;
	shl.b32 	%r8400, %r8399, 8;
	ld.param.u32 	%r8496, [sha256_finish_param_0];
	add.s32 	%r8401, %r8496, %r8400;
	shl.b32 	%r8402, %r8401, 2;
	ld.param.u32 	%r8507, [sha256_finish_param_1];
	add.s32 	%r8403, %r8402, %r8507;
	add.s32 	%r8555, %r8403, 372736;
	and.b32  	%r8404, %r8543, 4194300;
	shl.b32 	%r8405, %r8404, 8;
	add.s32 	%r8406, %r8496, %r8405;
	shl.b32 	%r8407, %r8406, 2;
	add.s32 	%r8408, %r8407, %r8507;
	add.s32 	%r8554, %r8408, 40960;
	mov.u32 	%r8558, 0;

BB1_30:
	cvt.u32.u64 	%r8409, %rl11;
	ld.global.u32 	%rl45, [%r8555];
	shl.b64 	%rl46, %rl45, %r8409;
	and.b64  	%rl47, %rl46, 4294967295;
	cvt.u64.u32 	%rl48, %r8556;
	or.b64  	%rl49, %rl47, %rl48;
	cvt.u32.u64 	%r8410, %rl12;
	shl.b64 	%rl50, %rl49, %r8410;
	cvt.u64.u32 	%rl51, %r8557;
	or.b64  	%rl52, %rl50, %rl51;
	st.global.u32 	[%r8554], %rl52;
	cvt.u32.u64 	%r8411, %rl9;
	shr.u64 	%rl53, %rl49, %r8411;
	cvt.u32.u64 	%r8557, %rl53;
	cvt.u32.u64 	%r8412, %rl10;
	shr.u64 	%rl54, %rl45, %r8412;
	cvt.u32.u64 	%r8556, %rl54;
	add.s32 	%r8555, %r8555, 4096;
	add.s32 	%r8554, %r8554, 4096;
	add.s32 	%r8558, %r8558, 1;
	setp.lt.u32 	%p28, %r8558, %r132;
	@%p28 bra 	BB1_30;

BB1_31:
	ld.global.u32 	%r8413, [%r4+8192];
	ld.param.u32 	%r8495, [sha256_finish_param_0];
	shl.b32 	%r8414, %r8495, 2;
	ld.param.u32 	%r8518, [sha256_finish_param_2];
	add.s32 	%r8415, %r8518, %r8414;
	shr.u32 	%r8416, %r8413, 24;
	shr.u32 	%r8417, %r8413, 8;
	and.b32  	%r8418, %r8417, 65280;
	or.b32  	%r8419, %r8418, %r8416;
	shl.b32 	%r8420, %r8413, 24;
	shl.b32 	%r8421, %r8413, 8;
	and.b32  	%r8422, %r8421, 16711680;
	or.b32  	%r8423, %r8420, %r8422;
	or.b32  	%r8424, %r8423, %r8419;
	st.global.u32 	[%r8415], %r8424;
	ld.global.u32 	%r8425, [%r4+12288];
	shr.u32 	%r8426, %r8425, 24;
	shr.u32 	%r8427, %r8425, 8;
	and.b32  	%r8428, %r8427, 65280;
	or.b32  	%r8429, %r8428, %r8426;
	shl.b32 	%r8430, %r8425, 24;
	shl.b32 	%r8431, %r8425, 8;
	and.b32  	%r8432, %r8431, 16711680;
	or.b32  	%r8433, %r8430, %r8432;
	or.b32  	%r8434, %r8433, %r8429;
	st.global.u32 	[%r8415+4096], %r8434;
	ld.global.u32 	%r8435, [%r4+16384];
	shr.u32 	%r8436, %r8435, 24;
	shr.u32 	%r8437, %r8435, 8;
	and.b32  	%r8438, %r8437, 65280;
	or.b32  	%r8439, %r8438, %r8436;
	shl.b32 	%r8440, %r8435, 24;
	shl.b32 	%r8441, %r8435, 8;
	and.b32  	%r8442, %r8441, 16711680;
	or.b32  	%r8443, %r8440, %r8442;
	or.b32  	%r8444, %r8443, %r8439;
	st.global.u32 	[%r8415+8192], %r8444;
	ld.global.u32 	%r8445, [%r4+20480];
	shr.u32 	%r8446, %r8445, 24;
	shr.u32 	%r8447, %r8445, 8;
	and.b32  	%r8448, %r8447, 65280;
	or.b32  	%r8449, %r8448, %r8446;
	shl.b32 	%r8450, %r8445, 24;
	shl.b32 	%r8451, %r8445, 8;
	and.b32  	%r8452, %r8451, 16711680;
	or.b32  	%r8453, %r8450, %r8452;
	or.b32  	%r8454, %r8453, %r8449;
	st.global.u32 	[%r8415+12288], %r8454;
	ld.global.u32 	%r8455, [%r4+24576];
	shr.u32 	%r8456, %r8455, 24;
	shr.u32 	%r8457, %r8455, 8;
	and.b32  	%r8458, %r8457, 65280;
	or.b32  	%r8459, %r8458, %r8456;
	shl.b32 	%r8460, %r8455, 24;
	shl.b32 	%r8461, %r8455, 8;
	and.b32  	%r8462, %r8461, 16711680;
	or.b32  	%r8463, %r8460, %r8462;
	or.b32  	%r8464, %r8463, %r8459;
	st.global.u32 	[%r8415+16384], %r8464;
	ld.global.u32 	%r8465, [%r4+28672];
	shr.u32 	%r8466, %r8465, 24;
	shr.u32 	%r8467, %r8465, 8;
	and.b32  	%r8468, %r8467, 65280;
	or.b32  	%r8469, %r8468, %r8466;
	shl.b32 	%r8470, %r8465, 24;
	shl.b32 	%r8471, %r8465, 8;
	and.b32  	%r8472, %r8471, 16711680;
	or.b32  	%r8473, %r8470, %r8472;
	or.b32  	%r8474, %r8473, %r8469;
	st.global.u32 	[%r8415+20480], %r8474;
	ld.global.u32 	%r8475, [%r4+32768];
	shr.u32 	%r8476, %r8475, 24;
	shr.u32 	%r8477, %r8475, 8;
	and.b32  	%r8478, %r8477, 65280;
	or.b32  	%r8479, %r8478, %r8476;
	shl.b32 	%r8480, %r8475, 24;
	shl.b32 	%r8481, %r8475, 8;
	and.b32  	%r8482, %r8481, 16711680;
	or.b32  	%r8483, %r8480, %r8482;
	or.b32  	%r8484, %r8483, %r8479;
	st.global.u32 	[%r8415+24576], %r8484;
	ld.global.u32 	%r8485, [%r4+36864];
	shr.u32 	%r8486, %r8485, 24;
	shr.u32 	%r8487, %r8485, 8;
	and.b32  	%r8488, %r8487, 65280;
	or.b32  	%r8489, %r8488, %r8486;
	shl.b32 	%r8490, %r8485, 24;
	shl.b32 	%r8491, %r8485, 8;
	and.b32  	%r8492, %r8491, 16711680;
	or.b32  	%r8493, %r8490, %r8492;
	or.b32  	%r8494, %r8493, %r8489;
	st.global.u32 	[%r8415+28672], %r8494;
	ret;
}

.entry sha(
	.param .u32 .ptr .global .align 4 sha_param_0,
	.param .u32 .ptr .global .align 8 sha_param_1,
	.param .u32 .ptr .global .align 8 sha_param_2,
	.param .u32 sha_param_3,
	.param .u32 .ptr .global .align 8 sha_param_4
)
{
	.local .align 4 .b8 	__local_depot2[8];
	.reg .b32 	%SP;
	.reg .pred 	%p<70>;
	.reg .s32 	%r<6173>;
	.reg .s64 	%rl<154>;


	mov.u32 	%SP, __local_depot2;
	ld.param.u32 	%r1, [sha_param_0];
	ld.param.u32 	%r271, [sha_param_1];
	ld.param.u32 	%r2, [sha_param_2];
	ld.param.u32 	%r272, [sha_param_4];
	// inline asm
	mov.u32 	%r267, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r268, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r269, %ctaid.x;
	// inline asm
	add.s32 	%r4, %r269, %r268;
	mad.lo.s32 	%r5, %r4, 442368, %r1;
	add.s32 	%r273, %r5, 376832;
	shl.b32 	%r274, %r267, 2;
	add.s32 	%r275, %r273, %r274;
	add.s32 	%r6, %r275, -376832;
	ld.const.u32 	%r276, [sha256_padding];
	st.global.u32 	[%r275], %r276;
	mov.u32 	%r277, 4;
	ld.const.u32 	%r278, [sha256_padding+4];
	st.global.u32 	[%r275+4096], %r278;
	ld.const.u32 	%r279, [sha256_padding+8];
	st.global.u32 	[%r275+8192], %r279;
	ld.const.u32 	%r280, [sha256_padding+12];
	st.global.u32 	[%r275+12288], %r280;
	ld.const.u32 	%r281, [sha256_padding+16];
	st.global.u32 	[%r275+16384], %r281;
	ld.const.u32 	%r282, [sha256_padding+20];
	st.global.u32 	[%r275+20480], %r282;
	ld.const.u32 	%r283, [sha256_padding+24];
	st.global.u32 	[%r275+24576], %r283;
	ld.const.u32 	%r284, [sha256_padding+28];
	st.global.u32 	[%r275+28672], %r284;
	ld.const.u32 	%r285, [sha256_padding+32];
	st.global.u32 	[%r275+32768], %r285;
	ld.const.u32 	%r286, [sha256_padding+36];
	st.global.u32 	[%r275+36864], %r286;
	ld.const.u32 	%r287, [sha256_padding+40];
	st.global.u32 	[%r275+40960], %r287;
	ld.const.u32 	%r288, [sha256_padding+44];
	st.global.u32 	[%r275+45056], %r288;
	ld.const.u32 	%r289, [sha256_padding+48];
	st.global.u32 	[%r275+49152], %r289;
	ld.const.u32 	%r290, [sha256_padding+52];
	st.global.u32 	[%r275+53248], %r290;
	ld.const.u32 	%r291, [sha256_padding+56];
	st.global.u32 	[%r275+57344], %r291;
	ld.const.u32 	%r292, [sha256_padding+60];
	st.global.u32 	[%r275+61440], %r292;
	mad.lo.s32 	%r9, %r4, 200704, %r2;
	add.s32 	%r293, %r9, 114688;
	add.s32 	%r294, %r293, %r274;
	add.s32 	%r7, %r294, -114688;
	st.global.u32 	[%r294], %r277;
	shl.b32 	%r295, %r267, 3;
	add.s32 	%r296, %r293, %r295;
	add.s32 	%r297, %r296, -114688;
	mov.u64 	%rl29, 0;
	st.global.u64 	[%r296+4096], %rl29;
	st.global.u64 	[%r296+12288], %rl29;
	st.global.u64 	[%r296+20480], %rl29;
	mov.u64 	%rl30, -9223372036854775808;
	st.global.u64 	[%r296+28672], %rl30;
	shl.b32 	%r298, %r267, 22;
	mad.lo.s32 	%r299, %r4, 82136, %r271;
	add.s32 	%r8, %r299, %r274;
	st.global.u32 	[%r8+77824], %r298;
	add.s32 	%r10, %r5, 368640;
	add.s32 	%r30, %r5, 40960;
	add.s32 	%r12, %r299, 81956;
	mad.lo.s32 	%r300, %r4, 94208, %r272;
	add.s32 	%r33, %r300, %r295;
	add.s32 	%r14, %r33, 8192;
	add.s32 	%r13, %r300, %r274;
	add.s32 	%r301, %r267, 1024;
	shl.b32 	%r302, %r301, 2;
	add.s32 	%r17, %r9, %r302;
	add.s32 	%r21, %r10, %r302;
	add.s32 	%r25, %r273, %r302;
	add.s32 	%r27, %r17, 32768;
	sub.s32 	%r303, %r297, %r274;
	sub.s32 	%r31, %r303, %r274;
	add.s32 	%r32, %r31, 32768;
	mov.u32 	%r6097, 0;

BB2_1:
	mov.u32 	%r34, %r6097;
	ld.global.u32 	%r304, [%r7+28672];
	setp.gt.s32 	%p1, %r304, -1;
	setp.eq.s32 	%p2, %r34, 0;
	or.pred  	%p3, %p1, %p2;
	or.b32  	%r306, %r298, 4194303;
	ld.global.u32 	%r35, [%r8+77824];
	setp.lt.u32 	%p4, %r35, %r306;
	and.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB2_3;

	st.global.u32 	[%r13+90112], %r35;
	ret;

BB2_3:
	add.s32 	%r307, %r35, 1;
	st.global.u32 	[%r8+77824], %r307;
	st.local.u32 	[%SP+4], %r5;
	ld.local.u32 	%r308, [%SP+4];
	add.s32 	%r310, %r308, %r274;
	mov.u32 	%r311, 0;
	st.global.u32 	[%r310], %r311;
	ld.local.u32 	%r313, [%SP+4];
	add.s32 	%r315, %r313, %r302;
	st.global.u32 	[%r315], %r311;
	ld.local.u32 	%r316, [%SP+4];
	add.s32 	%r317, %r316, %r274;
	st.global.u32 	[%r317+368640], %r311;
	ld.local.u32 	%r318, [%SP+4];
	add.s32 	%r319, %r318, %r302;
	st.global.u32 	[%r319+368640], %r311;
	ld.local.u32 	%r320, [%SP+4];
	mov.u32 	%r321, 1779033703;
	add.s32 	%r322, %r320, %r274;
	st.global.u32 	[%r322+8192], %r321;
	ld.local.u32 	%r323, [%SP+4];
	mov.u32 	%r324, -1150833019;
	add.s32 	%r325, %r323, %r302;
	st.global.u32 	[%r325+8192], %r324;
	ld.local.u32 	%r326, [%SP+4];
	mov.u32 	%r327, 1013904242;
	add.s32 	%r328, %r274, %r326;
	st.global.u32 	[%r328+16384], %r327;
	ld.local.u32 	%r329, [%SP+4];
	mov.u32 	%r330, -1521486534;
	add.s32 	%r331, %r274, %r329;
	st.global.u32 	[%r331+20480], %r330;
	ld.local.u32 	%r332, [%SP+4];
	mov.u32 	%r333, 1359893119;
	add.s32 	%r334, %r274, %r332;
	st.global.u32 	[%r334+24576], %r333;
	ld.local.u32 	%r335, [%SP+4];
	mov.u32 	%r336, -1694144372;
	add.s32 	%r337, %r274, %r335;
	st.global.u32 	[%r337+28672], %r336;
	ld.local.u32 	%r338, [%SP+4];
	mov.u32 	%r339, 528734635;
	add.s32 	%r340, %r274, %r338;
	st.global.u32 	[%r340+32768], %r339;
	ld.local.u32 	%r341, [%SP+4];
	mov.u32 	%r342, 1541459225;
	add.s32 	%r343, %r274, %r341;
	st.global.u32 	[%r343+36864], %r342;
	ld.global.u32 	%r6103, [%r8];
	st.global.u32 	[%r7+32768], %r6103;
	ld.global.u32 	%r344, [%r8+4096];
	st.global.u32 	[%r7+36864], %r344;
	ld.global.u32 	%r345, [%r8+36864];
	st.global.u32 	[%r7+69632], %r345;
	ld.global.u32 	%r346, [%r8+8192];
	st.global.u32 	[%r7+40960], %r346;
	ld.global.u32 	%r347, [%r8+40960];
	st.global.u32 	[%r7+73728], %r347;
	ld.global.u32 	%r348, [%r8+12288];
	st.global.u32 	[%r7+45056], %r348;
	ld.global.u32 	%r349, [%r8+45056];
	st.global.u32 	[%r7+77824], %r349;
	ld.global.u32 	%r350, [%r8+16384];
	st.global.u32 	[%r7+49152], %r350;
	ld.global.u32 	%r351, [%r8+49152];
	st.global.u32 	[%r7+81920], %r351;
	ld.global.u32 	%r352, [%r8+20480];
	st.global.u32 	[%r7+53248], %r352;
	ld.global.u32 	%r353, [%r8+53248];
	st.global.u32 	[%r7+86016], %r353;
	ld.global.u32 	%r354, [%r8+24576];
	st.global.u32 	[%r7+57344], %r354;
	ld.global.u32 	%r355, [%r8+57344];
	st.global.u32 	[%r7+90112], %r355;
	ld.global.u32 	%r356, [%r8+28672];
	st.global.u32 	[%r7+61440], %r356;
	ld.global.u32 	%r357, [%r8+61440];
	st.global.u32 	[%r7+94208], %r357;
	ld.global.u32 	%r358, [%r8+32768];
	st.global.u32 	[%r7+65536], %r358;
	ld.global.u32 	%r359, [%r8+65536];
	st.global.u32 	[%r7+98304], %r359;
	ld.global.u32 	%r360, [%r8+69632];
	st.global.u32 	[%r7+102400], %r360;
	ld.global.u32 	%r361, [%r8+73728];
	st.global.u32 	[%r7+106496], %r361;
	ld.global.u32 	%r362, [%r8+77824];
	st.global.u32 	[%r7+110592], %r362;
	ld.global.u32 	%r37, [%r6];
	and.b32  	%r6104, %r37, 63;
	mov.u32 	%r363, 64;
	sub.s32 	%r39, %r363, %r6104;
	add.s32 	%r364, %r37, 80;
	st.global.u32 	[%r6], %r364;
	setp.lt.u32 	%p6, %r37, -80;
	@%p6 bra 	BB2_5;

	ld.global.u32 	%r365, [%r6+4096];
	add.s32 	%r366, %r365, 1;
	st.global.u32 	[%r6+4096], %r366;

BB2_5:
	setp.ne.s32 	%p7, %r6104, 0;
	setp.lt.u32 	%p8, %r39, 81;
	and.pred  	%p9, %p7, %p8;
	@%p9 bra 	BB2_7;

	mov.u32 	%r6105, 80;
	mov.u32 	%r6111, %r311;
	bra.uni 	BB2_11;

BB2_7:
	shl.b32 	%r369, %r37, 8;
	and.b32  	%r370, %r369, 15360;
	add.s32 	%r371, %r370, %r267;
	ld.param.u32 	%r6093, [sha_param_0];
	mad.lo.s32 	%r372, %r4, 442368, %r6093;
	shl.b32 	%r373, %r371, 2;
	and.b32  	%r374, %r37, 3;
	sub.s32 	%r376, %r277, %r374;
	shl.b32 	%r377, %r376, 3;
	cvt.u64.u32 	%rl1, %r377;
	mov.u64 	%rl31, 4294967295;
	shr.u64 	%rl32, %rl31, %r377;
	cvt.u32.u64 	%r378, %rl32;
	add.s32 	%r379, %r372, %r373;
	ld.global.u32 	%r380, [%r379+40960];
	and.b32  	%r6102, %r380, %r378;
	and.b32  	%r381, %r39, 3;
	setp.ne.s32 	%p10, %r381, 0;
	selp.u32 	%r41, 1, 0, %p10;
	shr.u32 	%r42, %r39, 2;
	neg.s32 	%r382, %r42;
	setp.eq.s32 	%p11, %r41, %r382;
	@%p11 bra 	BB2_10;

	shl.b32 	%r384, %r37, 3;
	and.b32  	%r385, %r384, 24;
	cvt.u64.u32 	%rl2, %r385;
	add.s32 	%r44, %r41, %r42;
	and.b32  	%r386, %r37, 60;
	shl.b32 	%r387, %r386, 8;
	add.s32 	%r388, %r267, %r387;
	shl.b32 	%r389, %r388, 2;
	add.s32 	%r6099, %r30, %r389;
	mov.u32 	%r6101, 0;
	mov.u32 	%r6100, %r27;

BB2_9:
	mov.u32 	%r50, %r6103;
	ld.global.u32 	%r51, [%r6100];
	cvt.u64.u32 	%rl33, %r50;
	cvt.u32.u64 	%r390, %rl2;
	shl.b64 	%rl34, %rl33, %r390;
	cvt.u64.u32 	%rl35, %r6102;
	or.b64  	%rl36, %rl35, %rl34;
	st.global.u32 	[%r6099], %rl36;
	cvt.u32.u64 	%r391, %rl1;
	shr.u64 	%rl37, %rl33, %r391;
	cvt.u32.u64 	%r6102, %rl37;
	add.s32 	%r6100, %r6100, 4096;
	add.s32 	%r6099, %r6099, 4096;
	add.s32 	%r6101, %r6101, 1;
	setp.lt.u32 	%p12, %r6101, %r44;
	mov.u32 	%r6103, %r51;
	@%p12 bra 	BB2_9;

BB2_10:
	ld.global.u32 	%r393, [%r6+40960];
	shr.u32 	%r394, %r393, 24;
	shr.u32 	%r395, %r393, 8;
	and.b32  	%r396, %r395, 65280;
	or.b32  	%r397, %r396, %r394;
	shl.b32 	%r398, %r393, 24;
	shl.b32 	%r399, %r393, 8;
	and.b32  	%r400, %r399, 16711680;
	or.b32  	%r401, %r398, %r400;
	or.b32  	%r402, %r401, %r397;
	st.global.u32 	[%r6+106496], %r402;
	ld.global.u32 	%r403, [%r6+45056];
	shl.b32 	%r404, %r403, 24;
	shl.b32 	%r405, %r403, 8;
	and.b32  	%r406, %r405, 16515072;
	or.b32  	%r407, %r406, %r404;
	shr.u32 	%r408, %r403, 24;
	shr.u32 	%r409, %r403, 8;
	and.b32  	%r410, %r409, 65280;
	or.b32  	%r411, %r410, %r408;
	and.b32  	%r412, %r405, 16711680;
	or.b32  	%r413, %r404, %r412;
	or.b32  	%r414, %r413, %r411;
	st.global.u32 	[%r6+110592], %r414;
	ld.global.u32 	%r415, [%r6+49152];
	shl.b32 	%r416, %r415, 24;
	shl.b32 	%r417, %r415, 8;
	and.b32  	%r418, %r417, 16515072;
	or.b32  	%r419, %r418, %r416;
	shr.u32 	%r420, %r415, 24;
	shr.u32 	%r421, %r415, 8;
	and.b32  	%r422, %r421, 65280;
	or.b32  	%r423, %r422, %r420;
	and.b32  	%r424, %r417, 16711680;
	or.b32  	%r425, %r416, %r424;
	or.b32  	%r426, %r425, %r423;
	st.global.u32 	[%r6+114688], %r426;
	ld.global.u32 	%r427, [%r6+53248];
	shl.b32 	%r428, %r427, 24;
	shl.b32 	%r429, %r427, 8;
	and.b32  	%r430, %r429, 16515072;
	or.b32  	%r431, %r430, %r428;
	shr.u32 	%r432, %r427, 24;
	shr.u32 	%r433, %r427, 8;
	and.b32  	%r434, %r433, 65280;
	or.b32  	%r435, %r434, %r432;
	and.b32  	%r436, %r429, 16711680;
	or.b32  	%r437, %r428, %r436;
	or.b32  	%r438, %r437, %r435;
	st.global.u32 	[%r6+118784], %r438;
	ld.global.u32 	%r439, [%r6+57344];
	shl.b32 	%r440, %r439, 24;
	shl.b32 	%r441, %r439, 8;
	and.b32  	%r442, %r441, 16515072;
	or.b32  	%r443, %r442, %r440;
	shr.u32 	%r444, %r439, 24;
	shr.u32 	%r445, %r439, 8;
	and.b32  	%r446, %r445, 65280;
	or.b32  	%r447, %r446, %r444;
	and.b32  	%r448, %r441, 16711680;
	or.b32  	%r449, %r440, %r448;
	or.b32  	%r450, %r449, %r447;
	st.global.u32 	[%r6+122880], %r450;
	ld.global.u32 	%r451, [%r6+61440];
	shl.b32 	%r452, %r451, 24;
	shl.b32 	%r453, %r451, 8;
	and.b32  	%r454, %r453, 16515072;
	or.b32  	%r455, %r454, %r452;
	shr.u32 	%r456, %r451, 24;
	shr.u32 	%r457, %r451, 8;
	and.b32  	%r458, %r457, 65280;
	or.b32  	%r459, %r458, %r456;
	and.b32  	%r460, %r453, 16711680;
	or.b32  	%r461, %r452, %r460;
	or.b32  	%r462, %r461, %r459;
	st.global.u32 	[%r6+126976], %r462;
	ld.global.u32 	%r463, [%r6+65536];
	shl.b32 	%r464, %r463, 24;
	shl.b32 	%r465, %r463, 8;
	and.b32  	%r466, %r465, 16515072;
	or.b32  	%r467, %r466, %r464;
	shr.u32 	%r468, %r463, 24;
	shr.u32 	%r469, %r463, 8;
	and.b32  	%r470, %r469, 65280;
	or.b32  	%r471, %r470, %r468;
	and.b32  	%r472, %r465, 16711680;
	or.b32  	%r473, %r464, %r472;
	or.b32  	%r474, %r473, %r471;
	st.global.u32 	[%r6+131072], %r474;
	ld.global.u32 	%r475, [%r6+69632];
	shl.b32 	%r476, %r475, 24;
	shl.b32 	%r477, %r475, 8;
	and.b32  	%r478, %r477, 16515072;
	or.b32  	%r479, %r478, %r476;
	shr.u32 	%r480, %r475, 24;
	shr.u32 	%r481, %r475, 8;
	and.b32  	%r482, %r481, 65280;
	or.b32  	%r483, %r482, %r480;
	and.b32  	%r484, %r477, 16711680;
	or.b32  	%r485, %r476, %r484;
	or.b32  	%r486, %r485, %r483;
	st.global.u32 	[%r6+135168], %r486;
	ld.global.u32 	%r487, [%r6+73728];
	shl.b32 	%r488, %r487, 24;
	shl.b32 	%r489, %r487, 8;
	and.b32  	%r490, %r489, 16515072;
	or.b32  	%r491, %r490, %r488;
	shr.u32 	%r492, %r487, 24;
	shr.u32 	%r493, %r487, 8;
	and.b32  	%r494, %r493, 65280;
	or.b32  	%r495, %r494, %r492;
	and.b32  	%r496, %r489, 16711680;
	or.b32  	%r497, %r488, %r496;
	or.b32  	%r498, %r497, %r495;
	st.global.u32 	[%r6+139264], %r498;
	ld.global.u32 	%r499, [%r6+77824];
	shl.b32 	%r500, %r499, 24;
	shl.b32 	%r501, %r499, 8;
	and.b32  	%r502, %r501, 16515072;
	or.b32  	%r503, %r502, %r500;
	shr.u32 	%r504, %r499, 24;
	shr.u32 	%r505, %r499, 8;
	and.b32  	%r506, %r505, 65280;
	or.b32  	%r507, %r506, %r504;
	and.b32  	%r508, %r501, 16711680;
	or.b32  	%r509, %r500, %r508;
	or.b32  	%r510, %r509, %r507;
	st.global.u32 	[%r6+143360], %r510;
	ld.global.u32 	%r511, [%r6+81920];
	shl.b32 	%r512, %r511, 24;
	shl.b32 	%r513, %r511, 8;
	and.b32  	%r514, %r513, 16515072;
	or.b32  	%r515, %r514, %r512;
	shr.u32 	%r516, %r511, 24;
	shr.u32 	%r517, %r511, 8;
	and.b32  	%r518, %r517, 65280;
	or.b32  	%r519, %r518, %r516;
	and.b32  	%r520, %r513, 16711680;
	or.b32  	%r521, %r512, %r520;
	or.b32  	%r522, %r521, %r519;
	st.global.u32 	[%r6+147456], %r522;
	ld.global.u32 	%r523, [%r6+86016];
	shl.b32 	%r524, %r523, 24;
	shl.b32 	%r525, %r523, 8;
	and.b32  	%r526, %r525, 16515072;
	or.b32  	%r527, %r526, %r524;
	shr.u32 	%r528, %r523, 24;
	shr.u32 	%r529, %r523, 8;
	and.b32  	%r530, %r529, 65280;
	or.b32  	%r531, %r530, %r528;
	and.b32  	%r532, %r525, 16711680;
	or.b32  	%r533, %r524, %r532;
	or.b32  	%r534, %r533, %r531;
	st.global.u32 	[%r6+151552], %r534;
	ld.global.u32 	%r535, [%r6+90112];
	shl.b32 	%r536, %r535, 24;
	shl.b32 	%r537, %r535, 8;
	and.b32  	%r538, %r537, 16515072;
	or.b32  	%r539, %r538, %r536;
	shr.u32 	%r540, %r535, 24;
	shr.u32 	%r541, %r535, 8;
	and.b32  	%r542, %r541, 65280;
	or.b32  	%r543, %r542, %r540;
	and.b32  	%r544, %r537, 16711680;
	or.b32  	%r545, %r536, %r544;
	or.b32  	%r546, %r545, %r543;
	st.global.u32 	[%r6+155648], %r546;
	ld.global.u32 	%r547, [%r6+94208];
	shl.b32 	%r548, %r547, 24;
	shl.b32 	%r549, %r547, 8;
	and.b32  	%r550, %r549, 16515072;
	or.b32  	%r551, %r550, %r548;
	shr.u32 	%r552, %r547, 24;
	shr.u32 	%r553, %r547, 8;
	and.b32  	%r554, %r553, 65280;
	or.b32  	%r555, %r554, %r552;
	and.b32  	%r556, %r549, 16711680;
	or.b32  	%r557, %r548, %r556;
	or.b32  	%r558, %r557, %r555;
	st.global.u32 	[%r6+159744], %r558;
	ld.global.u32 	%r559, [%r6+98304];
	shl.b32 	%r560, %r559, 24;
	shl.b32 	%r561, %r559, 8;
	and.b32  	%r562, %r561, 16711680;
	shr.u32 	%r563, %r559, 24;
	shr.u32 	%r564, %r559, 8;
	and.b32  	%r565, %r564, 65280;
	or.b32  	%r566, %r565, %r563;
	or.b32  	%r567, %r562, %r560;
	or.b32  	%r568, %r567, %r566;
	st.global.u32 	[%r6+163840], %r568;
	ld.global.u32 	%r569, [%r6+102400];
	shl.b32 	%r570, %r569, 24;
	shl.b32 	%r571, %r569, 8;
	and.b32  	%r572, %r571, 16711680;
	shr.u32 	%r573, %r569, 24;
	shr.u32 	%r574, %r569, 8;
	and.b32  	%r575, %r574, 65280;
	or.b32  	%r576, %r575, %r573;
	or.b32  	%r577, %r572, %r570;
	or.b32  	%r578, %r577, %r576;
	st.global.u32 	[%r6+167936], %r578;
	ld.global.u32 	%r579, [%r6+24576];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 26;
	shr.b32 	%rhs, %r579, 6;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 21;
	shr.b32 	%rhs, %r579, 11;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 7;
	shr.b32 	%rhs, %r579, 25;
	add.u32 	%r582, %lhs, %rhs;
	}
	xor.b32  	%r583, %r582, %r580;
	xor.b32  	%r584, %r583, %r581;
	ld.global.u32 	%r585, [%r6+32768];
	ld.global.u32 	%r586, [%r6+28672];
	xor.b32  	%r587, %r585, %r586;
	and.b32  	%r588, %r587, %r579;
	xor.b32  	%r589, %r588, %r585;
	ld.global.u32 	%r590, [%r6+36864];
	add.s32 	%r591, %r402, %r590;
	add.s32 	%r592, %r591, %r584;
	add.s32 	%r593, %r592, %r589;
	add.s32 	%r594, %r593, 1116352408;
	ld.global.u32 	%r595, [%r6+8192];
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 30;
	shr.b32 	%rhs, %r595, 2;
	add.u32 	%r596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 19;
	shr.b32 	%rhs, %r595, 13;
	add.u32 	%r597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r595, 10;
	shr.b32 	%rhs, %r595, 22;
	add.u32 	%r598, %lhs, %rhs;
	}
	xor.b32  	%r599, %r598, %r596;
	xor.b32  	%r600, %r599, %r597;
	ld.global.u32 	%r601, [%r6+12288];
	and.b32  	%r602, %r601, %r595;
	or.b32  	%r603, %r601, %r595;
	ld.global.u32 	%r604, [%r6+16384];
	and.b32  	%r605, %r604, %r603;
	or.b32  	%r606, %r605, %r602;
	ld.global.u32 	%r607, [%r6+20480];
	add.s32 	%r608, %r594, %r607;
	add.s32 	%r609, %r600, %r606;
	add.s32 	%r610, %r609, %r594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 26;
	shr.b32 	%rhs, %r608, 6;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 21;
	shr.b32 	%rhs, %r608, 11;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 7;
	shr.b32 	%rhs, %r608, 25;
	add.u32 	%r613, %lhs, %rhs;
	}
	xor.b32  	%r614, %r613, %r611;
	xor.b32  	%r615, %r614, %r612;
	xor.b32  	%r616, %r586, %r579;
	and.b32  	%r617, %r608, %r616;
	xor.b32  	%r618, %r617, %r586;
	add.s32 	%r619, %r414, %r585;
	add.s32 	%r620, %r619, %r618;
	add.s32 	%r621, %r620, %r615;
	add.s32 	%r622, %r621, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 30;
	shr.b32 	%rhs, %r610, 2;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 19;
	shr.b32 	%rhs, %r610, 13;
	add.u32 	%r624, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 10;
	shr.b32 	%rhs, %r610, 22;
	add.u32 	%r625, %lhs, %rhs;
	}
	xor.b32  	%r626, %r625, %r623;
	xor.b32  	%r627, %r626, %r624;
	and.b32  	%r628, %r610, %r595;
	or.b32  	%r629, %r610, %r595;
	and.b32  	%r630, %r629, %r601;
	or.b32  	%r631, %r630, %r628;
	add.s32 	%r632, %r622, %r604;
	add.s32 	%r633, %r627, %r631;
	add.s32 	%r634, %r633, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 26;
	shr.b32 	%rhs, %r632, 6;
	add.u32 	%r635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 21;
	shr.b32 	%rhs, %r632, 11;
	add.u32 	%r636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r632, 7;
	shr.b32 	%rhs, %r632, 25;
	add.u32 	%r637, %lhs, %rhs;
	}
	xor.b32  	%r638, %r637, %r635;
	xor.b32  	%r639, %r638, %r636;
	xor.b32  	%r640, %r608, %r579;
	and.b32  	%r641, %r632, %r640;
	xor.b32  	%r642, %r641, %r579;
	add.s32 	%r643, %r426, %r586;
	add.s32 	%r644, %r643, %r642;
	add.s32 	%r645, %r644, %r639;
	add.s32 	%r646, %r645, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 30;
	shr.b32 	%rhs, %r634, 2;
	add.u32 	%r647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 19;
	shr.b32 	%rhs, %r634, 13;
	add.u32 	%r648, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 10;
	shr.b32 	%rhs, %r634, 22;
	add.u32 	%r649, %lhs, %rhs;
	}
	xor.b32  	%r650, %r649, %r647;
	xor.b32  	%r651, %r650, %r648;
	and.b32  	%r652, %r634, %r610;
	or.b32  	%r653, %r634, %r610;
	and.b32  	%r654, %r653, %r595;
	or.b32  	%r655, %r654, %r652;
	add.s32 	%r656, %r646, %r601;
	add.s32 	%r657, %r651, %r655;
	add.s32 	%r658, %r657, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r656, 26;
	shr.b32 	%rhs, %r656, 6;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r656, 21;
	shr.b32 	%rhs, %r656, 11;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r656, 7;
	shr.b32 	%rhs, %r656, 25;
	add.u32 	%r661, %lhs, %rhs;
	}
	xor.b32  	%r662, %r661, %r659;
	xor.b32  	%r663, %r662, %r660;
	xor.b32  	%r664, %r632, %r608;
	and.b32  	%r665, %r656, %r664;
	xor.b32  	%r666, %r665, %r608;
	add.s32 	%r667, %r438, %r579;
	add.s32 	%r668, %r667, %r666;
	add.s32 	%r669, %r668, %r663;
	add.s32 	%r670, %r669, -373957723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 30;
	shr.b32 	%rhs, %r658, 2;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 19;
	shr.b32 	%rhs, %r658, 13;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 10;
	shr.b32 	%rhs, %r658, 22;
	add.u32 	%r673, %lhs, %rhs;
	}
	xor.b32  	%r674, %r673, %r671;
	xor.b32  	%r675, %r674, %r672;
	and.b32  	%r676, %r658, %r634;
	or.b32  	%r677, %r658, %r634;
	and.b32  	%r678, %r677, %r610;
	or.b32  	%r679, %r678, %r676;
	add.s32 	%r680, %r670, %r595;
	add.s32 	%r681, %r675, %r679;
	add.s32 	%r682, %r681, %r670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 26;
	shr.b32 	%rhs, %r680, 6;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 21;
	shr.b32 	%rhs, %r680, 11;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 7;
	shr.b32 	%rhs, %r680, 25;
	add.u32 	%r685, %lhs, %rhs;
	}
	xor.b32  	%r686, %r685, %r683;
	xor.b32  	%r687, %r686, %r684;
	xor.b32  	%r688, %r656, %r632;
	and.b32  	%r689, %r680, %r688;
	xor.b32  	%r690, %r689, %r632;
	add.s32 	%r691, %r450, %r608;
	add.s32 	%r692, %r691, %r690;
	add.s32 	%r693, %r692, %r687;
	add.s32 	%r694, %r693, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 30;
	shr.b32 	%rhs, %r682, 2;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 19;
	shr.b32 	%rhs, %r682, 13;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r682, 10;
	shr.b32 	%rhs, %r682, 22;
	add.u32 	%r697, %lhs, %rhs;
	}
	xor.b32  	%r698, %r697, %r695;
	xor.b32  	%r699, %r698, %r696;
	and.b32  	%r700, %r682, %r658;
	or.b32  	%r701, %r682, %r658;
	and.b32  	%r702, %r701, %r634;
	or.b32  	%r703, %r702, %r700;
	add.s32 	%r704, %r694, %r610;
	add.s32 	%r705, %r699, %r703;
	add.s32 	%r706, %r705, %r694;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r704, 26;
	shr.b32 	%rhs, %r704, 6;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r704, 21;
	shr.b32 	%rhs, %r704, 11;
	add.u32 	%r708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r704, 7;
	shr.b32 	%rhs, %r704, 25;
	add.u32 	%r709, %lhs, %rhs;
	}
	xor.b32  	%r710, %r709, %r707;
	xor.b32  	%r711, %r710, %r708;
	xor.b32  	%r712, %r680, %r656;
	and.b32  	%r713, %r704, %r712;
	xor.b32  	%r714, %r713, %r656;
	add.s32 	%r715, %r462, %r632;
	add.s32 	%r716, %r715, %r714;
	add.s32 	%r717, %r716, %r711;
	add.s32 	%r718, %r717, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 30;
	shr.b32 	%rhs, %r706, 2;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 19;
	shr.b32 	%rhs, %r706, 13;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 10;
	shr.b32 	%rhs, %r706, 22;
	add.u32 	%r721, %lhs, %rhs;
	}
	xor.b32  	%r722, %r721, %r719;
	xor.b32  	%r723, %r722, %r720;
	and.b32  	%r724, %r706, %r682;
	or.b32  	%r725, %r706, %r682;
	and.b32  	%r726, %r725, %r658;
	or.b32  	%r727, %r726, %r724;
	add.s32 	%r728, %r718, %r634;
	add.s32 	%r729, %r723, %r727;
	add.s32 	%r730, %r729, %r718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 26;
	shr.b32 	%rhs, %r728, 6;
	add.u32 	%r731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 21;
	shr.b32 	%rhs, %r728, 11;
	add.u32 	%r732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r728, 7;
	shr.b32 	%rhs, %r728, 25;
	add.u32 	%r733, %lhs, %rhs;
	}
	xor.b32  	%r734, %r733, %r731;
	xor.b32  	%r735, %r734, %r732;
	xor.b32  	%r736, %r704, %r680;
	and.b32  	%r737, %r728, %r736;
	xor.b32  	%r738, %r737, %r680;
	add.s32 	%r739, %r474, %r656;
	add.s32 	%r740, %r739, %r738;
	add.s32 	%r741, %r740, %r735;
	add.s32 	%r742, %r741, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 30;
	shr.b32 	%rhs, %r730, 2;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 19;
	shr.b32 	%rhs, %r730, 13;
	add.u32 	%r744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r730, 10;
	shr.b32 	%rhs, %r730, 22;
	add.u32 	%r745, %lhs, %rhs;
	}
	xor.b32  	%r746, %r745, %r743;
	xor.b32  	%r747, %r746, %r744;
	and.b32  	%r748, %r730, %r706;
	or.b32  	%r749, %r730, %r706;
	and.b32  	%r750, %r749, %r682;
	or.b32  	%r751, %r750, %r748;
	add.s32 	%r752, %r742, %r658;
	add.s32 	%r753, %r747, %r751;
	add.s32 	%r754, %r753, %r742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 26;
	shr.b32 	%rhs, %r752, 6;
	add.u32 	%r755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 21;
	shr.b32 	%rhs, %r752, 11;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 7;
	shr.b32 	%rhs, %r752, 25;
	add.u32 	%r757, %lhs, %rhs;
	}
	xor.b32  	%r758, %r757, %r755;
	xor.b32  	%r759, %r758, %r756;
	xor.b32  	%r760, %r728, %r704;
	and.b32  	%r761, %r752, %r760;
	xor.b32  	%r762, %r761, %r704;
	add.s32 	%r763, %r486, %r680;
	add.s32 	%r764, %r763, %r762;
	add.s32 	%r765, %r764, %r759;
	add.s32 	%r766, %r765, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 30;
	shr.b32 	%rhs, %r754, 2;
	add.u32 	%r767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 19;
	shr.b32 	%rhs, %r754, 13;
	add.u32 	%r768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 10;
	shr.b32 	%rhs, %r754, 22;
	add.u32 	%r769, %lhs, %rhs;
	}
	xor.b32  	%r770, %r769, %r767;
	xor.b32  	%r771, %r770, %r768;
	and.b32  	%r772, %r754, %r730;
	or.b32  	%r773, %r754, %r730;
	and.b32  	%r774, %r773, %r706;
	or.b32  	%r775, %r774, %r772;
	add.s32 	%r776, %r766, %r682;
	add.s32 	%r777, %r771, %r775;
	add.s32 	%r778, %r777, %r766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 26;
	shr.b32 	%rhs, %r776, 6;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 21;
	shr.b32 	%rhs, %r776, 11;
	add.u32 	%r780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 7;
	shr.b32 	%rhs, %r776, 25;
	add.u32 	%r781, %lhs, %rhs;
	}
	xor.b32  	%r782, %r781, %r779;
	xor.b32  	%r783, %r782, %r780;
	xor.b32  	%r784, %r752, %r728;
	and.b32  	%r785, %r776, %r784;
	xor.b32  	%r786, %r785, %r728;
	add.s32 	%r787, %r498, %r704;
	add.s32 	%r788, %r787, %r786;
	add.s32 	%r789, %r788, %r783;
	add.s32 	%r790, %r789, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 30;
	shr.b32 	%rhs, %r778, 2;
	add.u32 	%r791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 19;
	shr.b32 	%rhs, %r778, 13;
	add.u32 	%r792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 10;
	shr.b32 	%rhs, %r778, 22;
	add.u32 	%r793, %lhs, %rhs;
	}
	xor.b32  	%r794, %r793, %r791;
	xor.b32  	%r795, %r794, %r792;
	and.b32  	%r796, %r778, %r754;
	or.b32  	%r797, %r778, %r754;
	and.b32  	%r798, %r797, %r730;
	or.b32  	%r799, %r798, %r796;
	add.s32 	%r800, %r790, %r706;
	add.s32 	%r801, %r795, %r799;
	add.s32 	%r802, %r801, %r790;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 26;
	shr.b32 	%rhs, %r800, 6;
	add.u32 	%r803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 21;
	shr.b32 	%rhs, %r800, 11;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 7;
	shr.b32 	%rhs, %r800, 25;
	add.u32 	%r805, %lhs, %rhs;
	}
	xor.b32  	%r806, %r805, %r803;
	xor.b32  	%r807, %r806, %r804;
	xor.b32  	%r808, %r776, %r752;
	and.b32  	%r809, %r800, %r808;
	xor.b32  	%r810, %r809, %r752;
	add.s32 	%r811, %r510, %r728;
	add.s32 	%r812, %r811, %r810;
	add.s32 	%r813, %r812, %r807;
	add.s32 	%r814, %r813, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 30;
	shr.b32 	%rhs, %r802, 2;
	add.u32 	%r815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 19;
	shr.b32 	%rhs, %r802, 13;
	add.u32 	%r816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 10;
	shr.b32 	%rhs, %r802, 22;
	add.u32 	%r817, %lhs, %rhs;
	}
	xor.b32  	%r818, %r817, %r815;
	xor.b32  	%r819, %r818, %r816;
	and.b32  	%r820, %r802, %r778;
	or.b32  	%r821, %r802, %r778;
	and.b32  	%r822, %r821, %r754;
	or.b32  	%r823, %r822, %r820;
	add.s32 	%r824, %r814, %r730;
	add.s32 	%r825, %r819, %r823;
	add.s32 	%r826, %r825, %r814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 26;
	shr.b32 	%rhs, %r824, 6;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 21;
	shr.b32 	%rhs, %r824, 11;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 7;
	shr.b32 	%rhs, %r824, 25;
	add.u32 	%r829, %lhs, %rhs;
	}
	xor.b32  	%r830, %r829, %r827;
	xor.b32  	%r831, %r830, %r828;
	xor.b32  	%r832, %r800, %r776;
	and.b32  	%r833, %r824, %r832;
	xor.b32  	%r834, %r833, %r776;
	add.s32 	%r835, %r522, %r752;
	add.s32 	%r836, %r835, %r834;
	add.s32 	%r837, %r836, %r831;
	add.s32 	%r838, %r837, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 30;
	shr.b32 	%rhs, %r826, 2;
	add.u32 	%r839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 19;
	shr.b32 	%rhs, %r826, 13;
	add.u32 	%r840, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 10;
	shr.b32 	%rhs, %r826, 22;
	add.u32 	%r841, %lhs, %rhs;
	}
	xor.b32  	%r842, %r841, %r839;
	xor.b32  	%r843, %r842, %r840;
	and.b32  	%r844, %r826, %r802;
	or.b32  	%r845, %r826, %r802;
	and.b32  	%r846, %r845, %r778;
	or.b32  	%r847, %r846, %r844;
	add.s32 	%r848, %r838, %r754;
	add.s32 	%r849, %r843, %r847;
	add.s32 	%r850, %r849, %r838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 26;
	shr.b32 	%rhs, %r848, 6;
	add.u32 	%r851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 21;
	shr.b32 	%rhs, %r848, 11;
	add.u32 	%r852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 7;
	shr.b32 	%rhs, %r848, 25;
	add.u32 	%r853, %lhs, %rhs;
	}
	xor.b32  	%r854, %r853, %r851;
	xor.b32  	%r855, %r854, %r852;
	xor.b32  	%r856, %r824, %r800;
	and.b32  	%r857, %r848, %r856;
	xor.b32  	%r858, %r857, %r800;
	add.s32 	%r859, %r534, %r776;
	add.s32 	%r860, %r859, %r858;
	add.s32 	%r861, %r860, %r855;
	add.s32 	%r862, %r861, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 30;
	shr.b32 	%rhs, %r850, 2;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 19;
	shr.b32 	%rhs, %r850, 13;
	add.u32 	%r864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r850, 10;
	shr.b32 	%rhs, %r850, 22;
	add.u32 	%r865, %lhs, %rhs;
	}
	xor.b32  	%r866, %r865, %r863;
	xor.b32  	%r867, %r866, %r864;
	and.b32  	%r868, %r850, %r826;
	or.b32  	%r869, %r850, %r826;
	and.b32  	%r870, %r869, %r802;
	or.b32  	%r871, %r870, %r868;
	add.s32 	%r872, %r862, %r778;
	add.s32 	%r873, %r867, %r871;
	add.s32 	%r874, %r873, %r862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 26;
	shr.b32 	%rhs, %r872, 6;
	add.u32 	%r875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 21;
	shr.b32 	%rhs, %r872, 11;
	add.u32 	%r876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r872, 7;
	shr.b32 	%rhs, %r872, 25;
	add.u32 	%r877, %lhs, %rhs;
	}
	xor.b32  	%r878, %r877, %r875;
	xor.b32  	%r879, %r878, %r876;
	xor.b32  	%r880, %r848, %r824;
	and.b32  	%r881, %r872, %r880;
	xor.b32  	%r882, %r881, %r824;
	add.s32 	%r883, %r546, %r800;
	add.s32 	%r884, %r883, %r882;
	add.s32 	%r885, %r884, %r879;
	add.s32 	%r886, %r885, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 30;
	shr.b32 	%rhs, %r874, 2;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 19;
	shr.b32 	%rhs, %r874, 13;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 10;
	shr.b32 	%rhs, %r874, 22;
	add.u32 	%r889, %lhs, %rhs;
	}
	xor.b32  	%r890, %r889, %r887;
	xor.b32  	%r891, %r890, %r888;
	and.b32  	%r892, %r874, %r850;
	or.b32  	%r893, %r874, %r850;
	and.b32  	%r894, %r893, %r826;
	or.b32  	%r895, %r894, %r892;
	add.s32 	%r896, %r886, %r802;
	add.s32 	%r897, %r891, %r895;
	add.s32 	%r898, %r897, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 26;
	shr.b32 	%rhs, %r896, 6;
	add.u32 	%r899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 21;
	shr.b32 	%rhs, %r896, 11;
	add.u32 	%r900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r896, 7;
	shr.b32 	%rhs, %r896, 25;
	add.u32 	%r901, %lhs, %rhs;
	}
	xor.b32  	%r902, %r901, %r899;
	xor.b32  	%r903, %r902, %r900;
	xor.b32  	%r904, %r872, %r848;
	and.b32  	%r905, %r896, %r904;
	xor.b32  	%r906, %r905, %r848;
	add.s32 	%r907, %r558, %r824;
	add.s32 	%r908, %r907, %r906;
	add.s32 	%r909, %r908, %r903;
	add.s32 	%r910, %r909, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 30;
	shr.b32 	%rhs, %r898, 2;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 19;
	shr.b32 	%rhs, %r898, 13;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 10;
	shr.b32 	%rhs, %r898, 22;
	add.u32 	%r913, %lhs, %rhs;
	}
	xor.b32  	%r914, %r913, %r911;
	xor.b32  	%r915, %r914, %r912;
	and.b32  	%r916, %r898, %r874;
	or.b32  	%r917, %r898, %r874;
	and.b32  	%r918, %r917, %r850;
	or.b32  	%r919, %r918, %r916;
	add.s32 	%r920, %r910, %r826;
	add.s32 	%r921, %r915, %r919;
	add.s32 	%r922, %r921, %r910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 26;
	shr.b32 	%rhs, %r920, 6;
	add.u32 	%r923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 21;
	shr.b32 	%rhs, %r920, 11;
	add.u32 	%r924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r920, 7;
	shr.b32 	%rhs, %r920, 25;
	add.u32 	%r925, %lhs, %rhs;
	}
	xor.b32  	%r926, %r925, %r923;
	xor.b32  	%r927, %r926, %r924;
	xor.b32  	%r928, %r896, %r872;
	and.b32  	%r929, %r920, %r928;
	xor.b32  	%r930, %r929, %r872;
	add.s32 	%r931, %r568, %r848;
	add.s32 	%r932, %r931, %r930;
	add.s32 	%r933, %r932, %r927;
	add.s32 	%r934, %r933, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 30;
	shr.b32 	%rhs, %r922, 2;
	add.u32 	%r935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 19;
	shr.b32 	%rhs, %r922, 13;
	add.u32 	%r936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 10;
	shr.b32 	%rhs, %r922, 22;
	add.u32 	%r937, %lhs, %rhs;
	}
	xor.b32  	%r938, %r937, %r935;
	xor.b32  	%r939, %r938, %r936;
	and.b32  	%r940, %r922, %r898;
	or.b32  	%r941, %r922, %r898;
	and.b32  	%r942, %r941, %r874;
	or.b32  	%r943, %r942, %r940;
	add.s32 	%r944, %r934, %r850;
	add.s32 	%r945, %r939, %r943;
	add.s32 	%r946, %r945, %r934;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 26;
	shr.b32 	%rhs, %r944, 6;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 21;
	shr.b32 	%rhs, %r944, 11;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 7;
	shr.b32 	%rhs, %r944, 25;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r949, %r947;
	xor.b32  	%r951, %r950, %r948;
	xor.b32  	%r952, %r920, %r896;
	and.b32  	%r953, %r944, %r952;
	xor.b32  	%r954, %r953, %r896;
	add.s32 	%r955, %r578, %r872;
	add.s32 	%r956, %r955, %r954;
	add.s32 	%r957, %r956, %r951;
	add.s32 	%r958, %r957, -1046744716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 30;
	shr.b32 	%rhs, %r946, 2;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 19;
	shr.b32 	%rhs, %r946, 13;
	add.u32 	%r960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 10;
	shr.b32 	%rhs, %r946, 22;
	add.u32 	%r961, %lhs, %rhs;
	}
	xor.b32  	%r962, %r961, %r959;
	xor.b32  	%r963, %r962, %r960;
	and.b32  	%r964, %r946, %r922;
	or.b32  	%r965, %r946, %r922;
	and.b32  	%r966, %r965, %r898;
	or.b32  	%r967, %r966, %r964;
	add.s32 	%r968, %r958, %r874;
	add.s32 	%r969, %r963, %r967;
	add.s32 	%r970, %r969, %r958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 26;
	shr.b32 	%rhs, %r968, 6;
	add.u32 	%r971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 21;
	shr.b32 	%rhs, %r968, 11;
	add.u32 	%r972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 7;
	shr.b32 	%rhs, %r968, 25;
	add.u32 	%r973, %lhs, %rhs;
	}
	xor.b32  	%r974, %r973, %r971;
	xor.b32  	%r975, %r974, %r972;
	xor.b32  	%r976, %r944, %r920;
	and.b32  	%r977, %r968, %r976;
	xor.b32  	%r978, %r977, %r920;
	shr.u32 	%r979, %r567, 17;
	shl.b32 	%r980, %r568, 15;
	or.b32  	%r981, %r980, %r979;
	shr.u32 	%r982, %r567, 19;
	shl.b32 	%r983, %r568, 13;
	or.b32  	%r984, %r983, %r982;
	shr.u32 	%r985, %r568, 10;
	xor.b32  	%r986, %r984, %r985;
	xor.b32  	%r987, %r986, %r981;
	shr.u32 	%r988, %r414, 7;
	shl.b32 	%r989, %r403, 1;
	and.b32  	%r990, %r989, -33554432;
	or.b32  	%r991, %r988, %r990;
	shr.u32 	%r992, %r407, 18;
	shl.b32 	%r993, %r414, 14;
	or.b32  	%r994, %r993, %r992;
	shr.u32 	%r995, %r414, 3;
	xor.b32  	%r996, %r994, %r995;
	xor.b32  	%r997, %r996, %r991;
	add.s32 	%r998, %r997, %r402;
	add.s32 	%r999, %r998, %r510;
	add.s32 	%r1000, %r999, %r987;
	st.global.u32 	[%r6+172032], %r1000;
	add.s32 	%r1001, %r1000, %r896;
	add.s32 	%r1002, %r1001, %r978;
	add.s32 	%r1003, %r1002, %r975;
	add.s32 	%r1004, %r1003, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 30;
	shr.b32 	%rhs, %r970, 2;
	add.u32 	%r1005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 19;
	shr.b32 	%rhs, %r970, 13;
	add.u32 	%r1006, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 10;
	shr.b32 	%rhs, %r970, 22;
	add.u32 	%r1007, %lhs, %rhs;
	}
	xor.b32  	%r1008, %r1007, %r1005;
	xor.b32  	%r1009, %r1008, %r1006;
	and.b32  	%r1010, %r970, %r946;
	or.b32  	%r1011, %r970, %r946;
	and.b32  	%r1012, %r1011, %r922;
	or.b32  	%r1013, %r1012, %r1010;
	add.s32 	%r1014, %r1004, %r898;
	add.s32 	%r1015, %r1009, %r1013;
	add.s32 	%r1016, %r1015, %r1004;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1014, 26;
	shr.b32 	%rhs, %r1014, 6;
	add.u32 	%r1017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1014, 21;
	shr.b32 	%rhs, %r1014, 11;
	add.u32 	%r1018, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1014, 7;
	shr.b32 	%rhs, %r1014, 25;
	add.u32 	%r1019, %lhs, %rhs;
	}
	xor.b32  	%r1020, %r1019, %r1017;
	xor.b32  	%r1021, %r1020, %r1018;
	xor.b32  	%r1022, %r968, %r944;
	and.b32  	%r1023, %r1014, %r1022;
	xor.b32  	%r1024, %r1023, %r944;
	shr.u32 	%r1025, %r577, 17;
	shl.b32 	%r1026, %r578, 15;
	or.b32  	%r1027, %r1026, %r1025;
	shr.u32 	%r1028, %r577, 19;
	shl.b32 	%r1029, %r578, 13;
	or.b32  	%r1030, %r1029, %r1028;
	shr.u32 	%r1031, %r578, 10;
	xor.b32  	%r1032, %r1030, %r1031;
	xor.b32  	%r1033, %r1032, %r1027;
	shr.u32 	%r1034, %r426, 7;
	shl.b32 	%r1035, %r415, 1;
	and.b32  	%r1036, %r1035, -33554432;
	or.b32  	%r1037, %r1034, %r1036;
	shr.u32 	%r1038, %r419, 18;
	shl.b32 	%r1039, %r426, 14;
	or.b32  	%r1040, %r1039, %r1038;
	shr.u32 	%r1041, %r426, 3;
	xor.b32  	%r1042, %r1040, %r1041;
	xor.b32  	%r1043, %r1042, %r1037;
	add.s32 	%r1044, %r1043, %r414;
	add.s32 	%r1045, %r1044, %r522;
	add.s32 	%r1046, %r1045, %r1033;
	st.global.u32 	[%r6+176128], %r1046;
	add.s32 	%r1047, %r1046, %r920;
	add.s32 	%r1048, %r1047, %r1024;
	add.s32 	%r1049, %r1048, %r1021;
	add.s32 	%r1050, %r1049, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 30;
	shr.b32 	%rhs, %r1016, 2;
	add.u32 	%r1051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 19;
	shr.b32 	%rhs, %r1016, 13;
	add.u32 	%r1052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1016, 10;
	shr.b32 	%rhs, %r1016, 22;
	add.u32 	%r1053, %lhs, %rhs;
	}
	xor.b32  	%r1054, %r1053, %r1051;
	xor.b32  	%r1055, %r1054, %r1052;
	and.b32  	%r1056, %r1016, %r970;
	or.b32  	%r1057, %r1016, %r970;
	and.b32  	%r1058, %r1057, %r946;
	or.b32  	%r1059, %r1058, %r1056;
	add.s32 	%r1060, %r1050, %r922;
	add.s32 	%r1061, %r1055, %r1059;
	add.s32 	%r1062, %r1061, %r1050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 26;
	shr.b32 	%rhs, %r1060, 6;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 21;
	shr.b32 	%rhs, %r1060, 11;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 7;
	shr.b32 	%rhs, %r1060, 25;
	add.u32 	%r1065, %lhs, %rhs;
	}
	xor.b32  	%r1066, %r1065, %r1063;
	xor.b32  	%r1067, %r1066, %r1064;
	xor.b32  	%r1068, %r1014, %r968;
	and.b32  	%r1069, %r1060, %r1068;
	xor.b32  	%r1070, %r1069, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 15;
	shr.b32 	%rhs, %r1000, 17;
	add.u32 	%r1071, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 13;
	shr.b32 	%rhs, %r1000, 19;
	add.u32 	%r1072, %lhs, %rhs;
	}
	shr.u32 	%r1073, %r1000, 10;
	xor.b32  	%r1074, %r1072, %r1073;
	xor.b32  	%r1075, %r1074, %r1071;
	shr.u32 	%r1076, %r438, 7;
	shl.b32 	%r1077, %r427, 1;
	and.b32  	%r1078, %r1077, -33554432;
	or.b32  	%r1079, %r1076, %r1078;
	shr.u32 	%r1080, %r431, 18;
	shl.b32 	%r1081, %r438, 14;
	or.b32  	%r1082, %r1081, %r1080;
	shr.u32 	%r1083, %r438, 3;
	xor.b32  	%r1084, %r1082, %r1083;
	xor.b32  	%r1085, %r1084, %r1079;
	add.s32 	%r1086, %r1085, %r426;
	add.s32 	%r1087, %r1086, %r534;
	add.s32 	%r1088, %r1087, %r1075;
	st.global.u32 	[%r6+180224], %r1088;
	add.s32 	%r1089, %r1088, %r944;
	add.s32 	%r1090, %r1089, %r1070;
	add.s32 	%r1091, %r1090, %r1067;
	add.s32 	%r1092, %r1091, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 30;
	shr.b32 	%rhs, %r1062, 2;
	add.u32 	%r1093, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 19;
	shr.b32 	%rhs, %r1062, 13;
	add.u32 	%r1094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 10;
	shr.b32 	%rhs, %r1062, 22;
	add.u32 	%r1095, %lhs, %rhs;
	}
	xor.b32  	%r1096, %r1095, %r1093;
	xor.b32  	%r1097, %r1096, %r1094;
	and.b32  	%r1098, %r1062, %r1016;
	or.b32  	%r1099, %r1062, %r1016;
	and.b32  	%r1100, %r1099, %r970;
	or.b32  	%r1101, %r1100, %r1098;
	add.s32 	%r1102, %r1092, %r946;
	add.s32 	%r1103, %r1097, %r1101;
	add.s32 	%r1104, %r1103, %r1092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 26;
	shr.b32 	%rhs, %r1102, 6;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 21;
	shr.b32 	%rhs, %r1102, 11;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 7;
	shr.b32 	%rhs, %r1102, 25;
	add.u32 	%r1107, %lhs, %rhs;
	}
	xor.b32  	%r1108, %r1107, %r1105;
	xor.b32  	%r1109, %r1108, %r1106;
	xor.b32  	%r1110, %r1060, %r1014;
	and.b32  	%r1111, %r1102, %r1110;
	xor.b32  	%r1112, %r1111, %r1014;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 15;
	shr.b32 	%rhs, %r1046, 17;
	add.u32 	%r1113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 13;
	shr.b32 	%rhs, %r1046, 19;
	add.u32 	%r1114, %lhs, %rhs;
	}
	shr.u32 	%r1115, %r1046, 10;
	xor.b32  	%r1116, %r1114, %r1115;
	xor.b32  	%r1117, %r1116, %r1113;
	shr.u32 	%r1118, %r450, 7;
	shl.b32 	%r1119, %r439, 1;
	and.b32  	%r1120, %r1119, -33554432;
	or.b32  	%r1121, %r1118, %r1120;
	shr.u32 	%r1122, %r443, 18;
	shl.b32 	%r1123, %r450, 14;
	or.b32  	%r1124, %r1123, %r1122;
	shr.u32 	%r1125, %r450, 3;
	xor.b32  	%r1126, %r1124, %r1125;
	xor.b32  	%r1127, %r1126, %r1121;
	add.s32 	%r1128, %r1127, %r438;
	add.s32 	%r1129, %r1128, %r546;
	add.s32 	%r1130, %r1129, %r1117;
	st.global.u32 	[%r6+184320], %r1130;
	add.s32 	%r1131, %r1130, %r968;
	add.s32 	%r1132, %r1131, %r1112;
	add.s32 	%r1133, %r1132, %r1109;
	add.s32 	%r1134, %r1133, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 30;
	shr.b32 	%rhs, %r1104, 2;
	add.u32 	%r1135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 19;
	shr.b32 	%rhs, %r1104, 13;
	add.u32 	%r1136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 10;
	shr.b32 	%rhs, %r1104, 22;
	add.u32 	%r1137, %lhs, %rhs;
	}
	xor.b32  	%r1138, %r1137, %r1135;
	xor.b32  	%r1139, %r1138, %r1136;
	and.b32  	%r1140, %r1104, %r1062;
	or.b32  	%r1141, %r1104, %r1062;
	and.b32  	%r1142, %r1141, %r1016;
	or.b32  	%r1143, %r1142, %r1140;
	add.s32 	%r1144, %r1134, %r970;
	add.s32 	%r1145, %r1139, %r1143;
	add.s32 	%r1146, %r1145, %r1134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 26;
	shr.b32 	%rhs, %r1144, 6;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 21;
	shr.b32 	%rhs, %r1144, 11;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 7;
	shr.b32 	%rhs, %r1144, 25;
	add.u32 	%r1149, %lhs, %rhs;
	}
	xor.b32  	%r1150, %r1149, %r1147;
	xor.b32  	%r1151, %r1150, %r1148;
	xor.b32  	%r1152, %r1102, %r1060;
	and.b32  	%r1153, %r1144, %r1152;
	xor.b32  	%r1154, %r1153, %r1060;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 15;
	shr.b32 	%rhs, %r1088, 17;
	add.u32 	%r1155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 13;
	shr.b32 	%rhs, %r1088, 19;
	add.u32 	%r1156, %lhs, %rhs;
	}
	shr.u32 	%r1157, %r1088, 10;
	xor.b32  	%r1158, %r1156, %r1157;
	xor.b32  	%r1159, %r1158, %r1155;
	shr.u32 	%r1160, %r462, 7;
	shl.b32 	%r1161, %r451, 1;
	and.b32  	%r1162, %r1161, -33554432;
	or.b32  	%r1163, %r1160, %r1162;
	shr.u32 	%r1164, %r455, 18;
	shl.b32 	%r1165, %r462, 14;
	or.b32  	%r1166, %r1165, %r1164;
	shr.u32 	%r1167, %r462, 3;
	xor.b32  	%r1168, %r1166, %r1167;
	xor.b32  	%r1169, %r1168, %r1163;
	add.s32 	%r1170, %r1169, %r450;
	add.s32 	%r1171, %r1170, %r558;
	add.s32 	%r1172, %r1171, %r1159;
	st.global.u32 	[%r6+188416], %r1172;
	add.s32 	%r1173, %r1172, %r1014;
	add.s32 	%r1174, %r1173, %r1154;
	add.s32 	%r1175, %r1174, %r1151;
	add.s32 	%r1176, %r1175, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 30;
	shr.b32 	%rhs, %r1146, 2;
	add.u32 	%r1177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 19;
	shr.b32 	%rhs, %r1146, 13;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 10;
	shr.b32 	%rhs, %r1146, 22;
	add.u32 	%r1179, %lhs, %rhs;
	}
	xor.b32  	%r1180, %r1179, %r1177;
	xor.b32  	%r1181, %r1180, %r1178;
	and.b32  	%r1182, %r1146, %r1104;
	or.b32  	%r1183, %r1146, %r1104;
	and.b32  	%r1184, %r1183, %r1062;
	or.b32  	%r1185, %r1184, %r1182;
	add.s32 	%r1186, %r1176, %r1016;
	add.s32 	%r1187, %r1181, %r1185;
	add.s32 	%r1188, %r1187, %r1176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1186, 26;
	shr.b32 	%rhs, %r1186, 6;
	add.u32 	%r1189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1186, 21;
	shr.b32 	%rhs, %r1186, 11;
	add.u32 	%r1190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1186, 7;
	shr.b32 	%rhs, %r1186, 25;
	add.u32 	%r1191, %lhs, %rhs;
	}
	xor.b32  	%r1192, %r1191, %r1189;
	xor.b32  	%r1193, %r1192, %r1190;
	xor.b32  	%r1194, %r1144, %r1102;
	and.b32  	%r1195, %r1186, %r1194;
	xor.b32  	%r1196, %r1195, %r1102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 15;
	shr.b32 	%rhs, %r1130, 17;
	add.u32 	%r1197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 13;
	shr.b32 	%rhs, %r1130, 19;
	add.u32 	%r1198, %lhs, %rhs;
	}
	shr.u32 	%r1199, %r1130, 10;
	xor.b32  	%r1200, %r1198, %r1199;
	xor.b32  	%r1201, %r1200, %r1197;
	shr.u32 	%r1202, %r474, 7;
	shl.b32 	%r1203, %r463, 1;
	and.b32  	%r1204, %r1203, -33554432;
	or.b32  	%r1205, %r1202, %r1204;
	shr.u32 	%r1206, %r467, 18;
	shl.b32 	%r1207, %r474, 14;
	or.b32  	%r1208, %r1207, %r1206;
	shr.u32 	%r1209, %r474, 3;
	xor.b32  	%r1210, %r1208, %r1209;
	xor.b32  	%r1211, %r1210, %r1205;
	add.s32 	%r1212, %r1211, %r462;
	add.s32 	%r1213, %r1212, %r568;
	add.s32 	%r1214, %r1213, %r1201;
	st.global.u32 	[%r6+192512], %r1214;
	add.s32 	%r1215, %r1214, %r1060;
	add.s32 	%r1216, %r1215, %r1196;
	add.s32 	%r1217, %r1216, %r1193;
	add.s32 	%r1218, %r1217, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 30;
	shr.b32 	%rhs, %r1188, 2;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 19;
	shr.b32 	%rhs, %r1188, 13;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1188, 10;
	shr.b32 	%rhs, %r1188, 22;
	add.u32 	%r1221, %lhs, %rhs;
	}
	xor.b32  	%r1222, %r1221, %r1219;
	xor.b32  	%r1223, %r1222, %r1220;
	and.b32  	%r1224, %r1188, %r1146;
	or.b32  	%r1225, %r1188, %r1146;
	and.b32  	%r1226, %r1225, %r1104;
	or.b32  	%r1227, %r1226, %r1224;
	add.s32 	%r1228, %r1218, %r1062;
	add.s32 	%r1229, %r1223, %r1227;
	add.s32 	%r1230, %r1229, %r1218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 26;
	shr.b32 	%rhs, %r1228, 6;
	add.u32 	%r1231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 21;
	shr.b32 	%rhs, %r1228, 11;
	add.u32 	%r1232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1228, 7;
	shr.b32 	%rhs, %r1228, 25;
	add.u32 	%r1233, %lhs, %rhs;
	}
	xor.b32  	%r1234, %r1233, %r1231;
	xor.b32  	%r1235, %r1234, %r1232;
	xor.b32  	%r1236, %r1186, %r1144;
	and.b32  	%r1237, %r1228, %r1236;
	xor.b32  	%r1238, %r1237, %r1144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 15;
	shr.b32 	%rhs, %r1172, 17;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 13;
	shr.b32 	%rhs, %r1172, 19;
	add.u32 	%r1240, %lhs, %rhs;
	}
	shr.u32 	%r1241, %r1172, 10;
	xor.b32  	%r1242, %r1240, %r1241;
	xor.b32  	%r1243, %r1242, %r1239;
	shr.u32 	%r1244, %r486, 7;
	shl.b32 	%r1245, %r475, 1;
	and.b32  	%r1246, %r1245, -33554432;
	or.b32  	%r1247, %r1244, %r1246;
	shr.u32 	%r1248, %r479, 18;
	shl.b32 	%r1249, %r486, 14;
	or.b32  	%r1250, %r1249, %r1248;
	shr.u32 	%r1251, %r486, 3;
	xor.b32  	%r1252, %r1250, %r1251;
	xor.b32  	%r1253, %r1252, %r1247;
	add.s32 	%r1254, %r1253, %r474;
	add.s32 	%r1255, %r1254, %r578;
	add.s32 	%r1256, %r1255, %r1243;
	st.global.u32 	[%r6+196608], %r1256;
	add.s32 	%r1257, %r1256, %r1102;
	add.s32 	%r1258, %r1257, %r1238;
	add.s32 	%r1259, %r1258, %r1235;
	add.s32 	%r1260, %r1259, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 30;
	shr.b32 	%rhs, %r1230, 2;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 19;
	shr.b32 	%rhs, %r1230, 13;
	add.u32 	%r1262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1230, 10;
	shr.b32 	%rhs, %r1230, 22;
	add.u32 	%r1263, %lhs, %rhs;
	}
	xor.b32  	%r1264, %r1263, %r1261;
	xor.b32  	%r1265, %r1264, %r1262;
	and.b32  	%r1266, %r1230, %r1188;
	or.b32  	%r1267, %r1230, %r1188;
	and.b32  	%r1268, %r1267, %r1146;
	or.b32  	%r1269, %r1268, %r1266;
	add.s32 	%r1270, %r1260, %r1104;
	add.s32 	%r1271, %r1265, %r1269;
	add.s32 	%r1272, %r1271, %r1260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 26;
	shr.b32 	%rhs, %r1270, 6;
	add.u32 	%r1273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 21;
	shr.b32 	%rhs, %r1270, 11;
	add.u32 	%r1274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1270, 7;
	shr.b32 	%rhs, %r1270, 25;
	add.u32 	%r1275, %lhs, %rhs;
	}
	xor.b32  	%r1276, %r1275, %r1273;
	xor.b32  	%r1277, %r1276, %r1274;
	xor.b32  	%r1278, %r1228, %r1186;
	and.b32  	%r1279, %r1270, %r1278;
	xor.b32  	%r1280, %r1279, %r1186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 15;
	shr.b32 	%rhs, %r1214, 17;
	add.u32 	%r1281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 13;
	shr.b32 	%rhs, %r1214, 19;
	add.u32 	%r1282, %lhs, %rhs;
	}
	shr.u32 	%r1283, %r1214, 10;
	xor.b32  	%r1284, %r1282, %r1283;
	xor.b32  	%r1285, %r1284, %r1281;
	shr.u32 	%r1286, %r498, 7;
	shl.b32 	%r1287, %r487, 1;
	and.b32  	%r1288, %r1287, -33554432;
	or.b32  	%r1289, %r1286, %r1288;
	shr.u32 	%r1290, %r491, 18;
	shl.b32 	%r1291, %r498, 14;
	or.b32  	%r1292, %r1291, %r1290;
	shr.u32 	%r1293, %r498, 3;
	xor.b32  	%r1294, %r1292, %r1293;
	xor.b32  	%r1295, %r1294, %r1289;
	add.s32 	%r1296, %r1295, %r486;
	add.s32 	%r1297, %r1296, %r1000;
	add.s32 	%r1298, %r1297, %r1285;
	st.global.u32 	[%r6+200704], %r1298;
	add.s32 	%r1299, %r1298, %r1144;
	add.s32 	%r1300, %r1299, %r1280;
	add.s32 	%r1301, %r1300, %r1277;
	add.s32 	%r1302, %r1301, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 30;
	shr.b32 	%rhs, %r1272, 2;
	add.u32 	%r1303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 19;
	shr.b32 	%rhs, %r1272, 13;
	add.u32 	%r1304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1272, 10;
	shr.b32 	%rhs, %r1272, 22;
	add.u32 	%r1305, %lhs, %rhs;
	}
	xor.b32  	%r1306, %r1305, %r1303;
	xor.b32  	%r1307, %r1306, %r1304;
	and.b32  	%r1308, %r1272, %r1230;
	or.b32  	%r1309, %r1272, %r1230;
	and.b32  	%r1310, %r1309, %r1188;
	or.b32  	%r1311, %r1310, %r1308;
	add.s32 	%r1312, %r1302, %r1146;
	add.s32 	%r1313, %r1307, %r1311;
	add.s32 	%r1314, %r1313, %r1302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 26;
	shr.b32 	%rhs, %r1312, 6;
	add.u32 	%r1315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 21;
	shr.b32 	%rhs, %r1312, 11;
	add.u32 	%r1316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 7;
	shr.b32 	%rhs, %r1312, 25;
	add.u32 	%r1317, %lhs, %rhs;
	}
	xor.b32  	%r1318, %r1317, %r1315;
	xor.b32  	%r1319, %r1318, %r1316;
	xor.b32  	%r1320, %r1270, %r1228;
	and.b32  	%r1321, %r1312, %r1320;
	xor.b32  	%r1322, %r1321, %r1228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 15;
	shr.b32 	%rhs, %r1256, 17;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 13;
	shr.b32 	%rhs, %r1256, 19;
	add.u32 	%r1324, %lhs, %rhs;
	}
	shr.u32 	%r1325, %r1256, 10;
	xor.b32  	%r1326, %r1324, %r1325;
	xor.b32  	%r1327, %r1326, %r1323;
	shr.u32 	%r1328, %r510, 7;
	shl.b32 	%r1329, %r499, 1;
	and.b32  	%r1330, %r1329, -33554432;
	or.b32  	%r1331, %r1328, %r1330;
	shr.u32 	%r1332, %r503, 18;
	shl.b32 	%r1333, %r510, 14;
	or.b32  	%r1334, %r1333, %r1332;
	shr.u32 	%r1335, %r510, 3;
	xor.b32  	%r1336, %r1334, %r1335;
	xor.b32  	%r1337, %r1336, %r1331;
	add.s32 	%r1338, %r1337, %r498;
	add.s32 	%r1339, %r1338, %r1046;
	add.s32 	%r1340, %r1339, %r1327;
	st.global.u32 	[%r6+204800], %r1340;
	add.s32 	%r1341, %r1340, %r1186;
	add.s32 	%r1342, %r1341, %r1322;
	add.s32 	%r1343, %r1342, %r1319;
	add.s32 	%r1344, %r1343, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 30;
	shr.b32 	%rhs, %r1314, 2;
	add.u32 	%r1345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 19;
	shr.b32 	%rhs, %r1314, 13;
	add.u32 	%r1346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 10;
	shr.b32 	%rhs, %r1314, 22;
	add.u32 	%r1347, %lhs, %rhs;
	}
	xor.b32  	%r1348, %r1347, %r1345;
	xor.b32  	%r1349, %r1348, %r1346;
	and.b32  	%r1350, %r1314, %r1272;
	or.b32  	%r1351, %r1314, %r1272;
	and.b32  	%r1352, %r1351, %r1230;
	or.b32  	%r1353, %r1352, %r1350;
	add.s32 	%r1354, %r1344, %r1188;
	add.s32 	%r1355, %r1349, %r1353;
	add.s32 	%r1356, %r1355, %r1344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 26;
	shr.b32 	%rhs, %r1354, 6;
	add.u32 	%r1357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 21;
	shr.b32 	%rhs, %r1354, 11;
	add.u32 	%r1358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 7;
	shr.b32 	%rhs, %r1354, 25;
	add.u32 	%r1359, %lhs, %rhs;
	}
	xor.b32  	%r1360, %r1359, %r1357;
	xor.b32  	%r1361, %r1360, %r1358;
	xor.b32  	%r1362, %r1312, %r1270;
	and.b32  	%r1363, %r1354, %r1362;
	xor.b32  	%r1364, %r1363, %r1270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 15;
	shr.b32 	%rhs, %r1298, 17;
	add.u32 	%r1365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 13;
	shr.b32 	%rhs, %r1298, 19;
	add.u32 	%r1366, %lhs, %rhs;
	}
	shr.u32 	%r1367, %r1298, 10;
	xor.b32  	%r1368, %r1366, %r1367;
	xor.b32  	%r1369, %r1368, %r1365;
	shr.u32 	%r1370, %r522, 7;
	shl.b32 	%r1371, %r511, 1;
	and.b32  	%r1372, %r1371, -33554432;
	or.b32  	%r1373, %r1370, %r1372;
	shr.u32 	%r1374, %r515, 18;
	shl.b32 	%r1375, %r522, 14;
	or.b32  	%r1376, %r1375, %r1374;
	shr.u32 	%r1377, %r522, 3;
	xor.b32  	%r1378, %r1376, %r1377;
	xor.b32  	%r1379, %r1378, %r1373;
	add.s32 	%r1380, %r1379, %r510;
	add.s32 	%r1381, %r1380, %r1088;
	add.s32 	%r1382, %r1381, %r1369;
	st.global.u32 	[%r6+208896], %r1382;
	add.s32 	%r1383, %r1382, %r1228;
	add.s32 	%r1384, %r1383, %r1364;
	add.s32 	%r1385, %r1384, %r1361;
	add.s32 	%r1386, %r1385, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 30;
	shr.b32 	%rhs, %r1356, 2;
	add.u32 	%r1387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 19;
	shr.b32 	%rhs, %r1356, 13;
	add.u32 	%r1388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 10;
	shr.b32 	%rhs, %r1356, 22;
	add.u32 	%r1389, %lhs, %rhs;
	}
	xor.b32  	%r1390, %r1389, %r1387;
	xor.b32  	%r1391, %r1390, %r1388;
	and.b32  	%r1392, %r1356, %r1314;
	or.b32  	%r1393, %r1356, %r1314;
	and.b32  	%r1394, %r1393, %r1272;
	or.b32  	%r1395, %r1394, %r1392;
	add.s32 	%r1396, %r1386, %r1230;
	add.s32 	%r1397, %r1391, %r1395;
	add.s32 	%r1398, %r1397, %r1386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 26;
	shr.b32 	%rhs, %r1396, 6;
	add.u32 	%r1399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 21;
	shr.b32 	%rhs, %r1396, 11;
	add.u32 	%r1400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 7;
	shr.b32 	%rhs, %r1396, 25;
	add.u32 	%r1401, %lhs, %rhs;
	}
	xor.b32  	%r1402, %r1401, %r1399;
	xor.b32  	%r1403, %r1402, %r1400;
	xor.b32  	%r1404, %r1354, %r1312;
	and.b32  	%r1405, %r1396, %r1404;
	xor.b32  	%r1406, %r1405, %r1312;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1340, 15;
	shr.b32 	%rhs, %r1340, 17;
	add.u32 	%r1407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1340, 13;
	shr.b32 	%rhs, %r1340, 19;
	add.u32 	%r1408, %lhs, %rhs;
	}
	shr.u32 	%r1409, %r1340, 10;
	xor.b32  	%r1410, %r1408, %r1409;
	xor.b32  	%r1411, %r1410, %r1407;
	shr.u32 	%r1412, %r534, 7;
	shl.b32 	%r1413, %r523, 1;
	and.b32  	%r1414, %r1413, -33554432;
	or.b32  	%r1415, %r1412, %r1414;
	shr.u32 	%r1416, %r527, 18;
	shl.b32 	%r1417, %r534, 14;
	or.b32  	%r1418, %r1417, %r1416;
	shr.u32 	%r1419, %r534, 3;
	xor.b32  	%r1420, %r1418, %r1419;
	xor.b32  	%r1421, %r1420, %r1415;
	add.s32 	%r1422, %r1421, %r522;
	add.s32 	%r1423, %r1422, %r1130;
	add.s32 	%r1424, %r1423, %r1411;
	st.global.u32 	[%r6+212992], %r1424;
	add.s32 	%r1425, %r1424, %r1270;
	add.s32 	%r1426, %r1425, %r1406;
	add.s32 	%r1427, %r1426, %r1403;
	add.s32 	%r1428, %r1427, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1398, 30;
	shr.b32 	%rhs, %r1398, 2;
	add.u32 	%r1429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1398, 19;
	shr.b32 	%rhs, %r1398, 13;
	add.u32 	%r1430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1398, 10;
	shr.b32 	%rhs, %r1398, 22;
	add.u32 	%r1431, %lhs, %rhs;
	}
	xor.b32  	%r1432, %r1431, %r1429;
	xor.b32  	%r1433, %r1432, %r1430;
	and.b32  	%r1434, %r1398, %r1356;
	or.b32  	%r1435, %r1398, %r1356;
	and.b32  	%r1436, %r1435, %r1314;
	or.b32  	%r1437, %r1436, %r1434;
	add.s32 	%r1438, %r1428, %r1272;
	add.s32 	%r1439, %r1433, %r1437;
	add.s32 	%r1440, %r1439, %r1428;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 26;
	shr.b32 	%rhs, %r1438, 6;
	add.u32 	%r1441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 21;
	shr.b32 	%rhs, %r1438, 11;
	add.u32 	%r1442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1438, 7;
	shr.b32 	%rhs, %r1438, 25;
	add.u32 	%r1443, %lhs, %rhs;
	}
	xor.b32  	%r1444, %r1443, %r1441;
	xor.b32  	%r1445, %r1444, %r1442;
	xor.b32  	%r1446, %r1396, %r1354;
	and.b32  	%r1447, %r1438, %r1446;
	xor.b32  	%r1448, %r1447, %r1354;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1382, 15;
	shr.b32 	%rhs, %r1382, 17;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1382, 13;
	shr.b32 	%rhs, %r1382, 19;
	add.u32 	%r1450, %lhs, %rhs;
	}
	shr.u32 	%r1451, %r1382, 10;
	xor.b32  	%r1452, %r1450, %r1451;
	xor.b32  	%r1453, %r1452, %r1449;
	shr.u32 	%r1454, %r546, 7;
	shl.b32 	%r1455, %r535, 1;
	and.b32  	%r1456, %r1455, -33554432;
	or.b32  	%r1457, %r1454, %r1456;
	shr.u32 	%r1458, %r539, 18;
	shl.b32 	%r1459, %r546, 14;
	or.b32  	%r1460, %r1459, %r1458;
	shr.u32 	%r1461, %r546, 3;
	xor.b32  	%r1462, %r1460, %r1461;
	xor.b32  	%r1463, %r1462, %r1457;
	add.s32 	%r1464, %r1463, %r534;
	add.s32 	%r1465, %r1464, %r1172;
	add.s32 	%r1466, %r1465, %r1453;
	st.global.u32 	[%r6+217088], %r1466;
	add.s32 	%r1467, %r1466, %r1312;
	add.s32 	%r1468, %r1467, %r1448;
	add.s32 	%r1469, %r1468, %r1445;
	add.s32 	%r1470, %r1469, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 30;
	shr.b32 	%rhs, %r1440, 2;
	add.u32 	%r1471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 19;
	shr.b32 	%rhs, %r1440, 13;
	add.u32 	%r1472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1440, 10;
	shr.b32 	%rhs, %r1440, 22;
	add.u32 	%r1473, %lhs, %rhs;
	}
	xor.b32  	%r1474, %r1473, %r1471;
	xor.b32  	%r1475, %r1474, %r1472;
	and.b32  	%r1476, %r1440, %r1398;
	or.b32  	%r1477, %r1440, %r1398;
	and.b32  	%r1478, %r1477, %r1356;
	or.b32  	%r1479, %r1478, %r1476;
	add.s32 	%r1480, %r1470, %r1314;
	add.s32 	%r1481, %r1475, %r1479;
	add.s32 	%r1482, %r1481, %r1470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1480, 26;
	shr.b32 	%rhs, %r1480, 6;
	add.u32 	%r1483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1480, 21;
	shr.b32 	%rhs, %r1480, 11;
	add.u32 	%r1484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1480, 7;
	shr.b32 	%rhs, %r1480, 25;
	add.u32 	%r1485, %lhs, %rhs;
	}
	xor.b32  	%r1486, %r1485, %r1483;
	xor.b32  	%r1487, %r1486, %r1484;
	xor.b32  	%r1488, %r1438, %r1396;
	and.b32  	%r1489, %r1480, %r1488;
	xor.b32  	%r1490, %r1489, %r1396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 15;
	shr.b32 	%rhs, %r1424, 17;
	add.u32 	%r1491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 13;
	shr.b32 	%rhs, %r1424, 19;
	add.u32 	%r1492, %lhs, %rhs;
	}
	shr.u32 	%r1493, %r1424, 10;
	xor.b32  	%r1494, %r1492, %r1493;
	xor.b32  	%r1495, %r1494, %r1491;
	shr.u32 	%r1496, %r558, 7;
	shl.b32 	%r1497, %r547, 1;
	and.b32  	%r1498, %r1497, -33554432;
	or.b32  	%r1499, %r1496, %r1498;
	shr.u32 	%r1500, %r551, 18;
	shl.b32 	%r1501, %r558, 14;
	or.b32  	%r1502, %r1501, %r1500;
	shr.u32 	%r1503, %r558, 3;
	xor.b32  	%r1504, %r1502, %r1503;
	xor.b32  	%r1505, %r1504, %r1499;
	add.s32 	%r1506, %r1505, %r546;
	add.s32 	%r1507, %r1506, %r1214;
	add.s32 	%r1508, %r1507, %r1495;
	st.global.u32 	[%r6+221184], %r1508;
	add.s32 	%r1509, %r1508, %r1354;
	add.s32 	%r1510, %r1509, %r1490;
	add.s32 	%r1511, %r1510, %r1487;
	add.s32 	%r1512, %r1511, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 30;
	shr.b32 	%rhs, %r1482, 2;
	add.u32 	%r1513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 19;
	shr.b32 	%rhs, %r1482, 13;
	add.u32 	%r1514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 10;
	shr.b32 	%rhs, %r1482, 22;
	add.u32 	%r1515, %lhs, %rhs;
	}
	xor.b32  	%r1516, %r1515, %r1513;
	xor.b32  	%r1517, %r1516, %r1514;
	and.b32  	%r1518, %r1482, %r1440;
	or.b32  	%r1519, %r1482, %r1440;
	and.b32  	%r1520, %r1519, %r1398;
	or.b32  	%r1521, %r1520, %r1518;
	add.s32 	%r1522, %r1512, %r1356;
	add.s32 	%r1523, %r1517, %r1521;
	add.s32 	%r1524, %r1523, %r1512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 26;
	shr.b32 	%rhs, %r1522, 6;
	add.u32 	%r1525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 21;
	shr.b32 	%rhs, %r1522, 11;
	add.u32 	%r1526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1522, 7;
	shr.b32 	%rhs, %r1522, 25;
	add.u32 	%r1527, %lhs, %rhs;
	}
	xor.b32  	%r1528, %r1527, %r1525;
	xor.b32  	%r1529, %r1528, %r1526;
	xor.b32  	%r1530, %r1480, %r1438;
	and.b32  	%r1531, %r1522, %r1530;
	xor.b32  	%r1532, %r1531, %r1438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 15;
	shr.b32 	%rhs, %r1466, 17;
	add.u32 	%r1533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 13;
	shr.b32 	%rhs, %r1466, 19;
	add.u32 	%r1534, %lhs, %rhs;
	}
	shr.u32 	%r1535, %r1466, 10;
	xor.b32  	%r1536, %r1534, %r1535;
	xor.b32  	%r1537, %r1536, %r1533;
	shr.u32 	%r1538, %r568, 7;
	shl.b32 	%r1539, %r559, 1;
	and.b32  	%r1540, %r1539, -33554432;
	or.b32  	%r1541, %r1538, %r1540;
	shr.u32 	%r1542, %r567, 18;
	shl.b32 	%r1543, %r568, 14;
	or.b32  	%r1544, %r1543, %r1542;
	shr.u32 	%r1545, %r568, 3;
	xor.b32  	%r1546, %r1544, %r1545;
	xor.b32  	%r1547, %r1546, %r1541;
	add.s32 	%r1548, %r1547, %r558;
	add.s32 	%r1549, %r1548, %r1256;
	add.s32 	%r1550, %r1549, %r1537;
	st.global.u32 	[%r6+225280], %r1550;
	add.s32 	%r1551, %r1550, %r1396;
	add.s32 	%r1552, %r1551, %r1532;
	add.s32 	%r1553, %r1552, %r1529;
	add.s32 	%r1554, %r1553, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 30;
	shr.b32 	%rhs, %r1524, 2;
	add.u32 	%r1555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 19;
	shr.b32 	%rhs, %r1524, 13;
	add.u32 	%r1556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1524, 10;
	shr.b32 	%rhs, %r1524, 22;
	add.u32 	%r1557, %lhs, %rhs;
	}
	xor.b32  	%r1558, %r1557, %r1555;
	xor.b32  	%r1559, %r1558, %r1556;
	and.b32  	%r1560, %r1524, %r1482;
	or.b32  	%r1561, %r1524, %r1482;
	and.b32  	%r1562, %r1561, %r1440;
	or.b32  	%r1563, %r1562, %r1560;
	add.s32 	%r1564, %r1554, %r1398;
	add.s32 	%r1565, %r1559, %r1563;
	add.s32 	%r1566, %r1565, %r1554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 26;
	shr.b32 	%rhs, %r1564, 6;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 21;
	shr.b32 	%rhs, %r1564, 11;
	add.u32 	%r1568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1564, 7;
	shr.b32 	%rhs, %r1564, 25;
	add.u32 	%r1569, %lhs, %rhs;
	}
	xor.b32  	%r1570, %r1569, %r1567;
	xor.b32  	%r1571, %r1570, %r1568;
	xor.b32  	%r1572, %r1522, %r1480;
	and.b32  	%r1573, %r1564, %r1572;
	xor.b32  	%r1574, %r1573, %r1480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 15;
	shr.b32 	%rhs, %r1508, 17;
	add.u32 	%r1575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 13;
	shr.b32 	%rhs, %r1508, 19;
	add.u32 	%r1576, %lhs, %rhs;
	}
	shr.u32 	%r1577, %r1508, 10;
	xor.b32  	%r1578, %r1576, %r1577;
	xor.b32  	%r1579, %r1578, %r1575;
	shr.u32 	%r1580, %r578, 7;
	shl.b32 	%r1581, %r569, 1;
	and.b32  	%r1582, %r1581, -33554432;
	or.b32  	%r1583, %r1580, %r1582;
	shr.u32 	%r1584, %r577, 18;
	shl.b32 	%r1585, %r578, 14;
	or.b32  	%r1586, %r1585, %r1584;
	shr.u32 	%r1587, %r578, 3;
	xor.b32  	%r1588, %r1586, %r1587;
	xor.b32  	%r1589, %r1588, %r1583;
	add.s32 	%r1590, %r1589, %r568;
	add.s32 	%r1591, %r1590, %r1298;
	add.s32 	%r1592, %r1591, %r1579;
	st.global.u32 	[%r6+229376], %r1592;
	add.s32 	%r1593, %r1592, %r1438;
	add.s32 	%r1594, %r1593, %r1574;
	add.s32 	%r1595, %r1594, %r1571;
	add.s32 	%r1596, %r1595, 113926993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 30;
	shr.b32 	%rhs, %r1566, 2;
	add.u32 	%r1597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 19;
	shr.b32 	%rhs, %r1566, 13;
	add.u32 	%r1598, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 10;
	shr.b32 	%rhs, %r1566, 22;
	add.u32 	%r1599, %lhs, %rhs;
	}
	xor.b32  	%r1600, %r1599, %r1597;
	xor.b32  	%r1601, %r1600, %r1598;
	and.b32  	%r1602, %r1566, %r1524;
	or.b32  	%r1603, %r1566, %r1524;
	and.b32  	%r1604, %r1603, %r1482;
	or.b32  	%r1605, %r1604, %r1602;
	add.s32 	%r1606, %r1596, %r1440;
	add.s32 	%r1607, %r1601, %r1605;
	add.s32 	%r1608, %r1607, %r1596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 26;
	shr.b32 	%rhs, %r1606, 6;
	add.u32 	%r1609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 21;
	shr.b32 	%rhs, %r1606, 11;
	add.u32 	%r1610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 7;
	shr.b32 	%rhs, %r1606, 25;
	add.u32 	%r1611, %lhs, %rhs;
	}
	xor.b32  	%r1612, %r1611, %r1609;
	xor.b32  	%r1613, %r1612, %r1610;
	xor.b32  	%r1614, %r1564, %r1522;
	and.b32  	%r1615, %r1606, %r1614;
	xor.b32  	%r1616, %r1615, %r1522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 15;
	shr.b32 	%rhs, %r1550, 17;
	add.u32 	%r1617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 13;
	shr.b32 	%rhs, %r1550, 19;
	add.u32 	%r1618, %lhs, %rhs;
	}
	shr.u32 	%r1619, %r1550, 10;
	xor.b32  	%r1620, %r1618, %r1619;
	xor.b32  	%r1621, %r1620, %r1617;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 25;
	shr.b32 	%rhs, %r1000, 7;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 14;
	shr.b32 	%rhs, %r1000, 18;
	add.u32 	%r1623, %lhs, %rhs;
	}
	shr.u32 	%r1624, %r1000, 3;
	xor.b32  	%r1625, %r1623, %r1624;
	xor.b32  	%r1626, %r1625, %r1622;
	add.s32 	%r1627, %r1626, %r578;
	add.s32 	%r1628, %r1627, %r1340;
	add.s32 	%r1629, %r1628, %r1621;
	st.global.u32 	[%r6+233472], %r1629;
	add.s32 	%r1630, %r1629, %r1480;
	add.s32 	%r1631, %r1630, %r1616;
	add.s32 	%r1632, %r1631, %r1613;
	add.s32 	%r1633, %r1632, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 30;
	shr.b32 	%rhs, %r1608, 2;
	add.u32 	%r1634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 19;
	shr.b32 	%rhs, %r1608, 13;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 10;
	shr.b32 	%rhs, %r1608, 22;
	add.u32 	%r1636, %lhs, %rhs;
	}
	xor.b32  	%r1637, %r1636, %r1634;
	xor.b32  	%r1638, %r1637, %r1635;
	and.b32  	%r1639, %r1608, %r1566;
	or.b32  	%r1640, %r1608, %r1566;
	and.b32  	%r1641, %r1640, %r1524;
	or.b32  	%r1642, %r1641, %r1639;
	add.s32 	%r1643, %r1633, %r1482;
	add.s32 	%r1644, %r1638, %r1642;
	add.s32 	%r1645, %r1644, %r1633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 26;
	shr.b32 	%rhs, %r1643, 6;
	add.u32 	%r1646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 21;
	shr.b32 	%rhs, %r1643, 11;
	add.u32 	%r1647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1643, 7;
	shr.b32 	%rhs, %r1643, 25;
	add.u32 	%r1648, %lhs, %rhs;
	}
	xor.b32  	%r1649, %r1648, %r1646;
	xor.b32  	%r1650, %r1649, %r1647;
	xor.b32  	%r1651, %r1606, %r1564;
	and.b32  	%r1652, %r1643, %r1651;
	xor.b32  	%r1653, %r1652, %r1564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 15;
	shr.b32 	%rhs, %r1592, 17;
	add.u32 	%r1654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 13;
	shr.b32 	%rhs, %r1592, 19;
	add.u32 	%r1655, %lhs, %rhs;
	}
	shr.u32 	%r1656, %r1592, 10;
	xor.b32  	%r1657, %r1655, %r1656;
	xor.b32  	%r1658, %r1657, %r1654;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 25;
	shr.b32 	%rhs, %r1046, 7;
	add.u32 	%r1659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 14;
	shr.b32 	%rhs, %r1046, 18;
	add.u32 	%r1660, %lhs, %rhs;
	}
	shr.u32 	%r1661, %r1046, 3;
	xor.b32  	%r1662, %r1660, %r1661;
	xor.b32  	%r1663, %r1662, %r1659;
	add.s32 	%r1664, %r1663, %r1000;
	add.s32 	%r1665, %r1664, %r1382;
	add.s32 	%r1666, %r1665, %r1658;
	st.global.u32 	[%r6+237568], %r1666;
	add.s32 	%r1667, %r1666, %r1522;
	add.s32 	%r1668, %r1667, %r1653;
	add.s32 	%r1669, %r1668, %r1650;
	add.s32 	%r1670, %r1669, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 30;
	shr.b32 	%rhs, %r1645, 2;
	add.u32 	%r1671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 19;
	shr.b32 	%rhs, %r1645, 13;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1645, 10;
	shr.b32 	%rhs, %r1645, 22;
	add.u32 	%r1673, %lhs, %rhs;
	}
	xor.b32  	%r1674, %r1673, %r1671;
	xor.b32  	%r1675, %r1674, %r1672;
	and.b32  	%r1676, %r1645, %r1608;
	or.b32  	%r1677, %r1645, %r1608;
	and.b32  	%r1678, %r1677, %r1566;
	or.b32  	%r1679, %r1678, %r1676;
	add.s32 	%r1680, %r1670, %r1524;
	add.s32 	%r1681, %r1675, %r1679;
	add.s32 	%r1682, %r1681, %r1670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 26;
	shr.b32 	%rhs, %r1680, 6;
	add.u32 	%r1683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 21;
	shr.b32 	%rhs, %r1680, 11;
	add.u32 	%r1684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1680, 7;
	shr.b32 	%rhs, %r1680, 25;
	add.u32 	%r1685, %lhs, %rhs;
	}
	xor.b32  	%r1686, %r1685, %r1683;
	xor.b32  	%r1687, %r1686, %r1684;
	xor.b32  	%r1688, %r1643, %r1606;
	and.b32  	%r1689, %r1680, %r1688;
	xor.b32  	%r1690, %r1689, %r1606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 15;
	shr.b32 	%rhs, %r1629, 17;
	add.u32 	%r1691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 13;
	shr.b32 	%rhs, %r1629, 19;
	add.u32 	%r1692, %lhs, %rhs;
	}
	shr.u32 	%r1693, %r1629, 10;
	xor.b32  	%r1694, %r1692, %r1693;
	xor.b32  	%r1695, %r1694, %r1691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 25;
	shr.b32 	%rhs, %r1088, 7;
	add.u32 	%r1696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 14;
	shr.b32 	%rhs, %r1088, 18;
	add.u32 	%r1697, %lhs, %rhs;
	}
	shr.u32 	%r1698, %r1088, 3;
	xor.b32  	%r1699, %r1697, %r1698;
	xor.b32  	%r1700, %r1699, %r1696;
	add.s32 	%r1701, %r1700, %r1046;
	add.s32 	%r1702, %r1701, %r1424;
	add.s32 	%r1703, %r1702, %r1695;
	st.global.u32 	[%r6+241664], %r1703;
	add.s32 	%r1704, %r1703, %r1564;
	add.s32 	%r1705, %r1704, %r1690;
	add.s32 	%r1706, %r1705, %r1687;
	add.s32 	%r1707, %r1706, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 30;
	shr.b32 	%rhs, %r1682, 2;
	add.u32 	%r1708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 19;
	shr.b32 	%rhs, %r1682, 13;
	add.u32 	%r1709, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1682, 10;
	shr.b32 	%rhs, %r1682, 22;
	add.u32 	%r1710, %lhs, %rhs;
	}
	xor.b32  	%r1711, %r1710, %r1708;
	xor.b32  	%r1712, %r1711, %r1709;
	and.b32  	%r1713, %r1682, %r1645;
	or.b32  	%r1714, %r1682, %r1645;
	and.b32  	%r1715, %r1714, %r1608;
	or.b32  	%r1716, %r1715, %r1713;
	add.s32 	%r1717, %r1707, %r1566;
	add.s32 	%r1718, %r1712, %r1716;
	add.s32 	%r1719, %r1718, %r1707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1717, 26;
	shr.b32 	%rhs, %r1717, 6;
	add.u32 	%r1720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1717, 21;
	shr.b32 	%rhs, %r1717, 11;
	add.u32 	%r1721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1717, 7;
	shr.b32 	%rhs, %r1717, 25;
	add.u32 	%r1722, %lhs, %rhs;
	}
	xor.b32  	%r1723, %r1722, %r1720;
	xor.b32  	%r1724, %r1723, %r1721;
	xor.b32  	%r1725, %r1680, %r1643;
	and.b32  	%r1726, %r1717, %r1725;
	xor.b32  	%r1727, %r1726, %r1643;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 15;
	shr.b32 	%rhs, %r1666, 17;
	add.u32 	%r1728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 13;
	shr.b32 	%rhs, %r1666, 19;
	add.u32 	%r1729, %lhs, %rhs;
	}
	shr.u32 	%r1730, %r1666, 10;
	xor.b32  	%r1731, %r1729, %r1730;
	xor.b32  	%r1732, %r1731, %r1728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 25;
	shr.b32 	%rhs, %r1130, 7;
	add.u32 	%r1733, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1130, 14;
	shr.b32 	%rhs, %r1130, 18;
	add.u32 	%r1734, %lhs, %rhs;
	}
	shr.u32 	%r1735, %r1130, 3;
	xor.b32  	%r1736, %r1734, %r1735;
	xor.b32  	%r1737, %r1736, %r1733;
	add.s32 	%r1738, %r1737, %r1088;
	add.s32 	%r1739, %r1738, %r1466;
	add.s32 	%r1740, %r1739, %r1732;
	st.global.u32 	[%r6+245760], %r1740;
	add.s32 	%r1741, %r1740, %r1606;
	add.s32 	%r1742, %r1741, %r1727;
	add.s32 	%r1743, %r1742, %r1724;
	add.s32 	%r1744, %r1743, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 30;
	shr.b32 	%rhs, %r1719, 2;
	add.u32 	%r1745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 19;
	shr.b32 	%rhs, %r1719, 13;
	add.u32 	%r1746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1719, 10;
	shr.b32 	%rhs, %r1719, 22;
	add.u32 	%r1747, %lhs, %rhs;
	}
	xor.b32  	%r1748, %r1747, %r1745;
	xor.b32  	%r1749, %r1748, %r1746;
	and.b32  	%r1750, %r1719, %r1682;
	or.b32  	%r1751, %r1719, %r1682;
	and.b32  	%r1752, %r1751, %r1645;
	or.b32  	%r1753, %r1752, %r1750;
	add.s32 	%r1754, %r1744, %r1608;
	add.s32 	%r1755, %r1749, %r1753;
	add.s32 	%r1756, %r1755, %r1744;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 26;
	shr.b32 	%rhs, %r1754, 6;
	add.u32 	%r1757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 21;
	shr.b32 	%rhs, %r1754, 11;
	add.u32 	%r1758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 7;
	shr.b32 	%rhs, %r1754, 25;
	add.u32 	%r1759, %lhs, %rhs;
	}
	xor.b32  	%r1760, %r1759, %r1757;
	xor.b32  	%r1761, %r1760, %r1758;
	xor.b32  	%r1762, %r1717, %r1680;
	and.b32  	%r1763, %r1754, %r1762;
	xor.b32  	%r1764, %r1763, %r1680;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1703, 15;
	shr.b32 	%rhs, %r1703, 17;
	add.u32 	%r1765, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1703, 13;
	shr.b32 	%rhs, %r1703, 19;
	add.u32 	%r1766, %lhs, %rhs;
	}
	shr.u32 	%r1767, %r1703, 10;
	xor.b32  	%r1768, %r1766, %r1767;
	xor.b32  	%r1769, %r1768, %r1765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 25;
	shr.b32 	%rhs, %r1172, 7;
	add.u32 	%r1770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 14;
	shr.b32 	%rhs, %r1172, 18;
	add.u32 	%r1771, %lhs, %rhs;
	}
	shr.u32 	%r1772, %r1172, 3;
	xor.b32  	%r1773, %r1771, %r1772;
	xor.b32  	%r1774, %r1773, %r1770;
	add.s32 	%r1775, %r1774, %r1130;
	add.s32 	%r1776, %r1775, %r1508;
	add.s32 	%r1777, %r1776, %r1769;
	st.global.u32 	[%r6+249856], %r1777;
	add.s32 	%r1778, %r1777, %r1643;
	add.s32 	%r1779, %r1778, %r1764;
	add.s32 	%r1780, %r1779, %r1761;
	add.s32 	%r1781, %r1780, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 30;
	shr.b32 	%rhs, %r1756, 2;
	add.u32 	%r1782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 19;
	shr.b32 	%rhs, %r1756, 13;
	add.u32 	%r1783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 10;
	shr.b32 	%rhs, %r1756, 22;
	add.u32 	%r1784, %lhs, %rhs;
	}
	xor.b32  	%r1785, %r1784, %r1782;
	xor.b32  	%r1786, %r1785, %r1783;
	and.b32  	%r1787, %r1756, %r1719;
	or.b32  	%r1788, %r1756, %r1719;
	and.b32  	%r1789, %r1788, %r1682;
	or.b32  	%r1790, %r1789, %r1787;
	add.s32 	%r1791, %r1781, %r1645;
	add.s32 	%r1792, %r1786, %r1790;
	add.s32 	%r1793, %r1792, %r1781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1791, 26;
	shr.b32 	%rhs, %r1791, 6;
	add.u32 	%r1794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1791, 21;
	shr.b32 	%rhs, %r1791, 11;
	add.u32 	%r1795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1791, 7;
	shr.b32 	%rhs, %r1791, 25;
	add.u32 	%r1796, %lhs, %rhs;
	}
	xor.b32  	%r1797, %r1796, %r1794;
	xor.b32  	%r1798, %r1797, %r1795;
	xor.b32  	%r1799, %r1754, %r1717;
	and.b32  	%r1800, %r1791, %r1799;
	xor.b32  	%r1801, %r1800, %r1717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 15;
	shr.b32 	%rhs, %r1740, 17;
	add.u32 	%r1802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 13;
	shr.b32 	%rhs, %r1740, 19;
	add.u32 	%r1803, %lhs, %rhs;
	}
	shr.u32 	%r1804, %r1740, 10;
	xor.b32  	%r1805, %r1803, %r1804;
	xor.b32  	%r1806, %r1805, %r1802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 25;
	shr.b32 	%rhs, %r1214, 7;
	add.u32 	%r1807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 14;
	shr.b32 	%rhs, %r1214, 18;
	add.u32 	%r1808, %lhs, %rhs;
	}
	shr.u32 	%r1809, %r1214, 3;
	xor.b32  	%r1810, %r1808, %r1809;
	xor.b32  	%r1811, %r1810, %r1807;
	add.s32 	%r1812, %r1811, %r1172;
	add.s32 	%r1813, %r1812, %r1550;
	add.s32 	%r1814, %r1813, %r1806;
	st.global.u32 	[%r6+253952], %r1814;
	add.s32 	%r1815, %r1814, %r1680;
	add.s32 	%r1816, %r1815, %r1801;
	add.s32 	%r1817, %r1816, %r1798;
	add.s32 	%r1818, %r1817, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 30;
	shr.b32 	%rhs, %r1793, 2;
	add.u32 	%r1819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 19;
	shr.b32 	%rhs, %r1793, 13;
	add.u32 	%r1820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1793, 10;
	shr.b32 	%rhs, %r1793, 22;
	add.u32 	%r1821, %lhs, %rhs;
	}
	xor.b32  	%r1822, %r1821, %r1819;
	xor.b32  	%r1823, %r1822, %r1820;
	and.b32  	%r1824, %r1793, %r1756;
	or.b32  	%r1825, %r1793, %r1756;
	and.b32  	%r1826, %r1825, %r1719;
	or.b32  	%r1827, %r1826, %r1824;
	add.s32 	%r1828, %r1818, %r1682;
	add.s32 	%r1829, %r1823, %r1827;
	add.s32 	%r1830, %r1829, %r1818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1828, 26;
	shr.b32 	%rhs, %r1828, 6;
	add.u32 	%r1831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1828, 21;
	shr.b32 	%rhs, %r1828, 11;
	add.u32 	%r1832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1828, 7;
	shr.b32 	%rhs, %r1828, 25;
	add.u32 	%r1833, %lhs, %rhs;
	}
	xor.b32  	%r1834, %r1833, %r1831;
	xor.b32  	%r1835, %r1834, %r1832;
	xor.b32  	%r1836, %r1791, %r1754;
	and.b32  	%r1837, %r1828, %r1836;
	xor.b32  	%r1838, %r1837, %r1754;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1777, 15;
	shr.b32 	%rhs, %r1777, 17;
	add.u32 	%r1839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1777, 13;
	shr.b32 	%rhs, %r1777, 19;
	add.u32 	%r1840, %lhs, %rhs;
	}
	shr.u32 	%r1841, %r1777, 10;
	xor.b32  	%r1842, %r1840, %r1841;
	xor.b32  	%r1843, %r1842, %r1839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 25;
	shr.b32 	%rhs, %r1256, 7;
	add.u32 	%r1844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 14;
	shr.b32 	%rhs, %r1256, 18;
	add.u32 	%r1845, %lhs, %rhs;
	}
	shr.u32 	%r1846, %r1256, 3;
	xor.b32  	%r1847, %r1845, %r1846;
	xor.b32  	%r1848, %r1847, %r1844;
	add.s32 	%r1849, %r1848, %r1214;
	add.s32 	%r1850, %r1849, %r1592;
	add.s32 	%r1851, %r1850, %r1843;
	st.global.u32 	[%r6+258048], %r1851;
	add.s32 	%r1852, %r1851, %r1717;
	add.s32 	%r1853, %r1852, %r1838;
	add.s32 	%r1854, %r1853, %r1835;
	add.s32 	%r1855, %r1854, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 30;
	shr.b32 	%rhs, %r1830, 2;
	add.u32 	%r1856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 19;
	shr.b32 	%rhs, %r1830, 13;
	add.u32 	%r1857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1830, 10;
	shr.b32 	%rhs, %r1830, 22;
	add.u32 	%r1858, %lhs, %rhs;
	}
	xor.b32  	%r1859, %r1858, %r1856;
	xor.b32  	%r1860, %r1859, %r1857;
	and.b32  	%r1861, %r1830, %r1793;
	or.b32  	%r1862, %r1830, %r1793;
	and.b32  	%r1863, %r1862, %r1756;
	or.b32  	%r1864, %r1863, %r1861;
	add.s32 	%r1865, %r1855, %r1719;
	add.s32 	%r1866, %r1860, %r1864;
	add.s32 	%r1867, %r1866, %r1855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1865, 26;
	shr.b32 	%rhs, %r1865, 6;
	add.u32 	%r1868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1865, 21;
	shr.b32 	%rhs, %r1865, 11;
	add.u32 	%r1869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1865, 7;
	shr.b32 	%rhs, %r1865, 25;
	add.u32 	%r1870, %lhs, %rhs;
	}
	xor.b32  	%r1871, %r1870, %r1868;
	xor.b32  	%r1872, %r1871, %r1869;
	xor.b32  	%r1873, %r1828, %r1791;
	and.b32  	%r1874, %r1865, %r1873;
	xor.b32  	%r1875, %r1874, %r1791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 15;
	shr.b32 	%rhs, %r1814, 17;
	add.u32 	%r1876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 13;
	shr.b32 	%rhs, %r1814, 19;
	add.u32 	%r1877, %lhs, %rhs;
	}
	shr.u32 	%r1878, %r1814, 10;
	xor.b32  	%r1879, %r1877, %r1878;
	xor.b32  	%r1880, %r1879, %r1876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 25;
	shr.b32 	%rhs, %r1298, 7;
	add.u32 	%r1881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 14;
	shr.b32 	%rhs, %r1298, 18;
	add.u32 	%r1882, %lhs, %rhs;
	}
	shr.u32 	%r1883, %r1298, 3;
	xor.b32  	%r1884, %r1882, %r1883;
	xor.b32  	%r1885, %r1884, %r1881;
	add.s32 	%r1886, %r1885, %r1256;
	add.s32 	%r1887, %r1886, %r1629;
	add.s32 	%r1888, %r1887, %r1880;
	st.global.u32 	[%r6+262144], %r1888;
	add.s32 	%r1889, %r1888, %r1754;
	add.s32 	%r1890, %r1889, %r1875;
	add.s32 	%r1891, %r1890, %r1872;
	add.s32 	%r1892, %r1891, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 30;
	shr.b32 	%rhs, %r1867, 2;
	add.u32 	%r1893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 19;
	shr.b32 	%rhs, %r1867, 13;
	add.u32 	%r1894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1867, 10;
	shr.b32 	%rhs, %r1867, 22;
	add.u32 	%r1895, %lhs, %rhs;
	}
	xor.b32  	%r1896, %r1895, %r1893;
	xor.b32  	%r1897, %r1896, %r1894;
	and.b32  	%r1898, %r1867, %r1830;
	or.b32  	%r1899, %r1867, %r1830;
	and.b32  	%r1900, %r1899, %r1793;
	or.b32  	%r1901, %r1900, %r1898;
	add.s32 	%r1902, %r1892, %r1756;
	add.s32 	%r1903, %r1897, %r1901;
	add.s32 	%r1904, %r1903, %r1892;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1902, 26;
	shr.b32 	%rhs, %r1902, 6;
	add.u32 	%r1905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1902, 21;
	shr.b32 	%rhs, %r1902, 11;
	add.u32 	%r1906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1902, 7;
	shr.b32 	%rhs, %r1902, 25;
	add.u32 	%r1907, %lhs, %rhs;
	}
	xor.b32  	%r1908, %r1907, %r1905;
	xor.b32  	%r1909, %r1908, %r1906;
	xor.b32  	%r1910, %r1865, %r1828;
	and.b32  	%r1911, %r1902, %r1910;
	xor.b32  	%r1912, %r1911, %r1828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 15;
	shr.b32 	%rhs, %r1851, 17;
	add.u32 	%r1913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 13;
	shr.b32 	%rhs, %r1851, 19;
	add.u32 	%r1914, %lhs, %rhs;
	}
	shr.u32 	%r1915, %r1851, 10;
	xor.b32  	%r1916, %r1914, %r1915;
	xor.b32  	%r1917, %r1916, %r1913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1340, 25;
	shr.b32 	%rhs, %r1340, 7;
	add.u32 	%r1918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1340, 14;
	shr.b32 	%rhs, %r1340, 18;
	add.u32 	%r1919, %lhs, %rhs;
	}
	shr.u32 	%r1920, %r1340, 3;
	xor.b32  	%r1921, %r1919, %r1920;
	xor.b32  	%r1922, %r1921, %r1918;
	add.s32 	%r1923, %r1922, %r1298;
	add.s32 	%r1924, %r1923, %r1666;
	add.s32 	%r1925, %r1924, %r1917;
	st.global.u32 	[%r6+266240], %r1925;
	add.s32 	%r1926, %r1925, %r1791;
	add.s32 	%r1927, %r1926, %r1912;
	add.s32 	%r1928, %r1927, %r1909;
	add.s32 	%r1929, %r1928, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1904, 30;
	shr.b32 	%rhs, %r1904, 2;
	add.u32 	%r1930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1904, 19;
	shr.b32 	%rhs, %r1904, 13;
	add.u32 	%r1931, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1904, 10;
	shr.b32 	%rhs, %r1904, 22;
	add.u32 	%r1932, %lhs, %rhs;
	}
	xor.b32  	%r1933, %r1932, %r1930;
	xor.b32  	%r1934, %r1933, %r1931;
	and.b32  	%r1935, %r1904, %r1867;
	or.b32  	%r1936, %r1904, %r1867;
	and.b32  	%r1937, %r1936, %r1830;
	or.b32  	%r1938, %r1937, %r1935;
	add.s32 	%r1939, %r1929, %r1793;
	add.s32 	%r1940, %r1934, %r1938;
	add.s32 	%r1941, %r1940, %r1929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 26;
	shr.b32 	%rhs, %r1939, 6;
	add.u32 	%r1942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 21;
	shr.b32 	%rhs, %r1939, 11;
	add.u32 	%r1943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 7;
	shr.b32 	%rhs, %r1939, 25;
	add.u32 	%r1944, %lhs, %rhs;
	}
	xor.b32  	%r1945, %r1944, %r1942;
	xor.b32  	%r1946, %r1945, %r1943;
	xor.b32  	%r1947, %r1902, %r1865;
	and.b32  	%r1948, %r1939, %r1947;
	xor.b32  	%r1949, %r1948, %r1865;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 15;
	shr.b32 	%rhs, %r1888, 17;
	add.u32 	%r1950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 13;
	shr.b32 	%rhs, %r1888, 19;
	add.u32 	%r1951, %lhs, %rhs;
	}
	shr.u32 	%r1952, %r1888, 10;
	xor.b32  	%r1953, %r1951, %r1952;
	xor.b32  	%r1954, %r1953, %r1950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1382, 25;
	shr.b32 	%rhs, %r1382, 7;
	add.u32 	%r1955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1382, 14;
	shr.b32 	%rhs, %r1382, 18;
	add.u32 	%r1956, %lhs, %rhs;
	}
	shr.u32 	%r1957, %r1382, 3;
	xor.b32  	%r1958, %r1956, %r1957;
	xor.b32  	%r1959, %r1958, %r1955;
	add.s32 	%r1960, %r1959, %r1340;
	add.s32 	%r1961, %r1960, %r1703;
	add.s32 	%r1962, %r1961, %r1954;
	st.global.u32 	[%r6+270336], %r1962;
	add.s32 	%r1963, %r1962, %r1828;
	add.s32 	%r1964, %r1963, %r1949;
	add.s32 	%r1965, %r1964, %r1946;
	add.s32 	%r1966, %r1965, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 30;
	shr.b32 	%rhs, %r1941, 2;
	add.u32 	%r1967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 19;
	shr.b32 	%rhs, %r1941, 13;
	add.u32 	%r1968, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 10;
	shr.b32 	%rhs, %r1941, 22;
	add.u32 	%r1969, %lhs, %rhs;
	}
	xor.b32  	%r1970, %r1969, %r1967;
	xor.b32  	%r1971, %r1970, %r1968;
	and.b32  	%r1972, %r1941, %r1904;
	or.b32  	%r1973, %r1941, %r1904;
	and.b32  	%r1974, %r1973, %r1867;
	or.b32  	%r1975, %r1974, %r1972;
	add.s32 	%r1976, %r1966, %r1830;
	add.s32 	%r1977, %r1971, %r1975;
	add.s32 	%r1978, %r1977, %r1966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1976, 26;
	shr.b32 	%rhs, %r1976, 6;
	add.u32 	%r1979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1976, 21;
	shr.b32 	%rhs, %r1976, 11;
	add.u32 	%r1980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1976, 7;
	shr.b32 	%rhs, %r1976, 25;
	add.u32 	%r1981, %lhs, %rhs;
	}
	xor.b32  	%r1982, %r1981, %r1979;
	xor.b32  	%r1983, %r1982, %r1980;
	xor.b32  	%r1984, %r1939, %r1902;
	and.b32  	%r1985, %r1976, %r1984;
	xor.b32  	%r1986, %r1985, %r1902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 15;
	shr.b32 	%rhs, %r1925, 17;
	add.u32 	%r1987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 13;
	shr.b32 	%rhs, %r1925, 19;
	add.u32 	%r1988, %lhs, %rhs;
	}
	shr.u32 	%r1989, %r1925, 10;
	xor.b32  	%r1990, %r1988, %r1989;
	xor.b32  	%r1991, %r1990, %r1987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 25;
	shr.b32 	%rhs, %r1424, 7;
	add.u32 	%r1992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 14;
	shr.b32 	%rhs, %r1424, 18;
	add.u32 	%r1993, %lhs, %rhs;
	}
	shr.u32 	%r1994, %r1424, 3;
	xor.b32  	%r1995, %r1993, %r1994;
	xor.b32  	%r1996, %r1995, %r1992;
	add.s32 	%r1997, %r1996, %r1382;
	add.s32 	%r1998, %r1997, %r1740;
	add.s32 	%r1999, %r1998, %r1991;
	st.global.u32 	[%r6+274432], %r1999;
	add.s32 	%r2000, %r1999, %r1865;
	add.s32 	%r2001, %r2000, %r1986;
	add.s32 	%r2002, %r2001, %r1983;
	add.s32 	%r2003, %r2002, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1978, 30;
	shr.b32 	%rhs, %r1978, 2;
	add.u32 	%r2004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1978, 19;
	shr.b32 	%rhs, %r1978, 13;
	add.u32 	%r2005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1978, 10;
	shr.b32 	%rhs, %r1978, 22;
	add.u32 	%r2006, %lhs, %rhs;
	}
	xor.b32  	%r2007, %r2006, %r2004;
	xor.b32  	%r2008, %r2007, %r2005;
	and.b32  	%r2009, %r1978, %r1941;
	or.b32  	%r2010, %r1978, %r1941;
	and.b32  	%r2011, %r2010, %r1904;
	or.b32  	%r2012, %r2011, %r2009;
	add.s32 	%r2013, %r2003, %r1867;
	add.s32 	%r2014, %r2008, %r2012;
	add.s32 	%r2015, %r2014, %r2003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2013, 26;
	shr.b32 	%rhs, %r2013, 6;
	add.u32 	%r2016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2013, 21;
	shr.b32 	%rhs, %r2013, 11;
	add.u32 	%r2017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2013, 7;
	shr.b32 	%rhs, %r2013, 25;
	add.u32 	%r2018, %lhs, %rhs;
	}
	xor.b32  	%r2019, %r2018, %r2016;
	xor.b32  	%r2020, %r2019, %r2017;
	xor.b32  	%r2021, %r1976, %r1939;
	and.b32  	%r2022, %r2013, %r2021;
	xor.b32  	%r2023, %r2022, %r1939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 15;
	shr.b32 	%rhs, %r1962, 17;
	add.u32 	%r2024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 13;
	shr.b32 	%rhs, %r1962, 19;
	add.u32 	%r2025, %lhs, %rhs;
	}
	shr.u32 	%r2026, %r1962, 10;
	xor.b32  	%r2027, %r2025, %r2026;
	xor.b32  	%r2028, %r2027, %r2024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 25;
	shr.b32 	%rhs, %r1466, 7;
	add.u32 	%r2029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 14;
	shr.b32 	%rhs, %r1466, 18;
	add.u32 	%r2030, %lhs, %rhs;
	}
	shr.u32 	%r2031, %r1466, 3;
	xor.b32  	%r2032, %r2030, %r2031;
	xor.b32  	%r2033, %r2032, %r2029;
	add.s32 	%r2034, %r2033, %r1424;
	add.s32 	%r2035, %r2034, %r1777;
	add.s32 	%r2036, %r2035, %r2028;
	st.global.u32 	[%r6+278528], %r2036;
	add.s32 	%r2037, %r2036, %r1902;
	add.s32 	%r2038, %r2037, %r2023;
	add.s32 	%r2039, %r2038, %r2020;
	add.s32 	%r2040, %r2039, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2015, 30;
	shr.b32 	%rhs, %r2015, 2;
	add.u32 	%r2041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2015, 19;
	shr.b32 	%rhs, %r2015, 13;
	add.u32 	%r2042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2015, 10;
	shr.b32 	%rhs, %r2015, 22;
	add.u32 	%r2043, %lhs, %rhs;
	}
	xor.b32  	%r2044, %r2043, %r2041;
	xor.b32  	%r2045, %r2044, %r2042;
	and.b32  	%r2046, %r2015, %r1978;
	or.b32  	%r2047, %r2015, %r1978;
	and.b32  	%r2048, %r2047, %r1941;
	or.b32  	%r2049, %r2048, %r2046;
	add.s32 	%r2050, %r2040, %r1904;
	add.s32 	%r2051, %r2045, %r2049;
	add.s32 	%r2052, %r2051, %r2040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2050, 26;
	shr.b32 	%rhs, %r2050, 6;
	add.u32 	%r2053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2050, 21;
	shr.b32 	%rhs, %r2050, 11;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2050, 7;
	shr.b32 	%rhs, %r2050, 25;
	add.u32 	%r2055, %lhs, %rhs;
	}
	xor.b32  	%r2056, %r2055, %r2053;
	xor.b32  	%r2057, %r2056, %r2054;
	xor.b32  	%r2058, %r2013, %r1976;
	and.b32  	%r2059, %r2050, %r2058;
	xor.b32  	%r2060, %r2059, %r1976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 15;
	shr.b32 	%rhs, %r1999, 17;
	add.u32 	%r2061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 13;
	shr.b32 	%rhs, %r1999, 19;
	add.u32 	%r2062, %lhs, %rhs;
	}
	shr.u32 	%r2063, %r1999, 10;
	xor.b32  	%r2064, %r2062, %r2063;
	xor.b32  	%r2065, %r2064, %r2061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 25;
	shr.b32 	%rhs, %r1508, 7;
	add.u32 	%r2066, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 14;
	shr.b32 	%rhs, %r1508, 18;
	add.u32 	%r2067, %lhs, %rhs;
	}
	shr.u32 	%r2068, %r1508, 3;
	xor.b32  	%r2069, %r2067, %r2068;
	xor.b32  	%r2070, %r2069, %r2066;
	add.s32 	%r2071, %r2070, %r1466;
	add.s32 	%r2072, %r2071, %r1814;
	add.s32 	%r2073, %r2072, %r2065;
	st.global.u32 	[%r6+282624], %r2073;
	add.s32 	%r2074, %r2073, %r1939;
	add.s32 	%r2075, %r2074, %r2060;
	add.s32 	%r2076, %r2075, %r2057;
	add.s32 	%r2077, %r2076, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 30;
	shr.b32 	%rhs, %r2052, 2;
	add.u32 	%r2078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 19;
	shr.b32 	%rhs, %r2052, 13;
	add.u32 	%r2079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2052, 10;
	shr.b32 	%rhs, %r2052, 22;
	add.u32 	%r2080, %lhs, %rhs;
	}
	xor.b32  	%r2081, %r2080, %r2078;
	xor.b32  	%r2082, %r2081, %r2079;
	and.b32  	%r2083, %r2052, %r2015;
	or.b32  	%r2084, %r2052, %r2015;
	and.b32  	%r2085, %r2084, %r1978;
	or.b32  	%r2086, %r2085, %r2083;
	add.s32 	%r2087, %r2077, %r1941;
	add.s32 	%r2088, %r2082, %r2086;
	add.s32 	%r2089, %r2088, %r2077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2087, 26;
	shr.b32 	%rhs, %r2087, 6;
	add.u32 	%r2090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2087, 21;
	shr.b32 	%rhs, %r2087, 11;
	add.u32 	%r2091, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2087, 7;
	shr.b32 	%rhs, %r2087, 25;
	add.u32 	%r2092, %lhs, %rhs;
	}
	xor.b32  	%r2093, %r2092, %r2090;
	xor.b32  	%r2094, %r2093, %r2091;
	xor.b32  	%r2095, %r2050, %r2013;
	and.b32  	%r2096, %r2087, %r2095;
	xor.b32  	%r2097, %r2096, %r2013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 15;
	shr.b32 	%rhs, %r2036, 17;
	add.u32 	%r2098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 13;
	shr.b32 	%rhs, %r2036, 19;
	add.u32 	%r2099, %lhs, %rhs;
	}
	shr.u32 	%r2100, %r2036, 10;
	xor.b32  	%r2101, %r2099, %r2100;
	xor.b32  	%r2102, %r2101, %r2098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 25;
	shr.b32 	%rhs, %r1550, 7;
	add.u32 	%r2103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1550, 14;
	shr.b32 	%rhs, %r1550, 18;
	add.u32 	%r2104, %lhs, %rhs;
	}
	shr.u32 	%r2105, %r1550, 3;
	xor.b32  	%r2106, %r2104, %r2105;
	xor.b32  	%r2107, %r2106, %r2103;
	add.s32 	%r2108, %r2107, %r1508;
	add.s32 	%r2109, %r2108, %r1851;
	add.s32 	%r2110, %r2109, %r2102;
	st.global.u32 	[%r6+286720], %r2110;
	add.s32 	%r2111, %r2110, %r1976;
	add.s32 	%r2112, %r2111, %r2097;
	add.s32 	%r2113, %r2112, %r2094;
	add.s32 	%r2114, %r2113, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2089, 30;
	shr.b32 	%rhs, %r2089, 2;
	add.u32 	%r2115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2089, 19;
	shr.b32 	%rhs, %r2089, 13;
	add.u32 	%r2116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2089, 10;
	shr.b32 	%rhs, %r2089, 22;
	add.u32 	%r2117, %lhs, %rhs;
	}
	xor.b32  	%r2118, %r2117, %r2115;
	xor.b32  	%r2119, %r2118, %r2116;
	and.b32  	%r2120, %r2089, %r2052;
	or.b32  	%r2121, %r2089, %r2052;
	and.b32  	%r2122, %r2121, %r2015;
	or.b32  	%r2123, %r2122, %r2120;
	add.s32 	%r2124, %r2114, %r1978;
	add.s32 	%r2125, %r2119, %r2123;
	add.s32 	%r2126, %r2125, %r2114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 26;
	shr.b32 	%rhs, %r2124, 6;
	add.u32 	%r2127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 21;
	shr.b32 	%rhs, %r2124, 11;
	add.u32 	%r2128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2124, 7;
	shr.b32 	%rhs, %r2124, 25;
	add.u32 	%r2129, %lhs, %rhs;
	}
	xor.b32  	%r2130, %r2129, %r2127;
	xor.b32  	%r2131, %r2130, %r2128;
	xor.b32  	%r2132, %r2087, %r2050;
	and.b32  	%r2133, %r2124, %r2132;
	xor.b32  	%r2134, %r2133, %r2050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 15;
	shr.b32 	%rhs, %r2073, 17;
	add.u32 	%r2135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 13;
	shr.b32 	%rhs, %r2073, 19;
	add.u32 	%r2136, %lhs, %rhs;
	}
	shr.u32 	%r2137, %r2073, 10;
	xor.b32  	%r2138, %r2136, %r2137;
	xor.b32  	%r2139, %r2138, %r2135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 25;
	shr.b32 	%rhs, %r1592, 7;
	add.u32 	%r2140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1592, 14;
	shr.b32 	%rhs, %r1592, 18;
	add.u32 	%r2141, %lhs, %rhs;
	}
	shr.u32 	%r2142, %r1592, 3;
	xor.b32  	%r2143, %r2141, %r2142;
	xor.b32  	%r2144, %r2143, %r2140;
	add.s32 	%r2145, %r2144, %r1550;
	add.s32 	%r2146, %r2145, %r1888;
	add.s32 	%r2147, %r2146, %r2139;
	st.global.u32 	[%r6+290816], %r2147;
	add.s32 	%r2148, %r2147, %r2013;
	add.s32 	%r2149, %r2148, %r2134;
	add.s32 	%r2150, %r2149, %r2131;
	add.s32 	%r2151, %r2150, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2126, 30;
	shr.b32 	%rhs, %r2126, 2;
	add.u32 	%r2152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2126, 19;
	shr.b32 	%rhs, %r2126, 13;
	add.u32 	%r2153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2126, 10;
	shr.b32 	%rhs, %r2126, 22;
	add.u32 	%r2154, %lhs, %rhs;
	}
	xor.b32  	%r2155, %r2154, %r2152;
	xor.b32  	%r2156, %r2155, %r2153;
	and.b32  	%r2157, %r2126, %r2089;
	or.b32  	%r2158, %r2126, %r2089;
	and.b32  	%r2159, %r2158, %r2052;
	or.b32  	%r2160, %r2159, %r2157;
	add.s32 	%r2161, %r2151, %r2015;
	add.s32 	%r2162, %r2156, %r2160;
	add.s32 	%r2163, %r2162, %r2151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2161, 26;
	shr.b32 	%rhs, %r2161, 6;
	add.u32 	%r2164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2161, 21;
	shr.b32 	%rhs, %r2161, 11;
	add.u32 	%r2165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2161, 7;
	shr.b32 	%rhs, %r2161, 25;
	add.u32 	%r2166, %lhs, %rhs;
	}
	xor.b32  	%r2167, %r2166, %r2164;
	xor.b32  	%r2168, %r2167, %r2165;
	xor.b32  	%r2169, %r2124, %r2087;
	and.b32  	%r2170, %r2161, %r2169;
	xor.b32  	%r2171, %r2170, %r2087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 15;
	shr.b32 	%rhs, %r2110, 17;
	add.u32 	%r2172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 13;
	shr.b32 	%rhs, %r2110, 19;
	add.u32 	%r2173, %lhs, %rhs;
	}
	shr.u32 	%r2174, %r2110, 10;
	xor.b32  	%r2175, %r2173, %r2174;
	xor.b32  	%r2176, %r2175, %r2172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 25;
	shr.b32 	%rhs, %r1629, 7;
	add.u32 	%r2177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1629, 14;
	shr.b32 	%rhs, %r1629, 18;
	add.u32 	%r2178, %lhs, %rhs;
	}
	shr.u32 	%r2179, %r1629, 3;
	xor.b32  	%r2180, %r2178, %r2179;
	xor.b32  	%r2181, %r2180, %r2177;
	add.s32 	%r2182, %r2181, %r1592;
	add.s32 	%r2183, %r2182, %r1925;
	add.s32 	%r2184, %r2183, %r2176;
	st.global.u32 	[%r6+294912], %r2184;
	add.s32 	%r2185, %r2184, %r2050;
	add.s32 	%r2186, %r2185, %r2171;
	add.s32 	%r2187, %r2186, %r2168;
	add.s32 	%r2188, %r2187, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2163, 30;
	shr.b32 	%rhs, %r2163, 2;
	add.u32 	%r2189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2163, 19;
	shr.b32 	%rhs, %r2163, 13;
	add.u32 	%r2190, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2163, 10;
	shr.b32 	%rhs, %r2163, 22;
	add.u32 	%r2191, %lhs, %rhs;
	}
	xor.b32  	%r2192, %r2191, %r2189;
	xor.b32  	%r2193, %r2192, %r2190;
	and.b32  	%r2194, %r2163, %r2126;
	or.b32  	%r2195, %r2163, %r2126;
	and.b32  	%r2196, %r2195, %r2089;
	or.b32  	%r2197, %r2196, %r2194;
	add.s32 	%r2198, %r2188, %r2052;
	add.s32 	%r2199, %r2193, %r2197;
	add.s32 	%r2200, %r2199, %r2188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 26;
	shr.b32 	%rhs, %r2198, 6;
	add.u32 	%r2201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 21;
	shr.b32 	%rhs, %r2198, 11;
	add.u32 	%r2202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 7;
	shr.b32 	%rhs, %r2198, 25;
	add.u32 	%r2203, %lhs, %rhs;
	}
	xor.b32  	%r2204, %r2203, %r2201;
	xor.b32  	%r2205, %r2204, %r2202;
	xor.b32  	%r2206, %r2161, %r2124;
	and.b32  	%r2207, %r2198, %r2206;
	xor.b32  	%r2208, %r2207, %r2124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 15;
	shr.b32 	%rhs, %r2147, 17;
	add.u32 	%r2209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 13;
	shr.b32 	%rhs, %r2147, 19;
	add.u32 	%r2210, %lhs, %rhs;
	}
	shr.u32 	%r2211, %r2147, 10;
	xor.b32  	%r2212, %r2210, %r2211;
	xor.b32  	%r2213, %r2212, %r2209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 25;
	shr.b32 	%rhs, %r1666, 7;
	add.u32 	%r2214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1666, 14;
	shr.b32 	%rhs, %r1666, 18;
	add.u32 	%r2215, %lhs, %rhs;
	}
	shr.u32 	%r2216, %r1666, 3;
	xor.b32  	%r2217, %r2215, %r2216;
	xor.b32  	%r2218, %r2217, %r2214;
	add.s32 	%r2219, %r2218, %r1629;
	add.s32 	%r2220, %r2219, %r1962;
	add.s32 	%r2221, %r2220, %r2213;
	st.global.u32 	[%r6+299008], %r2221;
	add.s32 	%r2222, %r2221, %r2087;
	add.s32 	%r2223, %r2222, %r2208;
	add.s32 	%r2224, %r2223, %r2205;
	add.s32 	%r2225, %r2224, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2200, 30;
	shr.b32 	%rhs, %r2200, 2;
	add.u32 	%r2226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2200, 19;
	shr.b32 	%rhs, %r2200, 13;
	add.u32 	%r2227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2200, 10;
	shr.b32 	%rhs, %r2200, 22;
	add.u32 	%r2228, %lhs, %rhs;
	}
	xor.b32  	%r2229, %r2228, %r2226;
	xor.b32  	%r2230, %r2229, %r2227;
	and.b32  	%r2231, %r2200, %r2163;
	or.b32  	%r2232, %r2200, %r2163;
	and.b32  	%r2233, %r2232, %r2126;
	or.b32  	%r2234, %r2233, %r2231;
	add.s32 	%r2235, %r2225, %r2089;
	add.s32 	%r2236, %r2230, %r2234;
	add.s32 	%r2237, %r2236, %r2225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2235, 26;
	shr.b32 	%rhs, %r2235, 6;
	add.u32 	%r2238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2235, 21;
	shr.b32 	%rhs, %r2235, 11;
	add.u32 	%r2239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2235, 7;
	shr.b32 	%rhs, %r2235, 25;
	add.u32 	%r2240, %lhs, %rhs;
	}
	xor.b32  	%r2241, %r2240, %r2238;
	xor.b32  	%r2242, %r2241, %r2239;
	xor.b32  	%r2243, %r2198, %r2161;
	and.b32  	%r2244, %r2235, %r2243;
	xor.b32  	%r2245, %r2244, %r2161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 15;
	shr.b32 	%rhs, %r2184, 17;
	add.u32 	%r2246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 13;
	shr.b32 	%rhs, %r2184, 19;
	add.u32 	%r2247, %lhs, %rhs;
	}
	shr.u32 	%r2248, %r2184, 10;
	xor.b32  	%r2249, %r2247, %r2248;
	xor.b32  	%r2250, %r2249, %r2246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1703, 25;
	shr.b32 	%rhs, %r1703, 7;
	add.u32 	%r2251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1703, 14;
	shr.b32 	%rhs, %r1703, 18;
	add.u32 	%r2252, %lhs, %rhs;
	}
	shr.u32 	%r2253, %r1703, 3;
	xor.b32  	%r2254, %r2252, %r2253;
	xor.b32  	%r2255, %r2254, %r2251;
	add.s32 	%r2256, %r2255, %r1666;
	add.s32 	%r2257, %r2256, %r1999;
	add.s32 	%r2258, %r2257, %r2250;
	st.global.u32 	[%r6+303104], %r2258;
	add.s32 	%r2259, %r2258, %r2124;
	add.s32 	%r2260, %r2259, %r2245;
	add.s32 	%r2261, %r2260, %r2242;
	add.s32 	%r2262, %r2261, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 30;
	shr.b32 	%rhs, %r2237, 2;
	add.u32 	%r2263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 19;
	shr.b32 	%rhs, %r2237, 13;
	add.u32 	%r2264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 10;
	shr.b32 	%rhs, %r2237, 22;
	add.u32 	%r2265, %lhs, %rhs;
	}
	xor.b32  	%r2266, %r2265, %r2263;
	xor.b32  	%r2267, %r2266, %r2264;
	and.b32  	%r2268, %r2237, %r2200;
	or.b32  	%r2269, %r2237, %r2200;
	and.b32  	%r2270, %r2269, %r2163;
	or.b32  	%r2271, %r2270, %r2268;
	add.s32 	%r2272, %r2262, %r2126;
	add.s32 	%r2273, %r2267, %r2271;
	add.s32 	%r2274, %r2273, %r2262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2272, 26;
	shr.b32 	%rhs, %r2272, 6;
	add.u32 	%r2275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2272, 21;
	shr.b32 	%rhs, %r2272, 11;
	add.u32 	%r2276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2272, 7;
	shr.b32 	%rhs, %r2272, 25;
	add.u32 	%r2277, %lhs, %rhs;
	}
	xor.b32  	%r2278, %r2277, %r2275;
	xor.b32  	%r2279, %r2278, %r2276;
	xor.b32  	%r2280, %r2235, %r2198;
	and.b32  	%r2281, %r2272, %r2280;
	xor.b32  	%r2282, %r2281, %r2198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2221, 15;
	shr.b32 	%rhs, %r2221, 17;
	add.u32 	%r2283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2221, 13;
	shr.b32 	%rhs, %r2221, 19;
	add.u32 	%r2284, %lhs, %rhs;
	}
	shr.u32 	%r2285, %r2221, 10;
	xor.b32  	%r2286, %r2284, %r2285;
	xor.b32  	%r2287, %r2286, %r2283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 25;
	shr.b32 	%rhs, %r1740, 7;
	add.u32 	%r2288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1740, 14;
	shr.b32 	%rhs, %r1740, 18;
	add.u32 	%r2289, %lhs, %rhs;
	}
	shr.u32 	%r2290, %r1740, 3;
	xor.b32  	%r2291, %r2289, %r2290;
	xor.b32  	%r2292, %r2291, %r2288;
	add.s32 	%r2293, %r2292, %r1703;
	add.s32 	%r2294, %r2293, %r2036;
	add.s32 	%r2295, %r2294, %r2287;
	st.global.u32 	[%r6+307200], %r2295;
	add.s32 	%r2296, %r2295, %r2161;
	add.s32 	%r2297, %r2296, %r2282;
	add.s32 	%r2298, %r2297, %r2279;
	add.s32 	%r2299, %r2298, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2274, 30;
	shr.b32 	%rhs, %r2274, 2;
	add.u32 	%r2300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2274, 19;
	shr.b32 	%rhs, %r2274, 13;
	add.u32 	%r2301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2274, 10;
	shr.b32 	%rhs, %r2274, 22;
	add.u32 	%r2302, %lhs, %rhs;
	}
	xor.b32  	%r2303, %r2302, %r2300;
	xor.b32  	%r2304, %r2303, %r2301;
	and.b32  	%r2305, %r2274, %r2237;
	or.b32  	%r2306, %r2274, %r2237;
	and.b32  	%r2307, %r2306, %r2200;
	or.b32  	%r2308, %r2307, %r2305;
	add.s32 	%r2309, %r2299, %r2163;
	add.s32 	%r2310, %r2304, %r2308;
	add.s32 	%r2311, %r2310, %r2299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2309, 26;
	shr.b32 	%rhs, %r2309, 6;
	add.u32 	%r2312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2309, 21;
	shr.b32 	%rhs, %r2309, 11;
	add.u32 	%r2313, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2309, 7;
	shr.b32 	%rhs, %r2309, 25;
	add.u32 	%r2314, %lhs, %rhs;
	}
	xor.b32  	%r2315, %r2314, %r2312;
	xor.b32  	%r2316, %r2315, %r2313;
	xor.b32  	%r2317, %r2272, %r2235;
	and.b32  	%r2318, %r2309, %r2317;
	xor.b32  	%r2319, %r2318, %r2235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2258, 15;
	shr.b32 	%rhs, %r2258, 17;
	add.u32 	%r2320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2258, 13;
	shr.b32 	%rhs, %r2258, 19;
	add.u32 	%r2321, %lhs, %rhs;
	}
	shr.u32 	%r2322, %r2258, 10;
	xor.b32  	%r2323, %r2321, %r2322;
	xor.b32  	%r2324, %r2323, %r2320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1777, 25;
	shr.b32 	%rhs, %r1777, 7;
	add.u32 	%r2325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1777, 14;
	shr.b32 	%rhs, %r1777, 18;
	add.u32 	%r2326, %lhs, %rhs;
	}
	shr.u32 	%r2327, %r1777, 3;
	xor.b32  	%r2328, %r2326, %r2327;
	xor.b32  	%r2329, %r2328, %r2325;
	add.s32 	%r2330, %r2329, %r1740;
	add.s32 	%r2331, %r2330, %r2073;
	add.s32 	%r2332, %r2331, %r2324;
	st.global.u32 	[%r6+311296], %r2332;
	add.s32 	%r2333, %r2332, %r2198;
	add.s32 	%r2334, %r2333, %r2319;
	add.s32 	%r2335, %r2334, %r2316;
	add.s32 	%r2336, %r2335, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2311, 30;
	shr.b32 	%rhs, %r2311, 2;
	add.u32 	%r2337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2311, 19;
	shr.b32 	%rhs, %r2311, 13;
	add.u32 	%r2338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2311, 10;
	shr.b32 	%rhs, %r2311, 22;
	add.u32 	%r2339, %lhs, %rhs;
	}
	xor.b32  	%r2340, %r2339, %r2337;
	xor.b32  	%r2341, %r2340, %r2338;
	and.b32  	%r2342, %r2311, %r2274;
	or.b32  	%r2343, %r2311, %r2274;
	and.b32  	%r2344, %r2343, %r2237;
	or.b32  	%r2345, %r2344, %r2342;
	add.s32 	%r2346, %r2336, %r2200;
	add.s32 	%r2347, %r2341, %r2345;
	add.s32 	%r2348, %r2347, %r2336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 26;
	shr.b32 	%rhs, %r2346, 6;
	add.u32 	%r2349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 21;
	shr.b32 	%rhs, %r2346, 11;
	add.u32 	%r2350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2346, 7;
	shr.b32 	%rhs, %r2346, 25;
	add.u32 	%r2351, %lhs, %rhs;
	}
	xor.b32  	%r2352, %r2351, %r2349;
	xor.b32  	%r2353, %r2352, %r2350;
	xor.b32  	%r2354, %r2309, %r2272;
	and.b32  	%r2355, %r2346, %r2354;
	xor.b32  	%r2356, %r2355, %r2272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2295, 15;
	shr.b32 	%rhs, %r2295, 17;
	add.u32 	%r2357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2295, 13;
	shr.b32 	%rhs, %r2295, 19;
	add.u32 	%r2358, %lhs, %rhs;
	}
	shr.u32 	%r2359, %r2295, 10;
	xor.b32  	%r2360, %r2358, %r2359;
	xor.b32  	%r2361, %r2360, %r2357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 25;
	shr.b32 	%rhs, %r1814, 7;
	add.u32 	%r2362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1814, 14;
	shr.b32 	%rhs, %r1814, 18;
	add.u32 	%r2363, %lhs, %rhs;
	}
	shr.u32 	%r2364, %r1814, 3;
	xor.b32  	%r2365, %r2363, %r2364;
	xor.b32  	%r2366, %r2365, %r2362;
	add.s32 	%r2367, %r2366, %r1777;
	add.s32 	%r2368, %r2367, %r2110;
	add.s32 	%r2369, %r2368, %r2361;
	st.global.u32 	[%r6+315392], %r2369;
	add.s32 	%r2370, %r2369, %r2235;
	add.s32 	%r2371, %r2370, %r2356;
	add.s32 	%r2372, %r2371, %r2353;
	add.s32 	%r2373, %r2372, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 30;
	shr.b32 	%rhs, %r2348, 2;
	add.u32 	%r2374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 19;
	shr.b32 	%rhs, %r2348, 13;
	add.u32 	%r2375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2348, 10;
	shr.b32 	%rhs, %r2348, 22;
	add.u32 	%r2376, %lhs, %rhs;
	}
	xor.b32  	%r2377, %r2376, %r2374;
	xor.b32  	%r2378, %r2377, %r2375;
	and.b32  	%r2379, %r2348, %r2311;
	or.b32  	%r2380, %r2348, %r2311;
	and.b32  	%r2381, %r2380, %r2274;
	or.b32  	%r2382, %r2381, %r2379;
	add.s32 	%r2383, %r2373, %r2237;
	add.s32 	%r2384, %r2378, %r2382;
	add.s32 	%r2385, %r2384, %r2373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2383, 26;
	shr.b32 	%rhs, %r2383, 6;
	add.u32 	%r2386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2383, 21;
	shr.b32 	%rhs, %r2383, 11;
	add.u32 	%r2387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2383, 7;
	shr.b32 	%rhs, %r2383, 25;
	add.u32 	%r2388, %lhs, %rhs;
	}
	xor.b32  	%r2389, %r2388, %r2386;
	xor.b32  	%r2390, %r2389, %r2387;
	xor.b32  	%r2391, %r2346, %r2309;
	and.b32  	%r2392, %r2383, %r2391;
	xor.b32  	%r2393, %r2392, %r2309;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2332, 15;
	shr.b32 	%rhs, %r2332, 17;
	add.u32 	%r2394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2332, 13;
	shr.b32 	%rhs, %r2332, 19;
	add.u32 	%r2395, %lhs, %rhs;
	}
	shr.u32 	%r2396, %r2332, 10;
	xor.b32  	%r2397, %r2395, %r2396;
	xor.b32  	%r2398, %r2397, %r2394;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 25;
	shr.b32 	%rhs, %r1851, 7;
	add.u32 	%r2399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1851, 14;
	shr.b32 	%rhs, %r1851, 18;
	add.u32 	%r2400, %lhs, %rhs;
	}
	shr.u32 	%r2401, %r1851, 3;
	xor.b32  	%r2402, %r2400, %r2401;
	xor.b32  	%r2403, %r2402, %r2399;
	add.s32 	%r2404, %r2403, %r1814;
	add.s32 	%r2405, %r2404, %r2147;
	add.s32 	%r2406, %r2405, %r2398;
	st.global.u32 	[%r6+319488], %r2406;
	add.s32 	%r2407, %r2406, %r2272;
	add.s32 	%r2408, %r2407, %r2393;
	add.s32 	%r2409, %r2408, %r2390;
	add.s32 	%r2410, %r2409, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2385, 30;
	shr.b32 	%rhs, %r2385, 2;
	add.u32 	%r2411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2385, 19;
	shr.b32 	%rhs, %r2385, 13;
	add.u32 	%r2412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2385, 10;
	shr.b32 	%rhs, %r2385, 22;
	add.u32 	%r2413, %lhs, %rhs;
	}
	xor.b32  	%r2414, %r2413, %r2411;
	xor.b32  	%r2415, %r2414, %r2412;
	and.b32  	%r2416, %r2385, %r2348;
	or.b32  	%r2417, %r2385, %r2348;
	and.b32  	%r2418, %r2417, %r2311;
	or.b32  	%r2419, %r2418, %r2416;
	add.s32 	%r2420, %r2410, %r2274;
	add.s32 	%r2421, %r2415, %r2419;
	add.s32 	%r2422, %r2421, %r2410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 26;
	shr.b32 	%rhs, %r2420, 6;
	add.u32 	%r2423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 21;
	shr.b32 	%rhs, %r2420, 11;
	add.u32 	%r2424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 7;
	shr.b32 	%rhs, %r2420, 25;
	add.u32 	%r2425, %lhs, %rhs;
	}
	xor.b32  	%r2426, %r2425, %r2423;
	xor.b32  	%r2427, %r2426, %r2424;
	xor.b32  	%r2428, %r2383, %r2346;
	and.b32  	%r2429, %r2420, %r2428;
	xor.b32  	%r2430, %r2429, %r2346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 15;
	shr.b32 	%rhs, %r2369, 17;
	add.u32 	%r2431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2369, 13;
	shr.b32 	%rhs, %r2369, 19;
	add.u32 	%r2432, %lhs, %rhs;
	}
	shr.u32 	%r2433, %r2369, 10;
	xor.b32  	%r2434, %r2432, %r2433;
	xor.b32  	%r2435, %r2434, %r2431;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 25;
	shr.b32 	%rhs, %r1888, 7;
	add.u32 	%r2436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 14;
	shr.b32 	%rhs, %r1888, 18;
	add.u32 	%r2437, %lhs, %rhs;
	}
	shr.u32 	%r2438, %r1888, 3;
	xor.b32  	%r2439, %r2437, %r2438;
	xor.b32  	%r2440, %r2439, %r2436;
	add.s32 	%r2441, %r2440, %r1851;
	add.s32 	%r2442, %r2441, %r2184;
	add.s32 	%r2443, %r2442, %r2435;
	st.global.u32 	[%r6+323584], %r2443;
	add.s32 	%r2444, %r2443, %r2309;
	add.s32 	%r2445, %r2444, %r2430;
	add.s32 	%r2446, %r2445, %r2427;
	add.s32 	%r2447, %r2446, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 30;
	shr.b32 	%rhs, %r2422, 2;
	add.u32 	%r2448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 19;
	shr.b32 	%rhs, %r2422, 13;
	add.u32 	%r2449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 10;
	shr.b32 	%rhs, %r2422, 22;
	add.u32 	%r2450, %lhs, %rhs;
	}
	xor.b32  	%r2451, %r2450, %r2448;
	xor.b32  	%r2452, %r2451, %r2449;
	and.b32  	%r2453, %r2422, %r2385;
	or.b32  	%r2454, %r2422, %r2385;
	and.b32  	%r2455, %r2454, %r2348;
	or.b32  	%r2456, %r2455, %r2453;
	add.s32 	%r2457, %r2447, %r2311;
	add.s32 	%r2458, %r2452, %r2456;
	add.s32 	%r2459, %r2458, %r2447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 26;
	shr.b32 	%rhs, %r2457, 6;
	add.u32 	%r2460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 21;
	shr.b32 	%rhs, %r2457, 11;
	add.u32 	%r2461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 7;
	shr.b32 	%rhs, %r2457, 25;
	add.u32 	%r2462, %lhs, %rhs;
	}
	xor.b32  	%r2463, %r2462, %r2460;
	xor.b32  	%r2464, %r2463, %r2461;
	xor.b32  	%r2465, %r2420, %r2383;
	and.b32  	%r2466, %r2457, %r2465;
	xor.b32  	%r2467, %r2466, %r2383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2406, 15;
	shr.b32 	%rhs, %r2406, 17;
	add.u32 	%r2468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2406, 13;
	shr.b32 	%rhs, %r2406, 19;
	add.u32 	%r2469, %lhs, %rhs;
	}
	shr.u32 	%r2470, %r2406, 10;
	xor.b32  	%r2471, %r2469, %r2470;
	xor.b32  	%r2472, %r2471, %r2468;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 25;
	shr.b32 	%rhs, %r1925, 7;
	add.u32 	%r2473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1925, 14;
	shr.b32 	%rhs, %r1925, 18;
	add.u32 	%r2474, %lhs, %rhs;
	}
	shr.u32 	%r2475, %r1925, 3;
	xor.b32  	%r2476, %r2474, %r2475;
	xor.b32  	%r2477, %r2476, %r2473;
	add.s32 	%r2478, %r2477, %r1888;
	add.s32 	%r2479, %r2478, %r2221;
	add.s32 	%r2480, %r2479, %r2472;
	st.global.u32 	[%r6+327680], %r2480;
	add.s32 	%r2481, %r2480, %r2346;
	add.s32 	%r2482, %r2481, %r2467;
	add.s32 	%r2483, %r2482, %r2464;
	add.s32 	%r2484, %r2483, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 30;
	shr.b32 	%rhs, %r2459, 2;
	add.u32 	%r2485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 19;
	shr.b32 	%rhs, %r2459, 13;
	add.u32 	%r2486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2459, 10;
	shr.b32 	%rhs, %r2459, 22;
	add.u32 	%r2487, %lhs, %rhs;
	}
	xor.b32  	%r2488, %r2487, %r2485;
	xor.b32  	%r2489, %r2488, %r2486;
	and.b32  	%r2490, %r2459, %r2422;
	or.b32  	%r2491, %r2459, %r2422;
	and.b32  	%r2492, %r2491, %r2385;
	or.b32  	%r2493, %r2492, %r2490;
	add.s32 	%r2494, %r2484, %r2348;
	add.s32 	%r2495, %r2489, %r2493;
	add.s32 	%r2496, %r2495, %r2484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2494, 26;
	shr.b32 	%rhs, %r2494, 6;
	add.u32 	%r2497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2494, 21;
	shr.b32 	%rhs, %r2494, 11;
	add.u32 	%r2498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2494, 7;
	shr.b32 	%rhs, %r2494, 25;
	add.u32 	%r2499, %lhs, %rhs;
	}
	xor.b32  	%r2500, %r2499, %r2497;
	xor.b32  	%r2501, %r2500, %r2498;
	xor.b32  	%r2502, %r2457, %r2420;
	and.b32  	%r2503, %r2494, %r2502;
	xor.b32  	%r2504, %r2503, %r2420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 15;
	shr.b32 	%rhs, %r2443, 17;
	add.u32 	%r2505, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 13;
	shr.b32 	%rhs, %r2443, 19;
	add.u32 	%r2506, %lhs, %rhs;
	}
	shr.u32 	%r2507, %r2443, 10;
	xor.b32  	%r2508, %r2506, %r2507;
	xor.b32  	%r2509, %r2508, %r2505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 25;
	shr.b32 	%rhs, %r1962, 7;
	add.u32 	%r2510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1962, 14;
	shr.b32 	%rhs, %r1962, 18;
	add.u32 	%r2511, %lhs, %rhs;
	}
	shr.u32 	%r2512, %r1962, 3;
	xor.b32  	%r2513, %r2511, %r2512;
	xor.b32  	%r2514, %r2513, %r2510;
	add.s32 	%r2515, %r2514, %r1925;
	add.s32 	%r2516, %r2515, %r2258;
	add.s32 	%r2517, %r2516, %r2509;
	st.global.u32 	[%r6+331776], %r2517;
	add.s32 	%r2518, %r2517, %r2383;
	add.s32 	%r2519, %r2518, %r2504;
	add.s32 	%r2520, %r2519, %r2501;
	add.s32 	%r2521, %r2520, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2496, 30;
	shr.b32 	%rhs, %r2496, 2;
	add.u32 	%r2522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2496, 19;
	shr.b32 	%rhs, %r2496, 13;
	add.u32 	%r2523, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2496, 10;
	shr.b32 	%rhs, %r2496, 22;
	add.u32 	%r2524, %lhs, %rhs;
	}
	xor.b32  	%r2525, %r2524, %r2522;
	xor.b32  	%r2526, %r2525, %r2523;
	and.b32  	%r2527, %r2496, %r2459;
	or.b32  	%r2528, %r2496, %r2459;
	and.b32  	%r2529, %r2528, %r2422;
	or.b32  	%r2530, %r2529, %r2527;
	add.s32 	%r2531, %r2521, %r2385;
	add.s32 	%r2532, %r2526, %r2530;
	add.s32 	%r2533, %r2532, %r2521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2531, 26;
	shr.b32 	%rhs, %r2531, 6;
	add.u32 	%r2534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2531, 21;
	shr.b32 	%rhs, %r2531, 11;
	add.u32 	%r2535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2531, 7;
	shr.b32 	%rhs, %r2531, 25;
	add.u32 	%r2536, %lhs, %rhs;
	}
	xor.b32  	%r2537, %r2536, %r2534;
	xor.b32  	%r2538, %r2537, %r2535;
	xor.b32  	%r2539, %r2494, %r2457;
	and.b32  	%r2540, %r2531, %r2539;
	xor.b32  	%r2541, %r2540, %r2457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2480, 15;
	shr.b32 	%rhs, %r2480, 17;
	add.u32 	%r2542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2480, 13;
	shr.b32 	%rhs, %r2480, 19;
	add.u32 	%r2543, %lhs, %rhs;
	}
	shr.u32 	%r2544, %r2480, 10;
	xor.b32  	%r2545, %r2543, %r2544;
	xor.b32  	%r2546, %r2545, %r2542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 25;
	shr.b32 	%rhs, %r1999, 7;
	add.u32 	%r2547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 14;
	shr.b32 	%rhs, %r1999, 18;
	add.u32 	%r2548, %lhs, %rhs;
	}
	shr.u32 	%r2549, %r1999, 3;
	xor.b32  	%r2550, %r2548, %r2549;
	xor.b32  	%r2551, %r2550, %r2547;
	add.s32 	%r2552, %r2551, %r1962;
	add.s32 	%r2553, %r2552, %r2295;
	add.s32 	%r2554, %r2553, %r2546;
	st.global.u32 	[%r6+335872], %r2554;
	add.s32 	%r2555, %r2554, %r2420;
	add.s32 	%r2556, %r2555, %r2541;
	add.s32 	%r2557, %r2556, %r2538;
	add.s32 	%r2558, %r2557, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 30;
	shr.b32 	%rhs, %r2533, 2;
	add.u32 	%r2559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 19;
	shr.b32 	%rhs, %r2533, 13;
	add.u32 	%r2560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 10;
	shr.b32 	%rhs, %r2533, 22;
	add.u32 	%r2561, %lhs, %rhs;
	}
	xor.b32  	%r2562, %r2561, %r2559;
	xor.b32  	%r2563, %r2562, %r2560;
	and.b32  	%r2564, %r2533, %r2496;
	or.b32  	%r2565, %r2533, %r2496;
	and.b32  	%r2566, %r2565, %r2459;
	or.b32  	%r2567, %r2566, %r2564;
	add.s32 	%r2568, %r2558, %r2422;
	add.s32 	%r2569, %r2563, %r2567;
	add.s32 	%r2570, %r2569, %r2558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2568, 26;
	shr.b32 	%rhs, %r2568, 6;
	add.u32 	%r2571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2568, 21;
	shr.b32 	%rhs, %r2568, 11;
	add.u32 	%r2572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2568, 7;
	shr.b32 	%rhs, %r2568, 25;
	add.u32 	%r2573, %lhs, %rhs;
	}
	xor.b32  	%r2574, %r2573, %r2571;
	xor.b32  	%r2575, %r2574, %r2572;
	xor.b32  	%r2576, %r2531, %r2494;
	and.b32  	%r2577, %r2568, %r2576;
	xor.b32  	%r2578, %r2577, %r2494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2517, 15;
	shr.b32 	%rhs, %r2517, 17;
	add.u32 	%r2579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2517, 13;
	shr.b32 	%rhs, %r2517, 19;
	add.u32 	%r2580, %lhs, %rhs;
	}
	shr.u32 	%r2581, %r2517, 10;
	xor.b32  	%r2582, %r2580, %r2581;
	xor.b32  	%r2583, %r2582, %r2579;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 25;
	shr.b32 	%rhs, %r2036, 7;
	add.u32 	%r2584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 14;
	shr.b32 	%rhs, %r2036, 18;
	add.u32 	%r2585, %lhs, %rhs;
	}
	shr.u32 	%r2586, %r2036, 3;
	xor.b32  	%r2587, %r2585, %r2586;
	xor.b32  	%r2588, %r2587, %r2584;
	add.s32 	%r2589, %r2588, %r1999;
	add.s32 	%r2590, %r2589, %r2332;
	add.s32 	%r2591, %r2590, %r2583;
	st.global.u32 	[%r6+339968], %r2591;
	add.s32 	%r2592, %r2591, %r2457;
	add.s32 	%r2593, %r2592, %r2578;
	add.s32 	%r2594, %r2593, %r2575;
	add.s32 	%r2595, %r2594, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 30;
	shr.b32 	%rhs, %r2570, 2;
	add.u32 	%r2596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 19;
	shr.b32 	%rhs, %r2570, 13;
	add.u32 	%r2597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2570, 10;
	shr.b32 	%rhs, %r2570, 22;
	add.u32 	%r2598, %lhs, %rhs;
	}
	xor.b32  	%r2599, %r2598, %r2596;
	xor.b32  	%r2600, %r2599, %r2597;
	and.b32  	%r2601, %r2570, %r2533;
	or.b32  	%r2602, %r2570, %r2533;
	and.b32  	%r2603, %r2602, %r2496;
	or.b32  	%r2604, %r2603, %r2601;
	add.s32 	%r2605, %r2595, %r2459;
	add.s32 	%r2606, %r2600, %r2604;
	add.s32 	%r2607, %r2606, %r2595;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 26;
	shr.b32 	%rhs, %r2605, 6;
	add.u32 	%r2608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 21;
	shr.b32 	%rhs, %r2605, 11;
	add.u32 	%r2609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 7;
	shr.b32 	%rhs, %r2605, 25;
	add.u32 	%r2610, %lhs, %rhs;
	}
	xor.b32  	%r2611, %r2610, %r2608;
	xor.b32  	%r2612, %r2611, %r2609;
	xor.b32  	%r2613, %r2568, %r2531;
	and.b32  	%r2614, %r2605, %r2613;
	xor.b32  	%r2615, %r2614, %r2531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 15;
	shr.b32 	%rhs, %r2554, 17;
	add.u32 	%r2616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 13;
	shr.b32 	%rhs, %r2554, 19;
	add.u32 	%r2617, %lhs, %rhs;
	}
	shr.u32 	%r2618, %r2554, 10;
	xor.b32  	%r2619, %r2617, %r2618;
	xor.b32  	%r2620, %r2619, %r2616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 25;
	shr.b32 	%rhs, %r2073, 7;
	add.u32 	%r2621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2073, 14;
	shr.b32 	%rhs, %r2073, 18;
	add.u32 	%r2622, %lhs, %rhs;
	}
	shr.u32 	%r2623, %r2073, 3;
	xor.b32  	%r2624, %r2622, %r2623;
	xor.b32  	%r2625, %r2624, %r2621;
	add.s32 	%r2626, %r2625, %r2036;
	add.s32 	%r2627, %r2626, %r2369;
	add.s32 	%r2628, %r2627, %r2620;
	st.global.u32 	[%r6+344064], %r2628;
	add.s32 	%r2629, %r2628, %r2494;
	add.s32 	%r2630, %r2629, %r2615;
	add.s32 	%r2631, %r2630, %r2612;
	add.s32 	%r2632, %r2631, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2607, 30;
	shr.b32 	%rhs, %r2607, 2;
	add.u32 	%r2633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2607, 19;
	shr.b32 	%rhs, %r2607, 13;
	add.u32 	%r2634, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2607, 10;
	shr.b32 	%rhs, %r2607, 22;
	add.u32 	%r2635, %lhs, %rhs;
	}
	xor.b32  	%r2636, %r2635, %r2633;
	xor.b32  	%r2637, %r2636, %r2634;
	and.b32  	%r2638, %r2607, %r2570;
	or.b32  	%r2639, %r2607, %r2570;
	and.b32  	%r2640, %r2639, %r2533;
	or.b32  	%r2641, %r2640, %r2638;
	add.s32 	%r2642, %r2632, %r2496;
	add.s32 	%r2643, %r2637, %r2641;
	add.s32 	%r2644, %r2643, %r2632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2642, 26;
	shr.b32 	%rhs, %r2642, 6;
	add.u32 	%r2645, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2642, 21;
	shr.b32 	%rhs, %r2642, 11;
	add.u32 	%r2646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2642, 7;
	shr.b32 	%rhs, %r2642, 25;
	add.u32 	%r2647, %lhs, %rhs;
	}
	xor.b32  	%r2648, %r2647, %r2645;
	xor.b32  	%r2649, %r2648, %r2646;
	xor.b32  	%r2650, %r2605, %r2568;
	and.b32  	%r2651, %r2642, %r2650;
	xor.b32  	%r2652, %r2651, %r2568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2591, 15;
	shr.b32 	%rhs, %r2591, 17;
	add.u32 	%r2653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2591, 13;
	shr.b32 	%rhs, %r2591, 19;
	add.u32 	%r2654, %lhs, %rhs;
	}
	shr.u32 	%r2655, %r2591, 10;
	xor.b32  	%r2656, %r2654, %r2655;
	xor.b32  	%r2657, %r2656, %r2653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 25;
	shr.b32 	%rhs, %r2110, 7;
	add.u32 	%r2658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2110, 14;
	shr.b32 	%rhs, %r2110, 18;
	add.u32 	%r2659, %lhs, %rhs;
	}
	shr.u32 	%r2660, %r2110, 3;
	xor.b32  	%r2661, %r2659, %r2660;
	xor.b32  	%r2662, %r2661, %r2658;
	add.s32 	%r2663, %r2662, %r2073;
	add.s32 	%r2664, %r2663, %r2406;
	add.s32 	%r2665, %r2664, %r2657;
	st.global.u32 	[%r6+348160], %r2665;
	add.s32 	%r2666, %r2665, %r2531;
	add.s32 	%r2667, %r2666, %r2652;
	add.s32 	%r2668, %r2667, %r2649;
	add.s32 	%r2669, %r2668, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2644, 30;
	shr.b32 	%rhs, %r2644, 2;
	add.u32 	%r2670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2644, 19;
	shr.b32 	%rhs, %r2644, 13;
	add.u32 	%r2671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2644, 10;
	shr.b32 	%rhs, %r2644, 22;
	add.u32 	%r2672, %lhs, %rhs;
	}
	xor.b32  	%r2673, %r2672, %r2670;
	xor.b32  	%r2674, %r2673, %r2671;
	and.b32  	%r2675, %r2644, %r2607;
	or.b32  	%r2676, %r2644, %r2607;
	and.b32  	%r2677, %r2676, %r2570;
	or.b32  	%r2678, %r2677, %r2675;
	add.s32 	%r2679, %r2669, %r2533;
	add.s32 	%r2680, %r2674, %r2678;
	add.s32 	%r2681, %r2680, %r2669;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2679, 26;
	shr.b32 	%rhs, %r2679, 6;
	add.u32 	%r2682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2679, 21;
	shr.b32 	%rhs, %r2679, 11;
	add.u32 	%r2683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2679, 7;
	shr.b32 	%rhs, %r2679, 25;
	add.u32 	%r2684, %lhs, %rhs;
	}
	xor.b32  	%r2685, %r2684, %r2682;
	xor.b32  	%r2686, %r2685, %r2683;
	xor.b32  	%r2687, %r2642, %r2605;
	and.b32  	%r2688, %r2679, %r2687;
	xor.b32  	%r2689, %r2688, %r2605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 15;
	shr.b32 	%rhs, %r2628, 17;
	add.u32 	%r2690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2628, 13;
	shr.b32 	%rhs, %r2628, 19;
	add.u32 	%r2691, %lhs, %rhs;
	}
	shr.u32 	%r2692, %r2628, 10;
	xor.b32  	%r2693, %r2691, %r2692;
	xor.b32  	%r2694, %r2693, %r2690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 25;
	shr.b32 	%rhs, %r2147, 7;
	add.u32 	%r2695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 14;
	shr.b32 	%rhs, %r2147, 18;
	add.u32 	%r2696, %lhs, %rhs;
	}
	shr.u32 	%r2697, %r2147, 3;
	xor.b32  	%r2698, %r2696, %r2697;
	xor.b32  	%r2699, %r2698, %r2695;
	add.s32 	%r2700, %r2699, %r2110;
	add.s32 	%r2701, %r2700, %r2443;
	add.s32 	%r2702, %r2701, %r2694;
	st.global.u32 	[%r6+352256], %r2702;
	add.s32 	%r2703, %r2702, %r2568;
	add.s32 	%r2704, %r2703, %r2689;
	add.s32 	%r2705, %r2704, %r2686;
	add.s32 	%r2706, %r2705, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2681, 30;
	shr.b32 	%rhs, %r2681, 2;
	add.u32 	%r2707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2681, 19;
	shr.b32 	%rhs, %r2681, 13;
	add.u32 	%r2708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2681, 10;
	shr.b32 	%rhs, %r2681, 22;
	add.u32 	%r2709, %lhs, %rhs;
	}
	xor.b32  	%r2710, %r2709, %r2707;
	xor.b32  	%r2711, %r2710, %r2708;
	and.b32  	%r2712, %r2681, %r2644;
	or.b32  	%r2713, %r2681, %r2644;
	and.b32  	%r2714, %r2713, %r2607;
	or.b32  	%r2715, %r2714, %r2712;
	add.s32 	%r2716, %r2706, %r2570;
	add.s32 	%r2717, %r2711, %r2715;
	add.s32 	%r2718, %r2717, %r2706;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 26;
	shr.b32 	%rhs, %r2716, 6;
	add.u32 	%r2719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 21;
	shr.b32 	%rhs, %r2716, 11;
	add.u32 	%r2720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2716, 7;
	shr.b32 	%rhs, %r2716, 25;
	add.u32 	%r2721, %lhs, %rhs;
	}
	xor.b32  	%r2722, %r2721, %r2719;
	xor.b32  	%r2723, %r2722, %r2720;
	xor.b32  	%r2724, %r2679, %r2642;
	and.b32  	%r2725, %r2716, %r2724;
	xor.b32  	%r2726, %r2725, %r2642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 15;
	shr.b32 	%rhs, %r2665, 17;
	add.u32 	%r2727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 13;
	shr.b32 	%rhs, %r2665, 19;
	add.u32 	%r2728, %lhs, %rhs;
	}
	shr.u32 	%r2729, %r2665, 10;
	xor.b32  	%r2730, %r2728, %r2729;
	xor.b32  	%r2731, %r2730, %r2727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 25;
	shr.b32 	%rhs, %r2184, 7;
	add.u32 	%r2732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 14;
	shr.b32 	%rhs, %r2184, 18;
	add.u32 	%r2733, %lhs, %rhs;
	}
	shr.u32 	%r2734, %r2184, 3;
	xor.b32  	%r2735, %r2733, %r2734;
	xor.b32  	%r2736, %r2735, %r2732;
	add.s32 	%r2737, %r2736, %r2147;
	add.s32 	%r2738, %r2737, %r2480;
	add.s32 	%r2739, %r2738, %r2731;
	st.global.u32 	[%r6+356352], %r2739;
	add.s32 	%r2740, %r2739, %r2605;
	add.s32 	%r2741, %r2740, %r2726;
	add.s32 	%r2742, %r2741, %r2723;
	add.s32 	%r2743, %r2742, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2718, 30;
	shr.b32 	%rhs, %r2718, 2;
	add.u32 	%r2744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2718, 19;
	shr.b32 	%rhs, %r2718, 13;
	add.u32 	%r2745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2718, 10;
	shr.b32 	%rhs, %r2718, 22;
	add.u32 	%r2746, %lhs, %rhs;
	}
	xor.b32  	%r2747, %r2746, %r2744;
	xor.b32  	%r2748, %r2747, %r2745;
	and.b32  	%r2749, %r2718, %r2681;
	or.b32  	%r2750, %r2718, %r2681;
	and.b32  	%r2751, %r2750, %r2644;
	or.b32  	%r2752, %r2751, %r2749;
	add.s32 	%r2753, %r2743, %r2607;
	add.s32 	%r2754, %r2748, %r2752;
	add.s32 	%r2755, %r2754, %r2743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 26;
	shr.b32 	%rhs, %r2753, 6;
	add.u32 	%r2756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 21;
	shr.b32 	%rhs, %r2753, 11;
	add.u32 	%r2757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 7;
	shr.b32 	%rhs, %r2753, 25;
	add.u32 	%r2758, %lhs, %rhs;
	}
	xor.b32  	%r2759, %r2758, %r2756;
	xor.b32  	%r2760, %r2759, %r2757;
	xor.b32  	%r2761, %r2716, %r2679;
	and.b32  	%r2762, %r2753, %r2761;
	xor.b32  	%r2763, %r2762, %r2679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 15;
	shr.b32 	%rhs, %r2702, 17;
	add.u32 	%r2764, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2702, 13;
	shr.b32 	%rhs, %r2702, 19;
	add.u32 	%r2765, %lhs, %rhs;
	}
	shr.u32 	%r2766, %r2702, 10;
	xor.b32  	%r2767, %r2765, %r2766;
	xor.b32  	%r2768, %r2767, %r2764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2221, 25;
	shr.b32 	%rhs, %r2221, 7;
	add.u32 	%r2769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2221, 14;
	shr.b32 	%rhs, %r2221, 18;
	add.u32 	%r2770, %lhs, %rhs;
	}
	shr.u32 	%r2771, %r2221, 3;
	xor.b32  	%r2772, %r2770, %r2771;
	xor.b32  	%r2773, %r2772, %r2769;
	add.s32 	%r2774, %r2773, %r2184;
	add.s32 	%r2775, %r2774, %r2517;
	add.s32 	%r2776, %r2775, %r2768;
	st.global.u32 	[%r6+360448], %r2776;
	add.s32 	%r2777, %r2776, %r2642;
	add.s32 	%r2778, %r2777, %r2763;
	add.s32 	%r2779, %r2778, %r2760;
	add.s32 	%r2780, %r2779, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2755, 30;
	shr.b32 	%rhs, %r2755, 2;
	add.u32 	%r2781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2755, 19;
	shr.b32 	%rhs, %r2755, 13;
	add.u32 	%r2782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2755, 10;
	shr.b32 	%rhs, %r2755, 22;
	add.u32 	%r2783, %lhs, %rhs;
	}
	xor.b32  	%r2784, %r2783, %r2781;
	xor.b32  	%r2785, %r2784, %r2782;
	and.b32  	%r2786, %r2755, %r2718;
	or.b32  	%r2787, %r2755, %r2718;
	and.b32  	%r2788, %r2787, %r2681;
	or.b32  	%r2789, %r2788, %r2786;
	add.s32 	%r2790, %r2780, %r2644;
	add.s32 	%r2791, %r2785, %r2789;
	add.s32 	%r2792, %r2791, %r2780;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2790, 26;
	shr.b32 	%rhs, %r2790, 6;
	add.u32 	%r2793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2790, 21;
	shr.b32 	%rhs, %r2790, 11;
	add.u32 	%r2794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2790, 7;
	shr.b32 	%rhs, %r2790, 25;
	add.u32 	%r2795, %lhs, %rhs;
	}
	xor.b32  	%r2796, %r2795, %r2793;
	xor.b32  	%r2797, %r2796, %r2794;
	xor.b32  	%r2798, %r2753, %r2716;
	and.b32  	%r2799, %r2790, %r2798;
	xor.b32  	%r2800, %r2799, %r2716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 15;
	shr.b32 	%rhs, %r2739, 17;
	add.u32 	%r2801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 13;
	shr.b32 	%rhs, %r2739, 19;
	add.u32 	%r2802, %lhs, %rhs;
	}
	shr.u32 	%r2803, %r2739, 10;
	xor.b32  	%r2804, %r2802, %r2803;
	xor.b32  	%r2805, %r2804, %r2801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2258, 25;
	shr.b32 	%rhs, %r2258, 7;
	add.u32 	%r2806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2258, 14;
	shr.b32 	%rhs, %r2258, 18;
	add.u32 	%r2807, %lhs, %rhs;
	}
	shr.u32 	%r2808, %r2258, 3;
	xor.b32  	%r2809, %r2807, %r2808;
	xor.b32  	%r2810, %r2809, %r2806;
	add.s32 	%r2811, %r2810, %r2221;
	add.s32 	%r2812, %r2811, %r2554;
	add.s32 	%r2813, %r2812, %r2805;
	st.global.u32 	[%r6+364544], %r2813;
	add.s32 	%r2814, %r2813, %r2679;
	add.s32 	%r2815, %r2814, %r2800;
	add.s32 	%r2816, %r2815, %r2797;
	add.s32 	%r2817, %r2816, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2792, 30;
	shr.b32 	%rhs, %r2792, 2;
	add.u32 	%r2818, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2792, 19;
	shr.b32 	%rhs, %r2792, 13;
	add.u32 	%r2819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2792, 10;
	shr.b32 	%rhs, %r2792, 22;
	add.u32 	%r2820, %lhs, %rhs;
	}
	xor.b32  	%r2821, %r2820, %r2818;
	xor.b32  	%r2822, %r2821, %r2819;
	and.b32  	%r2823, %r2792, %r2755;
	or.b32  	%r2824, %r2792, %r2755;
	and.b32  	%r2825, %r2824, %r2718;
	or.b32  	%r2826, %r2825, %r2823;
	add.s32 	%r2827, %r2826, %r595;
	add.s32 	%r2828, %r2827, %r2822;
	add.s32 	%r2829, %r2828, %r2817;
	st.global.u32 	[%r6+8192], %r2829;
	add.s32 	%r2830, %r2792, %r601;
	st.global.u32 	[%r6+12288], %r2830;
	add.s32 	%r2831, %r2755, %r604;
	st.global.u32 	[%r6+16384], %r2831;
	add.s32 	%r2832, %r2718, %r607;
	st.global.u32 	[%r6+20480], %r2832;
	add.s32 	%r2833, %r2681, %r579;
	add.s32 	%r2834, %r2833, %r2817;
	st.global.u32 	[%r6+24576], %r2834;
	add.s32 	%r2835, %r2790, %r586;
	st.global.u32 	[%r6+28672], %r2835;
	add.s32 	%r2836, %r2753, %r585;
	st.global.u32 	[%r6+32768], %r2836;
	add.s32 	%r2837, %r2716, %r590;
	st.global.u32 	[%r6+36864], %r2837;
	mov.u32 	%r2838, 80;
	sub.s32 	%r6105, %r2838, %r39;
	mov.u32 	%r6104, 0;
	mov.u32 	%r6111, %r39;

BB2_11:
	mov.u32 	%r6109, %r6111;
	setp.gt.u32 	%p13, %r6105, 63;
	@%p13 bra 	BB2_12;
	bra.uni 	BB2_15;

BB2_12:
	mov.u32 	%r6110, %r6109;

BB2_13:
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b32 param3;
	st.param.b32	[param3+0], %r6110;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 1
	add.s32 	%r6110, %r6110, 64;
	add.s32 	%r6105, %r6105, -64;
	setp.gt.u32 	%p14, %r6105, 63;
	@%p14 bra 	BB2_13;

	mov.u32 	%r6109, %r6110;

BB2_15:
	setp.eq.s32 	%p15, %r6105, 0;
	@%p15 bra 	BB2_19;

	shl.b32 	%r2839, %r6104, 8;
	and.b32  	%r2840, %r2839, 15360;
	add.s32 	%r2841, %r2840, %r267;
	ld.param.u32 	%r6092, [sha_param_0];
	mad.lo.s32 	%r2842, %r4, 442368, %r6092;
	shl.b32 	%r2843, %r2841, 2;
	and.b32  	%r2844, %r6104, 3;
	sub.s32 	%r2846, %r277, %r2844;
	shl.b32 	%r2847, %r2846, 3;
	cvt.u64.u32 	%rl3, %r2847;
	mov.u64 	%rl38, 4294967295;
	shr.u64 	%rl39, %rl38, %r2847;
	cvt.u32.u64 	%r2848, %rl39;
	add.s32 	%r2849, %r2842, %r2843;
	ld.global.u32 	%r2850, [%r2849+40960];
	and.b32  	%r6115, %r2850, %r2848;
	shl.b32 	%r2851, %r6109, 8;
	and.b32  	%r2852, %r2851, 1073740800;
	add.s32 	%r2853, %r2852, %r267;
	ld.param.u32 	%r6095, [sha_param_2];
	mad.lo.s32 	%r2854, %r4, 200704, %r6095;
	shl.b32 	%r2855, %r2853, 2;
	shl.b32 	%r2856, %r6109, 3;
	and.b32  	%r2857, %r2856, 24;
	cvt.u64.u32 	%rl4, %r2857;
	add.s32 	%r2858, %r2854, %r2855;
	ld.global.u32 	%rl40, [%r2858+32768];
	shr.u64 	%rl41, %rl40, %r2857;
	cvt.u32.u64 	%r6116, %rl41;
	and.b32  	%r2859, %r6105, 3;
	setp.ne.s32 	%p16, %r2859, 0;
	selp.u32 	%r68, 1, 0, %p16;
	shr.u32 	%r69, %r6105, 2;
	neg.s32 	%r2860, %r69;
	setp.eq.s32 	%p17, %r68, %r2860;
	@%p17 bra 	BB2_19;

	and.b32  	%r2862, %r6109, 3;
	sub.s32 	%r2864, %r277, %r2862;
	shl.b32 	%r2865, %r2864, 3;
	cvt.u64.u32 	%rl5, %r2865;
	shl.b32 	%r2866, %r6104, 3;
	and.b32  	%r2867, %r2866, 24;
	cvt.u64.u32 	%rl6, %r2867;
	add.s32 	%r70, %r68, %r69;
	and.b32  	%r2868, %r6109, 4194300;
	shl.b32 	%r2869, %r2868, 10;
	add.s32 	%r6113, %r27, %r2869;
	and.b32  	%r2870, %r6104, 4194300;
	shl.b32 	%r2871, %r2870, 8;
	add.s32 	%r2872, %r267, %r2871;
	shl.b32 	%r2873, %r2872, 2;
	add.s32 	%r6112, %r30, %r2873;
	mov.u32 	%r6114, 0;

BB2_18:
	cvt.u32.u64 	%r2874, %rl5;
	ld.global.u32 	%rl42, [%r6113];
	shl.b64 	%rl43, %rl42, %r2874;
	and.b64  	%rl44, %rl43, 4294967295;
	cvt.u64.u32 	%rl45, %r6116;
	or.b64  	%rl46, %rl44, %rl45;
	cvt.u32.u64 	%r2875, %rl6;
	shl.b64 	%rl47, %rl46, %r2875;
	cvt.u64.u32 	%rl48, %r6115;
	or.b64  	%rl49, %rl47, %rl48;
	st.global.u32 	[%r6112], %rl49;
	cvt.u32.u64 	%r2876, %rl3;
	shr.u64 	%rl50, %rl46, %r2876;
	cvt.u32.u64 	%r6115, %rl50;
	cvt.u32.u64 	%r2877, %rl4;
	shr.u64 	%rl51, %rl42, %r2877;
	cvt.u32.u64 	%r6116, %rl51;
	add.s32 	%r6113, %r6113, 4096;
	add.s32 	%r6112, %r6112, 4096;
	add.s32 	%r6114, %r6114, 1;
	setp.lt.u32 	%p18, %r6114, %r70;
	@%p18 bra 	BB2_18;

BB2_19:
	ld.global.u32 	%r83, [%r6];
	shr.u32 	%r2878, %r83, 29;
	ld.global.u32 	%r84, [%r6+4096];
	shl.b32 	%r2879, %r84, 3;
	shr.u32 	%r2880, %r84, 21;
	and.b32  	%r2881, %r2880, 255;
	shr.u32 	%r2882, %r84, 5;
	and.b32  	%r2883, %r2882, 65280;
	shl.b32 	%r2884, %r84, 11;
	and.b32  	%r2885, %r2884, 16711680;
	or.b32  	%r2886, %r2879, %r2878;
	shl.b32 	%r2887, %r2886, 24;
	or.b32  	%r2888, %r2883, %r2885;
	or.b32  	%r2889, %r2888, %r2881;
	or.b32  	%r2890, %r2889, %r2887;
	st.global.u32 	[%r6+368640], %r2890;
	shr.u32 	%r2891, %r83, 21;
	and.b32  	%r2892, %r2891, 255;
	shr.u32 	%r2893, %r83, 5;
	and.b32  	%r2894, %r2893, 65280;
	shl.b32 	%r2895, %r83, 11;
	and.b32  	%r2896, %r2895, 16711680;
	shl.b32 	%r2897, %r83, 27;
	or.b32  	%r2898, %r2896, %r2897;
	or.b32  	%r2899, %r2898, %r2894;
	or.b32  	%r2900, %r2899, %r2892;
	st.global.u32 	[%r6+372736], %r2900;
	and.b32  	%r6122, %r83, 63;
	setp.lt.u32 	%p19, %r6122, 56;
	selp.b32 	%r2901, 56, 120, %p19;
	sub.s32 	%r6132, %r2901, %r6122;
	setp.eq.s32 	%p20, %r2901, %r6122;
	@%p20 bra 	BB2_35;

	sub.s32 	%r6131, %r363, %r6122;
	add.s32 	%r2903, %r83, %r6132;
	st.global.u32 	[%r6], %r2903;
	setp.ge.u32 	%p21, %r2903, %r6132;
	@%p21 bra 	BB2_22;

	add.s32 	%r2904, %r84, 1;
	st.global.u32 	[%r6+4096], %r2904;

BB2_22:
	setp.eq.s32 	%p22, %r6122, 0;
	setp.lt.u32 	%p23, %r6132, %r6131;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	BB2_27;

	shl.b32 	%r2905, %r83, 8;
	and.b32  	%r2906, %r2905, 15360;
	add.s32 	%r2907, %r2906, %r267;
	ld.param.u32 	%r6091, [sha_param_0];
	mad.lo.s32 	%r2908, %r4, 442368, %r6091;
	shl.b32 	%r2909, %r2907, 2;
	and.b32  	%r2910, %r83, 3;
	sub.s32 	%r2912, %r277, %r2910;
	shl.b32 	%r2913, %r2912, 3;
	cvt.u64.u32 	%rl7, %r2913;
	mov.u64 	%rl52, 4294967295;
	shr.u64 	%rl53, %rl52, %r2913;
	cvt.u32.u64 	%r2914, %rl53;
	add.s32 	%r2915, %r2908, %r2909;
	ld.global.u32 	%r2916, [%r2915+40960];
	and.b32  	%r6120, %r2916, %r2914;
	ld.global.u32 	%r6119, [%r6+376832];
	and.b32  	%r2917, %r6131, 3;
	setp.ne.s32 	%p25, %r2917, 0;
	selp.u32 	%r90, 1, 0, %p25;
	shr.u32 	%r91, %r6131, 2;
	neg.s32 	%r2918, %r91;
	setp.eq.s32 	%p26, %r90, %r2918;
	@%p26 bra 	BB2_26;

	shl.b32 	%r2920, %r83, 3;
	and.b32  	%r2921, %r2920, 24;
	cvt.u64.u32 	%rl8, %r2921;
	add.s32 	%r93, %r90, %r91;
	and.b32  	%r2922, %r83, 60;
	shl.b32 	%r2923, %r2922, 8;
	add.s32 	%r2924, %r267, %r2923;
	shl.b32 	%r2925, %r2924, 2;
	add.s32 	%r6117, %r30, %r2925;
	mov.u32 	%r6121, 0;
	mov.u32 	%r6118, %r25;

BB2_25:
	mov.u32 	%r97, %r6119;
	ld.global.u32 	%r100, [%r6118];
	cvt.u64.u32 	%rl54, %r97;
	cvt.u32.u64 	%r2926, %rl8;
	shl.b64 	%rl55, %rl54, %r2926;
	cvt.u64.u32 	%rl56, %r6120;
	or.b64  	%rl57, %rl55, %rl56;
	st.global.u32 	[%r6117], %rl57;
	cvt.u32.u64 	%r2927, %rl7;
	shr.u64 	%rl58, %rl54, %r2927;
	cvt.u32.u64 	%r6120, %rl58;
	add.s32 	%r6118, %r6118, 4096;
	add.s32 	%r6117, %r6117, 4096;
	add.s32 	%r6121, %r6121, 1;
	setp.lt.u32 	%p27, %r6121, %r93;
	mov.u32 	%r6119, %r100;
	@%p27 bra 	BB2_25;

BB2_26:
	mov.u32 	%r6122, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r30;
	.param .b32 param3;
	st.param.b32	[param3+0], %r6122;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 2
	sub.s32 	%r6132, %r6132, %r6131;
	bra.uni 	BB2_28;

BB2_27:
	mov.u32 	%r6131, 0;

BB2_28:
	setp.gt.u32 	%p28, %r6132, 63;
	@%p28 bra 	BB2_29;
	bra.uni 	BB2_31;

BB2_29:
	ld.global.u32 	%r6130, [%r6+8192];
	ld.global.u32 	%r6129, [%r6+12288];
	ld.global.u32 	%r6128, [%r6+16384];
	ld.global.u32 	%r6127, [%r6+20480];
	ld.global.u32 	%r6126, [%r6+24576];
	ld.global.u32 	%r6125, [%r6+28672];
	ld.global.u32 	%r6124, [%r6+32768];
	ld.global.u32 	%r6123, [%r6+36864];

BB2_30:
	shl.b32 	%r2930, %r6131, 8;
	and.b32  	%r2931, %r2930, 1073740800;
	add.s32 	%r2932, %r2931, %r267;
	ld.param.u32 	%r6090, [sha_param_0];
	mad.lo.s32 	%r2933, %r4, 442368, %r6090;
	add.s32 	%r2934, %r2933, 376832;
	shl.b32 	%r2935, %r2932, 2;
	add.s32 	%r2936, %r2934, %r2935;
	shl.b32 	%r2937, %r6131, 3;
	and.b32  	%r2938, %r2937, 24;
	ld.global.u32 	%r2939, [%r2936];
	shr.u32 	%r2940, %r2939, %r2938;
	shl.b32 	%r2941, %r2940, 24;
	add.s32 	%r2942, %r2930, 256;
	and.b32  	%r2943, %r2942, 1073740800;
	add.s32 	%r2944, %r2943, %r267;
	shl.b32 	%r2945, %r2944, 2;
	add.s32 	%r2946, %r2934, %r2945;
	add.s32 	%r2947, %r2937, 8;
	and.b32  	%r2948, %r2947, 24;
	ld.global.u32 	%r2949, [%r2946];
	shr.u32 	%r2950, %r2949, %r2948;
	shl.b32 	%r2951, %r2950, 16;
	and.b32  	%r2952, %r2951, 16711680;
	add.s32 	%r2953, %r2930, 512;
	and.b32  	%r2954, %r2953, 1073740800;
	add.s32 	%r2955, %r2954, %r267;
	shl.b32 	%r2956, %r2955, 2;
	add.s32 	%r2957, %r2934, %r2956;
	add.s32 	%r2958, %r2937, 16;
	and.b32  	%r2959, %r2958, 24;
	ld.global.u32 	%r2960, [%r2957];
	shr.u32 	%r2961, %r2960, %r2959;
	shl.b32 	%r2962, %r2961, 8;
	and.b32  	%r2963, %r2962, 65280;
	add.s32 	%r2964, %r2930, 768;
	and.b32  	%r2965, %r2964, 1073740800;
	add.s32 	%r2966, %r2965, %r267;
	shl.b32 	%r2967, %r2966, 2;
	add.s32 	%r2968, %r2934, %r2967;
	add.s32 	%r2969, %r2937, 24;
	and.b32  	%r2970, %r2969, 24;
	ld.global.u32 	%r2971, [%r2968];
	shr.u32 	%r2972, %r2971, %r2970;
	and.b32  	%r2973, %r2972, 255;
	or.b32  	%r2974, %r2952, %r2941;
	or.b32  	%r2975, %r2974, %r2973;
	or.b32  	%r2976, %r2975, %r2963;
	st.global.u32 	[%r6+106496], %r2976;
	add.s32 	%r2977, %r2930, 1024;
	and.b32  	%r2978, %r2977, 1073740800;
	add.s32 	%r2979, %r2978, %r267;
	shl.b32 	%r2980, %r2979, 2;
	add.s32 	%r2981, %r2934, %r2980;
	ld.global.u32 	%r2982, [%r2981];
	shr.u32 	%r2983, %r2982, %r2938;
	shl.b32 	%r2984, %r2983, 24;
	add.s32 	%r2985, %r2930, 1280;
	and.b32  	%r2986, %r2985, 1073740800;
	add.s32 	%r2987, %r2986, %r267;
	shl.b32 	%r2988, %r2987, 2;
	add.s32 	%r2989, %r2934, %r2988;
	ld.global.u32 	%r2990, [%r2989];
	shr.u32 	%r2991, %r2990, %r2948;
	shl.b32 	%r2992, %r2991, 16;
	and.b32  	%r2993, %r2992, 16711680;
	add.s32 	%r2994, %r2930, 1536;
	and.b32  	%r2995, %r2994, 1073740800;
	add.s32 	%r2996, %r2995, %r267;
	shl.b32 	%r2997, %r2996, 2;
	add.s32 	%r2998, %r2934, %r2997;
	ld.global.u32 	%r2999, [%r2998];
	shr.u32 	%r3000, %r2999, %r2959;
	shl.b32 	%r3001, %r3000, 8;
	and.b32  	%r3002, %r3001, 65280;
	add.s32 	%r3003, %r2930, 1792;
	and.b32  	%r3004, %r3003, 1073740800;
	add.s32 	%r3005, %r3004, %r267;
	shl.b32 	%r3006, %r3005, 2;
	add.s32 	%r3007, %r2934, %r3006;
	ld.global.u32 	%r3008, [%r3007];
	shr.u32 	%r3009, %r3008, %r2970;
	and.b32  	%r3010, %r3009, 255;
	or.b32  	%r3011, %r2993, %r2984;
	or.b32  	%r3012, %r3011, %r3010;
	or.b32  	%r3013, %r3012, %r3002;
	st.global.u32 	[%r6+110592], %r3013;
	add.s32 	%r3014, %r2930, 2048;
	and.b32  	%r3015, %r3014, 1073740800;
	add.s32 	%r3016, %r3015, %r267;
	shl.b32 	%r3017, %r3016, 2;
	add.s32 	%r3018, %r2934, %r3017;
	ld.global.u32 	%r3019, [%r3018];
	shr.u32 	%r3020, %r3019, %r2938;
	shl.b32 	%r3021, %r3020, 24;
	add.s32 	%r3022, %r2930, 2304;
	and.b32  	%r3023, %r3022, 1073740800;
	add.s32 	%r3024, %r3023, %r267;
	shl.b32 	%r3025, %r3024, 2;
	add.s32 	%r3026, %r2934, %r3025;
	ld.global.u32 	%r3027, [%r3026];
	shr.u32 	%r3028, %r3027, %r2948;
	shl.b32 	%r3029, %r3028, 16;
	and.b32  	%r3030, %r3029, 16711680;
	add.s32 	%r3031, %r2930, 2560;
	and.b32  	%r3032, %r3031, 1073740800;
	add.s32 	%r3033, %r3032, %r267;
	shl.b32 	%r3034, %r3033, 2;
	add.s32 	%r3035, %r2934, %r3034;
	ld.global.u32 	%r3036, [%r3035];
	shr.u32 	%r3037, %r3036, %r2959;
	shl.b32 	%r3038, %r3037, 8;
	and.b32  	%r3039, %r3038, 65280;
	add.s32 	%r3040, %r2930, 2816;
	and.b32  	%r3041, %r3040, 1073740800;
	add.s32 	%r3042, %r3041, %r267;
	shl.b32 	%r3043, %r3042, 2;
	add.s32 	%r3044, %r2934, %r3043;
	ld.global.u32 	%r3045, [%r3044];
	shr.u32 	%r3046, %r3045, %r2970;
	and.b32  	%r3047, %r3046, 255;
	or.b32  	%r3048, %r3030, %r3021;
	or.b32  	%r3049, %r3048, %r3047;
	or.b32  	%r3050, %r3049, %r3039;
	st.global.u32 	[%r6+114688], %r3050;
	add.s32 	%r3051, %r2930, 3072;
	and.b32  	%r3052, %r3051, 1073740800;
	add.s32 	%r3053, %r3052, %r267;
	shl.b32 	%r3054, %r3053, 2;
	add.s32 	%r3055, %r2934, %r3054;
	ld.global.u32 	%r3056, [%r3055];
	shr.u32 	%r3057, %r3056, %r2938;
	shl.b32 	%r3058, %r3057, 24;
	add.s32 	%r3059, %r2930, 3328;
	and.b32  	%r3060, %r3059, 1073740800;
	add.s32 	%r3061, %r3060, %r267;
	shl.b32 	%r3062, %r3061, 2;
	add.s32 	%r3063, %r2934, %r3062;
	ld.global.u32 	%r3064, [%r3063];
	shr.u32 	%r3065, %r3064, %r2948;
	shl.b32 	%r3066, %r3065, 16;
	and.b32  	%r3067, %r3066, 16711680;
	add.s32 	%r3068, %r2930, 3584;
	and.b32  	%r3069, %r3068, 1073740800;
	add.s32 	%r3070, %r3069, %r267;
	shl.b32 	%r3071, %r3070, 2;
	add.s32 	%r3072, %r2934, %r3071;
	ld.global.u32 	%r3073, [%r3072];
	shr.u32 	%r3074, %r3073, %r2959;
	shl.b32 	%r3075, %r3074, 8;
	and.b32  	%r3076, %r3075, 65280;
	add.s32 	%r3077, %r2930, 3840;
	and.b32  	%r3078, %r3077, 1073740800;
	add.s32 	%r3079, %r3078, %r267;
	shl.b32 	%r3080, %r3079, 2;
	add.s32 	%r3081, %r2934, %r3080;
	ld.global.u32 	%r3082, [%r3081];
	shr.u32 	%r3083, %r3082, %r2970;
	and.b32  	%r3084, %r3083, 255;
	or.b32  	%r3085, %r3067, %r3058;
	or.b32  	%r3086, %r3085, %r3084;
	or.b32  	%r3087, %r3086, %r3076;
	st.global.u32 	[%r6+118784], %r3087;
	add.s32 	%r3088, %r2930, 4096;
	and.b32  	%r3089, %r3088, 1073740800;
	add.s32 	%r3090, %r3089, %r267;
	shl.b32 	%r3091, %r3090, 2;
	add.s32 	%r3092, %r2934, %r3091;
	ld.global.u32 	%r3093, [%r3092];
	shr.u32 	%r3094, %r3093, %r2938;
	shl.b32 	%r3095, %r3094, 24;
	add.s32 	%r3096, %r2930, 4352;
	and.b32  	%r3097, %r3096, 1073740800;
	add.s32 	%r3098, %r3097, %r267;
	shl.b32 	%r3099, %r3098, 2;
	add.s32 	%r3100, %r2934, %r3099;
	ld.global.u32 	%r3101, [%r3100];
	shr.u32 	%r3102, %r3101, %r2948;
	shl.b32 	%r3103, %r3102, 16;
	and.b32  	%r3104, %r3103, 16711680;
	add.s32 	%r3105, %r2930, 4608;
	and.b32  	%r3106, %r3105, 1073740800;
	add.s32 	%r3107, %r3106, %r267;
	shl.b32 	%r3108, %r3107, 2;
	add.s32 	%r3109, %r2934, %r3108;
	ld.global.u32 	%r3110, [%r3109];
	shr.u32 	%r3111, %r3110, %r2959;
	shl.b32 	%r3112, %r3111, 8;
	and.b32  	%r3113, %r3112, 65280;
	add.s32 	%r3114, %r2930, 4864;
	and.b32  	%r3115, %r3114, 1073740800;
	add.s32 	%r3116, %r3115, %r267;
	shl.b32 	%r3117, %r3116, 2;
	add.s32 	%r3118, %r2934, %r3117;
	ld.global.u32 	%r3119, [%r3118];
	shr.u32 	%r3120, %r3119, %r2970;
	and.b32  	%r3121, %r3120, 255;
	or.b32  	%r3122, %r3104, %r3095;
	or.b32  	%r3123, %r3122, %r3121;
	or.b32  	%r3124, %r3123, %r3113;
	st.global.u32 	[%r6+122880], %r3124;
	add.s32 	%r3125, %r2930, 5120;
	and.b32  	%r3126, %r3125, 1073740800;
	add.s32 	%r3127, %r3126, %r267;
	shl.b32 	%r3128, %r3127, 2;
	add.s32 	%r3129, %r2934, %r3128;
	ld.global.u32 	%r3130, [%r3129];
	shr.u32 	%r3131, %r3130, %r2938;
	shl.b32 	%r3132, %r3131, 24;
	add.s32 	%r3133, %r2930, 5376;
	and.b32  	%r3134, %r3133, 1073740800;
	add.s32 	%r3135, %r3134, %r267;
	shl.b32 	%r3136, %r3135, 2;
	add.s32 	%r3137, %r2934, %r3136;
	ld.global.u32 	%r3138, [%r3137];
	shr.u32 	%r3139, %r3138, %r2948;
	shl.b32 	%r3140, %r3139, 16;
	and.b32  	%r3141, %r3140, 16711680;
	add.s32 	%r3142, %r2930, 5632;
	and.b32  	%r3143, %r3142, 1073740800;
	add.s32 	%r3144, %r3143, %r267;
	shl.b32 	%r3145, %r3144, 2;
	add.s32 	%r3146, %r2934, %r3145;
	ld.global.u32 	%r3147, [%r3146];
	shr.u32 	%r3148, %r3147, %r2959;
	shl.b32 	%r3149, %r3148, 8;
	and.b32  	%r3150, %r3149, 65280;
	add.s32 	%r3151, %r2930, 5888;
	and.b32  	%r3152, %r3151, 1073740800;
	add.s32 	%r3153, %r3152, %r267;
	shl.b32 	%r3154, %r3153, 2;
	add.s32 	%r3155, %r2934, %r3154;
	ld.global.u32 	%r3156, [%r3155];
	shr.u32 	%r3157, %r3156, %r2970;
	and.b32  	%r3158, %r3157, 255;
	or.b32  	%r3159, %r3141, %r3132;
	or.b32  	%r3160, %r3159, %r3158;
	or.b32  	%r3161, %r3160, %r3150;
	st.global.u32 	[%r6+126976], %r3161;
	add.s32 	%r3162, %r2930, 6144;
	and.b32  	%r3163, %r3162, 1073740800;
	add.s32 	%r3164, %r3163, %r267;
	shl.b32 	%r3165, %r3164, 2;
	add.s32 	%r3166, %r2934, %r3165;
	ld.global.u32 	%r3167, [%r3166];
	shr.u32 	%r3168, %r3167, %r2938;
	shl.b32 	%r3169, %r3168, 24;
	add.s32 	%r3170, %r2930, 6400;
	and.b32  	%r3171, %r3170, 1073740800;
	add.s32 	%r3172, %r3171, %r267;
	shl.b32 	%r3173, %r3172, 2;
	add.s32 	%r3174, %r2934, %r3173;
	ld.global.u32 	%r3175, [%r3174];
	shr.u32 	%r3176, %r3175, %r2948;
	shl.b32 	%r3177, %r3176, 16;
	and.b32  	%r3178, %r3177, 16711680;
	add.s32 	%r3179, %r2930, 6656;
	and.b32  	%r3180, %r3179, 1073740800;
	add.s32 	%r3181, %r3180, %r267;
	shl.b32 	%r3182, %r3181, 2;
	add.s32 	%r3183, %r2934, %r3182;
	ld.global.u32 	%r3184, [%r3183];
	shr.u32 	%r3185, %r3184, %r2959;
	shl.b32 	%r3186, %r3185, 8;
	and.b32  	%r3187, %r3186, 65280;
	add.s32 	%r3188, %r2930, 6912;
	and.b32  	%r3189, %r3188, 1073740800;
	add.s32 	%r3190, %r3189, %r267;
	shl.b32 	%r3191, %r3190, 2;
	add.s32 	%r3192, %r2934, %r3191;
	ld.global.u32 	%r3193, [%r3192];
	shr.u32 	%r3194, %r3193, %r2970;
	and.b32  	%r3195, %r3194, 255;
	or.b32  	%r3196, %r3178, %r3169;
	or.b32  	%r3197, %r3196, %r3195;
	or.b32  	%r3198, %r3197, %r3187;
	st.global.u32 	[%r6+131072], %r3198;
	add.s32 	%r3199, %r2930, 7168;
	and.b32  	%r3200, %r3199, 1073740800;
	add.s32 	%r3201, %r3200, %r267;
	shl.b32 	%r3202, %r3201, 2;
	add.s32 	%r3203, %r2934, %r3202;
	ld.global.u32 	%r3204, [%r3203];
	shr.u32 	%r3205, %r3204, %r2938;
	shl.b32 	%r3206, %r3205, 24;
	add.s32 	%r3207, %r2930, 7424;
	and.b32  	%r3208, %r3207, 1073740800;
	add.s32 	%r3209, %r3208, %r267;
	shl.b32 	%r3210, %r3209, 2;
	add.s32 	%r3211, %r2934, %r3210;
	ld.global.u32 	%r3212, [%r3211];
	shr.u32 	%r3213, %r3212, %r2948;
	shl.b32 	%r3214, %r3213, 16;
	and.b32  	%r3215, %r3214, 16711680;
	add.s32 	%r3216, %r2930, 7680;
	and.b32  	%r3217, %r3216, 1073740800;
	add.s32 	%r3218, %r3217, %r267;
	shl.b32 	%r3219, %r3218, 2;
	add.s32 	%r3220, %r2934, %r3219;
	ld.global.u32 	%r3221, [%r3220];
	shr.u32 	%r3222, %r3221, %r2959;
	shl.b32 	%r3223, %r3222, 8;
	and.b32  	%r3224, %r3223, 65280;
	add.s32 	%r3225, %r2930, 7936;
	and.b32  	%r3226, %r3225, 1073740800;
	add.s32 	%r3227, %r3226, %r267;
	shl.b32 	%r3228, %r3227, 2;
	add.s32 	%r3229, %r2934, %r3228;
	ld.global.u32 	%r3230, [%r3229];
	shr.u32 	%r3231, %r3230, %r2970;
	and.b32  	%r3232, %r3231, 255;
	or.b32  	%r3233, %r3215, %r3206;
	or.b32  	%r3234, %r3233, %r3232;
	or.b32  	%r3235, %r3234, %r3224;
	st.global.u32 	[%r6+135168], %r3235;
	add.s32 	%r3236, %r2930, 8192;
	and.b32  	%r3237, %r3236, 1073740800;
	add.s32 	%r3238, %r3237, %r267;
	shl.b32 	%r3239, %r3238, 2;
	add.s32 	%r3240, %r2934, %r3239;
	ld.global.u32 	%r3241, [%r3240];
	shr.u32 	%r3242, %r3241, %r2938;
	shl.b32 	%r3243, %r3242, 24;
	add.s32 	%r3244, %r2930, 8448;
	and.b32  	%r3245, %r3244, 1073740800;
	add.s32 	%r3246, %r3245, %r267;
	shl.b32 	%r3247, %r3246, 2;
	add.s32 	%r3248, %r2934, %r3247;
	ld.global.u32 	%r3249, [%r3248];
	shr.u32 	%r3250, %r3249, %r2948;
	shl.b32 	%r3251, %r3250, 16;
	and.b32  	%r3252, %r3251, 16711680;
	add.s32 	%r3253, %r2930, 8704;
	and.b32  	%r3254, %r3253, 1073740800;
	add.s32 	%r3255, %r3254, %r267;
	shl.b32 	%r3256, %r3255, 2;
	add.s32 	%r3257, %r2934, %r3256;
	ld.global.u32 	%r3258, [%r3257];
	shr.u32 	%r3259, %r3258, %r2959;
	shl.b32 	%r3260, %r3259, 8;
	and.b32  	%r3261, %r3260, 65280;
	add.s32 	%r3262, %r2930, 8960;
	and.b32  	%r3263, %r3262, 1073740800;
	add.s32 	%r3264, %r3263, %r267;
	shl.b32 	%r3265, %r3264, 2;
	add.s32 	%r3266, %r2934, %r3265;
	ld.global.u32 	%r3267, [%r3266];
	shr.u32 	%r3268, %r3267, %r2970;
	and.b32  	%r3269, %r3268, 255;
	or.b32  	%r3270, %r3252, %r3243;
	or.b32  	%r3271, %r3270, %r3269;
	or.b32  	%r3272, %r3271, %r3261;
	st.global.u32 	[%r6+139264], %r3272;
	add.s32 	%r3273, %r2930, 9216;
	and.b32  	%r3274, %r3273, 1073740800;
	add.s32 	%r3275, %r3274, %r267;
	shl.b32 	%r3276, %r3275, 2;
	add.s32 	%r3277, %r2934, %r3276;
	ld.global.u32 	%r3278, [%r3277];
	shr.u32 	%r3279, %r3278, %r2938;
	shl.b32 	%r3280, %r3279, 24;
	add.s32 	%r3281, %r2930, 9472;
	and.b32  	%r3282, %r3281, 1073740800;
	add.s32 	%r3283, %r3282, %r267;
	shl.b32 	%r3284, %r3283, 2;
	add.s32 	%r3285, %r2934, %r3284;
	ld.global.u32 	%r3286, [%r3285];
	shr.u32 	%r3287, %r3286, %r2948;
	shl.b32 	%r3288, %r3287, 16;
	and.b32  	%r3289, %r3288, 16711680;
	add.s32 	%r3290, %r2930, 9728;
	and.b32  	%r3291, %r3290, 1073740800;
	add.s32 	%r3292, %r3291, %r267;
	shl.b32 	%r3293, %r3292, 2;
	add.s32 	%r3294, %r2934, %r3293;
	ld.global.u32 	%r3295, [%r3294];
	shr.u32 	%r3296, %r3295, %r2959;
	shl.b32 	%r3297, %r3296, 8;
	and.b32  	%r3298, %r3297, 65280;
	add.s32 	%r3299, %r2930, 9984;
	and.b32  	%r3300, %r3299, 1073740800;
	add.s32 	%r3301, %r3300, %r267;
	shl.b32 	%r3302, %r3301, 2;
	add.s32 	%r3303, %r2934, %r3302;
	ld.global.u32 	%r3304, [%r3303];
	shr.u32 	%r3305, %r3304, %r2970;
	and.b32  	%r3306, %r3305, 255;
	or.b32  	%r3307, %r3289, %r3280;
	or.b32  	%r3308, %r3307, %r3306;
	or.b32  	%r3309, %r3308, %r3298;
	st.global.u32 	[%r6+143360], %r3309;
	add.s32 	%r3310, %r2930, 10240;
	and.b32  	%r3311, %r3310, 1073740800;
	add.s32 	%r3312, %r3311, %r267;
	shl.b32 	%r3313, %r3312, 2;
	add.s32 	%r3314, %r2934, %r3313;
	ld.global.u32 	%r3315, [%r3314];
	shr.u32 	%r3316, %r3315, %r2938;
	shl.b32 	%r3317, %r3316, 24;
	add.s32 	%r3318, %r2930, 10496;
	and.b32  	%r3319, %r3318, 1073740800;
	add.s32 	%r3320, %r3319, %r267;
	shl.b32 	%r3321, %r3320, 2;
	add.s32 	%r3322, %r2934, %r3321;
	ld.global.u32 	%r3323, [%r3322];
	shr.u32 	%r3324, %r3323, %r2948;
	shl.b32 	%r3325, %r3324, 16;
	and.b32  	%r3326, %r3325, 16711680;
	add.s32 	%r3327, %r2930, 10752;
	and.b32  	%r3328, %r3327, 1073740800;
	add.s32 	%r3329, %r3328, %r267;
	shl.b32 	%r3330, %r3329, 2;
	add.s32 	%r3331, %r2934, %r3330;
	ld.global.u32 	%r3332, [%r3331];
	shr.u32 	%r3333, %r3332, %r2959;
	shl.b32 	%r3334, %r3333, 8;
	and.b32  	%r3335, %r3334, 65280;
	add.s32 	%r3336, %r2930, 11008;
	and.b32  	%r3337, %r3336, 1073740800;
	add.s32 	%r3338, %r3337, %r267;
	shl.b32 	%r3339, %r3338, 2;
	add.s32 	%r3340, %r2934, %r3339;
	ld.global.u32 	%r3341, [%r3340];
	shr.u32 	%r3342, %r3341, %r2970;
	and.b32  	%r3343, %r3342, 255;
	or.b32  	%r3344, %r3326, %r3317;
	or.b32  	%r3345, %r3344, %r3343;
	or.b32  	%r3346, %r3345, %r3335;
	st.global.u32 	[%r6+147456], %r3346;
	add.s32 	%r3347, %r2930, 11264;
	and.b32  	%r3348, %r3347, 1073740800;
	add.s32 	%r3349, %r3348, %r267;
	shl.b32 	%r3350, %r3349, 2;
	add.s32 	%r3351, %r2934, %r3350;
	ld.global.u32 	%r3352, [%r3351];
	shr.u32 	%r3353, %r3352, %r2938;
	shl.b32 	%r3354, %r3353, 24;
	add.s32 	%r3355, %r2930, 11520;
	and.b32  	%r3356, %r3355, 1073740800;
	add.s32 	%r3357, %r3356, %r267;
	shl.b32 	%r3358, %r3357, 2;
	add.s32 	%r3359, %r2934, %r3358;
	ld.global.u32 	%r3360, [%r3359];
	shr.u32 	%r3361, %r3360, %r2948;
	shl.b32 	%r3362, %r3361, 16;
	and.b32  	%r3363, %r3362, 16711680;
	add.s32 	%r3364, %r2930, 11776;
	and.b32  	%r3365, %r3364, 1073740800;
	add.s32 	%r3366, %r3365, %r267;
	shl.b32 	%r3367, %r3366, 2;
	add.s32 	%r3368, %r2934, %r3367;
	ld.global.u32 	%r3369, [%r3368];
	shr.u32 	%r3370, %r3369, %r2959;
	shl.b32 	%r3371, %r3370, 8;
	and.b32  	%r3372, %r3371, 65280;
	add.s32 	%r3373, %r2930, 12032;
	and.b32  	%r3374, %r3373, 1073740800;
	add.s32 	%r3375, %r3374, %r267;
	shl.b32 	%r3376, %r3375, 2;
	add.s32 	%r3377, %r2934, %r3376;
	ld.global.u32 	%r3378, [%r3377];
	shr.u32 	%r3379, %r3378, %r2970;
	and.b32  	%r3380, %r3379, 255;
	or.b32  	%r3381, %r3363, %r3354;
	or.b32  	%r3382, %r3381, %r3380;
	or.b32  	%r3383, %r3382, %r3372;
	st.global.u32 	[%r6+151552], %r3383;
	add.s32 	%r3384, %r2930, 12288;
	and.b32  	%r3385, %r3384, 1073740800;
	add.s32 	%r3386, %r3385, %r267;
	shl.b32 	%r3387, %r3386, 2;
	add.s32 	%r3388, %r2934, %r3387;
	ld.global.u32 	%r3389, [%r3388];
	shr.u32 	%r3390, %r3389, %r2938;
	shl.b32 	%r3391, %r3390, 24;
	add.s32 	%r3392, %r2930, 12544;
	and.b32  	%r3393, %r3392, 1073740800;
	add.s32 	%r3394, %r3393, %r267;
	shl.b32 	%r3395, %r3394, 2;
	add.s32 	%r3396, %r2934, %r3395;
	ld.global.u32 	%r3397, [%r3396];
	shr.u32 	%r3398, %r3397, %r2948;
	shl.b32 	%r3399, %r3398, 16;
	and.b32  	%r3400, %r3399, 16711680;
	add.s32 	%r3401, %r2930, 12800;
	and.b32  	%r3402, %r3401, 1073740800;
	add.s32 	%r3403, %r3402, %r267;
	shl.b32 	%r3404, %r3403, 2;
	add.s32 	%r3405, %r2934, %r3404;
	ld.global.u32 	%r3406, [%r3405];
	shr.u32 	%r3407, %r3406, %r2959;
	shl.b32 	%r3408, %r3407, 8;
	and.b32  	%r3409, %r3408, 65280;
	add.s32 	%r3410, %r2930, 13056;
	and.b32  	%r3411, %r3410, 1073740800;
	add.s32 	%r3412, %r3411, %r267;
	shl.b32 	%r3413, %r3412, 2;
	add.s32 	%r3414, %r2934, %r3413;
	ld.global.u32 	%r3415, [%r3414];
	shr.u32 	%r3416, %r3415, %r2970;
	and.b32  	%r3417, %r3416, 255;
	or.b32  	%r3418, %r3400, %r3391;
	or.b32  	%r3419, %r3418, %r3417;
	or.b32  	%r3420, %r3419, %r3409;
	st.global.u32 	[%r6+155648], %r3420;
	add.s32 	%r3421, %r2930, 13312;
	and.b32  	%r3422, %r3421, 1073740800;
	add.s32 	%r3423, %r3422, %r267;
	shl.b32 	%r3424, %r3423, 2;
	add.s32 	%r3425, %r2934, %r3424;
	ld.global.u32 	%r3426, [%r3425];
	shr.u32 	%r3427, %r3426, %r2938;
	shl.b32 	%r3428, %r3427, 24;
	add.s32 	%r3429, %r2930, 13568;
	and.b32  	%r3430, %r3429, 1073740800;
	add.s32 	%r3431, %r3430, %r267;
	shl.b32 	%r3432, %r3431, 2;
	add.s32 	%r3433, %r2934, %r3432;
	ld.global.u32 	%r3434, [%r3433];
	shr.u32 	%r3435, %r3434, %r2948;
	shl.b32 	%r3436, %r3435, 16;
	and.b32  	%r3437, %r3436, 16711680;
	add.s32 	%r3438, %r2930, 13824;
	and.b32  	%r3439, %r3438, 1073740800;
	add.s32 	%r3440, %r3439, %r267;
	shl.b32 	%r3441, %r3440, 2;
	add.s32 	%r3442, %r2934, %r3441;
	ld.global.u32 	%r3443, [%r3442];
	shr.u32 	%r3444, %r3443, %r2959;
	shl.b32 	%r3445, %r3444, 8;
	and.b32  	%r3446, %r3445, 65280;
	add.s32 	%r3447, %r2930, 14080;
	and.b32  	%r3448, %r3447, 1073740800;
	add.s32 	%r3449, %r3448, %r267;
	shl.b32 	%r3450, %r3449, 2;
	add.s32 	%r3451, %r2934, %r3450;
	ld.global.u32 	%r3452, [%r3451];
	shr.u32 	%r3453, %r3452, %r2970;
	and.b32  	%r3454, %r3453, 255;
	or.b32  	%r3455, %r3437, %r3428;
	or.b32  	%r3456, %r3455, %r3454;
	or.b32  	%r3457, %r3456, %r3446;
	st.global.u32 	[%r6+159744], %r3457;
	add.s32 	%r3458, %r2930, 14336;
	and.b32  	%r3459, %r3458, 1073740800;
	add.s32 	%r3460, %r3459, %r267;
	shl.b32 	%r3461, %r3460, 2;
	add.s32 	%r3462, %r2934, %r3461;
	ld.global.u32 	%r3463, [%r3462];
	shr.u32 	%r3464, %r3463, %r2938;
	shl.b32 	%r3465, %r3464, 24;
	add.s32 	%r3466, %r2930, 14592;
	and.b32  	%r3467, %r3466, 1073740800;
	add.s32 	%r3468, %r3467, %r267;
	shl.b32 	%r3469, %r3468, 2;
	add.s32 	%r3470, %r2934, %r3469;
	ld.global.u32 	%r3471, [%r3470];
	shr.u32 	%r3472, %r3471, %r2948;
	shl.b32 	%r3473, %r3472, 16;
	and.b32  	%r3474, %r3473, 16711680;
	add.s32 	%r3475, %r2930, 14848;
	and.b32  	%r3476, %r3475, 1073740800;
	add.s32 	%r3477, %r3476, %r267;
	shl.b32 	%r3478, %r3477, 2;
	add.s32 	%r3479, %r2934, %r3478;
	ld.global.u32 	%r3480, [%r3479];
	shr.u32 	%r3481, %r3480, %r2959;
	shl.b32 	%r3482, %r3481, 8;
	and.b32  	%r3483, %r3482, 65280;
	add.s32 	%r3484, %r2930, 15104;
	and.b32  	%r3485, %r3484, 1073740800;
	add.s32 	%r3486, %r3485, %r267;
	shl.b32 	%r3487, %r3486, 2;
	add.s32 	%r3488, %r2934, %r3487;
	ld.global.u32 	%r3489, [%r3488];
	shr.u32 	%r3490, %r3489, %r2970;
	and.b32  	%r3491, %r3490, 255;
	or.b32  	%r3492, %r3474, %r3465;
	or.b32  	%r3493, %r3492, %r3491;
	or.b32  	%r3494, %r3493, %r3483;
	st.global.u32 	[%r6+163840], %r3494;
	add.s32 	%r3495, %r2930, 15360;
	and.b32  	%r3496, %r3495, 1073740800;
	add.s32 	%r3497, %r3496, %r267;
	shl.b32 	%r3498, %r3497, 2;
	add.s32 	%r3499, %r2934, %r3498;
	ld.global.u32 	%r3500, [%r3499];
	shr.u32 	%r3501, %r3500, %r2938;
	shl.b32 	%r3502, %r3501, 24;
	add.s32 	%r3503, %r2930, 15616;
	and.b32  	%r3504, %r3503, 1073740800;
	add.s32 	%r3505, %r3504, %r267;
	shl.b32 	%r3506, %r3505, 2;
	add.s32 	%r3507, %r2934, %r3506;
	ld.global.u32 	%r3508, [%r3507];
	shr.u32 	%r3509, %r3508, %r2948;
	shl.b32 	%r3510, %r3509, 16;
	and.b32  	%r3511, %r3510, 16711680;
	add.s32 	%r3512, %r2930, 15872;
	and.b32  	%r3513, %r3512, 1073740800;
	add.s32 	%r3514, %r3513, %r267;
	shl.b32 	%r3515, %r3514, 2;
	add.s32 	%r3516, %r2934, %r3515;
	ld.global.u32 	%r3517, [%r3516];
	shr.u32 	%r3518, %r3517, %r2959;
	shl.b32 	%r3519, %r3518, 8;
	and.b32  	%r3520, %r3519, 65280;
	add.s32 	%r3521, %r2930, 16128;
	and.b32  	%r3522, %r3521, 1073740800;
	add.s32 	%r3523, %r3522, %r267;
	shl.b32 	%r3524, %r3523, 2;
	add.s32 	%r3525, %r2934, %r3524;
	ld.global.u32 	%r3526, [%r3525];
	shr.u32 	%r3527, %r3526, %r2970;
	and.b32  	%r3528, %r3527, 255;
	or.b32  	%r3529, %r3511, %r3502;
	or.b32  	%r3530, %r3529, %r3528;
	or.b32  	%r3531, %r3530, %r3520;
	st.global.u32 	[%r6+167936], %r3531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6126, 26;
	shr.b32 	%rhs, %r6126, 6;
	add.u32 	%r3532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6126, 21;
	shr.b32 	%rhs, %r6126, 11;
	add.u32 	%r3533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6126, 7;
	shr.b32 	%rhs, %r6126, 25;
	add.u32 	%r3534, %lhs, %rhs;
	}
	xor.b32  	%r3535, %r3533, %r3534;
	xor.b32  	%r3536, %r3535, %r3532;
	xor.b32  	%r3537, %r6124, %r6125;
	and.b32  	%r3538, %r3537, %r6126;
	xor.b32  	%r3539, %r3538, %r6124;
	add.s32 	%r3540, %r6123, %r2976;
	add.s32 	%r3541, %r3540, %r3536;
	add.s32 	%r3542, %r3541, %r3539;
	add.s32 	%r3543, %r3542, 1116352408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6130, 30;
	shr.b32 	%rhs, %r6130, 2;
	add.u32 	%r3544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6130, 19;
	shr.b32 	%rhs, %r6130, 13;
	add.u32 	%r3545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6130, 10;
	shr.b32 	%rhs, %r6130, 22;
	add.u32 	%r3546, %lhs, %rhs;
	}
	xor.b32  	%r3547, %r3545, %r3546;
	xor.b32  	%r3548, %r3547, %r3544;
	or.b32  	%r3549, %r6129, %r6130;
	and.b32  	%r3550, %r6128, %r3549;
	and.b32  	%r3551, %r6129, %r6130;
	or.b32  	%r3552, %r3550, %r3551;
	add.s32 	%r3553, %r3543, %r6127;
	add.s32 	%r3554, %r3548, %r3552;
	add.s32 	%r3555, %r3554, %r3543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 26;
	shr.b32 	%rhs, %r3553, 6;
	add.u32 	%r3556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 21;
	shr.b32 	%rhs, %r3553, 11;
	add.u32 	%r3557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3553, 7;
	shr.b32 	%rhs, %r3553, 25;
	add.u32 	%r3558, %lhs, %rhs;
	}
	xor.b32  	%r3559, %r3557, %r3558;
	xor.b32  	%r3560, %r3559, %r3556;
	xor.b32  	%r3561, %r6125, %r6126;
	and.b32  	%r3562, %r3553, %r3561;
	xor.b32  	%r3563, %r3562, %r6125;
	add.s32 	%r3564, %r6124, %r3013;
	add.s32 	%r3565, %r3564, %r3563;
	add.s32 	%r3566, %r3565, %r3560;
	add.s32 	%r3567, %r3566, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3555, 30;
	shr.b32 	%rhs, %r3555, 2;
	add.u32 	%r3568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3555, 19;
	shr.b32 	%rhs, %r3555, 13;
	add.u32 	%r3569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3555, 10;
	shr.b32 	%rhs, %r3555, 22;
	add.u32 	%r3570, %lhs, %rhs;
	}
	xor.b32  	%r3571, %r3569, %r3570;
	xor.b32  	%r3572, %r3571, %r3568;
	and.b32  	%r3573, %r3555, %r6130;
	or.b32  	%r3574, %r3555, %r6130;
	and.b32  	%r3575, %r3574, %r6129;
	or.b32  	%r3576, %r3575, %r3573;
	add.s32 	%r3577, %r3567, %r6128;
	add.s32 	%r3578, %r3572, %r3576;
	add.s32 	%r3579, %r3578, %r3567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 26;
	shr.b32 	%rhs, %r3577, 6;
	add.u32 	%r3580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 21;
	shr.b32 	%rhs, %r3577, 11;
	add.u32 	%r3581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3577, 7;
	shr.b32 	%rhs, %r3577, 25;
	add.u32 	%r3582, %lhs, %rhs;
	}
	xor.b32  	%r3583, %r3581, %r3582;
	xor.b32  	%r3584, %r3583, %r3580;
	xor.b32  	%r3585, %r3553, %r6126;
	and.b32  	%r3586, %r3577, %r3585;
	xor.b32  	%r3587, %r3586, %r6126;
	add.s32 	%r3588, %r6125, %r3050;
	add.s32 	%r3589, %r3588, %r3587;
	add.s32 	%r3590, %r3589, %r3584;
	add.s32 	%r3591, %r3590, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3579, 30;
	shr.b32 	%rhs, %r3579, 2;
	add.u32 	%r3592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3579, 19;
	shr.b32 	%rhs, %r3579, 13;
	add.u32 	%r3593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3579, 10;
	shr.b32 	%rhs, %r3579, 22;
	add.u32 	%r3594, %lhs, %rhs;
	}
	xor.b32  	%r3595, %r3593, %r3594;
	xor.b32  	%r3596, %r3595, %r3592;
	and.b32  	%r3597, %r3579, %r3555;
	or.b32  	%r3598, %r3579, %r3555;
	and.b32  	%r3599, %r3598, %r6130;
	or.b32  	%r3600, %r3599, %r3597;
	add.s32 	%r3601, %r3591, %r6129;
	add.s32 	%r3602, %r3596, %r3600;
	add.s32 	%r3603, %r3602, %r3591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 26;
	shr.b32 	%rhs, %r3601, 6;
	add.u32 	%r3604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 21;
	shr.b32 	%rhs, %r3601, 11;
	add.u32 	%r3605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 7;
	shr.b32 	%rhs, %r3601, 25;
	add.u32 	%r3606, %lhs, %rhs;
	}
	xor.b32  	%r3607, %r3605, %r3606;
	xor.b32  	%r3608, %r3607, %r3604;
	xor.b32  	%r3609, %r3577, %r3553;
	and.b32  	%r3610, %r3601, %r3609;
	xor.b32  	%r3611, %r3610, %r3553;
	add.s32 	%r3612, %r6126, %r3087;
	add.s32 	%r3613, %r3612, %r3611;
	add.s32 	%r3614, %r3613, %r3608;
	add.s32 	%r3615, %r3614, -373957723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 30;
	shr.b32 	%rhs, %r3603, 2;
	add.u32 	%r3616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 19;
	shr.b32 	%rhs, %r3603, 13;
	add.u32 	%r3617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3603, 10;
	shr.b32 	%rhs, %r3603, 22;
	add.u32 	%r3618, %lhs, %rhs;
	}
	xor.b32  	%r3619, %r3617, %r3618;
	xor.b32  	%r3620, %r3619, %r3616;
	and.b32  	%r3621, %r3603, %r3579;
	or.b32  	%r3622, %r3603, %r3579;
	and.b32  	%r3623, %r3622, %r3555;
	or.b32  	%r3624, %r3623, %r3621;
	add.s32 	%r3625, %r3615, %r6130;
	add.s32 	%r3626, %r3620, %r3624;
	add.s32 	%r3627, %r3626, %r3615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 26;
	shr.b32 	%rhs, %r3625, 6;
	add.u32 	%r3628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 21;
	shr.b32 	%rhs, %r3625, 11;
	add.u32 	%r3629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3625, 7;
	shr.b32 	%rhs, %r3625, 25;
	add.u32 	%r3630, %lhs, %rhs;
	}
	xor.b32  	%r3631, %r3629, %r3630;
	xor.b32  	%r3632, %r3631, %r3628;
	xor.b32  	%r3633, %r3601, %r3577;
	and.b32  	%r3634, %r3625, %r3633;
	xor.b32  	%r3635, %r3634, %r3577;
	add.s32 	%r3636, %r3124, %r3553;
	add.s32 	%r3637, %r3636, %r3635;
	add.s32 	%r3638, %r3637, %r3632;
	add.s32 	%r3639, %r3638, 961987163;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3627, 30;
	shr.b32 	%rhs, %r3627, 2;
	add.u32 	%r3640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3627, 19;
	shr.b32 	%rhs, %r3627, 13;
	add.u32 	%r3641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3627, 10;
	shr.b32 	%rhs, %r3627, 22;
	add.u32 	%r3642, %lhs, %rhs;
	}
	xor.b32  	%r3643, %r3641, %r3642;
	xor.b32  	%r3644, %r3643, %r3640;
	and.b32  	%r3645, %r3627, %r3603;
	or.b32  	%r3646, %r3627, %r3603;
	and.b32  	%r3647, %r3646, %r3579;
	or.b32  	%r3648, %r3647, %r3645;
	add.s32 	%r3649, %r3639, %r3555;
	add.s32 	%r3650, %r3644, %r3648;
	add.s32 	%r3651, %r3650, %r3639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 26;
	shr.b32 	%rhs, %r3649, 6;
	add.u32 	%r3652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 21;
	shr.b32 	%rhs, %r3649, 11;
	add.u32 	%r3653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3649, 7;
	shr.b32 	%rhs, %r3649, 25;
	add.u32 	%r3654, %lhs, %rhs;
	}
	xor.b32  	%r3655, %r3653, %r3654;
	xor.b32  	%r3656, %r3655, %r3652;
	xor.b32  	%r3657, %r3625, %r3601;
	and.b32  	%r3658, %r3649, %r3657;
	xor.b32  	%r3659, %r3658, %r3601;
	add.s32 	%r3660, %r3161, %r3577;
	add.s32 	%r3661, %r3660, %r3659;
	add.s32 	%r3662, %r3661, %r3656;
	add.s32 	%r3663, %r3662, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 30;
	shr.b32 	%rhs, %r3651, 2;
	add.u32 	%r3664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 19;
	shr.b32 	%rhs, %r3651, 13;
	add.u32 	%r3665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 10;
	shr.b32 	%rhs, %r3651, 22;
	add.u32 	%r3666, %lhs, %rhs;
	}
	xor.b32  	%r3667, %r3665, %r3666;
	xor.b32  	%r3668, %r3667, %r3664;
	and.b32  	%r3669, %r3651, %r3627;
	or.b32  	%r3670, %r3651, %r3627;
	and.b32  	%r3671, %r3670, %r3603;
	or.b32  	%r3672, %r3671, %r3669;
	add.s32 	%r3673, %r3663, %r3579;
	add.s32 	%r3674, %r3668, %r3672;
	add.s32 	%r3675, %r3674, %r3663;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 26;
	shr.b32 	%rhs, %r3673, 6;
	add.u32 	%r3676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 21;
	shr.b32 	%rhs, %r3673, 11;
	add.u32 	%r3677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 7;
	shr.b32 	%rhs, %r3673, 25;
	add.u32 	%r3678, %lhs, %rhs;
	}
	xor.b32  	%r3679, %r3677, %r3678;
	xor.b32  	%r3680, %r3679, %r3676;
	xor.b32  	%r3681, %r3649, %r3625;
	and.b32  	%r3682, %r3673, %r3681;
	xor.b32  	%r3683, %r3682, %r3625;
	add.s32 	%r3684, %r3198, %r3601;
	add.s32 	%r3685, %r3684, %r3683;
	add.s32 	%r3686, %r3685, %r3680;
	add.s32 	%r3687, %r3686, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3675, 30;
	shr.b32 	%rhs, %r3675, 2;
	add.u32 	%r3688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3675, 19;
	shr.b32 	%rhs, %r3675, 13;
	add.u32 	%r3689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3675, 10;
	shr.b32 	%rhs, %r3675, 22;
	add.u32 	%r3690, %lhs, %rhs;
	}
	xor.b32  	%r3691, %r3689, %r3690;
	xor.b32  	%r3692, %r3691, %r3688;
	and.b32  	%r3693, %r3675, %r3651;
	or.b32  	%r3694, %r3675, %r3651;
	and.b32  	%r3695, %r3694, %r3627;
	or.b32  	%r3696, %r3695, %r3693;
	add.s32 	%r3697, %r3687, %r3603;
	add.s32 	%r3698, %r3692, %r3696;
	add.s32 	%r3699, %r3698, %r3687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3697, 26;
	shr.b32 	%rhs, %r3697, 6;
	add.u32 	%r3700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3697, 21;
	shr.b32 	%rhs, %r3697, 11;
	add.u32 	%r3701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3697, 7;
	shr.b32 	%rhs, %r3697, 25;
	add.u32 	%r3702, %lhs, %rhs;
	}
	xor.b32  	%r3703, %r3701, %r3702;
	xor.b32  	%r3704, %r3703, %r3700;
	xor.b32  	%r3705, %r3673, %r3649;
	and.b32  	%r3706, %r3697, %r3705;
	xor.b32  	%r3707, %r3706, %r3649;
	add.s32 	%r3708, %r3235, %r3625;
	add.s32 	%r3709, %r3708, %r3707;
	add.s32 	%r3710, %r3709, %r3704;
	add.s32 	%r3711, %r3710, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3699, 30;
	shr.b32 	%rhs, %r3699, 2;
	add.u32 	%r3712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3699, 19;
	shr.b32 	%rhs, %r3699, 13;
	add.u32 	%r3713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3699, 10;
	shr.b32 	%rhs, %r3699, 22;
	add.u32 	%r3714, %lhs, %rhs;
	}
	xor.b32  	%r3715, %r3713, %r3714;
	xor.b32  	%r3716, %r3715, %r3712;
	and.b32  	%r3717, %r3699, %r3675;
	or.b32  	%r3718, %r3699, %r3675;
	and.b32  	%r3719, %r3718, %r3651;
	or.b32  	%r3720, %r3719, %r3717;
	add.s32 	%r3721, %r3711, %r3627;
	add.s32 	%r3722, %r3716, %r3720;
	add.s32 	%r3723, %r3722, %r3711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3721, 26;
	shr.b32 	%rhs, %r3721, 6;
	add.u32 	%r3724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3721, 21;
	shr.b32 	%rhs, %r3721, 11;
	add.u32 	%r3725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3721, 7;
	shr.b32 	%rhs, %r3721, 25;
	add.u32 	%r3726, %lhs, %rhs;
	}
	xor.b32  	%r3727, %r3725, %r3726;
	xor.b32  	%r3728, %r3727, %r3724;
	xor.b32  	%r3729, %r3697, %r3673;
	and.b32  	%r3730, %r3721, %r3729;
	xor.b32  	%r3731, %r3730, %r3673;
	add.s32 	%r3732, %r3272, %r3649;
	add.s32 	%r3733, %r3732, %r3731;
	add.s32 	%r3734, %r3733, %r3728;
	add.s32 	%r3735, %r3734, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3723, 30;
	shr.b32 	%rhs, %r3723, 2;
	add.u32 	%r3736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3723, 19;
	shr.b32 	%rhs, %r3723, 13;
	add.u32 	%r3737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3723, 10;
	shr.b32 	%rhs, %r3723, 22;
	add.u32 	%r3738, %lhs, %rhs;
	}
	xor.b32  	%r3739, %r3737, %r3738;
	xor.b32  	%r3740, %r3739, %r3736;
	and.b32  	%r3741, %r3723, %r3699;
	or.b32  	%r3742, %r3723, %r3699;
	and.b32  	%r3743, %r3742, %r3675;
	or.b32  	%r3744, %r3743, %r3741;
	add.s32 	%r3745, %r3735, %r3651;
	add.s32 	%r3746, %r3740, %r3744;
	add.s32 	%r3747, %r3746, %r3735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 26;
	shr.b32 	%rhs, %r3745, 6;
	add.u32 	%r3748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 21;
	shr.b32 	%rhs, %r3745, 11;
	add.u32 	%r3749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 7;
	shr.b32 	%rhs, %r3745, 25;
	add.u32 	%r3750, %lhs, %rhs;
	}
	xor.b32  	%r3751, %r3749, %r3750;
	xor.b32  	%r3752, %r3751, %r3748;
	xor.b32  	%r3753, %r3721, %r3697;
	and.b32  	%r3754, %r3745, %r3753;
	xor.b32  	%r3755, %r3754, %r3697;
	add.s32 	%r3756, %r3309, %r3673;
	add.s32 	%r3757, %r3756, %r3755;
	add.s32 	%r3758, %r3757, %r3752;
	add.s32 	%r3759, %r3758, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 30;
	shr.b32 	%rhs, %r3747, 2;
	add.u32 	%r3760, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 19;
	shr.b32 	%rhs, %r3747, 13;
	add.u32 	%r3761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 10;
	shr.b32 	%rhs, %r3747, 22;
	add.u32 	%r3762, %lhs, %rhs;
	}
	xor.b32  	%r3763, %r3761, %r3762;
	xor.b32  	%r3764, %r3763, %r3760;
	and.b32  	%r3765, %r3747, %r3723;
	or.b32  	%r3766, %r3747, %r3723;
	and.b32  	%r3767, %r3766, %r3699;
	or.b32  	%r3768, %r3767, %r3765;
	add.s32 	%r3769, %r3759, %r3675;
	add.s32 	%r3770, %r3764, %r3768;
	add.s32 	%r3771, %r3770, %r3759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3769, 26;
	shr.b32 	%rhs, %r3769, 6;
	add.u32 	%r3772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3769, 21;
	shr.b32 	%rhs, %r3769, 11;
	add.u32 	%r3773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3769, 7;
	shr.b32 	%rhs, %r3769, 25;
	add.u32 	%r3774, %lhs, %rhs;
	}
	xor.b32  	%r3775, %r3773, %r3774;
	xor.b32  	%r3776, %r3775, %r3772;
	xor.b32  	%r3777, %r3745, %r3721;
	and.b32  	%r3778, %r3769, %r3777;
	xor.b32  	%r3779, %r3778, %r3721;
	add.s32 	%r3780, %r3346, %r3697;
	add.s32 	%r3781, %r3780, %r3779;
	add.s32 	%r3782, %r3781, %r3776;
	add.s32 	%r3783, %r3782, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 30;
	shr.b32 	%rhs, %r3771, 2;
	add.u32 	%r3784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 19;
	shr.b32 	%rhs, %r3771, 13;
	add.u32 	%r3785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3771, 10;
	shr.b32 	%rhs, %r3771, 22;
	add.u32 	%r3786, %lhs, %rhs;
	}
	xor.b32  	%r3787, %r3785, %r3786;
	xor.b32  	%r3788, %r3787, %r3784;
	and.b32  	%r3789, %r3771, %r3747;
	or.b32  	%r3790, %r3771, %r3747;
	and.b32  	%r3791, %r3790, %r3723;
	or.b32  	%r3792, %r3791, %r3789;
	add.s32 	%r3793, %r3783, %r3699;
	add.s32 	%r3794, %r3788, %r3792;
	add.s32 	%r3795, %r3794, %r3783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3793, 26;
	shr.b32 	%rhs, %r3793, 6;
	add.u32 	%r3796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3793, 21;
	shr.b32 	%rhs, %r3793, 11;
	add.u32 	%r3797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3793, 7;
	shr.b32 	%rhs, %r3793, 25;
	add.u32 	%r3798, %lhs, %rhs;
	}
	xor.b32  	%r3799, %r3797, %r3798;
	xor.b32  	%r3800, %r3799, %r3796;
	xor.b32  	%r3801, %r3769, %r3745;
	and.b32  	%r3802, %r3793, %r3801;
	xor.b32  	%r3803, %r3802, %r3745;
	add.s32 	%r3804, %r3383, %r3721;
	add.s32 	%r3805, %r3804, %r3803;
	add.s32 	%r3806, %r3805, %r3800;
	add.s32 	%r3807, %r3806, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3795, 30;
	shr.b32 	%rhs, %r3795, 2;
	add.u32 	%r3808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3795, 19;
	shr.b32 	%rhs, %r3795, 13;
	add.u32 	%r3809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3795, 10;
	shr.b32 	%rhs, %r3795, 22;
	add.u32 	%r3810, %lhs, %rhs;
	}
	xor.b32  	%r3811, %r3809, %r3810;
	xor.b32  	%r3812, %r3811, %r3808;
	and.b32  	%r3813, %r3795, %r3771;
	or.b32  	%r3814, %r3795, %r3771;
	and.b32  	%r3815, %r3814, %r3747;
	or.b32  	%r3816, %r3815, %r3813;
	add.s32 	%r3817, %r3807, %r3723;
	add.s32 	%r3818, %r3812, %r3816;
	add.s32 	%r3819, %r3818, %r3807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3817, 26;
	shr.b32 	%rhs, %r3817, 6;
	add.u32 	%r3820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3817, 21;
	shr.b32 	%rhs, %r3817, 11;
	add.u32 	%r3821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3817, 7;
	shr.b32 	%rhs, %r3817, 25;
	add.u32 	%r3822, %lhs, %rhs;
	}
	xor.b32  	%r3823, %r3821, %r3822;
	xor.b32  	%r3824, %r3823, %r3820;
	xor.b32  	%r3825, %r3793, %r3769;
	and.b32  	%r3826, %r3817, %r3825;
	xor.b32  	%r3827, %r3826, %r3769;
	add.s32 	%r3828, %r3420, %r3745;
	add.s32 	%r3829, %r3828, %r3827;
	add.s32 	%r3830, %r3829, %r3824;
	add.s32 	%r3831, %r3830, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3819, 30;
	shr.b32 	%rhs, %r3819, 2;
	add.u32 	%r3832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3819, 19;
	shr.b32 	%rhs, %r3819, 13;
	add.u32 	%r3833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3819, 10;
	shr.b32 	%rhs, %r3819, 22;
	add.u32 	%r3834, %lhs, %rhs;
	}
	xor.b32  	%r3835, %r3833, %r3834;
	xor.b32  	%r3836, %r3835, %r3832;
	and.b32  	%r3837, %r3819, %r3795;
	or.b32  	%r3838, %r3819, %r3795;
	and.b32  	%r3839, %r3838, %r3771;
	or.b32  	%r3840, %r3839, %r3837;
	add.s32 	%r3841, %r3831, %r3747;
	add.s32 	%r3842, %r3836, %r3840;
	add.s32 	%r3843, %r3842, %r3831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3841, 26;
	shr.b32 	%rhs, %r3841, 6;
	add.u32 	%r3844, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3841, 21;
	shr.b32 	%rhs, %r3841, 11;
	add.u32 	%r3845, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3841, 7;
	shr.b32 	%rhs, %r3841, 25;
	add.u32 	%r3846, %lhs, %rhs;
	}
	xor.b32  	%r3847, %r3845, %r3846;
	xor.b32  	%r3848, %r3847, %r3844;
	xor.b32  	%r3849, %r3817, %r3793;
	and.b32  	%r3850, %r3841, %r3849;
	xor.b32  	%r3851, %r3850, %r3793;
	add.s32 	%r3852, %r3457, %r3769;
	add.s32 	%r3853, %r3852, %r3851;
	add.s32 	%r3854, %r3853, %r3848;
	add.s32 	%r3855, %r3854, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3843, 30;
	shr.b32 	%rhs, %r3843, 2;
	add.u32 	%r3856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3843, 19;
	shr.b32 	%rhs, %r3843, 13;
	add.u32 	%r3857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3843, 10;
	shr.b32 	%rhs, %r3843, 22;
	add.u32 	%r3858, %lhs, %rhs;
	}
	xor.b32  	%r3859, %r3857, %r3858;
	xor.b32  	%r3860, %r3859, %r3856;
	and.b32  	%r3861, %r3843, %r3819;
	or.b32  	%r3862, %r3843, %r3819;
	and.b32  	%r3863, %r3862, %r3795;
	or.b32  	%r3864, %r3863, %r3861;
	add.s32 	%r3865, %r3855, %r3771;
	add.s32 	%r3866, %r3860, %r3864;
	add.s32 	%r3867, %r3866, %r3855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3865, 26;
	shr.b32 	%rhs, %r3865, 6;
	add.u32 	%r3868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3865, 21;
	shr.b32 	%rhs, %r3865, 11;
	add.u32 	%r3869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3865, 7;
	shr.b32 	%rhs, %r3865, 25;
	add.u32 	%r3870, %lhs, %rhs;
	}
	xor.b32  	%r3871, %r3869, %r3870;
	xor.b32  	%r3872, %r3871, %r3868;
	xor.b32  	%r3873, %r3841, %r3817;
	and.b32  	%r3874, %r3865, %r3873;
	xor.b32  	%r3875, %r3874, %r3817;
	add.s32 	%r3876, %r3494, %r3793;
	add.s32 	%r3877, %r3876, %r3875;
	add.s32 	%r3878, %r3877, %r3872;
	add.s32 	%r3879, %r3878, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 30;
	shr.b32 	%rhs, %r3867, 2;
	add.u32 	%r3880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 19;
	shr.b32 	%rhs, %r3867, 13;
	add.u32 	%r3881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3867, 10;
	shr.b32 	%rhs, %r3867, 22;
	add.u32 	%r3882, %lhs, %rhs;
	}
	xor.b32  	%r3883, %r3881, %r3882;
	xor.b32  	%r3884, %r3883, %r3880;
	and.b32  	%r3885, %r3867, %r3843;
	or.b32  	%r3886, %r3867, %r3843;
	and.b32  	%r3887, %r3886, %r3819;
	or.b32  	%r3888, %r3887, %r3885;
	add.s32 	%r3889, %r3879, %r3795;
	add.s32 	%r3890, %r3884, %r3888;
	add.s32 	%r3891, %r3890, %r3879;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3889, 26;
	shr.b32 	%rhs, %r3889, 6;
	add.u32 	%r3892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3889, 21;
	shr.b32 	%rhs, %r3889, 11;
	add.u32 	%r3893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3889, 7;
	shr.b32 	%rhs, %r3889, 25;
	add.u32 	%r3894, %lhs, %rhs;
	}
	xor.b32  	%r3895, %r3893, %r3894;
	xor.b32  	%r3896, %r3895, %r3892;
	xor.b32  	%r3897, %r3865, %r3841;
	and.b32  	%r3898, %r3889, %r3897;
	xor.b32  	%r3899, %r3898, %r3841;
	add.s32 	%r3900, %r3531, %r3817;
	add.s32 	%r3901, %r3900, %r3899;
	add.s32 	%r3902, %r3901, %r3896;
	add.s32 	%r3903, %r3902, -1046744716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3891, 30;
	shr.b32 	%rhs, %r3891, 2;
	add.u32 	%r3904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3891, 19;
	shr.b32 	%rhs, %r3891, 13;
	add.u32 	%r3905, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3891, 10;
	shr.b32 	%rhs, %r3891, 22;
	add.u32 	%r3906, %lhs, %rhs;
	}
	xor.b32  	%r3907, %r3905, %r3906;
	xor.b32  	%r3908, %r3907, %r3904;
	and.b32  	%r3909, %r3891, %r3867;
	or.b32  	%r3910, %r3891, %r3867;
	and.b32  	%r3911, %r3910, %r3843;
	or.b32  	%r3912, %r3911, %r3909;
	add.s32 	%r3913, %r3903, %r3819;
	add.s32 	%r3914, %r3908, %r3912;
	add.s32 	%r3915, %r3914, %r3903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3913, 26;
	shr.b32 	%rhs, %r3913, 6;
	add.u32 	%r3916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3913, 21;
	shr.b32 	%rhs, %r3913, 11;
	add.u32 	%r3917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3913, 7;
	shr.b32 	%rhs, %r3913, 25;
	add.u32 	%r3918, %lhs, %rhs;
	}
	xor.b32  	%r3919, %r3917, %r3918;
	xor.b32  	%r3920, %r3919, %r3916;
	xor.b32  	%r3921, %r3889, %r3865;
	and.b32  	%r3922, %r3913, %r3921;
	xor.b32  	%r3923, %r3922, %r3865;
	shr.u32 	%r3924, %r3492, 17;
	shl.b32 	%r3925, %r3494, 15;
	or.b32  	%r3926, %r3925, %r3924;
	shr.u32 	%r3927, %r3492, 19;
	shl.b32 	%r3928, %r3494, 13;
	or.b32  	%r3929, %r3928, %r3927;
	shr.u32 	%r3930, %r3494, 10;
	xor.b32  	%r3931, %r3930, %r3926;
	xor.b32  	%r3932, %r3931, %r3929;
	shr.u32 	%r3933, %r3013, 7;
	shl.b32 	%r3934, %r3009, 25;
	or.b32  	%r3935, %r3934, %r3933;
	shr.u32 	%r3936, %r3011, 18;
	shl.b32 	%r3937, %r3013, 14;
	or.b32  	%r3938, %r3937, %r3936;
	shr.u32 	%r3939, %r3013, 3;
	xor.b32  	%r3940, %r3939, %r3935;
	xor.b32  	%r3941, %r3940, %r3938;
	add.s32 	%r3942, %r3309, %r2976;
	add.s32 	%r3943, %r3942, %r3932;
	add.s32 	%r3944, %r3943, %r3941;
	st.global.u32 	[%r6+172032], %r3944;
	add.s32 	%r3945, %r3944, %r3841;
	add.s32 	%r3946, %r3945, %r3923;
	add.s32 	%r3947, %r3946, %r3920;
	add.s32 	%r3948, %r3947, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3915, 30;
	shr.b32 	%rhs, %r3915, 2;
	add.u32 	%r3949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3915, 19;
	shr.b32 	%rhs, %r3915, 13;
	add.u32 	%r3950, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3915, 10;
	shr.b32 	%rhs, %r3915, 22;
	add.u32 	%r3951, %lhs, %rhs;
	}
	xor.b32  	%r3952, %r3950, %r3951;
	xor.b32  	%r3953, %r3952, %r3949;
	and.b32  	%r3954, %r3915, %r3891;
	or.b32  	%r3955, %r3915, %r3891;
	and.b32  	%r3956, %r3955, %r3867;
	or.b32  	%r3957, %r3956, %r3954;
	add.s32 	%r3958, %r3948, %r3843;
	add.s32 	%r3959, %r3953, %r3957;
	add.s32 	%r3960, %r3959, %r3948;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3958, 26;
	shr.b32 	%rhs, %r3958, 6;
	add.u32 	%r3961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3958, 21;
	shr.b32 	%rhs, %r3958, 11;
	add.u32 	%r3962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3958, 7;
	shr.b32 	%rhs, %r3958, 25;
	add.u32 	%r3963, %lhs, %rhs;
	}
	xor.b32  	%r3964, %r3962, %r3963;
	xor.b32  	%r3965, %r3964, %r3961;
	xor.b32  	%r3966, %r3913, %r3889;
	and.b32  	%r3967, %r3958, %r3966;
	xor.b32  	%r3968, %r3967, %r3889;
	shr.u32 	%r3969, %r3529, 17;
	shl.b32 	%r3970, %r3531, 15;
	or.b32  	%r3971, %r3970, %r3969;
	shr.u32 	%r3972, %r3529, 19;
	shl.b32 	%r3973, %r3531, 13;
	or.b32  	%r3974, %r3973, %r3972;
	shr.u32 	%r3975, %r3531, 10;
	xor.b32  	%r3976, %r3975, %r3971;
	xor.b32  	%r3977, %r3976, %r3974;
	shr.u32 	%r3978, %r3050, 7;
	shl.b32 	%r3979, %r3046, 25;
	or.b32  	%r3980, %r3979, %r3978;
	shr.u32 	%r3981, %r3048, 18;
	shl.b32 	%r3982, %r3050, 14;
	or.b32  	%r3983, %r3982, %r3981;
	shr.u32 	%r3984, %r3050, 3;
	xor.b32  	%r3985, %r3984, %r3980;
	xor.b32  	%r3986, %r3985, %r3983;
	add.s32 	%r3987, %r3977, %r3346;
	add.s32 	%r3988, %r3987, %r3013;
	add.s32 	%r3989, %r3988, %r3986;
	st.global.u32 	[%r6+176128], %r3989;
	add.s32 	%r3990, %r3989, %r3865;
	add.s32 	%r3991, %r3990, %r3968;
	add.s32 	%r3992, %r3991, %r3965;
	add.s32 	%r3993, %r3992, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 30;
	shr.b32 	%rhs, %r3960, 2;
	add.u32 	%r3994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 19;
	shr.b32 	%rhs, %r3960, 13;
	add.u32 	%r3995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3960, 10;
	shr.b32 	%rhs, %r3960, 22;
	add.u32 	%r3996, %lhs, %rhs;
	}
	xor.b32  	%r3997, %r3995, %r3996;
	xor.b32  	%r3998, %r3997, %r3994;
	and.b32  	%r3999, %r3960, %r3915;
	or.b32  	%r4000, %r3960, %r3915;
	and.b32  	%r4001, %r4000, %r3891;
	or.b32  	%r4002, %r4001, %r3999;
	add.s32 	%r4003, %r3993, %r3867;
	add.s32 	%r4004, %r3998, %r4002;
	add.s32 	%r4005, %r4004, %r3993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4003, 26;
	shr.b32 	%rhs, %r4003, 6;
	add.u32 	%r4006, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4003, 21;
	shr.b32 	%rhs, %r4003, 11;
	add.u32 	%r4007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4003, 7;
	shr.b32 	%rhs, %r4003, 25;
	add.u32 	%r4008, %lhs, %rhs;
	}
	xor.b32  	%r4009, %r4007, %r4008;
	xor.b32  	%r4010, %r4009, %r4006;
	xor.b32  	%r4011, %r3958, %r3913;
	and.b32  	%r4012, %r4003, %r4011;
	xor.b32  	%r4013, %r4012, %r3913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3944, 15;
	shr.b32 	%rhs, %r3944, 17;
	add.u32 	%r4014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3944, 13;
	shr.b32 	%rhs, %r3944, 19;
	add.u32 	%r4015, %lhs, %rhs;
	}
	shr.u32 	%r4016, %r3944, 10;
	xor.b32  	%r4017, %r4016, %r4014;
	xor.b32  	%r4018, %r4017, %r4015;
	shr.u32 	%r4019, %r3087, 7;
	shl.b32 	%r4020, %r3083, 25;
	or.b32  	%r4021, %r4020, %r4019;
	shr.u32 	%r4022, %r3085, 18;
	shl.b32 	%r4023, %r3087, 14;
	or.b32  	%r4024, %r4023, %r4022;
	shr.u32 	%r4025, %r3087, 3;
	xor.b32  	%r4026, %r4025, %r4021;
	xor.b32  	%r4027, %r4026, %r4024;
	add.s32 	%r4028, %r4018, %r3383;
	add.s32 	%r4029, %r4028, %r3050;
	add.s32 	%r4030, %r4029, %r4027;
	st.global.u32 	[%r6+180224], %r4030;
	add.s32 	%r4031, %r4030, %r3889;
	add.s32 	%r4032, %r4031, %r4013;
	add.s32 	%r4033, %r4032, %r4010;
	add.s32 	%r4034, %r4033, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4005, 30;
	shr.b32 	%rhs, %r4005, 2;
	add.u32 	%r4035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4005, 19;
	shr.b32 	%rhs, %r4005, 13;
	add.u32 	%r4036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4005, 10;
	shr.b32 	%rhs, %r4005, 22;
	add.u32 	%r4037, %lhs, %rhs;
	}
	xor.b32  	%r4038, %r4036, %r4037;
	xor.b32  	%r4039, %r4038, %r4035;
	and.b32  	%r4040, %r4005, %r3960;
	or.b32  	%r4041, %r4005, %r3960;
	and.b32  	%r4042, %r4041, %r3915;
	or.b32  	%r4043, %r4042, %r4040;
	add.s32 	%r4044, %r4034, %r3891;
	add.s32 	%r4045, %r4039, %r4043;
	add.s32 	%r4046, %r4045, %r4034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4044, 26;
	shr.b32 	%rhs, %r4044, 6;
	add.u32 	%r4047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4044, 21;
	shr.b32 	%rhs, %r4044, 11;
	add.u32 	%r4048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4044, 7;
	shr.b32 	%rhs, %r4044, 25;
	add.u32 	%r4049, %lhs, %rhs;
	}
	xor.b32  	%r4050, %r4048, %r4049;
	xor.b32  	%r4051, %r4050, %r4047;
	xor.b32  	%r4052, %r4003, %r3958;
	and.b32  	%r4053, %r4044, %r4052;
	xor.b32  	%r4054, %r4053, %r3958;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 15;
	shr.b32 	%rhs, %r3989, 17;
	add.u32 	%r4055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 13;
	shr.b32 	%rhs, %r3989, 19;
	add.u32 	%r4056, %lhs, %rhs;
	}
	shr.u32 	%r4057, %r3989, 10;
	xor.b32  	%r4058, %r4057, %r4055;
	xor.b32  	%r4059, %r4058, %r4056;
	shr.u32 	%r4060, %r3124, 7;
	shl.b32 	%r4061, %r3120, 25;
	or.b32  	%r4062, %r4061, %r4060;
	shr.u32 	%r4063, %r3122, 18;
	shl.b32 	%r4064, %r3124, 14;
	or.b32  	%r4065, %r4064, %r4063;
	shr.u32 	%r4066, %r3124, 3;
	xor.b32  	%r4067, %r4066, %r4062;
	xor.b32  	%r4068, %r4067, %r4065;
	add.s32 	%r4069, %r4059, %r3420;
	add.s32 	%r4070, %r4069, %r3087;
	add.s32 	%r4071, %r4070, %r4068;
	st.global.u32 	[%r6+184320], %r4071;
	add.s32 	%r4072, %r4071, %r3913;
	add.s32 	%r4073, %r4072, %r4054;
	add.s32 	%r4074, %r4073, %r4051;
	add.s32 	%r4075, %r4074, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4046, 30;
	shr.b32 	%rhs, %r4046, 2;
	add.u32 	%r4076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4046, 19;
	shr.b32 	%rhs, %r4046, 13;
	add.u32 	%r4077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4046, 10;
	shr.b32 	%rhs, %r4046, 22;
	add.u32 	%r4078, %lhs, %rhs;
	}
	xor.b32  	%r4079, %r4077, %r4078;
	xor.b32  	%r4080, %r4079, %r4076;
	and.b32  	%r4081, %r4046, %r4005;
	or.b32  	%r4082, %r4046, %r4005;
	and.b32  	%r4083, %r4082, %r3960;
	or.b32  	%r4084, %r4083, %r4081;
	add.s32 	%r4085, %r4075, %r3915;
	add.s32 	%r4086, %r4080, %r4084;
	add.s32 	%r4087, %r4086, %r4075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4085, 26;
	shr.b32 	%rhs, %r4085, 6;
	add.u32 	%r4088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4085, 21;
	shr.b32 	%rhs, %r4085, 11;
	add.u32 	%r4089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4085, 7;
	shr.b32 	%rhs, %r4085, 25;
	add.u32 	%r4090, %lhs, %rhs;
	}
	xor.b32  	%r4091, %r4089, %r4090;
	xor.b32  	%r4092, %r4091, %r4088;
	xor.b32  	%r4093, %r4044, %r4003;
	and.b32  	%r4094, %r4085, %r4093;
	xor.b32  	%r4095, %r4094, %r4003;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 15;
	shr.b32 	%rhs, %r4030, 17;
	add.u32 	%r4096, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 13;
	shr.b32 	%rhs, %r4030, 19;
	add.u32 	%r4097, %lhs, %rhs;
	}
	shr.u32 	%r4098, %r4030, 10;
	xor.b32  	%r4099, %r4098, %r4096;
	xor.b32  	%r4100, %r4099, %r4097;
	shr.u32 	%r4101, %r3161, 7;
	shl.b32 	%r4102, %r3157, 25;
	or.b32  	%r4103, %r4102, %r4101;
	shr.u32 	%r4104, %r3159, 18;
	shl.b32 	%r4105, %r3161, 14;
	or.b32  	%r4106, %r4105, %r4104;
	shr.u32 	%r4107, %r3161, 3;
	xor.b32  	%r4108, %r4107, %r4103;
	xor.b32  	%r4109, %r4108, %r4106;
	add.s32 	%r4110, %r4100, %r3457;
	add.s32 	%r4111, %r4110, %r3124;
	add.s32 	%r4112, %r4111, %r4109;
	st.global.u32 	[%r6+188416], %r4112;
	add.s32 	%r4113, %r4112, %r3958;
	add.s32 	%r4114, %r4113, %r4095;
	add.s32 	%r4115, %r4114, %r4092;
	add.s32 	%r4116, %r4115, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4087, 30;
	shr.b32 	%rhs, %r4087, 2;
	add.u32 	%r4117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4087, 19;
	shr.b32 	%rhs, %r4087, 13;
	add.u32 	%r4118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4087, 10;
	shr.b32 	%rhs, %r4087, 22;
	add.u32 	%r4119, %lhs, %rhs;
	}
	xor.b32  	%r4120, %r4118, %r4119;
	xor.b32  	%r4121, %r4120, %r4117;
	and.b32  	%r4122, %r4087, %r4046;
	or.b32  	%r4123, %r4087, %r4046;
	and.b32  	%r4124, %r4123, %r4005;
	or.b32  	%r4125, %r4124, %r4122;
	add.s32 	%r4126, %r4116, %r3960;
	add.s32 	%r4127, %r4121, %r4125;
	add.s32 	%r4128, %r4127, %r4116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 26;
	shr.b32 	%rhs, %r4126, 6;
	add.u32 	%r4129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 21;
	shr.b32 	%rhs, %r4126, 11;
	add.u32 	%r4130, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4126, 7;
	shr.b32 	%rhs, %r4126, 25;
	add.u32 	%r4131, %lhs, %rhs;
	}
	xor.b32  	%r4132, %r4130, %r4131;
	xor.b32  	%r4133, %r4132, %r4129;
	xor.b32  	%r4134, %r4085, %r4044;
	and.b32  	%r4135, %r4126, %r4134;
	xor.b32  	%r4136, %r4135, %r4044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4071, 15;
	shr.b32 	%rhs, %r4071, 17;
	add.u32 	%r4137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4071, 13;
	shr.b32 	%rhs, %r4071, 19;
	add.u32 	%r4138, %lhs, %rhs;
	}
	shr.u32 	%r4139, %r4071, 10;
	xor.b32  	%r4140, %r4139, %r4137;
	xor.b32  	%r4141, %r4140, %r4138;
	shr.u32 	%r4142, %r3198, 7;
	shl.b32 	%r4143, %r3194, 25;
	or.b32  	%r4144, %r4143, %r4142;
	shr.u32 	%r4145, %r3196, 18;
	shl.b32 	%r4146, %r3198, 14;
	or.b32  	%r4147, %r4146, %r4145;
	shr.u32 	%r4148, %r3198, 3;
	xor.b32  	%r4149, %r4148, %r4144;
	xor.b32  	%r4150, %r4149, %r4147;
	add.s32 	%r4151, %r4141, %r3494;
	add.s32 	%r4152, %r4151, %r3161;
	add.s32 	%r4153, %r4152, %r4150;
	st.global.u32 	[%r6+192512], %r4153;
	add.s32 	%r4154, %r4153, %r4003;
	add.s32 	%r4155, %r4154, %r4136;
	add.s32 	%r4156, %r4155, %r4133;
	add.s32 	%r4157, %r4156, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4128, 30;
	shr.b32 	%rhs, %r4128, 2;
	add.u32 	%r4158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4128, 19;
	shr.b32 	%rhs, %r4128, 13;
	add.u32 	%r4159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4128, 10;
	shr.b32 	%rhs, %r4128, 22;
	add.u32 	%r4160, %lhs, %rhs;
	}
	xor.b32  	%r4161, %r4159, %r4160;
	xor.b32  	%r4162, %r4161, %r4158;
	and.b32  	%r4163, %r4128, %r4087;
	or.b32  	%r4164, %r4128, %r4087;
	and.b32  	%r4165, %r4164, %r4046;
	or.b32  	%r4166, %r4165, %r4163;
	add.s32 	%r4167, %r4157, %r4005;
	add.s32 	%r4168, %r4162, %r4166;
	add.s32 	%r4169, %r4168, %r4157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4167, 26;
	shr.b32 	%rhs, %r4167, 6;
	add.u32 	%r4170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4167, 21;
	shr.b32 	%rhs, %r4167, 11;
	add.u32 	%r4171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4167, 7;
	shr.b32 	%rhs, %r4167, 25;
	add.u32 	%r4172, %lhs, %rhs;
	}
	xor.b32  	%r4173, %r4171, %r4172;
	xor.b32  	%r4174, %r4173, %r4170;
	xor.b32  	%r4175, %r4126, %r4085;
	and.b32  	%r4176, %r4167, %r4175;
	xor.b32  	%r4177, %r4176, %r4085;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4112, 15;
	shr.b32 	%rhs, %r4112, 17;
	add.u32 	%r4178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4112, 13;
	shr.b32 	%rhs, %r4112, 19;
	add.u32 	%r4179, %lhs, %rhs;
	}
	shr.u32 	%r4180, %r4112, 10;
	xor.b32  	%r4181, %r4180, %r4178;
	xor.b32  	%r4182, %r4181, %r4179;
	shr.u32 	%r4183, %r3235, 7;
	shl.b32 	%r4184, %r3231, 25;
	or.b32  	%r4185, %r4184, %r4183;
	shr.u32 	%r4186, %r3233, 18;
	shl.b32 	%r4187, %r3235, 14;
	or.b32  	%r4188, %r4187, %r4186;
	shr.u32 	%r4189, %r3235, 3;
	xor.b32  	%r4190, %r4189, %r4185;
	xor.b32  	%r4191, %r4190, %r4188;
	add.s32 	%r4192, %r4182, %r3531;
	add.s32 	%r4193, %r4192, %r3198;
	add.s32 	%r4194, %r4193, %r4191;
	st.global.u32 	[%r6+196608], %r4194;
	add.s32 	%r4195, %r4194, %r4044;
	add.s32 	%r4196, %r4195, %r4177;
	add.s32 	%r4197, %r4196, %r4174;
	add.s32 	%r4198, %r4197, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4169, 30;
	shr.b32 	%rhs, %r4169, 2;
	add.u32 	%r4199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4169, 19;
	shr.b32 	%rhs, %r4169, 13;
	add.u32 	%r4200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4169, 10;
	shr.b32 	%rhs, %r4169, 22;
	add.u32 	%r4201, %lhs, %rhs;
	}
	xor.b32  	%r4202, %r4200, %r4201;
	xor.b32  	%r4203, %r4202, %r4199;
	and.b32  	%r4204, %r4169, %r4128;
	or.b32  	%r4205, %r4169, %r4128;
	and.b32  	%r4206, %r4205, %r4087;
	or.b32  	%r4207, %r4206, %r4204;
	add.s32 	%r4208, %r4198, %r4046;
	add.s32 	%r4209, %r4203, %r4207;
	add.s32 	%r4210, %r4209, %r4198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4208, 26;
	shr.b32 	%rhs, %r4208, 6;
	add.u32 	%r4211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4208, 21;
	shr.b32 	%rhs, %r4208, 11;
	add.u32 	%r4212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4208, 7;
	shr.b32 	%rhs, %r4208, 25;
	add.u32 	%r4213, %lhs, %rhs;
	}
	xor.b32  	%r4214, %r4212, %r4213;
	xor.b32  	%r4215, %r4214, %r4211;
	xor.b32  	%r4216, %r4167, %r4126;
	and.b32  	%r4217, %r4208, %r4216;
	xor.b32  	%r4218, %r4217, %r4126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4153, 15;
	shr.b32 	%rhs, %r4153, 17;
	add.u32 	%r4219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4153, 13;
	shr.b32 	%rhs, %r4153, 19;
	add.u32 	%r4220, %lhs, %rhs;
	}
	shr.u32 	%r4221, %r4153, 10;
	xor.b32  	%r4222, %r4221, %r4219;
	xor.b32  	%r4223, %r4222, %r4220;
	shr.u32 	%r4224, %r3272, 7;
	shl.b32 	%r4225, %r3268, 25;
	or.b32  	%r4226, %r4225, %r4224;
	shr.u32 	%r4227, %r3270, 18;
	shl.b32 	%r4228, %r3272, 14;
	or.b32  	%r4229, %r4228, %r4227;
	shr.u32 	%r4230, %r3272, 3;
	xor.b32  	%r4231, %r4230, %r4226;
	xor.b32  	%r4232, %r4231, %r4229;
	add.s32 	%r4233, %r4223, %r3944;
	add.s32 	%r4234, %r4233, %r3235;
	add.s32 	%r4235, %r4234, %r4232;
	st.global.u32 	[%r6+200704], %r4235;
	add.s32 	%r4236, %r4235, %r4085;
	add.s32 	%r4237, %r4236, %r4218;
	add.s32 	%r4238, %r4237, %r4215;
	add.s32 	%r4239, %r4238, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4210, 30;
	shr.b32 	%rhs, %r4210, 2;
	add.u32 	%r4240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4210, 19;
	shr.b32 	%rhs, %r4210, 13;
	add.u32 	%r4241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4210, 10;
	shr.b32 	%rhs, %r4210, 22;
	add.u32 	%r4242, %lhs, %rhs;
	}
	xor.b32  	%r4243, %r4241, %r4242;
	xor.b32  	%r4244, %r4243, %r4240;
	and.b32  	%r4245, %r4210, %r4169;
	or.b32  	%r4246, %r4210, %r4169;
	and.b32  	%r4247, %r4246, %r4128;
	or.b32  	%r4248, %r4247, %r4245;
	add.s32 	%r4249, %r4239, %r4087;
	add.s32 	%r4250, %r4244, %r4248;
	add.s32 	%r4251, %r4250, %r4239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4249, 26;
	shr.b32 	%rhs, %r4249, 6;
	add.u32 	%r4252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4249, 21;
	shr.b32 	%rhs, %r4249, 11;
	add.u32 	%r4253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4249, 7;
	shr.b32 	%rhs, %r4249, 25;
	add.u32 	%r4254, %lhs, %rhs;
	}
	xor.b32  	%r4255, %r4253, %r4254;
	xor.b32  	%r4256, %r4255, %r4252;
	xor.b32  	%r4257, %r4208, %r4167;
	and.b32  	%r4258, %r4249, %r4257;
	xor.b32  	%r4259, %r4258, %r4167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4194, 15;
	shr.b32 	%rhs, %r4194, 17;
	add.u32 	%r4260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4194, 13;
	shr.b32 	%rhs, %r4194, 19;
	add.u32 	%r4261, %lhs, %rhs;
	}
	shr.u32 	%r4262, %r4194, 10;
	xor.b32  	%r4263, %r4262, %r4260;
	xor.b32  	%r4264, %r4263, %r4261;
	shr.u32 	%r4265, %r3309, 7;
	shl.b32 	%r4266, %r3305, 25;
	or.b32  	%r4267, %r4266, %r4265;
	shr.u32 	%r4268, %r3307, 18;
	shl.b32 	%r4269, %r3309, 14;
	or.b32  	%r4270, %r4269, %r4268;
	shr.u32 	%r4271, %r3309, 3;
	xor.b32  	%r4272, %r4271, %r4267;
	xor.b32  	%r4273, %r4272, %r4270;
	add.s32 	%r4274, %r4264, %r3989;
	add.s32 	%r4275, %r4274, %r3272;
	add.s32 	%r4276, %r4275, %r4273;
	st.global.u32 	[%r6+204800], %r4276;
	add.s32 	%r4277, %r4126, %r4276;
	add.s32 	%r4278, %r4277, %r4259;
	add.s32 	%r4279, %r4278, %r4256;
	add.s32 	%r4280, %r4279, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4251, 30;
	shr.b32 	%rhs, %r4251, 2;
	add.u32 	%r4281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4251, 19;
	shr.b32 	%rhs, %r4251, 13;
	add.u32 	%r4282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4251, 10;
	shr.b32 	%rhs, %r4251, 22;
	add.u32 	%r4283, %lhs, %rhs;
	}
	xor.b32  	%r4284, %r4282, %r4283;
	xor.b32  	%r4285, %r4284, %r4281;
	and.b32  	%r4286, %r4251, %r4210;
	or.b32  	%r4287, %r4251, %r4210;
	and.b32  	%r4288, %r4287, %r4169;
	or.b32  	%r4289, %r4288, %r4286;
	add.s32 	%r4290, %r4280, %r4128;
	add.s32 	%r4291, %r4285, %r4289;
	add.s32 	%r4292, %r4291, %r4280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4290, 26;
	shr.b32 	%rhs, %r4290, 6;
	add.u32 	%r4293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4290, 21;
	shr.b32 	%rhs, %r4290, 11;
	add.u32 	%r4294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4290, 7;
	shr.b32 	%rhs, %r4290, 25;
	add.u32 	%r4295, %lhs, %rhs;
	}
	xor.b32  	%r4296, %r4294, %r4295;
	xor.b32  	%r4297, %r4296, %r4293;
	xor.b32  	%r4298, %r4249, %r4208;
	and.b32  	%r4299, %r4290, %r4298;
	xor.b32  	%r4300, %r4299, %r4208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4235, 15;
	shr.b32 	%rhs, %r4235, 17;
	add.u32 	%r4301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4235, 13;
	shr.b32 	%rhs, %r4235, 19;
	add.u32 	%r4302, %lhs, %rhs;
	}
	shr.u32 	%r4303, %r4235, 10;
	xor.b32  	%r4304, %r4303, %r4301;
	xor.b32  	%r4305, %r4304, %r4302;
	shr.u32 	%r4306, %r3346, 7;
	shl.b32 	%r4307, %r3342, 25;
	or.b32  	%r4308, %r4307, %r4306;
	shr.u32 	%r4309, %r3344, 18;
	shl.b32 	%r4310, %r3346, 14;
	or.b32  	%r4311, %r4310, %r4309;
	shr.u32 	%r4312, %r3346, 3;
	xor.b32  	%r4313, %r4312, %r4308;
	xor.b32  	%r4314, %r4313, %r4311;
	add.s32 	%r4315, %r4305, %r4030;
	add.s32 	%r4316, %r4315, %r3309;
	add.s32 	%r4317, %r4316, %r4314;
	st.global.u32 	[%r6+208896], %r4317;
	add.s32 	%r4318, %r4167, %r4317;
	add.s32 	%r4319, %r4318, %r4300;
	add.s32 	%r4320, %r4319, %r4297;
	add.s32 	%r4321, %r4320, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4292, 30;
	shr.b32 	%rhs, %r4292, 2;
	add.u32 	%r4322, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4292, 19;
	shr.b32 	%rhs, %r4292, 13;
	add.u32 	%r4323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4292, 10;
	shr.b32 	%rhs, %r4292, 22;
	add.u32 	%r4324, %lhs, %rhs;
	}
	xor.b32  	%r4325, %r4323, %r4324;
	xor.b32  	%r4326, %r4325, %r4322;
	and.b32  	%r4327, %r4292, %r4251;
	or.b32  	%r4328, %r4292, %r4251;
	and.b32  	%r4329, %r4328, %r4210;
	or.b32  	%r4330, %r4329, %r4327;
	add.s32 	%r4331, %r4321, %r4169;
	add.s32 	%r4332, %r4326, %r4330;
	add.s32 	%r4333, %r4332, %r4321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4331, 26;
	shr.b32 	%rhs, %r4331, 6;
	add.u32 	%r4334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4331, 21;
	shr.b32 	%rhs, %r4331, 11;
	add.u32 	%r4335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4331, 7;
	shr.b32 	%rhs, %r4331, 25;
	add.u32 	%r4336, %lhs, %rhs;
	}
	xor.b32  	%r4337, %r4335, %r4336;
	xor.b32  	%r4338, %r4337, %r4334;
	xor.b32  	%r4339, %r4290, %r4249;
	and.b32  	%r4340, %r4331, %r4339;
	xor.b32  	%r4341, %r4340, %r4249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4276, 15;
	shr.b32 	%rhs, %r4276, 17;
	add.u32 	%r4342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4276, 13;
	shr.b32 	%rhs, %r4276, 19;
	add.u32 	%r4343, %lhs, %rhs;
	}
	shr.u32 	%r4344, %r4276, 10;
	xor.b32  	%r4345, %r4344, %r4342;
	xor.b32  	%r4346, %r4345, %r4343;
	shr.u32 	%r4347, %r3383, 7;
	shl.b32 	%r4348, %r3379, 25;
	or.b32  	%r4349, %r4348, %r4347;
	shr.u32 	%r4350, %r3381, 18;
	shl.b32 	%r4351, %r3383, 14;
	or.b32  	%r4352, %r4351, %r4350;
	shr.u32 	%r4353, %r3383, 3;
	xor.b32  	%r4354, %r4353, %r4349;
	xor.b32  	%r4355, %r4354, %r4352;
	add.s32 	%r4356, %r4346, %r4071;
	add.s32 	%r4357, %r4356, %r3346;
	add.s32 	%r4358, %r4357, %r4355;
	st.global.u32 	[%r6+212992], %r4358;
	add.s32 	%r4359, %r4208, %r4358;
	add.s32 	%r4360, %r4359, %r4341;
	add.s32 	%r4361, %r4360, %r4338;
	add.s32 	%r4362, %r4361, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4333, 30;
	shr.b32 	%rhs, %r4333, 2;
	add.u32 	%r4363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4333, 19;
	shr.b32 	%rhs, %r4333, 13;
	add.u32 	%r4364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4333, 10;
	shr.b32 	%rhs, %r4333, 22;
	add.u32 	%r4365, %lhs, %rhs;
	}
	xor.b32  	%r4366, %r4364, %r4365;
	xor.b32  	%r4367, %r4366, %r4363;
	and.b32  	%r4368, %r4333, %r4292;
	or.b32  	%r4369, %r4333, %r4292;
	and.b32  	%r4370, %r4369, %r4251;
	or.b32  	%r4371, %r4370, %r4368;
	add.s32 	%r4372, %r4362, %r4210;
	add.s32 	%r4373, %r4367, %r4371;
	add.s32 	%r4374, %r4373, %r4362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4372, 26;
	shr.b32 	%rhs, %r4372, 6;
	add.u32 	%r4375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4372, 21;
	shr.b32 	%rhs, %r4372, 11;
	add.u32 	%r4376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4372, 7;
	shr.b32 	%rhs, %r4372, 25;
	add.u32 	%r4377, %lhs, %rhs;
	}
	xor.b32  	%r4378, %r4376, %r4377;
	xor.b32  	%r4379, %r4378, %r4375;
	xor.b32  	%r4380, %r4331, %r4290;
	and.b32  	%r4381, %r4372, %r4380;
	xor.b32  	%r4382, %r4381, %r4290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4317, 15;
	shr.b32 	%rhs, %r4317, 17;
	add.u32 	%r4383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4317, 13;
	shr.b32 	%rhs, %r4317, 19;
	add.u32 	%r4384, %lhs, %rhs;
	}
	shr.u32 	%r4385, %r4317, 10;
	xor.b32  	%r4386, %r4385, %r4383;
	xor.b32  	%r4387, %r4386, %r4384;
	shr.u32 	%r4388, %r3420, 7;
	shl.b32 	%r4389, %r3416, 25;
	or.b32  	%r4390, %r4389, %r4388;
	shr.u32 	%r4391, %r3418, 18;
	shl.b32 	%r4392, %r3420, 14;
	or.b32  	%r4393, %r4392, %r4391;
	shr.u32 	%r4394, %r3420, 3;
	xor.b32  	%r4395, %r4394, %r4390;
	xor.b32  	%r4396, %r4395, %r4393;
	add.s32 	%r4397, %r4387, %r4112;
	add.s32 	%r4398, %r4397, %r3383;
	add.s32 	%r4399, %r4398, %r4396;
	st.global.u32 	[%r6+217088], %r4399;
	add.s32 	%r4400, %r4249, %r4399;
	add.s32 	%r4401, %r4400, %r4382;
	add.s32 	%r4402, %r4401, %r4379;
	add.s32 	%r4403, %r4402, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4374, 30;
	shr.b32 	%rhs, %r4374, 2;
	add.u32 	%r4404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4374, 19;
	shr.b32 	%rhs, %r4374, 13;
	add.u32 	%r4405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4374, 10;
	shr.b32 	%rhs, %r4374, 22;
	add.u32 	%r4406, %lhs, %rhs;
	}
	xor.b32  	%r4407, %r4405, %r4406;
	xor.b32  	%r4408, %r4407, %r4404;
	and.b32  	%r4409, %r4374, %r4333;
	or.b32  	%r4410, %r4374, %r4333;
	and.b32  	%r4411, %r4410, %r4292;
	or.b32  	%r4412, %r4411, %r4409;
	add.s32 	%r4413, %r4403, %r4251;
	add.s32 	%r4414, %r4408, %r4412;
	add.s32 	%r4415, %r4414, %r4403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4413, 26;
	shr.b32 	%rhs, %r4413, 6;
	add.u32 	%r4416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4413, 21;
	shr.b32 	%rhs, %r4413, 11;
	add.u32 	%r4417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4413, 7;
	shr.b32 	%rhs, %r4413, 25;
	add.u32 	%r4418, %lhs, %rhs;
	}
	xor.b32  	%r4419, %r4417, %r4418;
	xor.b32  	%r4420, %r4419, %r4416;
	xor.b32  	%r4421, %r4372, %r4331;
	and.b32  	%r4422, %r4413, %r4421;
	xor.b32  	%r4423, %r4422, %r4331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 15;
	shr.b32 	%rhs, %r4358, 17;
	add.u32 	%r4424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 13;
	shr.b32 	%rhs, %r4358, 19;
	add.u32 	%r4425, %lhs, %rhs;
	}
	shr.u32 	%r4426, %r4358, 10;
	xor.b32  	%r4427, %r4426, %r4424;
	xor.b32  	%r4428, %r4427, %r4425;
	shr.u32 	%r4429, %r3457, 7;
	shl.b32 	%r4430, %r3453, 25;
	or.b32  	%r4431, %r4430, %r4429;
	shr.u32 	%r4432, %r3455, 18;
	shl.b32 	%r4433, %r3457, 14;
	or.b32  	%r4434, %r4433, %r4432;
	shr.u32 	%r4435, %r3457, 3;
	xor.b32  	%r4436, %r4435, %r4431;
	xor.b32  	%r4437, %r4436, %r4434;
	add.s32 	%r4438, %r4428, %r4153;
	add.s32 	%r4439, %r4438, %r3420;
	add.s32 	%r4440, %r4439, %r4437;
	st.global.u32 	[%r6+221184], %r4440;
	add.s32 	%r4441, %r4290, %r4423;
	add.s32 	%r4442, %r4441, %r4420;
	add.s32 	%r4443, %r4442, %r4440;
	add.s32 	%r4444, %r4443, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4415, 30;
	shr.b32 	%rhs, %r4415, 2;
	add.u32 	%r4445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4415, 19;
	shr.b32 	%rhs, %r4415, 13;
	add.u32 	%r4446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4415, 10;
	shr.b32 	%rhs, %r4415, 22;
	add.u32 	%r4447, %lhs, %rhs;
	}
	xor.b32  	%r4448, %r4446, %r4447;
	xor.b32  	%r4449, %r4448, %r4445;
	and.b32  	%r4450, %r4415, %r4374;
	or.b32  	%r4451, %r4415, %r4374;
	and.b32  	%r4452, %r4451, %r4333;
	or.b32  	%r4453, %r4452, %r4450;
	add.s32 	%r4454, %r4444, %r4292;
	add.s32 	%r4455, %r4449, %r4453;
	add.s32 	%r4456, %r4455, %r4444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4454, 26;
	shr.b32 	%rhs, %r4454, 6;
	add.u32 	%r4457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4454, 21;
	shr.b32 	%rhs, %r4454, 11;
	add.u32 	%r4458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4454, 7;
	shr.b32 	%rhs, %r4454, 25;
	add.u32 	%r4459, %lhs, %rhs;
	}
	xor.b32  	%r4460, %r4458, %r4459;
	xor.b32  	%r4461, %r4460, %r4457;
	xor.b32  	%r4462, %r4413, %r4372;
	and.b32  	%r4463, %r4454, %r4462;
	xor.b32  	%r4464, %r4463, %r4372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4399, 15;
	shr.b32 	%rhs, %r4399, 17;
	add.u32 	%r4465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4399, 13;
	shr.b32 	%rhs, %r4399, 19;
	add.u32 	%r4466, %lhs, %rhs;
	}
	shr.u32 	%r4467, %r4399, 10;
	xor.b32  	%r4468, %r4467, %r4465;
	xor.b32  	%r4469, %r4468, %r4466;
	shr.u32 	%r4470, %r3494, 7;
	shl.b32 	%r4471, %r3490, 25;
	or.b32  	%r4472, %r4471, %r4470;
	shr.u32 	%r4473, %r3492, 18;
	shl.b32 	%r4474, %r3494, 14;
	or.b32  	%r4475, %r4474, %r4473;
	shr.u32 	%r4476, %r3494, 3;
	xor.b32  	%r4477, %r4476, %r4472;
	xor.b32  	%r4478, %r4477, %r4475;
	add.s32 	%r4479, %r4469, %r4194;
	add.s32 	%r4480, %r4479, %r3457;
	add.s32 	%r4481, %r4480, %r4478;
	st.global.u32 	[%r6+225280], %r4481;
	add.s32 	%r4482, %r4331, %r4464;
	add.s32 	%r4483, %r4482, %r4461;
	add.s32 	%r4484, %r4483, %r4481;
	add.s32 	%r4485, %r4484, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4456, 30;
	shr.b32 	%rhs, %r4456, 2;
	add.u32 	%r4486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4456, 19;
	shr.b32 	%rhs, %r4456, 13;
	add.u32 	%r4487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4456, 10;
	shr.b32 	%rhs, %r4456, 22;
	add.u32 	%r4488, %lhs, %rhs;
	}
	xor.b32  	%r4489, %r4487, %r4488;
	xor.b32  	%r4490, %r4489, %r4486;
	and.b32  	%r4491, %r4456, %r4415;
	or.b32  	%r4492, %r4456, %r4415;
	and.b32  	%r4493, %r4492, %r4374;
	or.b32  	%r4494, %r4493, %r4491;
	add.s32 	%r4495, %r4485, %r4333;
	add.s32 	%r4496, %r4490, %r4494;
	add.s32 	%r4497, %r4496, %r4485;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4495, 26;
	shr.b32 	%rhs, %r4495, 6;
	add.u32 	%r4498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4495, 21;
	shr.b32 	%rhs, %r4495, 11;
	add.u32 	%r4499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4495, 7;
	shr.b32 	%rhs, %r4495, 25;
	add.u32 	%r4500, %lhs, %rhs;
	}
	xor.b32  	%r4501, %r4499, %r4500;
	xor.b32  	%r4502, %r4501, %r4498;
	xor.b32  	%r4503, %r4454, %r4413;
	and.b32  	%r4504, %r4495, %r4503;
	xor.b32  	%r4505, %r4504, %r4413;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4440, 15;
	shr.b32 	%rhs, %r4440, 17;
	add.u32 	%r4506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4440, 13;
	shr.b32 	%rhs, %r4440, 19;
	add.u32 	%r4507, %lhs, %rhs;
	}
	shr.u32 	%r4508, %r4440, 10;
	xor.b32  	%r4509, %r4508, %r4506;
	xor.b32  	%r4510, %r4509, %r4507;
	shr.u32 	%r4511, %r3531, 7;
	shl.b32 	%r4512, %r3527, 25;
	or.b32  	%r4513, %r4512, %r4511;
	shr.u32 	%r4514, %r3529, 18;
	shl.b32 	%r4515, %r3531, 14;
	or.b32  	%r4516, %r4515, %r4514;
	shr.u32 	%r4517, %r3531, 3;
	xor.b32  	%r4518, %r4517, %r4513;
	xor.b32  	%r4519, %r4518, %r4516;
	add.s32 	%r4520, %r4510, %r4235;
	add.s32 	%r4521, %r4520, %r3494;
	add.s32 	%r4522, %r4521, %r4519;
	st.global.u32 	[%r6+229376], %r4522;
	add.s32 	%r4523, %r4372, %r4505;
	add.s32 	%r4524, %r4523, %r4502;
	add.s32 	%r4525, %r4524, %r4522;
	add.s32 	%r4526, %r4525, 113926993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4497, 30;
	shr.b32 	%rhs, %r4497, 2;
	add.u32 	%r4527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4497, 19;
	shr.b32 	%rhs, %r4497, 13;
	add.u32 	%r4528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4497, 10;
	shr.b32 	%rhs, %r4497, 22;
	add.u32 	%r4529, %lhs, %rhs;
	}
	xor.b32  	%r4530, %r4528, %r4529;
	xor.b32  	%r4531, %r4530, %r4527;
	and.b32  	%r4532, %r4497, %r4456;
	or.b32  	%r4533, %r4497, %r4456;
	and.b32  	%r4534, %r4533, %r4415;
	or.b32  	%r4535, %r4534, %r4532;
	add.s32 	%r4536, %r4526, %r4374;
	add.s32 	%r4537, %r4531, %r4535;
	add.s32 	%r4538, %r4537, %r4526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4536, 26;
	shr.b32 	%rhs, %r4536, 6;
	add.u32 	%r4539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4536, 21;
	shr.b32 	%rhs, %r4536, 11;
	add.u32 	%r4540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4536, 7;
	shr.b32 	%rhs, %r4536, 25;
	add.u32 	%r4541, %lhs, %rhs;
	}
	xor.b32  	%r4542, %r4540, %r4541;
	xor.b32  	%r4543, %r4542, %r4539;
	xor.b32  	%r4544, %r4495, %r4454;
	and.b32  	%r4545, %r4536, %r4544;
	xor.b32  	%r4546, %r4545, %r4454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4481, 15;
	shr.b32 	%rhs, %r4481, 17;
	add.u32 	%r4547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4481, 13;
	shr.b32 	%rhs, %r4481, 19;
	add.u32 	%r4548, %lhs, %rhs;
	}
	shr.u32 	%r4549, %r4481, 10;
	xor.b32  	%r4550, %r4549, %r4547;
	xor.b32  	%r4551, %r4550, %r4548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3944, 25;
	shr.b32 	%rhs, %r3944, 7;
	add.u32 	%r4552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3944, 14;
	shr.b32 	%rhs, %r3944, 18;
	add.u32 	%r4553, %lhs, %rhs;
	}
	shr.u32 	%r4554, %r3944, 3;
	xor.b32  	%r4555, %r4554, %r4552;
	xor.b32  	%r4556, %r4555, %r4553;
	add.s32 	%r4557, %r4551, %r4276;
	add.s32 	%r4558, %r4557, %r3531;
	add.s32 	%r4559, %r4558, %r4556;
	st.global.u32 	[%r6+233472], %r4559;
	add.s32 	%r4560, %r4413, %r4546;
	add.s32 	%r4561, %r4560, %r4543;
	add.s32 	%r4562, %r4561, %r4559;
	add.s32 	%r4563, %r4562, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4538, 30;
	shr.b32 	%rhs, %r4538, 2;
	add.u32 	%r4564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4538, 19;
	shr.b32 	%rhs, %r4538, 13;
	add.u32 	%r4565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4538, 10;
	shr.b32 	%rhs, %r4538, 22;
	add.u32 	%r4566, %lhs, %rhs;
	}
	xor.b32  	%r4567, %r4565, %r4566;
	xor.b32  	%r4568, %r4567, %r4564;
	and.b32  	%r4569, %r4538, %r4497;
	or.b32  	%r4570, %r4538, %r4497;
	and.b32  	%r4571, %r4570, %r4456;
	or.b32  	%r4572, %r4571, %r4569;
	add.s32 	%r4573, %r4563, %r4415;
	add.s32 	%r4574, %r4568, %r4572;
	add.s32 	%r4575, %r4574, %r4563;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4573, 26;
	shr.b32 	%rhs, %r4573, 6;
	add.u32 	%r4576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4573, 21;
	shr.b32 	%rhs, %r4573, 11;
	add.u32 	%r4577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4573, 7;
	shr.b32 	%rhs, %r4573, 25;
	add.u32 	%r4578, %lhs, %rhs;
	}
	xor.b32  	%r4579, %r4577, %r4578;
	xor.b32  	%r4580, %r4579, %r4576;
	xor.b32  	%r4581, %r4536, %r4495;
	and.b32  	%r4582, %r4573, %r4581;
	xor.b32  	%r4583, %r4582, %r4495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4522, 15;
	shr.b32 	%rhs, %r4522, 17;
	add.u32 	%r4584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4522, 13;
	shr.b32 	%rhs, %r4522, 19;
	add.u32 	%r4585, %lhs, %rhs;
	}
	shr.u32 	%r4586, %r4522, 10;
	xor.b32  	%r4587, %r4586, %r4584;
	xor.b32  	%r4588, %r4587, %r4585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 25;
	shr.b32 	%rhs, %r3989, 7;
	add.u32 	%r4589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 14;
	shr.b32 	%rhs, %r3989, 18;
	add.u32 	%r4590, %lhs, %rhs;
	}
	shr.u32 	%r4591, %r3989, 3;
	xor.b32  	%r4592, %r4591, %r4589;
	xor.b32  	%r4593, %r4592, %r4590;
	add.s32 	%r4594, %r4588, %r4317;
	add.s32 	%r4595, %r4594, %r3944;
	add.s32 	%r4596, %r4595, %r4593;
	st.global.u32 	[%r6+237568], %r4596;
	add.s32 	%r4597, %r4454, %r4583;
	add.s32 	%r4598, %r4597, %r4580;
	add.s32 	%r4599, %r4598, %r4596;
	add.s32 	%r4600, %r4599, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4575, 30;
	shr.b32 	%rhs, %r4575, 2;
	add.u32 	%r4601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4575, 19;
	shr.b32 	%rhs, %r4575, 13;
	add.u32 	%r4602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4575, 10;
	shr.b32 	%rhs, %r4575, 22;
	add.u32 	%r4603, %lhs, %rhs;
	}
	xor.b32  	%r4604, %r4602, %r4603;
	xor.b32  	%r4605, %r4604, %r4601;
	and.b32  	%r4606, %r4575, %r4538;
	or.b32  	%r4607, %r4575, %r4538;
	and.b32  	%r4608, %r4607, %r4497;
	or.b32  	%r4609, %r4608, %r4606;
	add.s32 	%r4610, %r4600, %r4456;
	add.s32 	%r4611, %r4605, %r4609;
	add.s32 	%r4612, %r4611, %r4600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4610, 26;
	shr.b32 	%rhs, %r4610, 6;
	add.u32 	%r4613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4610, 21;
	shr.b32 	%rhs, %r4610, 11;
	add.u32 	%r4614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4610, 7;
	shr.b32 	%rhs, %r4610, 25;
	add.u32 	%r4615, %lhs, %rhs;
	}
	xor.b32  	%r4616, %r4614, %r4615;
	xor.b32  	%r4617, %r4616, %r4613;
	xor.b32  	%r4618, %r4573, %r4536;
	and.b32  	%r4619, %r4610, %r4618;
	xor.b32  	%r4620, %r4619, %r4536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4559, 15;
	shr.b32 	%rhs, %r4559, 17;
	add.u32 	%r4621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4559, 13;
	shr.b32 	%rhs, %r4559, 19;
	add.u32 	%r4622, %lhs, %rhs;
	}
	shr.u32 	%r4623, %r4559, 10;
	xor.b32  	%r4624, %r4623, %r4621;
	xor.b32  	%r4625, %r4624, %r4622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 25;
	shr.b32 	%rhs, %r4030, 7;
	add.u32 	%r4626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 14;
	shr.b32 	%rhs, %r4030, 18;
	add.u32 	%r4627, %lhs, %rhs;
	}
	shr.u32 	%r4628, %r4030, 3;
	xor.b32  	%r4629, %r4628, %r4626;
	xor.b32  	%r4630, %r4629, %r4627;
	add.s32 	%r4631, %r4625, %r4358;
	add.s32 	%r4632, %r4631, %r3989;
	add.s32 	%r4633, %r4632, %r4630;
	st.global.u32 	[%r6+241664], %r4633;
	add.s32 	%r4634, %r4495, %r4620;
	add.s32 	%r4635, %r4634, %r4617;
	add.s32 	%r4636, %r4635, %r4633;
	add.s32 	%r4637, %r4636, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4612, 30;
	shr.b32 	%rhs, %r4612, 2;
	add.u32 	%r4638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4612, 19;
	shr.b32 	%rhs, %r4612, 13;
	add.u32 	%r4639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4612, 10;
	shr.b32 	%rhs, %r4612, 22;
	add.u32 	%r4640, %lhs, %rhs;
	}
	xor.b32  	%r4641, %r4639, %r4640;
	xor.b32  	%r4642, %r4641, %r4638;
	and.b32  	%r4643, %r4612, %r4575;
	or.b32  	%r4644, %r4612, %r4575;
	and.b32  	%r4645, %r4644, %r4538;
	or.b32  	%r4646, %r4645, %r4643;
	add.s32 	%r4647, %r4637, %r4497;
	add.s32 	%r4648, %r4642, %r4646;
	add.s32 	%r4649, %r4648, %r4637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4647, 26;
	shr.b32 	%rhs, %r4647, 6;
	add.u32 	%r4650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4647, 21;
	shr.b32 	%rhs, %r4647, 11;
	add.u32 	%r4651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4647, 7;
	shr.b32 	%rhs, %r4647, 25;
	add.u32 	%r4652, %lhs, %rhs;
	}
	xor.b32  	%r4653, %r4651, %r4652;
	xor.b32  	%r4654, %r4653, %r4650;
	xor.b32  	%r4655, %r4610, %r4573;
	and.b32  	%r4656, %r4647, %r4655;
	xor.b32  	%r4657, %r4656, %r4573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4596, 15;
	shr.b32 	%rhs, %r4596, 17;
	add.u32 	%r4658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4596, 13;
	shr.b32 	%rhs, %r4596, 19;
	add.u32 	%r4659, %lhs, %rhs;
	}
	shr.u32 	%r4660, %r4596, 10;
	xor.b32  	%r4661, %r4660, %r4658;
	xor.b32  	%r4662, %r4661, %r4659;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4071, 25;
	shr.b32 	%rhs, %r4071, 7;
	add.u32 	%r4663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4071, 14;
	shr.b32 	%rhs, %r4071, 18;
	add.u32 	%r4664, %lhs, %rhs;
	}
	shr.u32 	%r4665, %r4071, 3;
	xor.b32  	%r4666, %r4665, %r4663;
	xor.b32  	%r4667, %r4666, %r4664;
	add.s32 	%r4668, %r4662, %r4399;
	add.s32 	%r4669, %r4668, %r4030;
	add.s32 	%r4670, %r4669, %r4667;
	st.global.u32 	[%r6+245760], %r4670;
	add.s32 	%r4671, %r4536, %r4657;
	add.s32 	%r4672, %r4671, %r4654;
	add.s32 	%r4673, %r4672, %r4670;
	add.s32 	%r4674, %r4673, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4649, 30;
	shr.b32 	%rhs, %r4649, 2;
	add.u32 	%r4675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4649, 19;
	shr.b32 	%rhs, %r4649, 13;
	add.u32 	%r4676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4649, 10;
	shr.b32 	%rhs, %r4649, 22;
	add.u32 	%r4677, %lhs, %rhs;
	}
	xor.b32  	%r4678, %r4676, %r4677;
	xor.b32  	%r4679, %r4678, %r4675;
	and.b32  	%r4680, %r4649, %r4612;
	or.b32  	%r4681, %r4649, %r4612;
	and.b32  	%r4682, %r4681, %r4575;
	or.b32  	%r4683, %r4682, %r4680;
	add.s32 	%r4684, %r4674, %r4538;
	add.s32 	%r4685, %r4679, %r4683;
	add.s32 	%r4686, %r4685, %r4674;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4684, 26;
	shr.b32 	%rhs, %r4684, 6;
	add.u32 	%r4687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4684, 21;
	shr.b32 	%rhs, %r4684, 11;
	add.u32 	%r4688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4684, 7;
	shr.b32 	%rhs, %r4684, 25;
	add.u32 	%r4689, %lhs, %rhs;
	}
	xor.b32  	%r4690, %r4688, %r4689;
	xor.b32  	%r4691, %r4690, %r4687;
	xor.b32  	%r4692, %r4647, %r4610;
	and.b32  	%r4693, %r4684, %r4692;
	xor.b32  	%r4694, %r4693, %r4610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4633, 15;
	shr.b32 	%rhs, %r4633, 17;
	add.u32 	%r4695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4633, 13;
	shr.b32 	%rhs, %r4633, 19;
	add.u32 	%r4696, %lhs, %rhs;
	}
	shr.u32 	%r4697, %r4633, 10;
	xor.b32  	%r4698, %r4697, %r4695;
	xor.b32  	%r4699, %r4698, %r4696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4112, 25;
	shr.b32 	%rhs, %r4112, 7;
	add.u32 	%r4700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4112, 14;
	shr.b32 	%rhs, %r4112, 18;
	add.u32 	%r4701, %lhs, %rhs;
	}
	shr.u32 	%r4702, %r4112, 3;
	xor.b32  	%r4703, %r4702, %r4700;
	xor.b32  	%r4704, %r4703, %r4701;
	add.s32 	%r4705, %r4699, %r4440;
	add.s32 	%r4706, %r4705, %r4071;
	add.s32 	%r4707, %r4706, %r4704;
	st.global.u32 	[%r6+249856], %r4707;
	add.s32 	%r4708, %r4573, %r4694;
	add.s32 	%r4709, %r4708, %r4691;
	add.s32 	%r4710, %r4709, %r4707;
	add.s32 	%r4711, %r4710, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4686, 30;
	shr.b32 	%rhs, %r4686, 2;
	add.u32 	%r4712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4686, 19;
	shr.b32 	%rhs, %r4686, 13;
	add.u32 	%r4713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4686, 10;
	shr.b32 	%rhs, %r4686, 22;
	add.u32 	%r4714, %lhs, %rhs;
	}
	xor.b32  	%r4715, %r4713, %r4714;
	xor.b32  	%r4716, %r4715, %r4712;
	and.b32  	%r4717, %r4686, %r4649;
	or.b32  	%r4718, %r4686, %r4649;
	and.b32  	%r4719, %r4718, %r4612;
	or.b32  	%r4720, %r4719, %r4717;
	add.s32 	%r4721, %r4711, %r4575;
	add.s32 	%r4722, %r4716, %r4720;
	add.s32 	%r4723, %r4722, %r4711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4721, 26;
	shr.b32 	%rhs, %r4721, 6;
	add.u32 	%r4724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4721, 21;
	shr.b32 	%rhs, %r4721, 11;
	add.u32 	%r4725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4721, 7;
	shr.b32 	%rhs, %r4721, 25;
	add.u32 	%r4726, %lhs, %rhs;
	}
	xor.b32  	%r4727, %r4725, %r4726;
	xor.b32  	%r4728, %r4727, %r4724;
	xor.b32  	%r4729, %r4684, %r4647;
	and.b32  	%r4730, %r4721, %r4729;
	xor.b32  	%r4731, %r4730, %r4647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4670, 15;
	shr.b32 	%rhs, %r4670, 17;
	add.u32 	%r4732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4670, 13;
	shr.b32 	%rhs, %r4670, 19;
	add.u32 	%r4733, %lhs, %rhs;
	}
	shr.u32 	%r4734, %r4670, 10;
	xor.b32  	%r4735, %r4734, %r4732;
	xor.b32  	%r4736, %r4735, %r4733;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4153, 25;
	shr.b32 	%rhs, %r4153, 7;
	add.u32 	%r4737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4153, 14;
	shr.b32 	%rhs, %r4153, 18;
	add.u32 	%r4738, %lhs, %rhs;
	}
	shr.u32 	%r4739, %r4153, 3;
	xor.b32  	%r4740, %r4739, %r4737;
	xor.b32  	%r4741, %r4740, %r4738;
	add.s32 	%r4742, %r4736, %r4481;
	add.s32 	%r4743, %r4742, %r4112;
	add.s32 	%r4744, %r4743, %r4741;
	st.global.u32 	[%r6+253952], %r4744;
	add.s32 	%r4745, %r4610, %r4731;
	add.s32 	%r4746, %r4745, %r4728;
	add.s32 	%r4747, %r4746, %r4744;
	add.s32 	%r4748, %r4747, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4723, 30;
	shr.b32 	%rhs, %r4723, 2;
	add.u32 	%r4749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4723, 19;
	shr.b32 	%rhs, %r4723, 13;
	add.u32 	%r4750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4723, 10;
	shr.b32 	%rhs, %r4723, 22;
	add.u32 	%r4751, %lhs, %rhs;
	}
	xor.b32  	%r4752, %r4750, %r4751;
	xor.b32  	%r4753, %r4752, %r4749;
	and.b32  	%r4754, %r4723, %r4686;
	or.b32  	%r4755, %r4723, %r4686;
	and.b32  	%r4756, %r4755, %r4649;
	or.b32  	%r4757, %r4756, %r4754;
	add.s32 	%r4758, %r4748, %r4612;
	add.s32 	%r4759, %r4753, %r4757;
	add.s32 	%r4760, %r4759, %r4748;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4758, 26;
	shr.b32 	%rhs, %r4758, 6;
	add.u32 	%r4761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4758, 21;
	shr.b32 	%rhs, %r4758, 11;
	add.u32 	%r4762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4758, 7;
	shr.b32 	%rhs, %r4758, 25;
	add.u32 	%r4763, %lhs, %rhs;
	}
	xor.b32  	%r4764, %r4762, %r4763;
	xor.b32  	%r4765, %r4764, %r4761;
	xor.b32  	%r4766, %r4721, %r4684;
	and.b32  	%r4767, %r4758, %r4766;
	xor.b32  	%r4768, %r4767, %r4684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4707, 15;
	shr.b32 	%rhs, %r4707, 17;
	add.u32 	%r4769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4707, 13;
	shr.b32 	%rhs, %r4707, 19;
	add.u32 	%r4770, %lhs, %rhs;
	}
	shr.u32 	%r4771, %r4707, 10;
	xor.b32  	%r4772, %r4771, %r4769;
	xor.b32  	%r4773, %r4772, %r4770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4194, 25;
	shr.b32 	%rhs, %r4194, 7;
	add.u32 	%r4774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4194, 14;
	shr.b32 	%rhs, %r4194, 18;
	add.u32 	%r4775, %lhs, %rhs;
	}
	shr.u32 	%r4776, %r4194, 3;
	xor.b32  	%r4777, %r4776, %r4774;
	xor.b32  	%r4778, %r4777, %r4775;
	add.s32 	%r4779, %r4773, %r4522;
	add.s32 	%r4780, %r4779, %r4153;
	add.s32 	%r4781, %r4780, %r4778;
	st.global.u32 	[%r6+258048], %r4781;
	add.s32 	%r4782, %r4647, %r4768;
	add.s32 	%r4783, %r4782, %r4765;
	add.s32 	%r4784, %r4783, %r4781;
	add.s32 	%r4785, %r4784, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4760, 30;
	shr.b32 	%rhs, %r4760, 2;
	add.u32 	%r4786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4760, 19;
	shr.b32 	%rhs, %r4760, 13;
	add.u32 	%r4787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4760, 10;
	shr.b32 	%rhs, %r4760, 22;
	add.u32 	%r4788, %lhs, %rhs;
	}
	xor.b32  	%r4789, %r4787, %r4788;
	xor.b32  	%r4790, %r4789, %r4786;
	and.b32  	%r4791, %r4760, %r4723;
	or.b32  	%r4792, %r4760, %r4723;
	and.b32  	%r4793, %r4792, %r4686;
	or.b32  	%r4794, %r4793, %r4791;
	add.s32 	%r4795, %r4785, %r4649;
	add.s32 	%r4796, %r4790, %r4794;
	add.s32 	%r4797, %r4796, %r4785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4795, 26;
	shr.b32 	%rhs, %r4795, 6;
	add.u32 	%r4798, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4795, 21;
	shr.b32 	%rhs, %r4795, 11;
	add.u32 	%r4799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4795, 7;
	shr.b32 	%rhs, %r4795, 25;
	add.u32 	%r4800, %lhs, %rhs;
	}
	xor.b32  	%r4801, %r4799, %r4800;
	xor.b32  	%r4802, %r4801, %r4798;
	xor.b32  	%r4803, %r4758, %r4721;
	and.b32  	%r4804, %r4795, %r4803;
	xor.b32  	%r4805, %r4804, %r4721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4744, 15;
	shr.b32 	%rhs, %r4744, 17;
	add.u32 	%r4806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4744, 13;
	shr.b32 	%rhs, %r4744, 19;
	add.u32 	%r4807, %lhs, %rhs;
	}
	shr.u32 	%r4808, %r4744, 10;
	xor.b32  	%r4809, %r4808, %r4806;
	xor.b32  	%r4810, %r4809, %r4807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4235, 25;
	shr.b32 	%rhs, %r4235, 7;
	add.u32 	%r4811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4235, 14;
	shr.b32 	%rhs, %r4235, 18;
	add.u32 	%r4812, %lhs, %rhs;
	}
	shr.u32 	%r4813, %r4235, 3;
	xor.b32  	%r4814, %r4813, %r4811;
	xor.b32  	%r4815, %r4814, %r4812;
	add.s32 	%r4816, %r4810, %r4559;
	add.s32 	%r4817, %r4816, %r4194;
	add.s32 	%r4818, %r4817, %r4815;
	st.global.u32 	[%r6+262144], %r4818;
	add.s32 	%r4819, %r4684, %r4805;
	add.s32 	%r4820, %r4819, %r4802;
	add.s32 	%r4821, %r4820, %r4818;
	add.s32 	%r4822, %r4821, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4797, 30;
	shr.b32 	%rhs, %r4797, 2;
	add.u32 	%r4823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4797, 19;
	shr.b32 	%rhs, %r4797, 13;
	add.u32 	%r4824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4797, 10;
	shr.b32 	%rhs, %r4797, 22;
	add.u32 	%r4825, %lhs, %rhs;
	}
	xor.b32  	%r4826, %r4824, %r4825;
	xor.b32  	%r4827, %r4826, %r4823;
	and.b32  	%r4828, %r4797, %r4760;
	or.b32  	%r4829, %r4797, %r4760;
	and.b32  	%r4830, %r4829, %r4723;
	or.b32  	%r4831, %r4830, %r4828;
	add.s32 	%r4832, %r4822, %r4686;
	add.s32 	%r4833, %r4827, %r4831;
	add.s32 	%r4834, %r4833, %r4822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4832, 26;
	shr.b32 	%rhs, %r4832, 6;
	add.u32 	%r4835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4832, 21;
	shr.b32 	%rhs, %r4832, 11;
	add.u32 	%r4836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4832, 7;
	shr.b32 	%rhs, %r4832, 25;
	add.u32 	%r4837, %lhs, %rhs;
	}
	xor.b32  	%r4838, %r4836, %r4837;
	xor.b32  	%r4839, %r4838, %r4835;
	xor.b32  	%r4840, %r4795, %r4758;
	and.b32  	%r4841, %r4832, %r4840;
	xor.b32  	%r4842, %r4841, %r4758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4781, 15;
	shr.b32 	%rhs, %r4781, 17;
	add.u32 	%r4843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4781, 13;
	shr.b32 	%rhs, %r4781, 19;
	add.u32 	%r4844, %lhs, %rhs;
	}
	shr.u32 	%r4845, %r4781, 10;
	xor.b32  	%r4846, %r4845, %r4843;
	xor.b32  	%r4847, %r4846, %r4844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4276, 25;
	shr.b32 	%rhs, %r4276, 7;
	add.u32 	%r4848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4276, 14;
	shr.b32 	%rhs, %r4276, 18;
	add.u32 	%r4849, %lhs, %rhs;
	}
	shr.u32 	%r4850, %r4276, 3;
	xor.b32  	%r4851, %r4850, %r4848;
	xor.b32  	%r4852, %r4851, %r4849;
	add.s32 	%r4853, %r4847, %r4596;
	add.s32 	%r4854, %r4853, %r4235;
	add.s32 	%r4855, %r4854, %r4852;
	st.global.u32 	[%r6+266240], %r4855;
	add.s32 	%r4856, %r4721, %r4842;
	add.s32 	%r4857, %r4856, %r4839;
	add.s32 	%r4858, %r4857, %r4855;
	add.s32 	%r4859, %r4858, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4834, 30;
	shr.b32 	%rhs, %r4834, 2;
	add.u32 	%r4860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4834, 19;
	shr.b32 	%rhs, %r4834, 13;
	add.u32 	%r4861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4834, 10;
	shr.b32 	%rhs, %r4834, 22;
	add.u32 	%r4862, %lhs, %rhs;
	}
	xor.b32  	%r4863, %r4861, %r4862;
	xor.b32  	%r4864, %r4863, %r4860;
	and.b32  	%r4865, %r4834, %r4797;
	or.b32  	%r4866, %r4834, %r4797;
	and.b32  	%r4867, %r4866, %r4760;
	or.b32  	%r4868, %r4867, %r4865;
	add.s32 	%r4869, %r4859, %r4723;
	add.s32 	%r4870, %r4864, %r4868;
	add.s32 	%r4871, %r4870, %r4859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4869, 26;
	shr.b32 	%rhs, %r4869, 6;
	add.u32 	%r4872, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4869, 21;
	shr.b32 	%rhs, %r4869, 11;
	add.u32 	%r4873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4869, 7;
	shr.b32 	%rhs, %r4869, 25;
	add.u32 	%r4874, %lhs, %rhs;
	}
	xor.b32  	%r4875, %r4873, %r4874;
	xor.b32  	%r4876, %r4875, %r4872;
	xor.b32  	%r4877, %r4832, %r4795;
	and.b32  	%r4878, %r4869, %r4877;
	xor.b32  	%r4879, %r4878, %r4795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4818, 15;
	shr.b32 	%rhs, %r4818, 17;
	add.u32 	%r4880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4818, 13;
	shr.b32 	%rhs, %r4818, 19;
	add.u32 	%r4881, %lhs, %rhs;
	}
	shr.u32 	%r4882, %r4818, 10;
	xor.b32  	%r4883, %r4882, %r4880;
	xor.b32  	%r4884, %r4883, %r4881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4317, 25;
	shr.b32 	%rhs, %r4317, 7;
	add.u32 	%r4885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4317, 14;
	shr.b32 	%rhs, %r4317, 18;
	add.u32 	%r4886, %lhs, %rhs;
	}
	shr.u32 	%r4887, %r4317, 3;
	xor.b32  	%r4888, %r4887, %r4885;
	xor.b32  	%r4889, %r4888, %r4886;
	add.s32 	%r4890, %r4884, %r4633;
	add.s32 	%r4891, %r4890, %r4276;
	add.s32 	%r4892, %r4891, %r4889;
	st.global.u32 	[%r6+270336], %r4892;
	add.s32 	%r4893, %r4758, %r4879;
	add.s32 	%r4894, %r4893, %r4876;
	add.s32 	%r4895, %r4894, %r4892;
	add.s32 	%r4896, %r4895, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4871, 30;
	shr.b32 	%rhs, %r4871, 2;
	add.u32 	%r4897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4871, 19;
	shr.b32 	%rhs, %r4871, 13;
	add.u32 	%r4898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4871, 10;
	shr.b32 	%rhs, %r4871, 22;
	add.u32 	%r4899, %lhs, %rhs;
	}
	xor.b32  	%r4900, %r4898, %r4899;
	xor.b32  	%r4901, %r4900, %r4897;
	and.b32  	%r4902, %r4871, %r4834;
	or.b32  	%r4903, %r4871, %r4834;
	and.b32  	%r4904, %r4903, %r4797;
	or.b32  	%r4905, %r4904, %r4902;
	add.s32 	%r4906, %r4896, %r4760;
	add.s32 	%r4907, %r4901, %r4905;
	add.s32 	%r4908, %r4907, %r4896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4906, 26;
	shr.b32 	%rhs, %r4906, 6;
	add.u32 	%r4909, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4906, 21;
	shr.b32 	%rhs, %r4906, 11;
	add.u32 	%r4910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4906, 7;
	shr.b32 	%rhs, %r4906, 25;
	add.u32 	%r4911, %lhs, %rhs;
	}
	xor.b32  	%r4912, %r4910, %r4911;
	xor.b32  	%r4913, %r4912, %r4909;
	xor.b32  	%r4914, %r4869, %r4832;
	and.b32  	%r4915, %r4906, %r4914;
	xor.b32  	%r4916, %r4915, %r4832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4855, 15;
	shr.b32 	%rhs, %r4855, 17;
	add.u32 	%r4917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4855, 13;
	shr.b32 	%rhs, %r4855, 19;
	add.u32 	%r4918, %lhs, %rhs;
	}
	shr.u32 	%r4919, %r4855, 10;
	xor.b32  	%r4920, %r4919, %r4917;
	xor.b32  	%r4921, %r4920, %r4918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 25;
	shr.b32 	%rhs, %r4358, 7;
	add.u32 	%r4922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4358, 14;
	shr.b32 	%rhs, %r4358, 18;
	add.u32 	%r4923, %lhs, %rhs;
	}
	shr.u32 	%r4924, %r4358, 3;
	xor.b32  	%r4925, %r4924, %r4922;
	xor.b32  	%r4926, %r4925, %r4923;
	add.s32 	%r4927, %r4921, %r4670;
	add.s32 	%r4928, %r4927, %r4317;
	add.s32 	%r4929, %r4928, %r4926;
	st.global.u32 	[%r6+274432], %r4929;
	add.s32 	%r4930, %r4795, %r4916;
	add.s32 	%r4931, %r4930, %r4913;
	add.s32 	%r4932, %r4931, %r4929;
	add.s32 	%r4933, %r4932, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4908, 30;
	shr.b32 	%rhs, %r4908, 2;
	add.u32 	%r4934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4908, 19;
	shr.b32 	%rhs, %r4908, 13;
	add.u32 	%r4935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4908, 10;
	shr.b32 	%rhs, %r4908, 22;
	add.u32 	%r4936, %lhs, %rhs;
	}
	xor.b32  	%r4937, %r4935, %r4936;
	xor.b32  	%r4938, %r4937, %r4934;
	and.b32  	%r4939, %r4908, %r4871;
	or.b32  	%r4940, %r4908, %r4871;
	and.b32  	%r4941, %r4940, %r4834;
	or.b32  	%r4942, %r4941, %r4939;
	add.s32 	%r4943, %r4933, %r4797;
	add.s32 	%r4944, %r4938, %r4942;
	add.s32 	%r4945, %r4944, %r4933;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4943, 26;
	shr.b32 	%rhs, %r4943, 6;
	add.u32 	%r4946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4943, 21;
	shr.b32 	%rhs, %r4943, 11;
	add.u32 	%r4947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4943, 7;
	shr.b32 	%rhs, %r4943, 25;
	add.u32 	%r4948, %lhs, %rhs;
	}
	xor.b32  	%r4949, %r4947, %r4948;
	xor.b32  	%r4950, %r4949, %r4946;
	xor.b32  	%r4951, %r4906, %r4869;
	and.b32  	%r4952, %r4943, %r4951;
	xor.b32  	%r4953, %r4952, %r4869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4892, 15;
	shr.b32 	%rhs, %r4892, 17;
	add.u32 	%r4954, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4892, 13;
	shr.b32 	%rhs, %r4892, 19;
	add.u32 	%r4955, %lhs, %rhs;
	}
	shr.u32 	%r4956, %r4892, 10;
	xor.b32  	%r4957, %r4956, %r4954;
	xor.b32  	%r4958, %r4957, %r4955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4399, 25;
	shr.b32 	%rhs, %r4399, 7;
	add.u32 	%r4959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4399, 14;
	shr.b32 	%rhs, %r4399, 18;
	add.u32 	%r4960, %lhs, %rhs;
	}
	shr.u32 	%r4961, %r4399, 3;
	xor.b32  	%r4962, %r4961, %r4959;
	xor.b32  	%r4963, %r4962, %r4960;
	add.s32 	%r4964, %r4958, %r4707;
	add.s32 	%r4965, %r4964, %r4358;
	add.s32 	%r4966, %r4965, %r4963;
	st.global.u32 	[%r6+278528], %r4966;
	add.s32 	%r4967, %r4832, %r4953;
	add.s32 	%r4968, %r4967, %r4950;
	add.s32 	%r4969, %r4968, %r4966;
	add.s32 	%r4970, %r4969, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4945, 30;
	shr.b32 	%rhs, %r4945, 2;
	add.u32 	%r4971, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4945, 19;
	shr.b32 	%rhs, %r4945, 13;
	add.u32 	%r4972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4945, 10;
	shr.b32 	%rhs, %r4945, 22;
	add.u32 	%r4973, %lhs, %rhs;
	}
	xor.b32  	%r4974, %r4972, %r4973;
	xor.b32  	%r4975, %r4974, %r4971;
	and.b32  	%r4976, %r4945, %r4908;
	or.b32  	%r4977, %r4945, %r4908;
	and.b32  	%r4978, %r4977, %r4871;
	or.b32  	%r4979, %r4978, %r4976;
	add.s32 	%r4980, %r4970, %r4834;
	add.s32 	%r4981, %r4975, %r4979;
	add.s32 	%r4982, %r4981, %r4970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4980, 26;
	shr.b32 	%rhs, %r4980, 6;
	add.u32 	%r4983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4980, 21;
	shr.b32 	%rhs, %r4980, 11;
	add.u32 	%r4984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4980, 7;
	shr.b32 	%rhs, %r4980, 25;
	add.u32 	%r4985, %lhs, %rhs;
	}
	xor.b32  	%r4986, %r4984, %r4985;
	xor.b32  	%r4987, %r4986, %r4983;
	xor.b32  	%r4988, %r4943, %r4906;
	and.b32  	%r4989, %r4980, %r4988;
	xor.b32  	%r4990, %r4989, %r4906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4929, 15;
	shr.b32 	%rhs, %r4929, 17;
	add.u32 	%r4991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4929, 13;
	shr.b32 	%rhs, %r4929, 19;
	add.u32 	%r4992, %lhs, %rhs;
	}
	shr.u32 	%r4993, %r4929, 10;
	xor.b32  	%r4994, %r4993, %r4991;
	xor.b32  	%r4995, %r4994, %r4992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4440, 25;
	shr.b32 	%rhs, %r4440, 7;
	add.u32 	%r4996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4440, 14;
	shr.b32 	%rhs, %r4440, 18;
	add.u32 	%r4997, %lhs, %rhs;
	}
	shr.u32 	%r4998, %r4440, 3;
	xor.b32  	%r4999, %r4998, %r4996;
	xor.b32  	%r5000, %r4999, %r4997;
	add.s32 	%r5001, %r4995, %r4744;
	add.s32 	%r5002, %r5001, %r4399;
	add.s32 	%r5003, %r5002, %r5000;
	st.global.u32 	[%r6+282624], %r5003;
	add.s32 	%r5004, %r4869, %r4990;
	add.s32 	%r5005, %r5004, %r4987;
	add.s32 	%r5006, %r5005, %r5003;
	add.s32 	%r5007, %r5006, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4982, 30;
	shr.b32 	%rhs, %r4982, 2;
	add.u32 	%r5008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4982, 19;
	shr.b32 	%rhs, %r4982, 13;
	add.u32 	%r5009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4982, 10;
	shr.b32 	%rhs, %r4982, 22;
	add.u32 	%r5010, %lhs, %rhs;
	}
	xor.b32  	%r5011, %r5009, %r5010;
	xor.b32  	%r5012, %r5011, %r5008;
	and.b32  	%r5013, %r4982, %r4945;
	or.b32  	%r5014, %r4982, %r4945;
	and.b32  	%r5015, %r5014, %r4908;
	or.b32  	%r5016, %r5015, %r5013;
	add.s32 	%r5017, %r5007, %r4871;
	add.s32 	%r5018, %r5012, %r5016;
	add.s32 	%r5019, %r5018, %r5007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5017, 26;
	shr.b32 	%rhs, %r5017, 6;
	add.u32 	%r5020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5017, 21;
	shr.b32 	%rhs, %r5017, 11;
	add.u32 	%r5021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5017, 7;
	shr.b32 	%rhs, %r5017, 25;
	add.u32 	%r5022, %lhs, %rhs;
	}
	xor.b32  	%r5023, %r5021, %r5022;
	xor.b32  	%r5024, %r5023, %r5020;
	xor.b32  	%r5025, %r4980, %r4943;
	and.b32  	%r5026, %r5017, %r5025;
	xor.b32  	%r5027, %r5026, %r4943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4966, 15;
	shr.b32 	%rhs, %r4966, 17;
	add.u32 	%r5028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4966, 13;
	shr.b32 	%rhs, %r4966, 19;
	add.u32 	%r5029, %lhs, %rhs;
	}
	shr.u32 	%r5030, %r4966, 10;
	xor.b32  	%r5031, %r5030, %r5028;
	xor.b32  	%r5032, %r5031, %r5029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4481, 25;
	shr.b32 	%rhs, %r4481, 7;
	add.u32 	%r5033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4481, 14;
	shr.b32 	%rhs, %r4481, 18;
	add.u32 	%r5034, %lhs, %rhs;
	}
	shr.u32 	%r5035, %r4481, 3;
	xor.b32  	%r5036, %r5035, %r5033;
	xor.b32  	%r5037, %r5036, %r5034;
	add.s32 	%r5038, %r5032, %r4781;
	add.s32 	%r5039, %r5038, %r4440;
	add.s32 	%r5040, %r5039, %r5037;
	st.global.u32 	[%r6+286720], %r5040;
	add.s32 	%r5041, %r4906, %r5027;
	add.s32 	%r5042, %r5041, %r5024;
	add.s32 	%r5043, %r5042, %r5040;
	add.s32 	%r5044, %r5043, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5019, 30;
	shr.b32 	%rhs, %r5019, 2;
	add.u32 	%r5045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5019, 19;
	shr.b32 	%rhs, %r5019, 13;
	add.u32 	%r5046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5019, 10;
	shr.b32 	%rhs, %r5019, 22;
	add.u32 	%r5047, %lhs, %rhs;
	}
	xor.b32  	%r5048, %r5046, %r5047;
	xor.b32  	%r5049, %r5048, %r5045;
	and.b32  	%r5050, %r5019, %r4982;
	or.b32  	%r5051, %r5019, %r4982;
	and.b32  	%r5052, %r5051, %r4945;
	or.b32  	%r5053, %r5052, %r5050;
	add.s32 	%r5054, %r5044, %r4908;
	add.s32 	%r5055, %r5049, %r5053;
	add.s32 	%r5056, %r5055, %r5044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5054, 26;
	shr.b32 	%rhs, %r5054, 6;
	add.u32 	%r5057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5054, 21;
	shr.b32 	%rhs, %r5054, 11;
	add.u32 	%r5058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5054, 7;
	shr.b32 	%rhs, %r5054, 25;
	add.u32 	%r5059, %lhs, %rhs;
	}
	xor.b32  	%r5060, %r5058, %r5059;
	xor.b32  	%r5061, %r5060, %r5057;
	xor.b32  	%r5062, %r5017, %r4980;
	and.b32  	%r5063, %r5054, %r5062;
	xor.b32  	%r5064, %r5063, %r4980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5003, 15;
	shr.b32 	%rhs, %r5003, 17;
	add.u32 	%r5065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5003, 13;
	shr.b32 	%rhs, %r5003, 19;
	add.u32 	%r5066, %lhs, %rhs;
	}
	shr.u32 	%r5067, %r5003, 10;
	xor.b32  	%r5068, %r5067, %r5065;
	xor.b32  	%r5069, %r5068, %r5066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4522, 25;
	shr.b32 	%rhs, %r4522, 7;
	add.u32 	%r5070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4522, 14;
	shr.b32 	%rhs, %r4522, 18;
	add.u32 	%r5071, %lhs, %rhs;
	}
	shr.u32 	%r5072, %r4522, 3;
	xor.b32  	%r5073, %r5072, %r5070;
	xor.b32  	%r5074, %r5073, %r5071;
	add.s32 	%r5075, %r5069, %r4818;
	add.s32 	%r5076, %r5075, %r4481;
	add.s32 	%r5077, %r5076, %r5074;
	st.global.u32 	[%r6+290816], %r5077;
	add.s32 	%r5078, %r4943, %r5064;
	add.s32 	%r5079, %r5078, %r5061;
	add.s32 	%r5080, %r5079, %r5077;
	add.s32 	%r5081, %r5080, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5056, 30;
	shr.b32 	%rhs, %r5056, 2;
	add.u32 	%r5082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5056, 19;
	shr.b32 	%rhs, %r5056, 13;
	add.u32 	%r5083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5056, 10;
	shr.b32 	%rhs, %r5056, 22;
	add.u32 	%r5084, %lhs, %rhs;
	}
	xor.b32  	%r5085, %r5083, %r5084;
	xor.b32  	%r5086, %r5085, %r5082;
	and.b32  	%r5087, %r5056, %r5019;
	or.b32  	%r5088, %r5056, %r5019;
	and.b32  	%r5089, %r5088, %r4982;
	or.b32  	%r5090, %r5089, %r5087;
	add.s32 	%r5091, %r5081, %r4945;
	add.s32 	%r5092, %r5086, %r5090;
	add.s32 	%r5093, %r5092, %r5081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5091, 26;
	shr.b32 	%rhs, %r5091, 6;
	add.u32 	%r5094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5091, 21;
	shr.b32 	%rhs, %r5091, 11;
	add.u32 	%r5095, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5091, 7;
	shr.b32 	%rhs, %r5091, 25;
	add.u32 	%r5096, %lhs, %rhs;
	}
	xor.b32  	%r5097, %r5095, %r5096;
	xor.b32  	%r5098, %r5097, %r5094;
	xor.b32  	%r5099, %r5054, %r5017;
	and.b32  	%r5100, %r5091, %r5099;
	xor.b32  	%r5101, %r5100, %r5017;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 15;
	shr.b32 	%rhs, %r5040, 17;
	add.u32 	%r5102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 13;
	shr.b32 	%rhs, %r5040, 19;
	add.u32 	%r5103, %lhs, %rhs;
	}
	shr.u32 	%r5104, %r5040, 10;
	xor.b32  	%r5105, %r5104, %r5102;
	xor.b32  	%r5106, %r5105, %r5103;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4559, 25;
	shr.b32 	%rhs, %r4559, 7;
	add.u32 	%r5107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4559, 14;
	shr.b32 	%rhs, %r4559, 18;
	add.u32 	%r5108, %lhs, %rhs;
	}
	shr.u32 	%r5109, %r4559, 3;
	xor.b32  	%r5110, %r5109, %r5107;
	xor.b32  	%r5111, %r5110, %r5108;
	add.s32 	%r5112, %r5106, %r4855;
	add.s32 	%r5113, %r5112, %r4522;
	add.s32 	%r5114, %r5113, %r5111;
	st.global.u32 	[%r6+294912], %r5114;
	add.s32 	%r5115, %r4980, %r5101;
	add.s32 	%r5116, %r5115, %r5098;
	add.s32 	%r5117, %r5116, %r5114;
	add.s32 	%r5118, %r5117, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5093, 30;
	shr.b32 	%rhs, %r5093, 2;
	add.u32 	%r5119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5093, 19;
	shr.b32 	%rhs, %r5093, 13;
	add.u32 	%r5120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5093, 10;
	shr.b32 	%rhs, %r5093, 22;
	add.u32 	%r5121, %lhs, %rhs;
	}
	xor.b32  	%r5122, %r5120, %r5121;
	xor.b32  	%r5123, %r5122, %r5119;
	and.b32  	%r5124, %r5093, %r5056;
	or.b32  	%r5125, %r5093, %r5056;
	and.b32  	%r5126, %r5125, %r5019;
	or.b32  	%r5127, %r5126, %r5124;
	add.s32 	%r5128, %r5118, %r4982;
	add.s32 	%r5129, %r5123, %r5127;
	add.s32 	%r5130, %r5129, %r5118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5128, 26;
	shr.b32 	%rhs, %r5128, 6;
	add.u32 	%r5131, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5128, 21;
	shr.b32 	%rhs, %r5128, 11;
	add.u32 	%r5132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5128, 7;
	shr.b32 	%rhs, %r5128, 25;
	add.u32 	%r5133, %lhs, %rhs;
	}
	xor.b32  	%r5134, %r5132, %r5133;
	xor.b32  	%r5135, %r5134, %r5131;
	xor.b32  	%r5136, %r5091, %r5054;
	and.b32  	%r5137, %r5128, %r5136;
	xor.b32  	%r5138, %r5137, %r5054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5077, 15;
	shr.b32 	%rhs, %r5077, 17;
	add.u32 	%r5139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5077, 13;
	shr.b32 	%rhs, %r5077, 19;
	add.u32 	%r5140, %lhs, %rhs;
	}
	shr.u32 	%r5141, %r5077, 10;
	xor.b32  	%r5142, %r5141, %r5139;
	xor.b32  	%r5143, %r5142, %r5140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4596, 25;
	shr.b32 	%rhs, %r4596, 7;
	add.u32 	%r5144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4596, 14;
	shr.b32 	%rhs, %r4596, 18;
	add.u32 	%r5145, %lhs, %rhs;
	}
	shr.u32 	%r5146, %r4596, 3;
	xor.b32  	%r5147, %r5146, %r5144;
	xor.b32  	%r5148, %r5147, %r5145;
	add.s32 	%r5149, %r5143, %r4892;
	add.s32 	%r5150, %r5149, %r4559;
	add.s32 	%r5151, %r5150, %r5148;
	st.global.u32 	[%r6+299008], %r5151;
	add.s32 	%r5152, %r5017, %r5138;
	add.s32 	%r5153, %r5152, %r5135;
	add.s32 	%r5154, %r5153, %r5151;
	add.s32 	%r5155, %r5154, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5130, 30;
	shr.b32 	%rhs, %r5130, 2;
	add.u32 	%r5156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5130, 19;
	shr.b32 	%rhs, %r5130, 13;
	add.u32 	%r5157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5130, 10;
	shr.b32 	%rhs, %r5130, 22;
	add.u32 	%r5158, %lhs, %rhs;
	}
	xor.b32  	%r5159, %r5157, %r5158;
	xor.b32  	%r5160, %r5159, %r5156;
	and.b32  	%r5161, %r5130, %r5093;
	or.b32  	%r5162, %r5130, %r5093;
	and.b32  	%r5163, %r5162, %r5056;
	or.b32  	%r5164, %r5163, %r5161;
	add.s32 	%r5165, %r5155, %r5019;
	add.s32 	%r5166, %r5160, %r5164;
	add.s32 	%r5167, %r5166, %r5155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5165, 26;
	shr.b32 	%rhs, %r5165, 6;
	add.u32 	%r5168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5165, 21;
	shr.b32 	%rhs, %r5165, 11;
	add.u32 	%r5169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5165, 7;
	shr.b32 	%rhs, %r5165, 25;
	add.u32 	%r5170, %lhs, %rhs;
	}
	xor.b32  	%r5171, %r5169, %r5170;
	xor.b32  	%r5172, %r5171, %r5168;
	xor.b32  	%r5173, %r5128, %r5091;
	and.b32  	%r5174, %r5165, %r5173;
	xor.b32  	%r5175, %r5174, %r5091;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5114, 15;
	shr.b32 	%rhs, %r5114, 17;
	add.u32 	%r5176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5114, 13;
	shr.b32 	%rhs, %r5114, 19;
	add.u32 	%r5177, %lhs, %rhs;
	}
	shr.u32 	%r5178, %r5114, 10;
	xor.b32  	%r5179, %r5178, %r5176;
	xor.b32  	%r5180, %r5179, %r5177;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4633, 25;
	shr.b32 	%rhs, %r4633, 7;
	add.u32 	%r5181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4633, 14;
	shr.b32 	%rhs, %r4633, 18;
	add.u32 	%r5182, %lhs, %rhs;
	}
	shr.u32 	%r5183, %r4633, 3;
	xor.b32  	%r5184, %r5183, %r5181;
	xor.b32  	%r5185, %r5184, %r5182;
	add.s32 	%r5186, %r5180, %r4929;
	add.s32 	%r5187, %r5186, %r4596;
	add.s32 	%r5188, %r5187, %r5185;
	st.global.u32 	[%r6+303104], %r5188;
	add.s32 	%r5189, %r5054, %r5175;
	add.s32 	%r5190, %r5189, %r5172;
	add.s32 	%r5191, %r5190, %r5188;
	add.s32 	%r5192, %r5191, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5167, 30;
	shr.b32 	%rhs, %r5167, 2;
	add.u32 	%r5193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5167, 19;
	shr.b32 	%rhs, %r5167, 13;
	add.u32 	%r5194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5167, 10;
	shr.b32 	%rhs, %r5167, 22;
	add.u32 	%r5195, %lhs, %rhs;
	}
	xor.b32  	%r5196, %r5194, %r5195;
	xor.b32  	%r5197, %r5196, %r5193;
	and.b32  	%r5198, %r5167, %r5130;
	or.b32  	%r5199, %r5167, %r5130;
	and.b32  	%r5200, %r5199, %r5093;
	or.b32  	%r5201, %r5200, %r5198;
	add.s32 	%r5202, %r5192, %r5056;
	add.s32 	%r5203, %r5197, %r5201;
	add.s32 	%r5204, %r5203, %r5192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5202, 26;
	shr.b32 	%rhs, %r5202, 6;
	add.u32 	%r5205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5202, 21;
	shr.b32 	%rhs, %r5202, 11;
	add.u32 	%r5206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5202, 7;
	shr.b32 	%rhs, %r5202, 25;
	add.u32 	%r5207, %lhs, %rhs;
	}
	xor.b32  	%r5208, %r5206, %r5207;
	xor.b32  	%r5209, %r5208, %r5205;
	xor.b32  	%r5210, %r5165, %r5128;
	and.b32  	%r5211, %r5202, %r5210;
	xor.b32  	%r5212, %r5211, %r5128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5151, 15;
	shr.b32 	%rhs, %r5151, 17;
	add.u32 	%r5213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5151, 13;
	shr.b32 	%rhs, %r5151, 19;
	add.u32 	%r5214, %lhs, %rhs;
	}
	shr.u32 	%r5215, %r5151, 10;
	xor.b32  	%r5216, %r5215, %r5213;
	xor.b32  	%r5217, %r5216, %r5214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4670, 25;
	shr.b32 	%rhs, %r4670, 7;
	add.u32 	%r5218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4670, 14;
	shr.b32 	%rhs, %r4670, 18;
	add.u32 	%r5219, %lhs, %rhs;
	}
	shr.u32 	%r5220, %r4670, 3;
	xor.b32  	%r5221, %r5220, %r5218;
	xor.b32  	%r5222, %r5221, %r5219;
	add.s32 	%r5223, %r5217, %r4966;
	add.s32 	%r5224, %r5223, %r4633;
	add.s32 	%r5225, %r5224, %r5222;
	st.global.u32 	[%r6+307200], %r5225;
	add.s32 	%r5226, %r5091, %r5212;
	add.s32 	%r5227, %r5226, %r5209;
	add.s32 	%r5228, %r5227, %r5225;
	add.s32 	%r5229, %r5228, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5204, 30;
	shr.b32 	%rhs, %r5204, 2;
	add.u32 	%r5230, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5204, 19;
	shr.b32 	%rhs, %r5204, 13;
	add.u32 	%r5231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5204, 10;
	shr.b32 	%rhs, %r5204, 22;
	add.u32 	%r5232, %lhs, %rhs;
	}
	xor.b32  	%r5233, %r5231, %r5232;
	xor.b32  	%r5234, %r5233, %r5230;
	and.b32  	%r5235, %r5204, %r5167;
	or.b32  	%r5236, %r5204, %r5167;
	and.b32  	%r5237, %r5236, %r5130;
	or.b32  	%r5238, %r5237, %r5235;
	add.s32 	%r5239, %r5229, %r5093;
	add.s32 	%r5240, %r5234, %r5238;
	add.s32 	%r5241, %r5240, %r5229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5239, 26;
	shr.b32 	%rhs, %r5239, 6;
	add.u32 	%r5242, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5239, 21;
	shr.b32 	%rhs, %r5239, 11;
	add.u32 	%r5243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5239, 7;
	shr.b32 	%rhs, %r5239, 25;
	add.u32 	%r5244, %lhs, %rhs;
	}
	xor.b32  	%r5245, %r5243, %r5244;
	xor.b32  	%r5246, %r5245, %r5242;
	xor.b32  	%r5247, %r5202, %r5165;
	and.b32  	%r5248, %r5239, %r5247;
	xor.b32  	%r5249, %r5248, %r5165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5188, 15;
	shr.b32 	%rhs, %r5188, 17;
	add.u32 	%r5250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5188, 13;
	shr.b32 	%rhs, %r5188, 19;
	add.u32 	%r5251, %lhs, %rhs;
	}
	shr.u32 	%r5252, %r5188, 10;
	xor.b32  	%r5253, %r5252, %r5250;
	xor.b32  	%r5254, %r5253, %r5251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4707, 25;
	shr.b32 	%rhs, %r4707, 7;
	add.u32 	%r5255, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4707, 14;
	shr.b32 	%rhs, %r4707, 18;
	add.u32 	%r5256, %lhs, %rhs;
	}
	shr.u32 	%r5257, %r4707, 3;
	xor.b32  	%r5258, %r5257, %r5255;
	xor.b32  	%r5259, %r5258, %r5256;
	add.s32 	%r5260, %r5254, %r5003;
	add.s32 	%r5261, %r5260, %r4670;
	add.s32 	%r5262, %r5261, %r5259;
	st.global.u32 	[%r6+311296], %r5262;
	add.s32 	%r5263, %r5128, %r5249;
	add.s32 	%r5264, %r5263, %r5246;
	add.s32 	%r5265, %r5264, %r5262;
	add.s32 	%r5266, %r5265, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5241, 30;
	shr.b32 	%rhs, %r5241, 2;
	add.u32 	%r5267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5241, 19;
	shr.b32 	%rhs, %r5241, 13;
	add.u32 	%r5268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5241, 10;
	shr.b32 	%rhs, %r5241, 22;
	add.u32 	%r5269, %lhs, %rhs;
	}
	xor.b32  	%r5270, %r5268, %r5269;
	xor.b32  	%r5271, %r5270, %r5267;
	and.b32  	%r5272, %r5241, %r5204;
	or.b32  	%r5273, %r5241, %r5204;
	and.b32  	%r5274, %r5273, %r5167;
	or.b32  	%r5275, %r5274, %r5272;
	add.s32 	%r5276, %r5266, %r5130;
	add.s32 	%r5277, %r5271, %r5275;
	add.s32 	%r5278, %r5277, %r5266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5276, 26;
	shr.b32 	%rhs, %r5276, 6;
	add.u32 	%r5279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5276, 21;
	shr.b32 	%rhs, %r5276, 11;
	add.u32 	%r5280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5276, 7;
	shr.b32 	%rhs, %r5276, 25;
	add.u32 	%r5281, %lhs, %rhs;
	}
	xor.b32  	%r5282, %r5280, %r5281;
	xor.b32  	%r5283, %r5282, %r5279;
	xor.b32  	%r5284, %r5239, %r5202;
	and.b32  	%r5285, %r5276, %r5284;
	xor.b32  	%r5286, %r5285, %r5202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5225, 15;
	shr.b32 	%rhs, %r5225, 17;
	add.u32 	%r5287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5225, 13;
	shr.b32 	%rhs, %r5225, 19;
	add.u32 	%r5288, %lhs, %rhs;
	}
	shr.u32 	%r5289, %r5225, 10;
	xor.b32  	%r5290, %r5289, %r5287;
	xor.b32  	%r5291, %r5290, %r5288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4744, 25;
	shr.b32 	%rhs, %r4744, 7;
	add.u32 	%r5292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4744, 14;
	shr.b32 	%rhs, %r4744, 18;
	add.u32 	%r5293, %lhs, %rhs;
	}
	shr.u32 	%r5294, %r4744, 3;
	xor.b32  	%r5295, %r5294, %r5292;
	xor.b32  	%r5296, %r5295, %r5293;
	add.s32 	%r5297, %r5291, %r5040;
	add.s32 	%r5298, %r5297, %r4707;
	add.s32 	%r5299, %r5298, %r5296;
	st.global.u32 	[%r6+315392], %r5299;
	add.s32 	%r5300, %r5165, %r5286;
	add.s32 	%r5301, %r5300, %r5283;
	add.s32 	%r5302, %r5301, %r5299;
	add.s32 	%r5303, %r5302, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5278, 30;
	shr.b32 	%rhs, %r5278, 2;
	add.u32 	%r5304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5278, 19;
	shr.b32 	%rhs, %r5278, 13;
	add.u32 	%r5305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5278, 10;
	shr.b32 	%rhs, %r5278, 22;
	add.u32 	%r5306, %lhs, %rhs;
	}
	xor.b32  	%r5307, %r5305, %r5306;
	xor.b32  	%r5308, %r5307, %r5304;
	and.b32  	%r5309, %r5278, %r5241;
	or.b32  	%r5310, %r5278, %r5241;
	and.b32  	%r5311, %r5310, %r5204;
	or.b32  	%r5312, %r5311, %r5309;
	add.s32 	%r5313, %r5303, %r5167;
	add.s32 	%r5314, %r5308, %r5312;
	add.s32 	%r5315, %r5314, %r5303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5313, 26;
	shr.b32 	%rhs, %r5313, 6;
	add.u32 	%r5316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5313, 21;
	shr.b32 	%rhs, %r5313, 11;
	add.u32 	%r5317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5313, 7;
	shr.b32 	%rhs, %r5313, 25;
	add.u32 	%r5318, %lhs, %rhs;
	}
	xor.b32  	%r5319, %r5317, %r5318;
	xor.b32  	%r5320, %r5319, %r5316;
	xor.b32  	%r5321, %r5276, %r5239;
	and.b32  	%r5322, %r5313, %r5321;
	xor.b32  	%r5323, %r5322, %r5239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5262, 15;
	shr.b32 	%rhs, %r5262, 17;
	add.u32 	%r5324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5262, 13;
	shr.b32 	%rhs, %r5262, 19;
	add.u32 	%r5325, %lhs, %rhs;
	}
	shr.u32 	%r5326, %r5262, 10;
	xor.b32  	%r5327, %r5326, %r5324;
	xor.b32  	%r5328, %r5327, %r5325;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4781, 25;
	shr.b32 	%rhs, %r4781, 7;
	add.u32 	%r5329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4781, 14;
	shr.b32 	%rhs, %r4781, 18;
	add.u32 	%r5330, %lhs, %rhs;
	}
	shr.u32 	%r5331, %r4781, 3;
	xor.b32  	%r5332, %r5331, %r5329;
	xor.b32  	%r5333, %r5332, %r5330;
	add.s32 	%r5334, %r5328, %r5077;
	add.s32 	%r5335, %r5334, %r4744;
	add.s32 	%r5336, %r5335, %r5333;
	st.global.u32 	[%r6+319488], %r5336;
	add.s32 	%r5337, %r5202, %r5323;
	add.s32 	%r5338, %r5337, %r5320;
	add.s32 	%r5339, %r5338, %r5336;
	add.s32 	%r5340, %r5339, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5315, 30;
	shr.b32 	%rhs, %r5315, 2;
	add.u32 	%r5341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5315, 19;
	shr.b32 	%rhs, %r5315, 13;
	add.u32 	%r5342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5315, 10;
	shr.b32 	%rhs, %r5315, 22;
	add.u32 	%r5343, %lhs, %rhs;
	}
	xor.b32  	%r5344, %r5342, %r5343;
	xor.b32  	%r5345, %r5344, %r5341;
	and.b32  	%r5346, %r5315, %r5278;
	or.b32  	%r5347, %r5315, %r5278;
	and.b32  	%r5348, %r5347, %r5241;
	or.b32  	%r5349, %r5348, %r5346;
	add.s32 	%r5350, %r5340, %r5204;
	add.s32 	%r5351, %r5345, %r5349;
	add.s32 	%r5352, %r5351, %r5340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5350, 26;
	shr.b32 	%rhs, %r5350, 6;
	add.u32 	%r5353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5350, 21;
	shr.b32 	%rhs, %r5350, 11;
	add.u32 	%r5354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5350, 7;
	shr.b32 	%rhs, %r5350, 25;
	add.u32 	%r5355, %lhs, %rhs;
	}
	xor.b32  	%r5356, %r5354, %r5355;
	xor.b32  	%r5357, %r5356, %r5353;
	xor.b32  	%r5358, %r5313, %r5276;
	and.b32  	%r5359, %r5350, %r5358;
	xor.b32  	%r5360, %r5359, %r5276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5299, 15;
	shr.b32 	%rhs, %r5299, 17;
	add.u32 	%r5361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5299, 13;
	shr.b32 	%rhs, %r5299, 19;
	add.u32 	%r5362, %lhs, %rhs;
	}
	shr.u32 	%r5363, %r5299, 10;
	xor.b32  	%r5364, %r5363, %r5361;
	xor.b32  	%r5365, %r5364, %r5362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4818, 25;
	shr.b32 	%rhs, %r4818, 7;
	add.u32 	%r5366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4818, 14;
	shr.b32 	%rhs, %r4818, 18;
	add.u32 	%r5367, %lhs, %rhs;
	}
	shr.u32 	%r5368, %r4818, 3;
	xor.b32  	%r5369, %r5368, %r5366;
	xor.b32  	%r5370, %r5369, %r5367;
	add.s32 	%r5371, %r5365, %r5114;
	add.s32 	%r5372, %r5371, %r4781;
	add.s32 	%r5373, %r5372, %r5370;
	st.global.u32 	[%r6+323584], %r5373;
	add.s32 	%r5374, %r5239, %r5360;
	add.s32 	%r5375, %r5374, %r5357;
	add.s32 	%r5376, %r5375, %r5373;
	add.s32 	%r5377, %r5376, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5352, 30;
	shr.b32 	%rhs, %r5352, 2;
	add.u32 	%r5378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5352, 19;
	shr.b32 	%rhs, %r5352, 13;
	add.u32 	%r5379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5352, 10;
	shr.b32 	%rhs, %r5352, 22;
	add.u32 	%r5380, %lhs, %rhs;
	}
	xor.b32  	%r5381, %r5379, %r5380;
	xor.b32  	%r5382, %r5381, %r5378;
	and.b32  	%r5383, %r5352, %r5315;
	or.b32  	%r5384, %r5352, %r5315;
	and.b32  	%r5385, %r5384, %r5278;
	or.b32  	%r5386, %r5385, %r5383;
	add.s32 	%r5387, %r5377, %r5241;
	add.s32 	%r5388, %r5382, %r5386;
	add.s32 	%r5389, %r5388, %r5377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5387, 26;
	shr.b32 	%rhs, %r5387, 6;
	add.u32 	%r5390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5387, 21;
	shr.b32 	%rhs, %r5387, 11;
	add.u32 	%r5391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5387, 7;
	shr.b32 	%rhs, %r5387, 25;
	add.u32 	%r5392, %lhs, %rhs;
	}
	xor.b32  	%r5393, %r5391, %r5392;
	xor.b32  	%r5394, %r5393, %r5390;
	xor.b32  	%r5395, %r5350, %r5313;
	and.b32  	%r5396, %r5387, %r5395;
	xor.b32  	%r5397, %r5396, %r5313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5336, 15;
	shr.b32 	%rhs, %r5336, 17;
	add.u32 	%r5398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5336, 13;
	shr.b32 	%rhs, %r5336, 19;
	add.u32 	%r5399, %lhs, %rhs;
	}
	shr.u32 	%r5400, %r5336, 10;
	xor.b32  	%r5401, %r5400, %r5398;
	xor.b32  	%r5402, %r5401, %r5399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4855, 25;
	shr.b32 	%rhs, %r4855, 7;
	add.u32 	%r5403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4855, 14;
	shr.b32 	%rhs, %r4855, 18;
	add.u32 	%r5404, %lhs, %rhs;
	}
	shr.u32 	%r5405, %r4855, 3;
	xor.b32  	%r5406, %r5405, %r5403;
	xor.b32  	%r5407, %r5406, %r5404;
	add.s32 	%r5408, %r5402, %r5151;
	add.s32 	%r5409, %r5408, %r4818;
	add.s32 	%r5410, %r5409, %r5407;
	st.global.u32 	[%r6+327680], %r5410;
	add.s32 	%r5411, %r5276, %r5397;
	add.s32 	%r5412, %r5411, %r5394;
	add.s32 	%r5413, %r5412, %r5410;
	add.s32 	%r5414, %r5413, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5389, 30;
	shr.b32 	%rhs, %r5389, 2;
	add.u32 	%r5415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5389, 19;
	shr.b32 	%rhs, %r5389, 13;
	add.u32 	%r5416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5389, 10;
	shr.b32 	%rhs, %r5389, 22;
	add.u32 	%r5417, %lhs, %rhs;
	}
	xor.b32  	%r5418, %r5416, %r5417;
	xor.b32  	%r5419, %r5418, %r5415;
	and.b32  	%r5420, %r5389, %r5352;
	or.b32  	%r5421, %r5389, %r5352;
	and.b32  	%r5422, %r5421, %r5315;
	or.b32  	%r5423, %r5422, %r5420;
	add.s32 	%r5424, %r5414, %r5278;
	add.s32 	%r5425, %r5419, %r5423;
	add.s32 	%r5426, %r5425, %r5414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5424, 26;
	shr.b32 	%rhs, %r5424, 6;
	add.u32 	%r5427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5424, 21;
	shr.b32 	%rhs, %r5424, 11;
	add.u32 	%r5428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5424, 7;
	shr.b32 	%rhs, %r5424, 25;
	add.u32 	%r5429, %lhs, %rhs;
	}
	xor.b32  	%r5430, %r5428, %r5429;
	xor.b32  	%r5431, %r5430, %r5427;
	xor.b32  	%r5432, %r5387, %r5350;
	and.b32  	%r5433, %r5424, %r5432;
	xor.b32  	%r5434, %r5433, %r5350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5373, 15;
	shr.b32 	%rhs, %r5373, 17;
	add.u32 	%r5435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5373, 13;
	shr.b32 	%rhs, %r5373, 19;
	add.u32 	%r5436, %lhs, %rhs;
	}
	shr.u32 	%r5437, %r5373, 10;
	xor.b32  	%r5438, %r5437, %r5435;
	xor.b32  	%r5439, %r5438, %r5436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4892, 25;
	shr.b32 	%rhs, %r4892, 7;
	add.u32 	%r5440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4892, 14;
	shr.b32 	%rhs, %r4892, 18;
	add.u32 	%r5441, %lhs, %rhs;
	}
	shr.u32 	%r5442, %r4892, 3;
	xor.b32  	%r5443, %r5442, %r5440;
	xor.b32  	%r5444, %r5443, %r5441;
	add.s32 	%r5445, %r5439, %r5188;
	add.s32 	%r5446, %r5445, %r4855;
	add.s32 	%r5447, %r5446, %r5444;
	st.global.u32 	[%r6+331776], %r5447;
	add.s32 	%r5448, %r5313, %r5434;
	add.s32 	%r5449, %r5448, %r5431;
	add.s32 	%r5450, %r5449, %r5447;
	add.s32 	%r5451, %r5450, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5426, 30;
	shr.b32 	%rhs, %r5426, 2;
	add.u32 	%r5452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5426, 19;
	shr.b32 	%rhs, %r5426, 13;
	add.u32 	%r5453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5426, 10;
	shr.b32 	%rhs, %r5426, 22;
	add.u32 	%r5454, %lhs, %rhs;
	}
	xor.b32  	%r5455, %r5453, %r5454;
	xor.b32  	%r5456, %r5455, %r5452;
	and.b32  	%r5457, %r5426, %r5389;
	or.b32  	%r5458, %r5426, %r5389;
	and.b32  	%r5459, %r5458, %r5352;
	or.b32  	%r5460, %r5459, %r5457;
	add.s32 	%r5461, %r5451, %r5315;
	add.s32 	%r5462, %r5456, %r5460;
	add.s32 	%r5463, %r5462, %r5451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5461, 26;
	shr.b32 	%rhs, %r5461, 6;
	add.u32 	%r5464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5461, 21;
	shr.b32 	%rhs, %r5461, 11;
	add.u32 	%r5465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5461, 7;
	shr.b32 	%rhs, %r5461, 25;
	add.u32 	%r5466, %lhs, %rhs;
	}
	xor.b32  	%r5467, %r5465, %r5466;
	xor.b32  	%r5468, %r5467, %r5464;
	xor.b32  	%r5469, %r5424, %r5387;
	and.b32  	%r5470, %r5461, %r5469;
	xor.b32  	%r5471, %r5470, %r5387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5410, 15;
	shr.b32 	%rhs, %r5410, 17;
	add.u32 	%r5472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5410, 13;
	shr.b32 	%rhs, %r5410, 19;
	add.u32 	%r5473, %lhs, %rhs;
	}
	shr.u32 	%r5474, %r5410, 10;
	xor.b32  	%r5475, %r5474, %r5472;
	xor.b32  	%r5476, %r5475, %r5473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4929, 25;
	shr.b32 	%rhs, %r4929, 7;
	add.u32 	%r5477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4929, 14;
	shr.b32 	%rhs, %r4929, 18;
	add.u32 	%r5478, %lhs, %rhs;
	}
	shr.u32 	%r5479, %r4929, 3;
	xor.b32  	%r5480, %r5479, %r5477;
	xor.b32  	%r5481, %r5480, %r5478;
	add.s32 	%r5482, %r5476, %r5225;
	add.s32 	%r5483, %r5482, %r4892;
	add.s32 	%r5484, %r5483, %r5481;
	st.global.u32 	[%r6+335872], %r5484;
	add.s32 	%r5485, %r5350, %r5471;
	add.s32 	%r5486, %r5485, %r5468;
	add.s32 	%r5487, %r5486, %r5484;
	add.s32 	%r5488, %r5487, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5463, 30;
	shr.b32 	%rhs, %r5463, 2;
	add.u32 	%r5489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5463, 19;
	shr.b32 	%rhs, %r5463, 13;
	add.u32 	%r5490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5463, 10;
	shr.b32 	%rhs, %r5463, 22;
	add.u32 	%r5491, %lhs, %rhs;
	}
	xor.b32  	%r5492, %r5490, %r5491;
	xor.b32  	%r5493, %r5492, %r5489;
	and.b32  	%r5494, %r5463, %r5426;
	or.b32  	%r5495, %r5463, %r5426;
	and.b32  	%r5496, %r5495, %r5389;
	or.b32  	%r5497, %r5496, %r5494;
	add.s32 	%r5498, %r5488, %r5352;
	add.s32 	%r5499, %r5493, %r5497;
	add.s32 	%r5500, %r5499, %r5488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5498, 26;
	shr.b32 	%rhs, %r5498, 6;
	add.u32 	%r5501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5498, 21;
	shr.b32 	%rhs, %r5498, 11;
	add.u32 	%r5502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5498, 7;
	shr.b32 	%rhs, %r5498, 25;
	add.u32 	%r5503, %lhs, %rhs;
	}
	xor.b32  	%r5504, %r5502, %r5503;
	xor.b32  	%r5505, %r5504, %r5501;
	xor.b32  	%r5506, %r5461, %r5424;
	and.b32  	%r5507, %r5498, %r5506;
	xor.b32  	%r5508, %r5507, %r5424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5447, 15;
	shr.b32 	%rhs, %r5447, 17;
	add.u32 	%r5509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5447, 13;
	shr.b32 	%rhs, %r5447, 19;
	add.u32 	%r5510, %lhs, %rhs;
	}
	shr.u32 	%r5511, %r5447, 10;
	xor.b32  	%r5512, %r5511, %r5509;
	xor.b32  	%r5513, %r5512, %r5510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4966, 25;
	shr.b32 	%rhs, %r4966, 7;
	add.u32 	%r5514, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4966, 14;
	shr.b32 	%rhs, %r4966, 18;
	add.u32 	%r5515, %lhs, %rhs;
	}
	shr.u32 	%r5516, %r4966, 3;
	xor.b32  	%r5517, %r5516, %r5514;
	xor.b32  	%r5518, %r5517, %r5515;
	add.s32 	%r5519, %r5513, %r5262;
	add.s32 	%r5520, %r5519, %r4929;
	add.s32 	%r5521, %r5520, %r5518;
	st.global.u32 	[%r6+339968], %r5521;
	add.s32 	%r5522, %r5387, %r5508;
	add.s32 	%r5523, %r5522, %r5505;
	add.s32 	%r5524, %r5523, %r5521;
	add.s32 	%r5525, %r5524, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5500, 30;
	shr.b32 	%rhs, %r5500, 2;
	add.u32 	%r5526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5500, 19;
	shr.b32 	%rhs, %r5500, 13;
	add.u32 	%r5527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5500, 10;
	shr.b32 	%rhs, %r5500, 22;
	add.u32 	%r5528, %lhs, %rhs;
	}
	xor.b32  	%r5529, %r5527, %r5528;
	xor.b32  	%r5530, %r5529, %r5526;
	and.b32  	%r5531, %r5500, %r5463;
	or.b32  	%r5532, %r5500, %r5463;
	and.b32  	%r5533, %r5532, %r5426;
	or.b32  	%r5534, %r5533, %r5531;
	add.s32 	%r5535, %r5525, %r5389;
	add.s32 	%r5536, %r5530, %r5534;
	add.s32 	%r5537, %r5536, %r5525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5535, 26;
	shr.b32 	%rhs, %r5535, 6;
	add.u32 	%r5538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5535, 21;
	shr.b32 	%rhs, %r5535, 11;
	add.u32 	%r5539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5535, 7;
	shr.b32 	%rhs, %r5535, 25;
	add.u32 	%r5540, %lhs, %rhs;
	}
	xor.b32  	%r5541, %r5539, %r5540;
	xor.b32  	%r5542, %r5541, %r5538;
	xor.b32  	%r5543, %r5498, %r5461;
	and.b32  	%r5544, %r5535, %r5543;
	xor.b32  	%r5545, %r5544, %r5461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5484, 15;
	shr.b32 	%rhs, %r5484, 17;
	add.u32 	%r5546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5484, 13;
	shr.b32 	%rhs, %r5484, 19;
	add.u32 	%r5547, %lhs, %rhs;
	}
	shr.u32 	%r5548, %r5484, 10;
	xor.b32  	%r5549, %r5548, %r5546;
	xor.b32  	%r5550, %r5549, %r5547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5003, 25;
	shr.b32 	%rhs, %r5003, 7;
	add.u32 	%r5551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5003, 14;
	shr.b32 	%rhs, %r5003, 18;
	add.u32 	%r5552, %lhs, %rhs;
	}
	shr.u32 	%r5553, %r5003, 3;
	xor.b32  	%r5554, %r5553, %r5551;
	xor.b32  	%r5555, %r5554, %r5552;
	add.s32 	%r5556, %r5550, %r5299;
	add.s32 	%r5557, %r5556, %r4966;
	add.s32 	%r5558, %r5557, %r5555;
	st.global.u32 	[%r6+344064], %r5558;
	add.s32 	%r5559, %r5424, %r5545;
	add.s32 	%r5560, %r5559, %r5542;
	add.s32 	%r5561, %r5560, %r5558;
	add.s32 	%r5562, %r5561, -2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5537, 30;
	shr.b32 	%rhs, %r5537, 2;
	add.u32 	%r5563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5537, 19;
	shr.b32 	%rhs, %r5537, 13;
	add.u32 	%r5564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5537, 10;
	shr.b32 	%rhs, %r5537, 22;
	add.u32 	%r5565, %lhs, %rhs;
	}
	xor.b32  	%r5566, %r5564, %r5565;
	xor.b32  	%r5567, %r5566, %r5563;
	and.b32  	%r5568, %r5537, %r5500;
	or.b32  	%r5569, %r5537, %r5500;
	and.b32  	%r5570, %r5569, %r5463;
	or.b32  	%r5571, %r5570, %r5568;
	add.s32 	%r5572, %r5562, %r5426;
	add.s32 	%r5573, %r5567, %r5571;
	add.s32 	%r5574, %r5573, %r5562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5572, 26;
	shr.b32 	%rhs, %r5572, 6;
	add.u32 	%r5575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5572, 21;
	shr.b32 	%rhs, %r5572, 11;
	add.u32 	%r5576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5572, 7;
	shr.b32 	%rhs, %r5572, 25;
	add.u32 	%r5577, %lhs, %rhs;
	}
	xor.b32  	%r5578, %r5576, %r5577;
	xor.b32  	%r5579, %r5578, %r5575;
	xor.b32  	%r5580, %r5535, %r5498;
	and.b32  	%r5581, %r5572, %r5580;
	xor.b32  	%r5582, %r5581, %r5498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5521, 15;
	shr.b32 	%rhs, %r5521, 17;
	add.u32 	%r5583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5521, 13;
	shr.b32 	%rhs, %r5521, 19;
	add.u32 	%r5584, %lhs, %rhs;
	}
	shr.u32 	%r5585, %r5521, 10;
	xor.b32  	%r5586, %r5585, %r5583;
	xor.b32  	%r5587, %r5586, %r5584;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 25;
	shr.b32 	%rhs, %r5040, 7;
	add.u32 	%r5588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5040, 14;
	shr.b32 	%rhs, %r5040, 18;
	add.u32 	%r5589, %lhs, %rhs;
	}
	shr.u32 	%r5590, %r5040, 3;
	xor.b32  	%r5591, %r5590, %r5588;
	xor.b32  	%r5592, %r5591, %r5589;
	add.s32 	%r5593, %r5587, %r5336;
	add.s32 	%r5594, %r5593, %r5003;
	add.s32 	%r5595, %r5594, %r5592;
	st.global.u32 	[%r6+348160], %r5595;
	add.s32 	%r5596, %r5461, %r5582;
	add.s32 	%r5597, %r5596, %r5579;
	add.s32 	%r5598, %r5597, %r5595;
	add.s32 	%r5599, %r5598, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5574, 30;
	shr.b32 	%rhs, %r5574, 2;
	add.u32 	%r5600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5574, 19;
	shr.b32 	%rhs, %r5574, 13;
	add.u32 	%r5601, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5574, 10;
	shr.b32 	%rhs, %r5574, 22;
	add.u32 	%r5602, %lhs, %rhs;
	}
	xor.b32  	%r5603, %r5601, %r5602;
	xor.b32  	%r5604, %r5603, %r5600;
	and.b32  	%r5605, %r5574, %r5537;
	or.b32  	%r5606, %r5574, %r5537;
	and.b32  	%r5607, %r5606, %r5500;
	or.b32  	%r5608, %r5607, %r5605;
	add.s32 	%r5609, %r5599, %r5463;
	add.s32 	%r5610, %r5604, %r5608;
	add.s32 	%r5611, %r5610, %r5599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5609, 26;
	shr.b32 	%rhs, %r5609, 6;
	add.u32 	%r5612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5609, 21;
	shr.b32 	%rhs, %r5609, 11;
	add.u32 	%r5613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5609, 7;
	shr.b32 	%rhs, %r5609, 25;
	add.u32 	%r5614, %lhs, %rhs;
	}
	xor.b32  	%r5615, %r5613, %r5614;
	xor.b32  	%r5616, %r5615, %r5612;
	xor.b32  	%r5617, %r5572, %r5535;
	and.b32  	%r5618, %r5609, %r5617;
	xor.b32  	%r5619, %r5618, %r5535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5558, 15;
	shr.b32 	%rhs, %r5558, 17;
	add.u32 	%r5620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5558, 13;
	shr.b32 	%rhs, %r5558, 19;
	add.u32 	%r5621, %lhs, %rhs;
	}
	shr.u32 	%r5622, %r5558, 10;
	xor.b32  	%r5623, %r5622, %r5620;
	xor.b32  	%r5624, %r5623, %r5621;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5077, 25;
	shr.b32 	%rhs, %r5077, 7;
	add.u32 	%r5625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5077, 14;
	shr.b32 	%rhs, %r5077, 18;
	add.u32 	%r5626, %lhs, %rhs;
	}
	shr.u32 	%r5627, %r5077, 3;
	xor.b32  	%r5628, %r5627, %r5625;
	xor.b32  	%r5629, %r5628, %r5626;
	add.s32 	%r5630, %r5624, %r5373;
	add.s32 	%r5631, %r5630, %r5040;
	add.s32 	%r5632, %r5631, %r5629;
	st.global.u32 	[%r6+352256], %r5632;
	add.s32 	%r5633, %r5498, %r5619;
	add.s32 	%r5634, %r5633, %r5616;
	add.s32 	%r5635, %r5634, %r5632;
	add.s32 	%r5636, %r5635, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5611, 30;
	shr.b32 	%rhs, %r5611, 2;
	add.u32 	%r5637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5611, 19;
	shr.b32 	%rhs, %r5611, 13;
	add.u32 	%r5638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5611, 10;
	shr.b32 	%rhs, %r5611, 22;
	add.u32 	%r5639, %lhs, %rhs;
	}
	xor.b32  	%r5640, %r5638, %r5639;
	xor.b32  	%r5641, %r5640, %r5637;
	and.b32  	%r5642, %r5611, %r5574;
	or.b32  	%r5643, %r5611, %r5574;
	and.b32  	%r5644, %r5643, %r5537;
	or.b32  	%r5645, %r5644, %r5642;
	add.s32 	%r5646, %r5636, %r5500;
	add.s32 	%r5647, %r5641, %r5645;
	add.s32 	%r5648, %r5647, %r5636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5646, 26;
	shr.b32 	%rhs, %r5646, 6;
	add.u32 	%r5649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5646, 21;
	shr.b32 	%rhs, %r5646, 11;
	add.u32 	%r5650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5646, 7;
	shr.b32 	%rhs, %r5646, 25;
	add.u32 	%r5651, %lhs, %rhs;
	}
	xor.b32  	%r5652, %r5650, %r5651;
	xor.b32  	%r5653, %r5652, %r5649;
	xor.b32  	%r5654, %r5609, %r5572;
	and.b32  	%r5655, %r5646, %r5654;
	xor.b32  	%r5656, %r5655, %r5572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5595, 15;
	shr.b32 	%rhs, %r5595, 17;
	add.u32 	%r5657, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5595, 13;
	shr.b32 	%rhs, %r5595, 19;
	add.u32 	%r5658, %lhs, %rhs;
	}
	shr.u32 	%r5659, %r5595, 10;
	xor.b32  	%r5660, %r5659, %r5657;
	xor.b32  	%r5661, %r5660, %r5658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5114, 25;
	shr.b32 	%rhs, %r5114, 7;
	add.u32 	%r5662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5114, 14;
	shr.b32 	%rhs, %r5114, 18;
	add.u32 	%r5663, %lhs, %rhs;
	}
	shr.u32 	%r5664, %r5114, 3;
	xor.b32  	%r5665, %r5664, %r5662;
	xor.b32  	%r5666, %r5665, %r5663;
	add.s32 	%r5667, %r5661, %r5410;
	add.s32 	%r5668, %r5667, %r5077;
	add.s32 	%r5669, %r5668, %r5666;
	st.global.u32 	[%r6+356352], %r5669;
	add.s32 	%r5670, %r5535, %r5656;
	add.s32 	%r5671, %r5670, %r5653;
	add.s32 	%r5672, %r5671, %r5669;
	add.s32 	%r5673, %r5672, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5648, 30;
	shr.b32 	%rhs, %r5648, 2;
	add.u32 	%r5674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5648, 19;
	shr.b32 	%rhs, %r5648, 13;
	add.u32 	%r5675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5648, 10;
	shr.b32 	%rhs, %r5648, 22;
	add.u32 	%r5676, %lhs, %rhs;
	}
	xor.b32  	%r5677, %r5675, %r5676;
	xor.b32  	%r5678, %r5677, %r5674;
	and.b32  	%r5679, %r5648, %r5611;
	or.b32  	%r5680, %r5648, %r5611;
	and.b32  	%r5681, %r5680, %r5574;
	or.b32  	%r5682, %r5681, %r5679;
	add.s32 	%r5683, %r5673, %r5537;
	add.s32 	%r5684, %r5678, %r5682;
	add.s32 	%r5685, %r5684, %r5673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5683, 26;
	shr.b32 	%rhs, %r5683, 6;
	add.u32 	%r5686, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5683, 21;
	shr.b32 	%rhs, %r5683, 11;
	add.u32 	%r5687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5683, 7;
	shr.b32 	%rhs, %r5683, 25;
	add.u32 	%r5688, %lhs, %rhs;
	}
	xor.b32  	%r5689, %r5687, %r5688;
	xor.b32  	%r5690, %r5689, %r5686;
	xor.b32  	%r5691, %r5646, %r5609;
	and.b32  	%r5692, %r5683, %r5691;
	xor.b32  	%r5693, %r5692, %r5609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5632, 15;
	shr.b32 	%rhs, %r5632, 17;
	add.u32 	%r5694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5632, 13;
	shr.b32 	%rhs, %r5632, 19;
	add.u32 	%r5695, %lhs, %rhs;
	}
	shr.u32 	%r5696, %r5632, 10;
	xor.b32  	%r5697, %r5696, %r5694;
	xor.b32  	%r5698, %r5697, %r5695;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5151, 25;
	shr.b32 	%rhs, %r5151, 7;
	add.u32 	%r5699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5151, 14;
	shr.b32 	%rhs, %r5151, 18;
	add.u32 	%r5700, %lhs, %rhs;
	}
	shr.u32 	%r5701, %r5151, 3;
	xor.b32  	%r5702, %r5701, %r5699;
	xor.b32  	%r5703, %r5702, %r5700;
	add.s32 	%r5704, %r5698, %r5447;
	add.s32 	%r5705, %r5704, %r5114;
	add.s32 	%r5706, %r5705, %r5703;
	st.global.u32 	[%r6+360448], %r5706;
	add.s32 	%r5707, %r5572, %r5693;
	add.s32 	%r5708, %r5707, %r5690;
	add.s32 	%r5709, %r5708, %r5706;
	add.s32 	%r5710, %r5709, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5685, 30;
	shr.b32 	%rhs, %r5685, 2;
	add.u32 	%r5711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5685, 19;
	shr.b32 	%rhs, %r5685, 13;
	add.u32 	%r5712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5685, 10;
	shr.b32 	%rhs, %r5685, 22;
	add.u32 	%r5713, %lhs, %rhs;
	}
	xor.b32  	%r5714, %r5712, %r5713;
	xor.b32  	%r5715, %r5714, %r5711;
	and.b32  	%r5716, %r5685, %r5648;
	or.b32  	%r5717, %r5685, %r5648;
	and.b32  	%r5718, %r5717, %r5611;
	or.b32  	%r5719, %r5718, %r5716;
	add.s32 	%r5720, %r5710, %r5574;
	add.s32 	%r5721, %r5715, %r5719;
	add.s32 	%r5722, %r5721, %r5710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5720, 26;
	shr.b32 	%rhs, %r5720, 6;
	add.u32 	%r5723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5720, 21;
	shr.b32 	%rhs, %r5720, 11;
	add.u32 	%r5724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5720, 7;
	shr.b32 	%rhs, %r5720, 25;
	add.u32 	%r5725, %lhs, %rhs;
	}
	xor.b32  	%r5726, %r5724, %r5725;
	xor.b32  	%r5727, %r5726, %r5723;
	xor.b32  	%r5728, %r5683, %r5646;
	and.b32  	%r5729, %r5720, %r5728;
	xor.b32  	%r5730, %r5729, %r5646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5669, 15;
	shr.b32 	%rhs, %r5669, 17;
	add.u32 	%r5731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5669, 13;
	shr.b32 	%rhs, %r5669, 19;
	add.u32 	%r5732, %lhs, %rhs;
	}
	shr.u32 	%r5733, %r5669, 10;
	xor.b32  	%r5734, %r5733, %r5731;
	xor.b32  	%r5735, %r5734, %r5732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5188, 25;
	shr.b32 	%rhs, %r5188, 7;
	add.u32 	%r5736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5188, 14;
	shr.b32 	%rhs, %r5188, 18;
	add.u32 	%r5737, %lhs, %rhs;
	}
	shr.u32 	%r5738, %r5188, 3;
	xor.b32  	%r5739, %r5738, %r5736;
	xor.b32  	%r5740, %r5739, %r5737;
	add.s32 	%r5741, %r5735, %r5484;
	add.s32 	%r5742, %r5741, %r5151;
	add.s32 	%r5743, %r5742, %r5740;
	st.global.u32 	[%r6+364544], %r5743;
	add.s32 	%r5744, %r5609, %r5730;
	add.s32 	%r5745, %r5744, %r5727;
	add.s32 	%r5746, %r5745, %r5743;
	add.s32 	%r5747, %r5746, -965641998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5722, 30;
	shr.b32 	%rhs, %r5722, 2;
	add.u32 	%r5748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5722, 19;
	shr.b32 	%rhs, %r5722, 13;
	add.u32 	%r5749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5722, 10;
	shr.b32 	%rhs, %r5722, 22;
	add.u32 	%r5750, %lhs, %rhs;
	}
	xor.b32  	%r5751, %r5749, %r5750;
	xor.b32  	%r5752, %r5751, %r5748;
	and.b32  	%r5753, %r5722, %r5685;
	or.b32  	%r5754, %r5722, %r5685;
	and.b32  	%r5755, %r5754, %r5648;
	or.b32  	%r5756, %r5755, %r5753;
	add.s32 	%r5757, %r5752, %r5756;
	add.s32 	%r5758, %r5757, %r6130;
	add.s32 	%r6130, %r5758, %r5747;
	st.global.u32 	[%r6+8192], %r6130;
	add.s32 	%r6129, %r6129, %r5722;
	st.global.u32 	[%r6+12288], %r6129;
	add.s32 	%r6128, %r6128, %r5685;
	st.global.u32 	[%r6+16384], %r6128;
	add.s32 	%r6127, %r6127, %r5648;
	st.global.u32 	[%r6+20480], %r6127;
	add.s32 	%r5759, %r5747, %r5611;
	add.s32 	%r6126, %r5759, %r6126;
	st.global.u32 	[%r6+24576], %r6126;
	add.s32 	%r6125, %r6125, %r5720;
	st.global.u32 	[%r6+28672], %r6125;
	add.s32 	%r6124, %r6124, %r5683;
	st.global.u32 	[%r6+32768], %r6124;
	add.s32 	%r6123, %r6123, %r5646;
	st.global.u32 	[%r6+36864], %r6123;
	add.s32 	%r6131, %r6131, 64;
	add.s32 	%r6132, %r6132, -64;
	setp.gt.u32 	%p29, %r6132, 63;
	@%p29 bra 	BB2_30;

BB2_31:
	setp.eq.s32 	%p30, %r6132, 0;
	@%p30 bra 	BB2_35;

	shl.b32 	%r5760, %r6122, 8;
	and.b32  	%r5761, %r5760, 15360;
	add.s32 	%r5762, %r5761, %r267;
	ld.param.u32 	%r6089, [sha_param_0];
	mad.lo.s32 	%r5763, %r4, 442368, %r6089;
	shl.b32 	%r5764, %r5762, 2;
	and.b32  	%r5765, %r6122, 3;
	sub.s32 	%r5767, %r277, %r5765;
	shl.b32 	%r5768, %r5767, 3;
	cvt.u64.u32 	%rl9, %r5768;
	mov.u64 	%rl59, 4294967295;
	shr.u64 	%rl60, %rl59, %r5768;
	cvt.u32.u64 	%r5769, %rl60;
	add.s32 	%r5770, %r5763, %r5764;
	ld.global.u32 	%r5771, [%r5770+40960];
	and.b32  	%r6136, %r5771, %r5769;
	shl.b32 	%r5772, %r6131, 8;
	and.b32  	%r5773, %r5772, 1073740800;
	add.s32 	%r5774, %r5773, %r267;
	shl.b32 	%r5775, %r5774, 2;
	shl.b32 	%r5776, %r6131, 3;
	and.b32  	%r5777, %r5776, 24;
	cvt.u64.u32 	%rl10, %r5777;
	add.s32 	%r5778, %r5763, %r5775;
	ld.global.u32 	%rl61, [%r5778+376832];
	shr.u64 	%rl62, %rl61, %r5777;
	cvt.u32.u64 	%r6135, %rl62;
	and.b32  	%r5779, %r6132, 3;
	setp.ne.s32 	%p31, %r5779, 0;
	selp.u32 	%r141, 1, 0, %p31;
	shr.u32 	%r142, %r6132, 2;
	neg.s32 	%r5780, %r142;
	setp.eq.s32 	%p32, %r141, %r5780;
	@%p32 bra 	BB2_35;

	and.b32  	%r5782, %r6131, 3;
	sub.s32 	%r5784, %r277, %r5782;
	shl.b32 	%r5785, %r5784, 3;
	cvt.u64.u32 	%rl11, %r5785;
	shl.b32 	%r5786, %r6122, 3;
	and.b32  	%r5787, %r5786, 24;
	cvt.u64.u32 	%rl12, %r5787;
	add.s32 	%r143, %r141, %r142;
	and.b32  	%r5788, %r6131, 4194300;
	shl.b32 	%r5789, %r5788, 10;
	add.s32 	%r6134, %r25, %r5789;
	and.b32  	%r5790, %r6122, 4194300;
	shl.b32 	%r5791, %r5790, 8;
	add.s32 	%r5792, %r267, %r5791;
	shl.b32 	%r5793, %r5792, 2;
	add.s32 	%r6133, %r30, %r5793;
	mov.u32 	%r6137, 0;

BB2_34:
	cvt.u32.u64 	%r5794, %rl11;
	ld.global.u32 	%rl63, [%r6134];
	shl.b64 	%rl64, %rl63, %r5794;
	and.b64  	%rl65, %rl64, 4294967295;
	cvt.u64.u32 	%rl66, %r6135;
	or.b64  	%rl67, %rl65, %rl66;
	cvt.u32.u64 	%r5795, %rl12;
	shl.b64 	%rl68, %rl67, %r5795;
	cvt.u64.u32 	%rl69, %r6136;
	or.b64  	%rl70, %rl68, %rl69;
	st.global.u32 	[%r6133], %rl70;
	cvt.u32.u64 	%r5796, %rl9;
	shr.u64 	%rl71, %rl67, %r5796;
	cvt.u32.u64 	%r6136, %rl71;
	cvt.u32.u64 	%r5797, %rl10;
	shr.u64 	%rl72, %rl63, %r5797;
	cvt.u32.u64 	%r6135, %rl72;
	add.s32 	%r6134, %r6134, 4096;
	add.s32 	%r6133, %r6133, 4096;
	add.s32 	%r6137, %r6137, 1;
	setp.lt.u32 	%p33, %r6137, %r143;
	@%p33 bra 	BB2_34;

BB2_35:
	ld.global.u32 	%r156, [%r6];
	and.b32  	%r6143, %r156, 63;
	sub.s32 	%r6144, %r363, %r6143;
	add.s32 	%r5799, %r156, 8;
	st.global.u32 	[%r6], %r5799;
	setp.lt.u32 	%p34, %r156, -8;
	@%p34 bra 	BB2_37;

	ld.global.u32 	%r5800, [%r6+4096];
	add.s32 	%r5801, %r5800, 1;
	st.global.u32 	[%r6+4096], %r5801;

BB2_37:
	setp.ne.s32 	%p35, %r6143, 0;
	setp.lt.u32 	%p36, %r6144, 9;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	BB2_39;

	mov.u32 	%r6144, 0;
	mov.u32 	%r6145, 8;
	bra.uni 	BB2_43;

BB2_39:
	shl.b32 	%r5804, %r156, 8;
	and.b32  	%r5805, %r5804, 15360;
	add.s32 	%r5806, %r5805, %r267;
	ld.param.u32 	%r6088, [sha_param_0];
	mad.lo.s32 	%r5807, %r4, 442368, %r6088;
	shl.b32 	%r5808, %r5806, 2;
	and.b32  	%r5809, %r156, 3;
	sub.s32 	%r5811, %r277, %r5809;
	shl.b32 	%r5812, %r5811, 3;
	cvt.u64.u32 	%rl13, %r5812;
	mov.u64 	%rl73, 4294967295;
	shr.u64 	%rl74, %rl73, %r5812;
	cvt.u32.u64 	%r5813, %rl74;
	add.s32 	%r5814, %r5807, %r5808;
	ld.global.u32 	%r5815, [%r5814+40960];
	and.b32  	%r6141, %r5815, %r5813;
	ld.global.u32 	%r6140, [%r6+368640];
	and.b32  	%r5816, %r6144, 3;
	setp.ne.s32 	%p38, %r5816, 0;
	selp.u32 	%r161, 1, 0, %p38;
	shr.u32 	%r162, %r6144, 2;
	neg.s32 	%r5817, %r162;
	setp.eq.s32 	%p39, %r161, %r5817;
	@%p39 bra 	BB2_42;

	shl.b32 	%r5819, %r156, 3;
	and.b32  	%r5820, %r5819, 24;
	cvt.u64.u32 	%rl14, %r5820;
	add.s32 	%r164, %r161, %r162;
	and.b32  	%r5821, %r156, 60;
	shl.b32 	%r5822, %r5821, 8;
	add.s32 	%r5823, %r267, %r5822;
	shl.b32 	%r5824, %r5823, 2;
	add.s32 	%r6138, %r30, %r5824;
	mov.u32 	%r6142, 0;
	mov.u32 	%r6139, %r21;

BB2_41:
	mov.u32 	%r168, %r6140;
	ld.global.u32 	%r171, [%r6139];
	cvt.u64.u32 	%rl75, %r168;
	cvt.u32.u64 	%r5825, %rl14;
	shl.b64 	%rl76, %rl75, %r5825;
	cvt.u64.u32 	%rl77, %r6141;
	or.b64  	%rl78, %rl76, %rl77;
	st.global.u32 	[%r6138], %rl78;
	cvt.u32.u64 	%r5826, %rl13;
	shr.u64 	%rl79, %rl75, %r5826;
	cvt.u32.u64 	%r6141, %rl79;
	add.s32 	%r6139, %r6139, 4096;
	add.s32 	%r6138, %r6138, 4096;
	add.s32 	%r6142, %r6142, 1;
	setp.lt.u32 	%p40, %r6142, %r164;
	mov.u32 	%r6140, %r171;
	@%p40 bra 	BB2_41;

BB2_42:
	mov.u32 	%r6143, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r30;
	.param .b32 param3;
	st.param.b32	[param3+0], %r6143;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 3
	mov.u32 	%r5828, 8;
	sub.s32 	%r6145, %r5828, %r6144;

BB2_43:
	setp.gt.u32 	%p41, %r6145, 63;
	@%p41 bra 	BB2_44;
	bra.uni 	BB2_45;

BB2_44:
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r10;
	.param .b32 param3;
	st.param.b32	[param3+0], %r6144;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 4
	add.s32 	%r6144, %r6144, 64;
	add.s32 	%r6145, %r6145, -64;
	setp.gt.u32 	%p42, %r6145, 63;
	@%p42 bra 	BB2_44;

BB2_45:
	setp.eq.s32 	%p43, %r6145, 0;
	@%p43 bra 	BB2_49;

	shl.b32 	%r5829, %r6143, 8;
	and.b32  	%r5830, %r5829, 15360;
	add.s32 	%r5831, %r5830, %r267;
	ld.param.u32 	%r6087, [sha_param_0];
	mad.lo.s32 	%r5832, %r4, 442368, %r6087;
	shl.b32 	%r5833, %r5831, 2;
	and.b32  	%r5834, %r6143, 3;
	sub.s32 	%r5836, %r277, %r5834;
	shl.b32 	%r5837, %r5836, 3;
	cvt.u64.u32 	%rl15, %r5837;
	mov.u64 	%rl80, 4294967295;
	shr.u64 	%rl81, %rl80, %r5837;
	cvt.u32.u64 	%r5838, %rl81;
	add.s32 	%r5839, %r5832, %r5833;
	ld.global.u32 	%r5840, [%r5839+40960];
	and.b32  	%r6149, %r5840, %r5838;
	shl.b32 	%r5841, %r6144, 8;
	and.b32  	%r5842, %r5841, 1073740800;
	add.s32 	%r5843, %r5842, %r267;
	shl.b32 	%r5844, %r5843, 2;
	shl.b32 	%r5845, %r6144, 3;
	and.b32  	%r5846, %r5845, 24;
	cvt.u64.u32 	%rl16, %r5846;
	add.s32 	%r5847, %r5832, %r5844;
	ld.global.u32 	%rl82, [%r5847+368640];
	shr.u64 	%rl83, %rl82, %r5846;
	cvt.u32.u64 	%r6148, %rl83;
	and.b32  	%r5848, %r6145, 3;
	setp.ne.s32 	%p44, %r5848, 0;
	selp.u32 	%r189, 1, 0, %p44;
	shr.u32 	%r190, %r6145, 2;
	neg.s32 	%r5849, %r190;
	setp.eq.s32 	%p45, %r189, %r5849;
	@%p45 bra 	BB2_49;

	and.b32  	%r5851, %r6144, 3;
	sub.s32 	%r5853, %r277, %r5851;
	shl.b32 	%r5854, %r5853, 3;
	cvt.u64.u32 	%rl17, %r5854;
	shl.b32 	%r5855, %r6143, 3;
	and.b32  	%r5856, %r5855, 24;
	cvt.u64.u32 	%rl18, %r5856;
	add.s32 	%r191, %r189, %r190;
	and.b32  	%r5857, %r6144, 4194300;
	shl.b32 	%r5858, %r5857, 10;
	add.s32 	%r6147, %r21, %r5858;
	and.b32  	%r5859, %r6143, 4194300;
	shl.b32 	%r5860, %r5859, 8;
	add.s32 	%r5861, %r267, %r5860;
	shl.b32 	%r5862, %r5861, 2;
	add.s32 	%r6146, %r30, %r5862;
	mov.u32 	%r6150, 0;

BB2_48:
	cvt.u32.u64 	%r5863, %rl17;
	ld.global.u32 	%rl84, [%r6147];
	shl.b64 	%rl85, %rl84, %r5863;
	and.b64  	%rl86, %rl85, 4294967295;
	cvt.u64.u32 	%rl87, %r6148;
	or.b64  	%rl88, %rl86, %rl87;
	cvt.u32.u64 	%r5864, %rl18;
	shl.b64 	%rl89, %rl88, %r5864;
	cvt.u64.u32 	%rl90, %r6149;
	or.b64  	%rl91, %rl89, %rl90;
	st.global.u32 	[%r6146], %rl91;
	cvt.u32.u64 	%r5865, %rl15;
	shr.u64 	%rl92, %rl88, %r5865;
	cvt.u32.u64 	%r6149, %rl92;
	cvt.u32.u64 	%r5866, %rl16;
	shr.u64 	%rl93, %rl84, %r5866;
	cvt.u32.u64 	%r6148, %rl93;
	add.s32 	%r6147, %r6147, 4096;
	add.s32 	%r6146, %r6146, 4096;
	add.s32 	%r6150, %r6150, 1;
	setp.lt.u32 	%p46, %r6150, %r191;
	@%p46 bra 	BB2_48;

BB2_49:
	ld.global.u32 	%r5867, [%r6+8192];
	shr.u32 	%r5868, %r5867, 24;
	shr.u32 	%r5869, %r5867, 8;
	and.b32  	%r5870, %r5869, 65280;
	or.b32  	%r5871, %r5870, %r5868;
	shl.b32 	%r5872, %r5867, 24;
	shl.b32 	%r5873, %r5867, 8;
	and.b32  	%r5874, %r5873, 16711680;
	or.b32  	%r5875, %r5872, %r5874;
	or.b32  	%r5876, %r5875, %r5871;
	st.global.u32 	[%r7], %r5876;
	ld.global.u32 	%r5877, [%r6+12288];
	shr.u32 	%r5878, %r5877, 24;
	shr.u32 	%r5879, %r5877, 8;
	and.b32  	%r5880, %r5879, 65280;
	or.b32  	%r5881, %r5880, %r5878;
	shl.b32 	%r5882, %r5877, 24;
	shl.b32 	%r5883, %r5877, 8;
	and.b32  	%r5884, %r5883, 16711680;
	or.b32  	%r5885, %r5882, %r5884;
	or.b32  	%r5886, %r5885, %r5881;
	st.global.u32 	[%r7+4096], %r5886;
	ld.global.u32 	%r5887, [%r6+16384];
	shr.u32 	%r5888, %r5887, 24;
	shr.u32 	%r5889, %r5887, 8;
	and.b32  	%r5890, %r5889, 65280;
	or.b32  	%r5891, %r5890, %r5888;
	shl.b32 	%r5892, %r5887, 24;
	shl.b32 	%r5893, %r5887, 8;
	and.b32  	%r5894, %r5893, 16711680;
	or.b32  	%r5895, %r5892, %r5894;
	or.b32  	%r5896, %r5895, %r5891;
	st.global.u32 	[%r7+8192], %r5896;
	ld.global.u32 	%r5897, [%r6+20480];
	shr.u32 	%r5898, %r5897, 24;
	shr.u32 	%r5899, %r5897, 8;
	and.b32  	%r5900, %r5899, 65280;
	or.b32  	%r5901, %r5900, %r5898;
	shl.b32 	%r5902, %r5897, 24;
	shl.b32 	%r5903, %r5897, 8;
	and.b32  	%r5904, %r5903, 16711680;
	or.b32  	%r5905, %r5902, %r5904;
	or.b32  	%r5906, %r5905, %r5901;
	st.global.u32 	[%r7+12288], %r5906;
	ld.global.u32 	%r5907, [%r6+24576];
	shr.u32 	%r5908, %r5907, 24;
	shr.u32 	%r5909, %r5907, 8;
	and.b32  	%r5910, %r5909, 65280;
	or.b32  	%r5911, %r5910, %r5908;
	shl.b32 	%r5912, %r5907, 24;
	shl.b32 	%r5913, %r5907, 8;
	and.b32  	%r5914, %r5913, 16711680;
	or.b32  	%r5915, %r5912, %r5914;
	or.b32  	%r5916, %r5915, %r5911;
	st.global.u32 	[%r7+16384], %r5916;
	ld.global.u32 	%r5917, [%r6+28672];
	shr.u32 	%r5918, %r5917, 24;
	shr.u32 	%r5919, %r5917, 8;
	and.b32  	%r5920, %r5919, 65280;
	or.b32  	%r5921, %r5920, %r5918;
	shl.b32 	%r5922, %r5917, 24;
	shl.b32 	%r5923, %r5917, 8;
	and.b32  	%r5924, %r5923, 16711680;
	or.b32  	%r5925, %r5922, %r5924;
	or.b32  	%r5926, %r5925, %r5921;
	st.global.u32 	[%r7+20480], %r5926;
	ld.global.u32 	%r5927, [%r6+32768];
	shr.u32 	%r5928, %r5927, 24;
	shr.u32 	%r5929, %r5927, 8;
	and.b32  	%r5930, %r5929, 65280;
	or.b32  	%r5931, %r5930, %r5928;
	shl.b32 	%r5932, %r5927, 24;
	shl.b32 	%r5933, %r5927, 8;
	and.b32  	%r5934, %r5933, 16711680;
	or.b32  	%r5935, %r5932, %r5934;
	or.b32  	%r5936, %r5935, %r5931;
	st.global.u32 	[%r7+24576], %r5936;
	ld.global.u32 	%r5937, [%r6+36864];
	shr.u32 	%r5938, %r5937, 24;
	shr.u32 	%r5939, %r5937, 8;
	and.b32  	%r5940, %r5939, 65280;
	or.b32  	%r5941, %r5940, %r5938;
	shl.b32 	%r5942, %r5937, 24;
	shl.b32 	%r5943, %r5937, 8;
	and.b32  	%r5944, %r5943, 16711680;
	or.b32  	%r5945, %r5942, %r5944;
	or.b32  	%r5946, %r5945, %r5941;
	st.global.u32 	[%r7+28672], %r5946;
	st.local.u32 	[%SP+0], %r5;
	ld.local.u32 	%r5947, [%SP+0];
	add.s32 	%r5949, %r5947, %r274;
	mov.u32 	%r5950, 0;
	st.global.u32 	[%r5949], %r5950;
	ld.local.u32 	%r5952, [%SP+0];
	add.s32 	%r5954, %r5952, %r302;
	st.global.u32 	[%r5954], %r5950;
	ld.local.u32 	%r5955, [%SP+0];
	add.s32 	%r5956, %r5955, %r274;
	st.global.u32 	[%r5956+368640], %r5950;
	ld.local.u32 	%r5957, [%SP+0];
	add.s32 	%r5958, %r5957, %r302;
	st.global.u32 	[%r5958+368640], %r5950;
	ld.local.u32 	%r5959, [%SP+0];
	add.s32 	%r5961, %r5959, %r274;
	st.global.u32 	[%r5961+8192], %r321;
	ld.local.u32 	%r5962, [%SP+0];
	add.s32 	%r5964, %r5962, %r302;
	st.global.u32 	[%r5964+8192], %r324;
	ld.local.u32 	%r5965, [%SP+0];
	add.s32 	%r5967, %r274, %r5965;
	st.global.u32 	[%r5967+16384], %r327;
	ld.local.u32 	%r5968, [%SP+0];
	add.s32 	%r5970, %r274, %r5968;
	st.global.u32 	[%r5970+20480], %r330;
	ld.local.u32 	%r5971, [%SP+0];
	add.s32 	%r5973, %r274, %r5971;
	st.global.u32 	[%r5973+24576], %r333;
	ld.local.u32 	%r5974, [%SP+0];
	add.s32 	%r5976, %r274, %r5974;
	st.global.u32 	[%r5976+28672], %r336;
	ld.local.u32 	%r5977, [%SP+0];
	add.s32 	%r5979, %r274, %r5977;
	st.global.u32 	[%r5979+32768], %r339;
	ld.local.u32 	%r5980, [%SP+0];
	add.s32 	%r5982, %r274, %r5980;
	st.global.u32 	[%r5982+36864], %r342;
	ld.global.u32 	%r204, [%r6];
	and.b32  	%r6156, %r204, 63;
	sub.s32 	%r206, %r363, %r6156;
	add.s32 	%r5984, %r204, 32;
	st.global.u32 	[%r6], %r5984;
	setp.lt.u32 	%p47, %r204, -32;
	@%p47 bra 	BB2_51;

	ld.global.u32 	%r5985, [%r6+4096];
	add.s32 	%r5986, %r5985, 1;
	st.global.u32 	[%r6+4096], %r5986;

BB2_51:
	setp.ne.s32 	%p48, %r6156, 0;
	setp.lt.u32 	%p49, %r206, 33;
	and.pred  	%p50, %p48, %p49;
	@%p50 bra 	BB2_53;

	mov.u32 	%r6163, 32;
	mov.u32 	%r6162, %r5950;
	bra.uni 	BB2_57;

BB2_53:
	shl.b32 	%r5989, %r204, 8;
	and.b32  	%r5990, %r5989, 15360;
	add.s32 	%r5991, %r5990, %r267;
	ld.param.u32 	%r6086, [sha_param_0];
	mad.lo.s32 	%r5992, %r4, 442368, %r6086;
	shl.b32 	%r5993, %r5991, 2;
	and.b32  	%r5994, %r204, 3;
	sub.s32 	%r5996, %r277, %r5994;
	shl.b32 	%r5997, %r5996, 3;
	cvt.u64.u32 	%rl19, %r5997;
	mov.u64 	%rl94, 4294967295;
	shr.u64 	%rl95, %rl94, %r5997;
	cvt.u32.u64 	%r5998, %rl95;
	add.s32 	%r5999, %r5992, %r5993;
	ld.global.u32 	%r6000, [%r5999+40960];
	and.b32  	%r6154, %r6000, %r5998;
	ld.global.u32 	%r6155, [%r7];
	and.b32  	%r6001, %r206, 3;
	setp.ne.s32 	%p51, %r6001, 0;
	selp.u32 	%r209, 1, 0, %p51;
	shr.u32 	%r210, %r206, 2;
	neg.s32 	%r6002, %r210;
	setp.eq.s32 	%p52, %r209, %r6002;
	@%p52 bra 	BB2_56;

	shl.b32 	%r6004, %r204, 3;
	and.b32  	%r6005, %r6004, 24;
	cvt.u64.u32 	%rl20, %r6005;
	add.s32 	%r212, %r209, %r210;
	and.b32  	%r6006, %r204, 60;
	shl.b32 	%r6007, %r6006, 8;
	add.s32 	%r6008, %r267, %r6007;
	shl.b32 	%r6009, %r6008, 2;
	add.s32 	%r6151, %r30, %r6009;
	mov.u32 	%r6153, 0;
	mov.u32 	%r6152, %r17;

BB2_55:
	mov.u32 	%r218, %r6155;
	ld.global.u32 	%r219, [%r6152];
	cvt.u64.u32 	%rl96, %r218;
	cvt.u32.u64 	%r6010, %rl20;
	shl.b64 	%rl97, %rl96, %r6010;
	cvt.u64.u32 	%rl98, %r6154;
	or.b64  	%rl99, %rl98, %rl97;
	st.global.u32 	[%r6151], %rl99;
	cvt.u32.u64 	%r6011, %rl19;
	shr.u64 	%rl100, %rl96, %r6011;
	cvt.u32.u64 	%r6154, %rl100;
	add.s32 	%r6152, %r6152, 4096;
	add.s32 	%r6151, %r6151, 4096;
	add.s32 	%r6153, %r6153, 1;
	setp.lt.u32 	%p53, %r6153, %r212;
	mov.u32 	%r6155, %r219;
	@%p53 bra 	BB2_55;

BB2_56:
	mov.u32 	%r6156, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r30;
	.param .b32 param3;
	st.param.b32	[param3+0], %r6156;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 5
	mov.u32 	%r6013, 32;
	sub.s32 	%r6163, %r6013, %r206;
	mov.u32 	%r6162, %r206;

BB2_57:
	mov.u32 	%r6160, %r6162;
	setp.gt.u32 	%p54, %r6163, 63;
	@%p54 bra 	BB2_58;
	bra.uni 	BB2_61;

BB2_58:
	mov.u32 	%r6161, %r6160;

BB2_59:
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r31;
	.param .b32 param3;
	st.param.b32	[param3+0], %r6161;
	call.uni 
	sha256_process, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	}
	// Callseq End 6
	add.s32 	%r6161, %r6161, 64;
	add.s32 	%r6163, %r6163, -64;
	setp.gt.u32 	%p55, %r6163, 63;
	@%p55 bra 	BB2_59;

	mov.u32 	%r6160, %r6161;

BB2_61:
	setp.eq.s32 	%p56, %r6163, 0;
	@%p56 bra 	BB2_65;

	shl.b32 	%r6014, %r6156, 8;
	and.b32  	%r6015, %r6014, 15360;
	add.s32 	%r6016, %r6015, %r267;
	ld.param.u32 	%r6085, [sha_param_0];
	mad.lo.s32 	%r6017, %r4, 442368, %r6085;
	shl.b32 	%r6018, %r6016, 2;
	and.b32  	%r6019, %r6156, 3;
	sub.s32 	%r6021, %r277, %r6019;
	shl.b32 	%r6022, %r6021, 3;
	cvt.u64.u32 	%rl21, %r6022;
	mov.u64 	%rl101, 4294967295;
	shr.u64 	%rl102, %rl101, %r6022;
	cvt.u32.u64 	%r6023, %rl102;
	add.s32 	%r6024, %r6017, %r6018;
	ld.global.u32 	%r6025, [%r6024+40960];
	and.b32  	%r6167, %r6025, %r6023;
	shl.b32 	%r6026, %r6160, 8;
	and.b32  	%r6027, %r6026, 1073740800;
	add.s32 	%r6028, %r6027, %r267;
	ld.param.u32 	%r6094, [sha_param_2];
	mad.lo.s32 	%r6029, %r4, 200704, %r6094;
	shl.b32 	%r6030, %r6028, 2;
	add.s32 	%r6031, %r6029, %r6030;
	shl.b32 	%r6032, %r6160, 3;
	and.b32  	%r6033, %r6032, 24;
	cvt.u64.u32 	%rl22, %r6033;
	ld.global.u32 	%rl103, [%r6031];
	shr.u64 	%rl104, %rl103, %r6033;
	cvt.u32.u64 	%r6168, %rl104;
	and.b32  	%r6034, %r6163, 3;
	setp.ne.s32 	%p57, %r6034, 0;
	selp.u32 	%r237, 1, 0, %p57;
	shr.u32 	%r238, %r6163, 2;
	neg.s32 	%r6035, %r238;
	setp.eq.s32 	%p58, %r237, %r6035;
	@%p58 bra 	BB2_65;

	and.b32  	%r6037, %r6160, 3;
	sub.s32 	%r6039, %r277, %r6037;
	shl.b32 	%r6040, %r6039, 3;
	cvt.u64.u32 	%rl23, %r6040;
	shl.b32 	%r6041, %r6156, 3;
	and.b32  	%r6042, %r6041, 24;
	cvt.u64.u32 	%rl24, %r6042;
	add.s32 	%r239, %r237, %r238;
	and.b32  	%r6043, %r6160, 4194300;
	shl.b32 	%r6044, %r6043, 10;
	add.s32 	%r6165, %r17, %r6044;
	and.b32  	%r6045, %r6156, 4194300;
	shl.b32 	%r6046, %r6045, 8;
	add.s32 	%r6047, %r267, %r6046;
	shl.b32 	%r6048, %r6047, 2;
	add.s32 	%r6164, %r30, %r6048;
	mov.u32 	%r6166, 0;

BB2_64:
	cvt.u32.u64 	%r6049, %rl23;
	ld.global.u32 	%rl105, [%r6165];
	shl.b64 	%rl106, %rl105, %r6049;
	and.b64  	%rl107, %rl106, 4294967295;
	cvt.u64.u32 	%rl108, %r6168;
	or.b64  	%rl109, %rl107, %rl108;
	cvt.u32.u64 	%r6050, %rl24;
	shl.b64 	%rl110, %rl109, %r6050;
	cvt.u64.u32 	%rl111, %r6167;
	or.b64  	%rl112, %rl110, %rl111;
	st.global.u32 	[%r6164], %rl112;
	cvt.u32.u64 	%r6051, %rl21;
	shr.u64 	%rl113, %rl109, %r6051;
	cvt.u32.u64 	%r6167, %rl113;
	cvt.u32.u64 	%r6052, %rl22;
	shr.u64 	%rl114, %rl105, %r6052;
	cvt.u32.u64 	%r6168, %rl114;
	add.s32 	%r6165, %r6165, 4096;
	add.s32 	%r6164, %r6164, 4096;
	add.s32 	%r6166, %r6166, 1;
	setp.lt.u32 	%p59, %r6166, %r239;
	@%p59 bra 	BB2_64;

BB2_65:
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	.param .b32 param0;
	st.param.b32	[param0+0], %r267;
	.param .b32 param1;
	st.param.b32	[param1+0], %r5;
	.param .b32 param2;
	st.param.b32	[param2+0], %r9;
	call.uni 
	sha256_finish, 
	(
	param0, 
	param1, 
	param2
	);
	}
	// Callseq End 7
	ld.global.u32 	%rl115, [%r7+4096];
	shl.b64 	%rl116, %rl115, 32;
	ld.global.u32 	%rl117, [%r7];
	or.b64  	%rl118, %rl116, %rl117;
	st.global.u64 	[%r33+8192], %rl118;
	ld.global.u32 	%rl119, [%r7+12288];
	shl.b64 	%rl120, %rl119, 32;
	ld.global.u32 	%rl121, [%r7+8192];
	or.b64  	%rl122, %rl120, %rl121;
	st.global.u64 	[%r33+16384], %rl122;
	ld.global.u32 	%rl123, [%r7+20480];
	shl.b64 	%rl124, %rl123, 32;
	ld.global.u32 	%rl125, [%r7+16384];
	or.b64  	%rl126, %rl124, %rl125;
	st.global.u64 	[%r33+24576], %rl126;
	ld.global.u32 	%rl127, [%r7+28672];
	shl.b64 	%rl128, %rl127, 32;
	ld.global.u32 	%rl129, [%r7+24576];
	or.b64  	%rl130, %rl128, %rl129;
	st.global.u64 	[%r33+32768], %rl130;
	st.global.u32 	[%r13+4096], %r277;
	ld.global.u32 	%r6170, [%r12];
	and.b32  	%r6054, %r6170, 1;
	setp.eq.s32 	%p60, %r6054, 0;
	@%p60 bra 	BB2_66;
	bra.uni 	BB2_72;

BB2_66:
	neg.s32 	%r6055, %r6170;
	and.b32  	%r253, %r6170, %r6055;
	add.s32 	%r6056, %r253, -1;
	cvt.u64.u32 	%rl131, %r6056;
	ld.global.u64 	%rl132, [%r33+8192];
	and.b64  	%rl133, %rl132, %rl131;
	setp.eq.s64 	%p61, %rl133, 0;
	@%p61 bra 	BB2_68;

	mov.u32 	%r6098, 0;
	bra.uni 	BB2_75;

BB2_68:
	setp.lt.s32 	%p62, %r253, 1;
	@%p62 bra 	BB2_70;

	shl.b32 	%r6058, %r253, 16;
	setp.lt.u32 	%p63, %r253, 65536;
	selp.b32 	%r6059, %r6058, %r253, %p63;
	selp.b32 	%r6060, 17, 1, %p63;
	setp.lt.u32 	%p64, %r6059, 16777216;
	add.s32 	%r6061, %r6060, 8;
	shl.b32 	%r6062, %r6059, 8;
	selp.b32 	%r6063, %r6061, %r6060, %p64;
	selp.b32 	%r6064, %r6062, %r6059, %p64;
	setp.lt.u32 	%p65, %r6064, 268435456;
	add.s32 	%r6065, %r6063, 4;
	shl.b32 	%r6066, %r6064, 4;
	selp.b32 	%r6067, %r6065, %r6063, %p65;
	selp.b32 	%r6068, %r6066, %r6064, %p65;
	setp.lt.u32 	%p66, %r6068, 1073741824;
	add.s32 	%r6069, %r6067, 2;
	shl.b32 	%r6070, %r6068, 2;
	selp.b32 	%r6071, %r6069, %r6067, %p66;
	selp.b32 	%r6072, %r6070, %r6068, %p66;
	shr.u32 	%r6073, %r6072, 31;
	sub.s32 	%r6169, %r6071, %r6073;
	bra.uni 	BB2_71;

BB2_70:
	shr.u32 	%r6074, %r253, 26;
	and.b32  	%r6075, %r6074, 32;
	xor.b32  	%r6169, %r6075, 32;

BB2_71:
	mov.u32 	%r6076, 31;
	sub.s32 	%r6077, %r6076, %r6169;
	and.b32  	%r6078, %r6077, 31;
	shr.u32 	%r6170, %r6170, %r6078;

BB2_72:
	shl.b32 	%r6080, %r6170, 1;
	and.b32  	%r6081, %r6080, 508;
	mov.u32 	%r6082, invert_table;
	add.s32 	%r6083, %r6082, %r6081;
	ld.const.u32 	%rl135, [%r6083];
	shl.b64 	%rl136, %rl135, 1;
	cvt.u64.u32 	%rl25, %r6170;
	mul.lo.s64 	%rl137, %rl135, %rl25;
	mul.lo.s64 	%rl138, %rl137, %rl135;
	sub.s64 	%rl139, %rl136, %rl138;
	shl.b64 	%rl140, %rl139, 1;
	mul.lo.s64 	%rl141, %rl139, %rl25;
	mul.lo.s64 	%rl142, %rl141, %rl139;
	sub.s64 	%rl143, %rl140, %rl142;
	shl.b64 	%rl144, %rl143, 1;
	mul.lo.s64 	%rl145, %rl143, %rl25;
	mul.lo.s64 	%rl146, %rl145, %rl143;
	sub.s64 	%rl26, %rl144, %rl146;
	mov.u32 	%r6172, 0;
	mov.u64 	%rl153, 0;
	mov.u32 	%r6171, %r14;

BB2_73:
	ld.global.u64 	%rl150, [%r6171];
	sub.s64 	%rl151, %rl150, %rl153;
	setp.gt.u64 	%p67, %rl151, %rl150;
	selp.u64 	%rl152, 1, 0, %p67;
	mul.lo.s64 	%rl148, %rl151, %rl26;
	// inline asm
	mul.hi.u64 	%rl147, %rl148, %rl25;
	// inline asm
	add.s64 	%rl153, %rl152, %rl147;
	add.s32 	%r6171, %r6171, 8192;
	add.s32 	%r6172, %r6172, 1;
	setp.lt.u32 	%p68, %r6172, 4;
	@%p68 bra 	BB2_73;

	cvt.u32.u64 	%r6084, %rl153;
	setp.eq.s32 	%p69, %r6084, 0;
	selp.u32 	%r6098, 1, 0, %p69;

BB2_75:
	mov.u32 	%r266, %r6098;
	st.global.u32 	[%r13], %r266;
	mov.u32 	%r6097, %r266;
	bra.uni 	BB2_1;
}

.entry sieve(
	.param .u32 .ptr .global .align 8 sieve_param_0,
	.param .u32 .ptr .global .align 8 sieve_param_1,
	.param .u32 sieve_param_2,
	.param .u32 .ptr .global .align 4 sieve_param_3,
	.param .u32 .ptr .global .align 4 sieve_param_4,
	.param .u32 .ptr .global .align 8 sieve_param_5
)
{
	.reg .pred 	%p<46>;
	.reg .s32 	%r<322>;
	.reg .s64 	%rl<98>;


	ld.param.u32 	%r2, [sieve_param_1];
	// inline asm
	mov.u32 	%r107, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r108, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r109, %ctaid.x;
	// inline asm
	add.s32 	%r9, %r109, %r108;
	mad.lo.s32 	%r111, %r9, 136486920, %r2;
	shl.b32 	%r112, %r107, 2;
	add.s32 	%r113, %r112, %r111;
	add.s32 	%r280, %r113, 72708096;
	mov.u32 	%r279, 15360;
	mov.u32 	%r281, %r107;

BB3_1:
	mov.u32 	%r114, 0;
	st.global.u32 	[%r280+-62959616], %r114;
	st.global.u32 	[%r280+-45056], %r114;
	st.global.u32 	[%r280+-62955520], %r114;
	st.global.u32 	[%r280+-40960], %r114;
	st.global.u32 	[%r280+-62951424], %r114;
	st.global.u32 	[%r280+-36864], %r114;
	st.global.u32 	[%r280+-62947328], %r114;
	st.global.u32 	[%r280+-32768], %r114;
	st.global.u32 	[%r280+-62943232], %r114;
	st.global.u32 	[%r280+-28672], %r114;
	st.global.u32 	[%r280+-62939136], %r114;
	st.global.u32 	[%r280+-24576], %r114;
	st.global.u32 	[%r280+-62935040], %r114;
	st.global.u32 	[%r280+-20480], %r114;
	st.global.u32 	[%r280+-62930944], %r114;
	st.global.u32 	[%r280+-16384], %r114;
	st.global.u32 	[%r280+-62926848], %r114;
	st.global.u32 	[%r280+-12288], %r114;
	st.global.u32 	[%r280+-62922752], %r114;
	st.global.u32 	[%r280+-8192], %r114;
	st.global.u32 	[%r280+-62918656], %r114;
	st.global.u32 	[%r280+-4096], %r114;
	st.global.u32 	[%r280+-62914560], %r114;
	st.global.u32 	[%r280], %r114;
	add.s32 	%r280, %r280, 49152;
	add.s32 	%r279, %r279, -12;
	setp.ne.s32 	%p3, %r279, 0;
	@%p3 bra 	BB3_1;

	setp.gt.u32 	%p4, %r107, 15359;
	@%p4 bra 	BB3_4;

BB3_3:
	ld.param.u32 	%r271, [sieve_param_1];
	mad.lo.s32 	%r115, %r9, 136486920, %r271;
	shl.b32 	%r116, %r281, 2;
	mov.u32 	%r117, -1;
	add.s32 	%r118, %r115, %r116;
	st.global.u32 	[%r118+135577600], %r117;
	st.global.u32 	[%r118+135639040], %r117;
	add.s32 	%r281, %r281, 1024;
	setp.lt.u32 	%p5, %r281, 15360;
	@%p5 bra 	BB3_3;

BB3_4:
	setp.ne.s32 	%p6, %r107, 0;
	@%p6 bra 	BB3_6;

	ld.param.u32 	%r272, [sieve_param_3];
	mad.lo.s32 	%r119, %r9, 786452, %r272;
	st.global.u32 	[%r119+786432], %r114;
	st.global.u32 	[%r119+786436], %r114;
	st.global.u32 	[%r119+786440], %r114;
	ld.param.u32 	%r270, [sieve_param_1];
	mad.lo.s32 	%r121, %r9, 136486920, %r270;
	st.global.u32 	[%r121+136486912], %r114;

BB3_6:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r260, [sieve_param_0];
	mad.lo.s32 	%r122, %r9, 82136, %r260;
	ldu.global.u64 	%rl1, [%r122+82064];
	ld.param.u32 	%r278, [sieve_param_5];
	mad.lo.s32 	%r123, %r9, 94208, %r278;
	add.s32 	%r125, %r123, %r112;
	ld.global.u32 	%r17, [%r125+4096];
	setp.eq.s32 	%p1, %r17, 0;
	@%p1 bra 	BB3_9;

	ld.param.u32 	%r269, [sieve_param_1];
	mad.lo.s32 	%r128, %r9, 136486920, %r269;
	shl.b32 	%r129, %r107, 3;
	add.s32 	%r130, %r128, %r129;
	add.s32 	%r283, %r130, 9572352;
	ld.param.u32 	%r277, [sieve_param_5];
	mad.lo.s32 	%r131, %r9, 94208, %r277;
	add.s32 	%r132, %r131, %r129;
	add.s32 	%r282, %r132, 8192;
	mov.u64 	%rl88, 0;
	mov.u32 	%r284, 0;

BB3_8:
	ld.global.u64 	%rl40, [%r282];
	// inline asm
	mul.hi.u64 	%rl39, %rl40, %rl1;
	// inline asm
	mad.lo.s64 	%rl42, %rl40, %rl1, %rl88;
	setp.lt.u64 	%p7, %rl42, %rl88;
	selp.u64 	%rl43, 1, 0, %p7;
	add.s64 	%rl88, %rl43, %rl39;
	st.global.u64 	[%r283], %rl42;
	add.s32 	%r283, %r283, 8192;
	add.s32 	%r282, %r282, 8192;
	add.s32 	%r284, %r284, 1;
	setp.lt.u32 	%p8, %r284, %r17;
	@%p8 bra 	BB3_8;
	bra.uni 	BB3_10;

BB3_9:
	mov.u64 	%rl88, 0;

BB3_10:
	shl.b32 	%r133, %r17, 10;
	add.s32 	%r134, %r133, %r107;
	ld.param.u32 	%r268, [sieve_param_1];
	mad.lo.s32 	%r135, %r9, 136486920, %r268;
	add.s32 	%r136, %r135, 9568256;
	shl.b32 	%r137, %r134, 3;
	add.s32 	%r138, %r136, %r137;
	st.global.u64 	[%r138+4096], %rl88;
	setp.ne.s64 	%p9, %rl88, 0;
	selp.u32 	%r139, 1, 0, %p9;
	add.s32 	%r285, %r17, %r139;
	add.s32 	%r141, %r136, %r112;
	add.s32 	%r27, %r141, -9568256;
	st.global.u32 	[%r141], %r285;
	ld.param.u32 	%r259, [sieve_param_0];
	mad.lo.s32 	%r142, %r9, 82136, %r259;
	ldu.global.u32 	%r28, [%r142+82128];
	setp.lt.u32 	%p10, %r28, 2;
	@%p10 bra 	BB3_16;

	add.s32 	%r29, %r107, 1024;
	ld.param.u32 	%r276, [sieve_param_5];
	mad.lo.s32 	%r146, %r9, 94208, %r276;
	shl.b32 	%r147, %r107, 3;
	add.s32 	%r148, %r146, %r147;
	add.s32 	%r30, %r148, 8192;
	ld.param.u32 	%r267, [sieve_param_1];
	mad.lo.s32 	%r149, %r9, 136486920, %r267;
	shl.b32 	%r150, %r29, 3;
	add.s32 	%r151, %r149, %r150;
	add.s32 	%r290, %r151, 9572352;
	mov.u32 	%r287, 1;
	mov.u32 	%r286, %r287;

BB3_12:
	mov.u32 	%r288, %r290;
	mov.u32 	%r32, %r288;
	mov.u32 	%r33, %r285;
	shl.b32 	%r152, %r33, 10;
	add.s32 	%r153, %r29, %r152;
	ld.param.u32 	%r266, [sieve_param_1];
	mad.lo.s32 	%r154, %r9, 136486920, %r266;
	shl.b32 	%r155, %r153, 3;
	mov.u64 	%rl89, 0;
	add.s32 	%r156, %r154, %r155;
	st.global.u64 	[%r156+9572352], %rl89;
	ld.param.u32 	%r258, [sieve_param_0];
	mad.lo.s32 	%r157, %r9, 82136, %r258;
	shl.b32 	%r158, %r287, 3;
	add.s32 	%r159, %r157, %r158;
	ldu.global.u64 	%rl5, [%r159+82064];
	@%p1 bra 	BB3_15;

	mov.u64 	%rl89, 0;
	mov.u32 	%r292, 0;
	mov.u32 	%r291, %r30;
	mov.u32 	%r289, %r32;

BB3_14:
	mov.u32 	%r37, %r289;
	ld.global.u64 	%rl48, [%r291];
	// inline asm
	mul.hi.u64 	%rl47, %rl48, %rl5;
	// inline asm
	mad.lo.s64 	%rl50, %rl48, %rl5, %rl89;
	setp.lt.u64 	%p11, %rl50, %rl89;
	selp.u64 	%rl51, 1, 0, %p11;
	ld.global.u64 	%rl52, [%r37];
	add.s64 	%rl53, %rl52, %rl50;
	setp.lt.u64 	%p12, %rl53, %rl52;
	selp.u64 	%rl54, 1, 0, %p12;
	add.s64 	%rl55, %rl51, %rl47;
	add.s64 	%rl89, %rl55, %rl54;
	st.global.u64 	[%r37], %rl53;
	add.s32 	%r291, %r291, 8192;
	add.s32 	%r41, %r37, 8192;
	add.s32 	%r292, %r292, 1;
	setp.lt.u32 	%p13, %r292, %r17;
	mov.u32 	%r289, %r41;
	@%p13 bra 	BB3_14;

BB3_15:
	add.s32 	%r161, %r17, %r286;
	shl.b32 	%r162, %r161, 10;
	add.s32 	%r163, %r162, %r107;
	ld.param.u32 	%r265, [sieve_param_1];
	mad.lo.s32 	%r164, %r9, 136486920, %r265;
	shl.b32 	%r165, %r163, 3;
	add.s32 	%r166, %r164, %r165;
	st.global.u64 	[%r166+9572352], %rl89;
	add.s32 	%r286, %r286, 1;
	ld.global.u32 	%r167, [%r27+9568256];
	add.s32 	%r44, %r167, 1;
	st.global.u32 	[%r27+9568256], %r44;
	add.s32 	%r287, %r287, 1;
	setp.lt.u32 	%p14, %r287, %r28;
	add.s32 	%r46, %r32, 8192;
	mov.u32 	%r285, %r44;
	mov.u32 	%r290, %r46;
	@%p14 bra 	BB3_12;

BB3_16:
	ld.param.u32 	%r257, [sieve_param_0];
	mad.lo.s32 	%r168, %r9, 82136, %r257;
	ldu.global.u32 	%r306, [%r168+81984];
	ldu.global.u32 	%r169, [%r168+81980];
	add.s32 	%r48, %r169, -1;
	setp.ge.u32 	%p15, %r306, %r48;
	@%p15 bra 	BB3_57;

	ld.param.u32 	%r264, [sieve_param_1];
	mad.lo.s32 	%r172, %r9, 136486920, %r264;
	shl.b32 	%r173, %r107, 3;
	add.s32 	%r174, %r173, %r172;
	add.s32 	%r49, %r174, 9650176;
	mov.u32 	%r293, 0;
	mov.u32 	%r307, %r306;

BB3_18:
	mov.u32 	%r304, %r306;
	shl.b32 	%r175, %r307, 2;
	ld.param.u32 	%r275, [sieve_param_4];
	add.s32 	%r176, %r275, %r175;
	ldu.global.u32 	%r53, [%r176];
	setp.lt.u32 	%p16, %r307, %r304;
	@%p16 bra 	BB3_46;

	shl.b32 	%r177, %r304, 2;
	ld.param.u32 	%r274, [sieve_param_4];
	add.s32 	%r178, %r274, %r177;
	ldu.global.u32 	%r294, [%r178];
	mov.u32 	%r179, -1;
	div.u32 	%r180, %r179, %r294;
	setp.gt.u32 	%p17, %r180, 1;
	@%p17 bra 	BB3_21;

	mov.u32 	%r295, 1;
	mov.u32 	%r303, %r304;
	bra.uni 	BB3_24;

BB3_21:
	mov.u32 	%r295, 1;
	mov.u32 	%r305, %r304;

BB3_22:
	mov.u32 	%r55, %r294;
	add.s32 	%r305, %r305, 1;
	shl.b32 	%r183, %r305, 2;
	ld.param.u32 	%r273, [sieve_param_4];
	add.s32 	%r184, %r273, %r183;
	ldu.global.u32 	%r59, [%r184];
	div.u32 	%r186, %r179, %r59;
	mul.lo.s32 	%r295, %r55, %r295;
	setp.lt.u32 	%p18, %r295, %r186;
	mov.u32 	%r294, %r59;
	@%p18 bra 	BB3_22;

	mov.u32 	%r303, %r305;

BB3_24:
	mov.u32 	%r304, %r303;
	cvt.u64.u32 	%rl9, %r295;
	setp.lt.s32 	%p19, %r295, 1;
	@%p19 bra 	BB3_26;

	shl.b32 	%r187, %r295, 16;
	setp.lt.u32 	%p20, %r295, 65536;
	selp.b32 	%r188, %r187, %r295, %p20;
	selp.b32 	%r189, 17, 1, %p20;
	setp.lt.u32 	%p21, %r188, 16777216;
	add.s32 	%r190, %r189, 8;
	shl.b32 	%r191, %r188, 8;
	selp.b32 	%r192, %r190, %r189, %p21;
	selp.b32 	%r193, %r191, %r188, %p21;
	setp.lt.u32 	%p22, %r193, 268435456;
	add.s32 	%r194, %r192, 4;
	shl.b32 	%r195, %r193, 4;
	selp.b32 	%r196, %r194, %r192, %p22;
	selp.b32 	%r197, %r195, %r193, %p22;
	setp.lt.u32 	%p23, %r197, 1073741824;
	add.s32 	%r198, %r196, 2;
	shl.b32 	%r199, %r197, 2;
	selp.b32 	%r200, %r198, %r196, %p23;
	selp.b32 	%r201, %r199, %r197, %p23;
	shr.u32 	%r202, %r201, 31;
	sub.s32 	%r308, %r200, %r202;
	bra.uni 	BB3_27;

BB3_26:
	shr.u32 	%r203, %r295, 26;
	and.b32  	%r204, %r203, 32;
	xor.b32  	%r308, %r204, 32;

BB3_27:
	add.s32 	%r205, %r308, 32;
	and.b32  	%r206, %r205, 63;
	cvt.u64.u32 	%rl10, %r206;
	shl.b64 	%rl11, %rl9, %r206;
	shr.u64 	%rl12, %rl11, 32;
	and.b64  	%rl13, %rl11, 4294967295;
	not.b64 	%rl57, %rl11;
	div.u64 	%rl14, %rl57, %rl12;
	mul.lo.s64 	%rl58, %rl12, %rl14;
	sub.s64 	%rl59, %rl57, %rl58;
	mul.lo.s64 	%rl15, %rl13, %rl14;
	shl.b64 	%rl60, %rl59, 32;
	or.b64  	%rl90, %rl60, 4294967295;
	setp.lt.u64 	%p24, %rl90, %rl15;
	@%p24 bra 	BB3_29;

	mov.u64 	%rl91, %rl14;
	bra.uni 	BB3_32;

BB3_29:
	add.s64 	%rl17, %rl14, -1;
	add.s64 	%rl90, %rl90, %rl11;
	setp.lt.u64 	%p25, %rl90, %rl11;
	@%p25 bra 	BB3_31;

	setp.lt.u64 	%p26, %rl90, %rl15;
	selp.b64 	%rl61, %rl11, 0, %p26;
	add.s64 	%rl90, %rl61, %rl90;
	add.s64 	%rl62, %rl14, -2;
	selp.b64 	%rl91, %rl62, %rl17, %p26;
	bra.uni 	BB3_32;

BB3_31:
	mov.u64 	%rl91, %rl17;

BB3_32:
	sub.s64 	%rl63, %rl90, %rl15;
	div.u64 	%rl23, %rl63, %rl12;
	mul.lo.s64 	%rl64, %rl23, %rl12;
	sub.s64 	%rl65, %rl63, %rl64;
	mul.lo.s64 	%rl24, %rl23, %rl13;
	shl.b64 	%rl66, %rl65, 32;
	or.b64  	%rl25, %rl66, 4294967295;
	setp.lt.u64 	%p27, %rl25, %rl24;
	@%p27 bra 	BB3_34;

	mov.u64 	%rl92, %rl23;
	bra.uni 	BB3_37;

BB3_34:
	add.s64 	%rl26, %rl23, -1;
	add.s64 	%rl27, %rl25, %rl11;
	setp.lt.u64 	%p28, %rl27, %rl11;
	@%p28 bra 	BB3_36;

	add.s64 	%rl67, %rl23, -2;
	setp.lt.u64 	%p29, %rl27, %rl24;
	selp.b64 	%rl92, %rl67, %rl26, %p29;
	bra.uni 	BB3_37;

BB3_36:
	mov.u64 	%rl92, %rl26;

BB3_37:
	shl.b64 	%rl68, %rl91, 32;
	or.b64  	%rl30, %rl92, %rl68;
	ld.global.u32 	%r66, [%r27+9568256];
	add.s32 	%r310, %r66, -1;
	setp.gt.s32 	%p30, %r310, -1;
	@%p30 bra 	BB3_39;

	mov.u64 	%rl95, 0;
	bra.uni 	BB3_45;

BB3_39:
	mov.u32 	%r207, -32;
	sub.s32 	%r208, %r207, %r308;
	and.b32  	%r209, %r208, 63;
	cvt.u64.u32 	%rl31, %r209;
	shl.b32 	%r210, %r66, 13;
	add.s32 	%r309, %r49, %r210;
	mov.u64 	%rl96, 0;

BB3_40:
	mov.u64 	%rl32, %rl96;
	add.s32 	%r71, %r309, -9650176;
	ld.global.u64 	%rl74, [%r309+-86016];
	cvt.u32.u64 	%r211, %rl10;
	shl.b64 	%rl75, %rl74, %r211;
	cvt.u32.u64 	%r212, %rl31;
	shr.u64 	%rl76, %rl74, %r212;
	add.s64 	%rl72, %rl76, %rl32;
	mul.lo.s64 	%rl77, %rl72, %rl30;
	// inline asm
	mul.hi.u64 	%rl71, %rl72, %rl30;
	// inline asm
	mad.lo.s64 	%rl78, %rl72, %rl30, %rl75;
	setp.lt.u64 	%p31, %rl78, %rl77;
	selp.u64 	%rl79, 1, 0, %p31;
	add.s64 	%rl80, %rl72, %rl71;
	add.s64 	%rl81, %rl80, %rl79;
	add.s64 	%rl82, %rl81, 1;
	mul.lo.s64 	%rl83, %rl82, %rl11;
	sub.s64 	%rl84, %rl75, %rl83;
	setp.lt.u64 	%p32, %rl84, %rl78;
	selp.b64 	%rl85, 0, %rl11, %p32;
	add.s64 	%rl97, %rl85, %rl84;
	selp.b64 	%rl34, %rl82, %rl81, %p32;
	setp.lt.u64 	%p33, %rl97, %rl11;
	@%p33 bra 	BB3_42;

	add.s64 	%rl86, %rl34, 1;
	st.global.u64 	[%r71+9650176], %rl86;
	sub.s64 	%rl97, %rl97, %rl11;
	bra.uni 	BB3_43;

BB3_42:
	st.global.u64 	[%r71+9650176], %rl34;

BB3_43:
	mov.u64 	%rl36, %rl97;
	add.s32 	%r309, %r309, -8192;
	add.s32 	%r310, %r310, -1;
	setp.gt.s32 	%p34, %r310, -1;
	mov.u64 	%rl96, %rl36;
	@%p34 bra 	BB3_40;

	mov.u64 	%rl95, %rl36;

BB3_45:
	cvt.u32.u64 	%r213, %rl10;
	shr.u64 	%rl87, %rl95, %r213;
	cvt.u32.u64 	%r293, %rl87;
	st.global.u32 	[%r27+9744384], %r295;

BB3_46:
	mov.u32 	%r306, %r304;
	st.global.u32 	[%r27+9740288], %r293;
	rem.u32 	%r77, %r293, %r53;
	setp.eq.s32 	%p35, %r77, 0;
	@%p35 bra 	BB3_56;

	rem.u32 	%r312, %r77, %r53;
	mov.u32 	%r316, 1;
	mov.u32 	%r317, 0;
	mov.u32 	%r311, %r53;

BB3_48:
	mov.u32 	%r313, %r316;
	mov.u32 	%r82, %r313;
	mov.u32 	%r79, %r311;
	setp.lt.s32 	%p36, %r312, 2;
	@%p36 bra 	BB3_54;

	rem.s32 	%r83, %r79, %r312;
	div.s32 	%r216, %r79, %r312;
	mul.lo.s32 	%r217, %r216, %r82;
	sub.s32 	%r84, %r317, %r217;
	setp.lt.s32 	%p37, %r83, 2;
	@%p37 bra 	BB3_53;

	rem.s32 	%r85, %r312, %r83;
	div.s32 	%r218, %r312, %r83;
	mul.lo.s32 	%r219, %r218, %r84;
	sub.s32 	%r86, %r82, %r219;
	setp.lt.s32 	%p38, %r85, 2;
	@%p38 bra 	BB3_52;

	rem.s32 	%r312, %r83, %r85;
	div.s32 	%r220, %r83, %r85;
	mul.lo.s32 	%r221, %r220, %r86;
	sub.s32 	%r88, %r84, %r221;
	mov.u32 	%r311, %r85;
	mov.u32 	%r317, %r86;
	mov.u32 	%r316, %r88;
	bra.uni 	BB3_48;

BB3_52:
	mov.u32 	%r315, %r86;
	bra.uni 	BB3_55;

BB3_53:
	mov.u32 	%r315, %r84;
	bra.uni 	BB3_55;

BB3_54:
	mov.u32 	%r315, %r82;

BB3_55:
	add.s32 	%r222, %r315, %r53;
	rem.u32 	%r223, %r222, %r53;
	shl.b32 	%r224, %r307, 10;
	add.s32 	%r225, %r224, %r107;
	ld.param.u32 	%r263, [sieve_param_1];
	mad.lo.s32 	%r226, %r9, 136486920, %r263;
	shl.b32 	%r227, %r225, 2;
	add.s32 	%r228, %r226, %r227;
	st.global.u32 	[%r228+9748480], %r223;

BB3_56:
	add.s32 	%r307, %r307, 1;
	setp.lt.u32 	%p39, %r307, %r48;
	@%p39 bra 	BB3_18;

BB3_57:
	setp.lt.u32 	%p2, %r107, 256;
	mul.lo.s32 	%r91, %r107, 33;
	shr.u32 	%r92, %r107, 5;
	and.b32  	%r93, %r107, 31;
	mad.lo.s32 	%r94, %r92, 15360, %r93;
	mov.u32 	%r318, 0;

BB3_58:
	shl.b32 	%r231, %r318, 8;
	add.s32 	%r96, %r107, %r231;
	mad.lo.s32 	%r97, %r318, 3932160, %r94;
	mov.u32 	%r319, 0;

BB3_59:
	shl.b32 	%r232, %r319, 15;
	add.s32 	%r99, %r96, %r232;
	shl.b32 	%r233, %r319, 5;
	add.s32 	%r100, %r97, %r233;
	@!%p2 bra 	BB3_62;

	mov.u32 	%r320, 0;

BB3_61:
	shl.b32 	%r235, %r320, 10;
	add.s32 	%r236, %r99, %r235;
	ld.param.u32 	%r262, [sieve_param_1];
	mad.lo.s32 	%r237, %r9, 136486920, %r262;
	shl.b32 	%r238, %r236, 2;
	add.s32 	%r239, %r320, %r91;
	shl.b32 	%r240, %r239, 2;
	mov.u32 	%r241, shr_3_ltemp;
	add.s32 	%r242, %r241, %r240;
	add.s32 	%r243, %r237, %r238;
	ld.global.u32 	%r244, [%r243+9748480];
	st.shared.u32 	[%r242], %r244;
	add.s32 	%r320, %r320, 1;
	setp.lt.u32 	%p40, %r320, 32;
	and.pred  	%p41, %p40, %p2;
	@%p41 bra 	BB3_61;

BB3_62:
	bar.sync 	0;
	@!%p2 bra 	BB3_65;

	mov.u32 	%r321, 0;

BB3_64:
	mad.lo.s32 	%r246, %r321, 122880, %r100;
	ld.param.u32 	%r261, [sieve_param_1];
	mad.lo.s32 	%r247, %r9, 136486920, %r261;
	shl.b32 	%r248, %r246, 2;
	shl.b32 	%r249, %r321, 3;
	add.s32 	%r250, %r249, %r92;
	mad.lo.s32 	%r251, %r250, 33, %r93;
	shl.b32 	%r252, %r251, 2;
	mov.u32 	%r253, shr_3_ltemp;
	add.s32 	%r254, %r253, %r252;
	ld.shared.u32 	%r255, [%r254];
	add.s32 	%r256, %r247, %r248;
	st.global.u32 	[%r256+72663040], %r255;
	add.s32 	%r321, %r321, 1;
	setp.lt.u32 	%p42, %r321, 32;
	and.pred  	%p43, %p42, %p2;
	@%p43 bra 	BB3_64;

BB3_65:
	add.s32 	%r319, %r319, 1;
	setp.ne.s32 	%p44, %r319, 480;
	@%p44 bra 	BB3_59;

	add.s32 	%r318, %r318, 1;
	setp.ne.s32 	%p45, %r318, 4;
	@%p45 bra 	BB3_58;

	membar.gl;
	bar.sync 	0;
	ret;
}

.entry sieve_part(
	.param .u32 .ptr .global .align 8 sieve_part_param_0,
	.param .u32 .ptr .global .align 8 sieve_part_param_1,
	.param .u32 sieve_part_param_2,
	.param .u32 .ptr .global .align 4 sieve_part_param_3,
	.param .u32 .ptr .global .align 4 sieve_part_param_4,
	.param .u32 .ptr .global .align 8 sieve_part_param_5
)
{
	.reg .pred 	%p<172>;
	.reg .s32 	%r<1846>;
	.reg .s64 	%rl<4>;


	ld.param.u32 	%r391, [sieve_part_param_3];
	// inline asm
	mov.u32 	%r388, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r389, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r390, %ctaid.x;
	// inline asm
	add.s32 	%r7, %r390, %r389;
	mad.lo.s32 	%r8, %r7, 786452, %r391;
	mov.u32 	%r392, 0;
	st.global.u32 	[%r8+786436], %r392;
	st.global.u32 	[%r8+786440], %r392;
	st.global.u32 	[%r8+786432], %r392;
	setp.eq.s32 	%p1, %r388, 0;
	setp.ne.s32 	%p15, %r388, 0;
	mov.u32 	%r4, %r388;
	@%p15 bra 	BB4_2;

	st.volatile.shared.u32 	[shr_4_ltemp+33788], %r392;
	st.volatile.shared.u32 	[shr_4_ltemp+33784], %r392;
	st.volatile.shared.u32 	[shr_4_ltemp+33780], %r392;

BB4_2:
	bar.sync 	0;
	ld.param.u32 	%r1674, [sieve_part_param_1];
	mad.lo.s32 	%r9, %r7, 136486920, %r1674;
	ld.global.u32 	%r1842, [%r9+136486912];
	setp.lt.u32 	%p16, %r1842, -64;
	@%p16 bra 	BB4_3;
	bra.uni 	BB4_241;

BB4_3:
	shr.u32 	%r11, %r388, 9;
	and.b32  	%r12, %r388, 511;
	shr.u32 	%r13, %r388, 8;
	and.b32  	%r14, %r388, 255;
	shr.u32 	%r15, %r388, 7;
	and.b32  	%r16, %r388, 127;
	shr.u32 	%r17, %r388, 6;
	and.b32  	%r18, %r388, 63;
	shr.u32 	%r19, %r388, 4;
	and.b32  	%r20, %r388, 15;
	shr.u32 	%r21, %r388, 3;
	and.b32  	%r22, %r388, 7;
	and.b32  	%r23, %r388, 31;
	setp.eq.s32 	%p2, %r23, 0;
	shr.u32 	%r24, %r388, 5;
	and.b32  	%r394, %r388, -32;
	shr.u32 	%r395, %r394, 3;
	mov.u32 	%r396, shr_2_idx;
	add.s32 	%r25, %r396, %r395;
	setp.lt.u32 	%p3, %r388, 8192;
	shl.b32 	%r397, %r388, 2;
	mov.u32 	%r398, shr_4_ltemp;
	add.s32 	%r26, %r398, %r397;
	ld.param.u32 	%r1673, [sieve_part_param_1];
	mad.lo.s32 	%r400, %r7, 136486920, %r1673;
	shl.b32 	%r401, %r388, 3;
	add.s32 	%r402, %r401, %r400;
	add.s32 	%r27, %r402, 2547716;
	add.s32 	%r403, %r397, %r400;
	add.s32 	%r28, %r403, 2650112;
	add.s32 	%r29, %r402, -131072;
	add.s32 	%r30, %r403, 16384;
	ld.param.u32 	%r1643, [sieve_part_param_0];
	mad.lo.s32 	%r31, %r7, 82136, %r1643;
	mov.u32 	%r1843, %r1842;

BB4_4:
	ld.global.u32 	%r37, [%r31+81984];
	add.s32 	%r38, %r37, %r388;
	setp.lt.u32 	%p4, %r37, 4;
	ld.global.u32 	%r39, [%r31+81980];
	add.s32 	%r40, %r39, -1;
	mov.u32 	%r1694, 0;
	mov.u32 	%r1727, %r27;
	mov.u32 	%r1724, %r28;
	mov.u32 	%r1708, %r29;
	mov.u32 	%r1705, %r30;

BB4_5:
	mov.u32 	%r1725, %r1727;
	mov.u32 	%r44, %r1725;
	mov.u32 	%r1722, %r1724;
	mov.u32 	%r43, %r1722;
	mov.u32 	%r1706, %r1708;
	mov.u32 	%r42, %r1706;
	mov.u32 	%r1703, %r1705;
	mov.u32 	%r41, %r1703;
	shl.b32 	%r46, %r1694, 15;
	setp.ge.u32 	%p17, %r38, %r39;
	@%p17 bra 	BB4_19;

	setp.eq.s32 	%p5, %r1694, 0;
	mul.lo.s32 	%r47, %r1843, 15360;
	mov.u32 	%r1695, %r38;

BB4_7:
	mov.u32 	%r48, %r1695;
	shl.b32 	%r405, %r48, 2;
	ld.param.u32 	%r1693, [sieve_part_param_4];
	add.s32 	%r406, %r1693, %r405;
	ld.global.u32 	%r49, [%r406];
	add.s32 	%r407, %r48, %r47;
	ld.param.u32 	%r1672, [sieve_part_param_1];
	mad.lo.s32 	%r408, %r7, 136486920, %r1672;
	shl.b32 	%r409, %r407, 2;
	add.s32 	%r50, %r408, %r409;
	ld.global.u32 	%r51, [%r50+72663040];
	setp.eq.s32 	%p18, %r51, 0;
	add.s32 	%r52, %r408, %r405;
	@%p18 bra 	BB4_17;

	add.s32 	%r410, %r49, 1;
	shr.u32 	%r53, %r410, 1;
	sub.s32 	%r1696, %r49, %r51;
	@%p5 bra 	BB4_15;

	setp.lt.u32 	%p19, %r51, 524288;
	@%p19 bra 	BB4_11;

	mov.u32 	%r1701, %r51;
	bra.uni 	BB4_12;

BB4_11:
	add.s32 	%r411, %r49, 524287;
	sub.s32 	%r412, %r411, %r51;
	rem.u32 	%r413, %r412, %r49;
	sub.s32 	%r1701, %r411, %r413;

BB4_12:
	mov.u32 	%r56, %r1701;
	setp.lt.u32 	%p20, %r1696, 524288;
	@%p20 bra 	BB4_14;

	mov.u32 	%r1698, %r56;
	mov.u32 	%r1700, %r1698;
	bra.uni 	BB4_16;

BB4_14:
	add.s32 	%r414, %r49, 524287;
	sub.s32 	%r415, %r414, %r1696;
	rem.u32 	%r416, %r415, %r49;
	sub.s32 	%r1696, %r414, %r416;
	mov.u32 	%r1700, %r56;
	bra.uni 	BB4_16;

BB4_15:
	mov.u32 	%r1700, %r51;

BB4_16:
	mov.u32 	%r59, %r1700;
	st.global.u32 	[%r52+135577600], %r59;
	st.global.u32 	[%r52+135639040], %r1696;
	mul.wide.u32 	%rl1, %r53, %r51;
	cvt.u64.u32 	%rl2, %r49;
	rem.u64 	%rl3, %rl1, %rl2;
	st.global.u32 	[%r50+72663040], %rl3;
	bra.uni 	BB4_18;

BB4_17:
	mov.u32 	%r417, -1;
	st.global.u32 	[%r52+135577600], %r417;
	st.global.u32 	[%r52+135639040], %r417;

BB4_18:
	add.s32 	%r60, %r48, 1024;
	setp.lt.u32 	%p21, %r60, %r39;
	mov.u32 	%r1695, %r60;
	@%p21 bra 	BB4_7;

BB4_19:
	membar.gl;
	bar.sync 	0;
	setp.lt.u32 	%p6, %r1694, 10;
	setp.ne.s32 	%p7, %r1694, 0;
	and.pred  	%p22, %p7, %p6;
	@%p22 bra 	BB4_21;

	mov.u32 	%r1709, 0;
	bra.uni 	BB4_24;

BB4_21:
	mov.u32 	%r1702, 2;
	mov.u32 	%r1704, %r41;
	mov.u32 	%r1707, %r42;

BB4_22:
	mov.u32 	%r63, %r1707;
	mov.u32 	%r62, %r1704;
	ld.global.u32 	%r420, [%r63];
	and.b32  	%r421, %r420, 1431655765;
	shr.u32 	%r422, %r421, 1;
	or.b32  	%r423, %r422, %r421;
	and.b32  	%r424, %r423, 858993459;
	shr.u32 	%r425, %r424, 2;
	or.b32  	%r426, %r425, %r424;
	and.b32  	%r427, %r426, 252645135;
	shr.u32 	%r428, %r427, 4;
	or.b32  	%r429, %r428, %r427;
	shr.u32 	%r430, %r429, 8;
	and.b32  	%r431, %r430, 65280;
	and.b32  	%r432, %r429, 255;
	ld.global.u32 	%r433, [%r63+4];
	and.b32  	%r434, %r433, 1431655765;
	shr.u32 	%r435, %r434, 1;
	or.b32  	%r436, %r435, %r434;
	and.b32  	%r437, %r436, 858993459;
	shr.u32 	%r438, %r437, 2;
	or.b32  	%r439, %r438, %r437;
	and.b32  	%r440, %r439, 252645135;
	shr.u32 	%r441, %r440, 4;
	or.b32  	%r442, %r441, %r440;
	shr.u32 	%r443, %r442, 8;
	and.b32  	%r444, %r443, 65280;
	and.b32  	%r445, %r442, 255;
	or.b32  	%r446, %r444, %r445;
	shl.b32 	%r447, %r446, 16;
	or.b32  	%r448, %r431, %r432;
	or.b32  	%r449, %r448, %r447;
	st.global.u32 	[%r62+-16384], %r449;
	ld.global.u32 	%r450, [%r63+8192];
	and.b32  	%r451, %r450, 1431655765;
	shr.u32 	%r452, %r451, 1;
	or.b32  	%r453, %r452, %r451;
	and.b32  	%r454, %r453, 858993459;
	shr.u32 	%r455, %r454, 2;
	or.b32  	%r456, %r455, %r454;
	and.b32  	%r457, %r456, 252645135;
	shr.u32 	%r458, %r457, 4;
	or.b32  	%r459, %r458, %r457;
	shr.u32 	%r460, %r459, 8;
	and.b32  	%r461, %r460, 65280;
	and.b32  	%r462, %r459, 255;
	ld.global.u32 	%r463, [%r63+8196];
	and.b32  	%r464, %r463, 1431655765;
	shr.u32 	%r465, %r464, 1;
	or.b32  	%r466, %r465, %r464;
	and.b32  	%r467, %r466, 858993459;
	shr.u32 	%r468, %r467, 2;
	or.b32  	%r469, %r468, %r467;
	and.b32  	%r470, %r469, 252645135;
	shr.u32 	%r471, %r470, 4;
	or.b32  	%r472, %r471, %r470;
	shr.u32 	%r473, %r472, 8;
	and.b32  	%r474, %r473, 65280;
	and.b32  	%r475, %r472, 255;
	or.b32  	%r476, %r474, %r475;
	shl.b32 	%r477, %r476, 16;
	or.b32  	%r478, %r461, %r462;
	or.b32  	%r479, %r478, %r477;
	st.global.u32 	[%r62+-12288], %r479;
	ld.global.u32 	%r480, [%r63+16384];
	and.b32  	%r481, %r480, 1431655765;
	shr.u32 	%r482, %r481, 1;
	or.b32  	%r483, %r482, %r481;
	and.b32  	%r484, %r483, 858993459;
	shr.u32 	%r485, %r484, 2;
	or.b32  	%r486, %r485, %r484;
	and.b32  	%r487, %r486, 252645135;
	shr.u32 	%r488, %r487, 4;
	or.b32  	%r489, %r488, %r487;
	shr.u32 	%r490, %r489, 8;
	and.b32  	%r491, %r490, 65280;
	and.b32  	%r492, %r489, 255;
	ld.global.u32 	%r493, [%r63+16388];
	and.b32  	%r494, %r493, 1431655765;
	shr.u32 	%r495, %r494, 1;
	or.b32  	%r496, %r495, %r494;
	and.b32  	%r497, %r496, 858993459;
	shr.u32 	%r498, %r497, 2;
	or.b32  	%r499, %r498, %r497;
	and.b32  	%r500, %r499, 252645135;
	shr.u32 	%r501, %r500, 4;
	or.b32  	%r502, %r501, %r500;
	shr.u32 	%r503, %r502, 8;
	and.b32  	%r504, %r503, 65280;
	and.b32  	%r505, %r502, 255;
	or.b32  	%r506, %r504, %r505;
	shl.b32 	%r507, %r506, 16;
	or.b32  	%r508, %r491, %r492;
	or.b32  	%r509, %r508, %r507;
	st.global.u32 	[%r62+-8192], %r509;
	ld.global.u32 	%r510, [%r63+24576];
	and.b32  	%r511, %r510, 1431655765;
	shr.u32 	%r512, %r511, 1;
	or.b32  	%r513, %r512, %r511;
	and.b32  	%r514, %r513, 858993459;
	shr.u32 	%r515, %r514, 2;
	or.b32  	%r516, %r515, %r514;
	and.b32  	%r517, %r516, 252645135;
	shr.u32 	%r518, %r517, 4;
	or.b32  	%r519, %r518, %r517;
	shr.u32 	%r520, %r519, 8;
	and.b32  	%r521, %r520, 65280;
	and.b32  	%r522, %r519, 255;
	ld.global.u32 	%r523, [%r63+24580];
	and.b32  	%r524, %r523, 1431655765;
	shr.u32 	%r525, %r524, 1;
	or.b32  	%r526, %r525, %r524;
	and.b32  	%r527, %r526, 858993459;
	shr.u32 	%r528, %r527, 2;
	or.b32  	%r529, %r528, %r527;
	and.b32  	%r530, %r529, 252645135;
	shr.u32 	%r531, %r530, 4;
	or.b32  	%r532, %r531, %r530;
	shr.u32 	%r533, %r532, 8;
	and.b32  	%r534, %r533, 65280;
	and.b32  	%r535, %r532, 255;
	or.b32  	%r536, %r534, %r535;
	shl.b32 	%r537, %r536, 16;
	or.b32  	%r538, %r521, %r522;
	or.b32  	%r539, %r538, %r537;
	st.global.u32 	[%r62+-4096], %r539;
	ld.global.u32 	%r540, [%r63+32768];
	and.b32  	%r541, %r540, 1431655765;
	shr.u32 	%r542, %r541, 1;
	or.b32  	%r543, %r542, %r541;
	and.b32  	%r544, %r543, 858993459;
	shr.u32 	%r545, %r544, 2;
	or.b32  	%r546, %r545, %r544;
	and.b32  	%r547, %r546, 252645135;
	shr.u32 	%r548, %r547, 4;
	or.b32  	%r549, %r548, %r547;
	shr.u32 	%r550, %r549, 8;
	and.b32  	%r551, %r550, 65280;
	and.b32  	%r552, %r549, 255;
	ld.global.u32 	%r553, [%r63+32772];
	and.b32  	%r554, %r553, 1431655765;
	shr.u32 	%r555, %r554, 1;
	or.b32  	%r556, %r555, %r554;
	and.b32  	%r557, %r556, 858993459;
	shr.u32 	%r558, %r557, 2;
	or.b32  	%r559, %r558, %r557;
	and.b32  	%r560, %r559, 252645135;
	shr.u32 	%r561, %r560, 4;
	or.b32  	%r562, %r561, %r560;
	shr.u32 	%r563, %r562, 8;
	and.b32  	%r564, %r563, 65280;
	and.b32  	%r565, %r562, 255;
	or.b32  	%r566, %r564, %r565;
	shl.b32 	%r567, %r566, 16;
	or.b32  	%r568, %r551, %r552;
	or.b32  	%r569, %r568, %r567;
	st.global.u32 	[%r62], %r569;
	ld.global.u32 	%r570, [%r63+40960];
	and.b32  	%r571, %r570, 1431655765;
	shr.u32 	%r572, %r571, 1;
	or.b32  	%r573, %r572, %r571;
	and.b32  	%r574, %r573, 858993459;
	shr.u32 	%r575, %r574, 2;
	or.b32  	%r576, %r575, %r574;
	and.b32  	%r577, %r576, 252645135;
	shr.u32 	%r578, %r577, 4;
	or.b32  	%r579, %r578, %r577;
	shr.u32 	%r580, %r579, 8;
	and.b32  	%r581, %r580, 65280;
	and.b32  	%r582, %r579, 255;
	ld.global.u32 	%r583, [%r63+40964];
	and.b32  	%r584, %r583, 1431655765;
	shr.u32 	%r585, %r584, 1;
	or.b32  	%r586, %r585, %r584;
	and.b32  	%r587, %r586, 858993459;
	shr.u32 	%r588, %r587, 2;
	or.b32  	%r589, %r588, %r587;
	and.b32  	%r590, %r589, 252645135;
	shr.u32 	%r591, %r590, 4;
	or.b32  	%r592, %r591, %r590;
	shr.u32 	%r593, %r592, 8;
	and.b32  	%r594, %r593, 65280;
	and.b32  	%r595, %r592, 255;
	or.b32  	%r596, %r594, %r595;
	shl.b32 	%r597, %r596, 16;
	or.b32  	%r598, %r581, %r582;
	or.b32  	%r599, %r598, %r597;
	st.global.u32 	[%r62+4096], %r599;
	ld.global.u32 	%r600, [%r63+49152];
	and.b32  	%r601, %r600, 1431655765;
	shr.u32 	%r602, %r601, 1;
	or.b32  	%r603, %r602, %r601;
	and.b32  	%r604, %r603, 858993459;
	shr.u32 	%r605, %r604, 2;
	or.b32  	%r606, %r605, %r604;
	and.b32  	%r607, %r606, 252645135;
	shr.u32 	%r608, %r607, 4;
	or.b32  	%r609, %r608, %r607;
	shr.u32 	%r610, %r609, 8;
	and.b32  	%r611, %r610, 65280;
	and.b32  	%r612, %r609, 255;
	ld.global.u32 	%r613, [%r63+49156];
	and.b32  	%r614, %r613, 1431655765;
	shr.u32 	%r615, %r614, 1;
	or.b32  	%r616, %r615, %r614;
	and.b32  	%r617, %r616, 858993459;
	shr.u32 	%r618, %r617, 2;
	or.b32  	%r619, %r618, %r617;
	and.b32  	%r620, %r619, 252645135;
	shr.u32 	%r621, %r620, 4;
	or.b32  	%r622, %r621, %r620;
	shr.u32 	%r623, %r622, 8;
	and.b32  	%r624, %r623, 65280;
	and.b32  	%r625, %r622, 255;
	or.b32  	%r626, %r624, %r625;
	shl.b32 	%r627, %r626, 16;
	or.b32  	%r628, %r611, %r612;
	or.b32  	%r629, %r628, %r627;
	st.global.u32 	[%r62+8192], %r629;
	ld.global.u32 	%r630, [%r63+57344];
	and.b32  	%r631, %r630, 1431655765;
	shr.u32 	%r632, %r631, 1;
	or.b32  	%r633, %r632, %r631;
	and.b32  	%r634, %r633, 858993459;
	shr.u32 	%r635, %r634, 2;
	or.b32  	%r636, %r635, %r634;
	and.b32  	%r637, %r636, 252645135;
	shr.u32 	%r638, %r637, 4;
	or.b32  	%r639, %r638, %r637;
	shr.u32 	%r640, %r639, 8;
	and.b32  	%r641, %r640, 65280;
	and.b32  	%r642, %r639, 255;
	ld.global.u32 	%r643, [%r63+57348];
	and.b32  	%r644, %r643, 1431655765;
	shr.u32 	%r645, %r644, 1;
	or.b32  	%r646, %r645, %r644;
	and.b32  	%r647, %r646, 858993459;
	shr.u32 	%r648, %r647, 2;
	or.b32  	%r649, %r648, %r647;
	and.b32  	%r650, %r649, 252645135;
	shr.u32 	%r651, %r650, 4;
	or.b32  	%r652, %r651, %r650;
	shr.u32 	%r653, %r652, 8;
	and.b32  	%r654, %r653, 65280;
	and.b32  	%r655, %r652, 255;
	or.b32  	%r656, %r654, %r655;
	shl.b32 	%r657, %r656, 16;
	or.b32  	%r658, %r641, %r642;
	or.b32  	%r659, %r658, %r657;
	st.global.u32 	[%r62+12288], %r659;
	add.s32 	%r64, %r63, 65536;
	add.s32 	%r65, %r62, 32768;
	add.s32 	%r1702, %r1702, -1;
	setp.ne.s32 	%p23, %r1702, 0;
	mov.u32 	%r1704, %r65;
	mov.u32 	%r1707, %r64;
	@%p23 bra 	BB4_22;

	mov.u32 	%r1709, 16384;

BB4_24:
	setp.gt.u32 	%p24, %r1694, 9;
	selp.b32 	%r1711, 16384, %r1709, %p24;
	add.s32 	%r663, %r388, %r46;
	add.s32 	%r69, %r1711, %r663;
	mov.u32 	%r661, 0;
	mov.u32 	%r1710, %r661;

BB4_25:
	mov.u32 	%r70, %r1710;
	add.s32 	%r72, %r69, %r70;
	st.shared.u32 	[%r26], %r661;
	st.shared.u32 	[%r26+4096], %r661;
	st.shared.u32 	[%r26+8192], %r661;
	st.shared.u32 	[%r26+12288], %r661;
	st.shared.u32 	[%r26+16384], %r661;
	st.shared.u32 	[%r26+20480], %r661;
	st.shared.u32 	[%r26+24576], %r661;
	st.shared.u32 	[%r26+28672], %r661;
	bar.sync 	0;
	@%p4 bra 	BB4_27;

	mov.u32 	%r1816, %r37;
	bra.uni 	BB4_35;

BB4_27:
	shl.b32 	%r73, %r1711, 5;
	add.s32 	%r74, %r73, 262144;
	mov.u32 	%r1817, %r37;

BB4_28:
	shl.b32 	%r665, %r1817, 2;
	ld.param.u32 	%r1692, [sieve_part_param_4];
	add.s32 	%r666, %r1692, %r665;
	ld.global.u32 	%r76, [%r666];
	ld.param.u32 	%r1671, [sieve_part_param_1];
	mad.lo.s32 	%r667, %r7, 136486920, %r1671;
	add.s32 	%r77, %r667, %r665;
	ld.global.u32 	%r78, [%r77+135577600];
	setp.eq.s32 	%p25, %r78, -1;
	@%p25 bra 	BB4_33;

	mad.lo.s32 	%r1712, %r76, %r388, %r78;
	shl.b32 	%r80, %r76, 10;
	setp.lt.u32 	%p26, %r1712, %r74;
	@%p26 bra 	BB4_30;
	bra.uni 	BB4_31;

BB4_30:
	sub.s32 	%r668, %r1712, %r73;
	and.b32  	%r669, %r668, -32;
	shr.u32 	%r670, %r669, 3;
	add.s32 	%r672, %r398, %r670;
	and.b32  	%r673, %r1712, 31;
	mov.u32 	%r674, 1;
	shl.b32 	%r675, %r674, %r673;
	atom.shared.or.b32 	%r676, [%r672], %r675;
	add.s32 	%r1712, %r1712, %r80;
	setp.lt.u32 	%p27, %r1712, %r74;
	@%p27 bra 	BB4_30;

BB4_31:
	sub.s32 	%r677, %r1712, %r74;
	setp.ge.s32 	%p28, %r677, %r76;
	@%p28 bra 	BB4_33;

	st.global.u32 	[%r77+135577600], %r1712;

BB4_33:
	add.s32 	%r1817, %r1817, 1;
	setp.lt.u32 	%p29, %r1817, 4;
	@%p29 bra 	BB4_28;

	mov.u32 	%r1816, %r1817;

BB4_35:
	mov.u32 	%r1814, %r1816;
	setp.lt.u32 	%p30, %r1814, 12;
	@%p30 bra 	BB4_36;
	bra.uni 	BB4_44;

BB4_36:
	shl.b32 	%r86, %r1711, 5;
	add.s32 	%r87, %r86, 262144;
	mov.u32 	%r1815, %r1814;

BB4_37:
	add.s32 	%r678, %r1815, %r11;
	shl.b32 	%r679, %r678, 2;
	ld.param.u32 	%r1691, [sieve_part_param_4];
	add.s32 	%r680, %r1691, %r679;
	ld.global.u32 	%r89, [%r680];
	ld.param.u32 	%r1670, [sieve_part_param_1];
	mad.lo.s32 	%r681, %r7, 136486920, %r1670;
	add.s32 	%r90, %r681, %r679;
	ld.global.u32 	%r91, [%r90+135577600];
	setp.eq.s32 	%p31, %r91, -1;
	@%p31 bra 	BB4_42;

	mad.lo.s32 	%r1713, %r89, %r12, %r91;
	shl.b32 	%r93, %r89, 9;
	setp.lt.u32 	%p32, %r1713, %r87;
	@%p32 bra 	BB4_39;
	bra.uni 	BB4_40;

BB4_39:
	sub.s32 	%r682, %r1713, %r86;
	and.b32  	%r683, %r682, -32;
	shr.u32 	%r684, %r683, 3;
	add.s32 	%r686, %r398, %r684;
	and.b32  	%r687, %r1713, 31;
	mov.u32 	%r688, 1;
	shl.b32 	%r689, %r688, %r687;
	atom.shared.or.b32 	%r690, [%r686], %r689;
	add.s32 	%r1713, %r1713, %r93;
	setp.lt.u32 	%p33, %r1713, %r87;
	@%p33 bra 	BB4_39;

BB4_40:
	sub.s32 	%r691, %r1713, %r87;
	setp.ge.s32 	%p34, %r691, %r89;
	@%p34 bra 	BB4_42;

	st.global.u32 	[%r90+135577600], %r1713;

BB4_42:
	add.s32 	%r1815, %r1815, 2;
	setp.lt.u32 	%p35, %r1815, 12;
	@%p35 bra 	BB4_37;

	mov.u32 	%r1814, %r1815;

BB4_44:
	mov.u32 	%r1812, %r1814;
	setp.lt.u32 	%p36, %r1812, 32;
	@%p36 bra 	BB4_45;
	bra.uni 	BB4_53;

BB4_45:
	shl.b32 	%r99, %r1711, 5;
	add.s32 	%r100, %r99, 262144;
	mov.u32 	%r1813, %r1812;

BB4_46:
	add.s32 	%r692, %r1813, %r13;
	shl.b32 	%r693, %r692, 2;
	ld.param.u32 	%r1690, [sieve_part_param_4];
	add.s32 	%r694, %r1690, %r693;
	ld.global.u32 	%r102, [%r694];
	ld.param.u32 	%r1669, [sieve_part_param_1];
	mad.lo.s32 	%r695, %r7, 136486920, %r1669;
	add.s32 	%r103, %r695, %r693;
	ld.global.u32 	%r104, [%r103+135577600];
	setp.eq.s32 	%p37, %r104, -1;
	@%p37 bra 	BB4_51;

	mad.lo.s32 	%r1714, %r102, %r14, %r104;
	shl.b32 	%r106, %r102, 8;
	setp.lt.u32 	%p38, %r1714, %r100;
	@%p38 bra 	BB4_48;
	bra.uni 	BB4_49;

BB4_48:
	sub.s32 	%r696, %r1714, %r99;
	and.b32  	%r697, %r696, -32;
	shr.u32 	%r698, %r697, 3;
	add.s32 	%r700, %r398, %r698;
	and.b32  	%r701, %r1714, 31;
	mov.u32 	%r702, 1;
	shl.b32 	%r703, %r702, %r701;
	atom.shared.or.b32 	%r704, [%r700], %r703;
	add.s32 	%r1714, %r1714, %r106;
	setp.lt.u32 	%p39, %r1714, %r100;
	@%p39 bra 	BB4_48;

BB4_49:
	sub.s32 	%r705, %r1714, %r100;
	setp.ge.s32 	%p40, %r705, %r102;
	@%p40 bra 	BB4_51;

	st.global.u32 	[%r103+135577600], %r1714;

BB4_51:
	add.s32 	%r1813, %r1813, 4;
	setp.lt.u32 	%p41, %r1813, 32;
	@%p41 bra 	BB4_46;

	mov.u32 	%r1812, %r1813;

BB4_53:
	mov.u32 	%r1810, %r1812;
	setp.lt.u32 	%p42, %r1810, 64;
	@%p42 bra 	BB4_54;
	bra.uni 	BB4_62;

BB4_54:
	shl.b32 	%r112, %r1711, 5;
	add.s32 	%r113, %r112, 262144;
	mov.u32 	%r1811, %r1810;

BB4_55:
	add.s32 	%r706, %r1811, %r15;
	shl.b32 	%r707, %r706, 2;
	ld.param.u32 	%r1689, [sieve_part_param_4];
	add.s32 	%r708, %r1689, %r707;
	ld.global.u32 	%r115, [%r708];
	ld.param.u32 	%r1668, [sieve_part_param_1];
	mad.lo.s32 	%r709, %r7, 136486920, %r1668;
	add.s32 	%r116, %r709, %r707;
	ld.global.u32 	%r117, [%r116+135577600];
	setp.eq.s32 	%p43, %r117, -1;
	@%p43 bra 	BB4_60;

	mad.lo.s32 	%r1715, %r115, %r16, %r117;
	shl.b32 	%r119, %r115, 7;
	setp.lt.u32 	%p44, %r1715, %r113;
	@%p44 bra 	BB4_57;
	bra.uni 	BB4_58;

BB4_57:
	sub.s32 	%r710, %r1715, %r112;
	and.b32  	%r711, %r710, -32;
	shr.u32 	%r712, %r711, 3;
	add.s32 	%r714, %r398, %r712;
	and.b32  	%r715, %r1715, 31;
	mov.u32 	%r716, 1;
	shl.b32 	%r717, %r716, %r715;
	atom.shared.or.b32 	%r718, [%r714], %r717;
	add.s32 	%r1715, %r1715, %r119;
	setp.lt.u32 	%p45, %r1715, %r113;
	@%p45 bra 	BB4_57;

BB4_58:
	sub.s32 	%r719, %r1715, %r113;
	setp.ge.s32 	%p46, %r719, %r115;
	@%p46 bra 	BB4_60;

	st.global.u32 	[%r116+135577600], %r1715;

BB4_60:
	add.s32 	%r1811, %r1811, 8;
	setp.lt.u32 	%p47, %r1811, 64;
	@%p47 bra 	BB4_55;

	mov.u32 	%r1810, %r1811;

BB4_62:
	mov.u32 	%r1808, %r1810;
	setp.lt.u32 	%p48, %r1808, 128;
	@%p48 bra 	BB4_63;
	bra.uni 	BB4_71;

BB4_63:
	shl.b32 	%r125, %r1711, 5;
	add.s32 	%r126, %r125, 262144;
	mov.u32 	%r1809, %r1808;

BB4_64:
	add.s32 	%r720, %r1809, %r17;
	shl.b32 	%r721, %r720, 2;
	ld.param.u32 	%r1688, [sieve_part_param_4];
	add.s32 	%r722, %r1688, %r721;
	ld.global.u32 	%r128, [%r722];
	ld.param.u32 	%r1667, [sieve_part_param_1];
	mad.lo.s32 	%r723, %r7, 136486920, %r1667;
	add.s32 	%r129, %r723, %r721;
	ld.global.u32 	%r130, [%r129+135577600];
	setp.eq.s32 	%p49, %r130, -1;
	@%p49 bra 	BB4_69;

	mad.lo.s32 	%r1716, %r128, %r18, %r130;
	shl.b32 	%r132, %r128, 6;
	setp.lt.u32 	%p50, %r1716, %r126;
	@%p50 bra 	BB4_66;
	bra.uni 	BB4_67;

BB4_66:
	sub.s32 	%r724, %r1716, %r125;
	and.b32  	%r725, %r724, -32;
	shr.u32 	%r726, %r725, 3;
	add.s32 	%r728, %r398, %r726;
	and.b32  	%r729, %r1716, 31;
	mov.u32 	%r730, 1;
	shl.b32 	%r731, %r730, %r729;
	atom.shared.or.b32 	%r732, [%r728], %r731;
	add.s32 	%r1716, %r1716, %r132;
	setp.lt.u32 	%p51, %r1716, %r126;
	@%p51 bra 	BB4_66;

BB4_67:
	sub.s32 	%r733, %r1716, %r126;
	setp.ge.s32 	%p52, %r733, %r128;
	@%p52 bra 	BB4_69;

	st.global.u32 	[%r129+135577600], %r1716;

BB4_69:
	add.s32 	%r1809, %r1809, 16;
	setp.lt.u32 	%p53, %r1809, 128;
	@%p53 bra 	BB4_64;

	mov.u32 	%r1808, %r1809;

BB4_71:
	mov.u32 	%r1806, %r1808;
	setp.lt.u32 	%p54, %r1806, 160;
	@%p54 bra 	BB4_72;
	bra.uni 	BB4_80;

BB4_72:
	shl.b32 	%r138, %r1711, 5;
	add.s32 	%r139, %r138, 262144;
	mov.u32 	%r1807, %r1806;

BB4_73:
	add.s32 	%r734, %r1807, %r24;
	shl.b32 	%r735, %r734, 2;
	ld.param.u32 	%r1687, [sieve_part_param_4];
	add.s32 	%r736, %r1687, %r735;
	ld.global.u32 	%r141, [%r736];
	ld.param.u32 	%r1666, [sieve_part_param_1];
	mad.lo.s32 	%r737, %r7, 136486920, %r1666;
	add.s32 	%r142, %r737, %r735;
	ld.global.u32 	%r143, [%r142+135577600];
	setp.eq.s32 	%p55, %r143, -1;
	@%p55 bra 	BB4_78;

	mad.lo.s32 	%r1717, %r141, %r23, %r143;
	shl.b32 	%r145, %r141, 5;
	setp.lt.u32 	%p56, %r1717, %r139;
	@%p56 bra 	BB4_75;
	bra.uni 	BB4_76;

BB4_75:
	sub.s32 	%r738, %r1717, %r138;
	and.b32  	%r739, %r738, -32;
	shr.u32 	%r740, %r739, 3;
	add.s32 	%r742, %r398, %r740;
	and.b32  	%r743, %r1717, 31;
	mov.u32 	%r744, 1;
	shl.b32 	%r745, %r744, %r743;
	atom.shared.or.b32 	%r746, [%r742], %r745;
	add.s32 	%r1717, %r1717, %r145;
	setp.lt.u32 	%p57, %r1717, %r139;
	@%p57 bra 	BB4_75;

BB4_76:
	sub.s32 	%r747, %r1717, %r139;
	setp.ge.s32 	%p58, %r747, %r141;
	@%p58 bra 	BB4_78;

	st.global.u32 	[%r142+135577600], %r1717;

BB4_78:
	add.s32 	%r1807, %r1807, 32;
	setp.lt.u32 	%p59, %r1807, 160;
	@%p59 bra 	BB4_73;

	mov.u32 	%r1806, %r1807;

BB4_80:
	mov.u32 	%r1804, %r1806;
	setp.lt.u32 	%p60, %r1804, 192;
	@%p60 bra 	BB4_81;
	bra.uni 	BB4_89;

BB4_81:
	shl.b32 	%r151, %r1711, 5;
	add.s32 	%r152, %r151, 262144;
	mov.u32 	%r1805, %r1804;

BB4_82:
	add.s32 	%r748, %r1805, %r19;
	shl.b32 	%r749, %r748, 2;
	ld.param.u32 	%r1686, [sieve_part_param_4];
	add.s32 	%r750, %r1686, %r749;
	ld.global.u32 	%r154, [%r750];
	ld.param.u32 	%r1665, [sieve_part_param_1];
	mad.lo.s32 	%r751, %r7, 136486920, %r1665;
	add.s32 	%r155, %r751, %r749;
	ld.global.u32 	%r156, [%r155+135577600];
	setp.eq.s32 	%p61, %r156, -1;
	@%p61 bra 	BB4_87;

	mad.lo.s32 	%r1718, %r154, %r20, %r156;
	shl.b32 	%r158, %r154, 4;
	setp.lt.u32 	%p62, %r1718, %r152;
	@%p62 bra 	BB4_84;
	bra.uni 	BB4_85;

BB4_84:
	sub.s32 	%r752, %r1718, %r151;
	and.b32  	%r753, %r752, -32;
	shr.u32 	%r754, %r753, 3;
	add.s32 	%r756, %r398, %r754;
	and.b32  	%r757, %r1718, 31;
	mov.u32 	%r758, 1;
	shl.b32 	%r759, %r758, %r757;
	atom.shared.or.b32 	%r760, [%r756], %r759;
	add.s32 	%r1718, %r1718, %r158;
	setp.lt.u32 	%p63, %r1718, %r152;
	@%p63 bra 	BB4_84;

BB4_85:
	sub.s32 	%r761, %r1718, %r152;
	setp.ge.s32 	%p64, %r761, %r154;
	@%p64 bra 	BB4_87;

	st.global.u32 	[%r155+135577600], %r1718;

BB4_87:
	add.s32 	%r1805, %r1805, 64;
	setp.lt.u32 	%p65, %r1805, 192;
	@%p65 bra 	BB4_82;

	mov.u32 	%r1804, %r1805;

BB4_89:
	mov.u32 	%r1802, %r1804;
	shl.b32 	%r164, %r1711, 5;
	add.s32 	%r165, %r164, 262144;
	setp.lt.u32 	%p66, %r1802, 256;
	@%p66 bra 	BB4_90;
	bra.uni 	BB4_98;

BB4_90:
	mov.u32 	%r1803, %r1802;

BB4_91:
	add.s32 	%r762, %r1803, %r21;
	shl.b32 	%r763, %r762, 2;
	ld.param.u32 	%r1685, [sieve_part_param_4];
	add.s32 	%r764, %r1685, %r763;
	ld.global.u32 	%r167, [%r764];
	ld.param.u32 	%r1664, [sieve_part_param_1];
	mad.lo.s32 	%r765, %r7, 136486920, %r1664;
	add.s32 	%r168, %r765, %r763;
	ld.global.u32 	%r169, [%r168+135577600];
	setp.eq.s32 	%p67, %r169, -1;
	@%p67 bra 	BB4_96;

	mad.lo.s32 	%r1719, %r167, %r22, %r169;
	shl.b32 	%r171, %r167, 3;
	setp.lt.u32 	%p68, %r1719, %r165;
	@%p68 bra 	BB4_93;
	bra.uni 	BB4_94;

BB4_93:
	sub.s32 	%r766, %r1719, %r164;
	and.b32  	%r767, %r766, -32;
	shr.u32 	%r768, %r767, 3;
	add.s32 	%r770, %r398, %r768;
	and.b32  	%r771, %r1719, 31;
	mov.u32 	%r772, 1;
	shl.b32 	%r773, %r772, %r771;
	atom.shared.or.b32 	%r774, [%r770], %r773;
	add.s32 	%r1719, %r1719, %r171;
	setp.lt.u32 	%p69, %r1719, %r165;
	@%p69 bra 	BB4_93;

BB4_94:
	sub.s32 	%r775, %r1719, %r165;
	setp.ge.s32 	%p70, %r775, %r167;
	@%p70 bra 	BB4_96;

	st.global.u32 	[%r168+135577600], %r1719;

BB4_96:
	add.s32 	%r1803, %r1803, 128;
	setp.lt.u32 	%p71, %r1803, 256;
	@%p71 bra 	BB4_91;

	mov.u32 	%r1802, %r1803;

BB4_98:
	@!%p1 bra 	BB4_100;

	st.shared.u32 	[shr_1_sem], %r1802;

BB4_100:
	bar.sync 	0;

BB4_101:
	@!%p2 bra 	BB4_103;

	mov.u32 	%r776, shr_1_sem;
	atom.shared.add.u32 	%r777, [%r776], 32;
	st.shared.u32 	[%r25], %r777;

BB4_103:
	membar.cta;
	ld.shared.u32 	%r778, [%r25];
	add.s32 	%r177, %r778, %r23;
	setp.lt.u32 	%p72, %r177, %r40;
	@%p72 bra 	BB4_248;

	bar.sync 	0;
	@!%p3 bra 	BB4_107;

	mov.u32 	%r1720, 0;
	mov.u32 	%r1824, %r4;

BB4_106:
	add.s32 	%r780, %r72, %r1720;
	ld.param.u32 	%r1663, [sieve_part_param_1];
	mad.lo.s32 	%r781, %r7, 136486920, %r1663;
	shl.b32 	%r782, %r780, 2;
	add.s32 	%r783, %r781, %r782;
	shl.b32 	%r784, %r1824, 2;
	add.s32 	%r786, %r398, %r784;
	ld.shared.u32 	%r787, [%r786];
	st.global.u32 	[%r783], %r787;
	add.s32 	%r1824, %r1824, 1024;
	setp.lt.u32 	%p73, %r1824, 8192;
	add.s32 	%r1720, %r1720, 1024;
	@%p73 bra 	BB4_106;

BB4_107:
	add.s32 	%r1711, %r1711, 8192;
	setp.lt.u32 	%p74, %r1711, 32768;
	add.s32 	%r183, %r70, 8192;
	mov.u32 	%r1710, %r183;
	@%p74 bra 	BB4_25;

	membar.gl;
	bar.sync 	0;
	@%p22 bra 	BB4_110;

	mov.u32 	%r1728, 0;
	bra.uni 	BB4_113;

BB4_110:
	mov.u32 	%r1721, 2;
	mov.u32 	%r1723, %r43;
	mov.u32 	%r1726, %r44;

BB4_111:
	mov.u32 	%r187, %r1726;
	mov.u32 	%r186, %r1723;
	ld.global.u32 	%r790, [%r187+-57348];
	and.b32  	%r791, %r790, 1431655765;
	shr.u32 	%r792, %r791, 1;
	or.b32  	%r793, %r792, %r791;
	and.b32  	%r794, %r793, 858993459;
	shr.u32 	%r795, %r794, 2;
	or.b32  	%r796, %r795, %r794;
	and.b32  	%r797, %r796, 252645135;
	shr.u32 	%r798, %r797, 4;
	or.b32  	%r799, %r798, %r797;
	shr.u32 	%r800, %r799, 8;
	and.b32  	%r801, %r800, 65280;
	and.b32  	%r802, %r799, 255;
	ld.global.u32 	%r803, [%r187+-57344];
	and.b32  	%r804, %r803, 1431655765;
	shr.u32 	%r805, %r804, 1;
	or.b32  	%r806, %r805, %r804;
	and.b32  	%r807, %r806, 858993459;
	shr.u32 	%r808, %r807, 2;
	or.b32  	%r809, %r808, %r807;
	and.b32  	%r810, %r809, 252645135;
	shr.u32 	%r811, %r810, 4;
	or.b32  	%r812, %r811, %r810;
	shr.u32 	%r813, %r812, 8;
	and.b32  	%r814, %r813, 65280;
	and.b32  	%r815, %r812, 255;
	or.b32  	%r816, %r814, %r815;
	shl.b32 	%r817, %r816, 16;
	or.b32  	%r818, %r801, %r802;
	or.b32  	%r819, %r818, %r817;
	st.global.u32 	[%r186+-28672], %r819;
	ld.global.u32 	%r820, [%r187+-49156];
	and.b32  	%r821, %r820, 1431655765;
	shr.u32 	%r822, %r821, 1;
	or.b32  	%r823, %r822, %r821;
	and.b32  	%r824, %r823, 858993459;
	shr.u32 	%r825, %r824, 2;
	or.b32  	%r826, %r825, %r824;
	and.b32  	%r827, %r826, 252645135;
	shr.u32 	%r828, %r827, 4;
	or.b32  	%r829, %r828, %r827;
	shr.u32 	%r830, %r829, 8;
	and.b32  	%r831, %r830, 65280;
	and.b32  	%r832, %r829, 255;
	ld.global.u32 	%r833, [%r187+-49152];
	and.b32  	%r834, %r833, 1431655765;
	shr.u32 	%r835, %r834, 1;
	or.b32  	%r836, %r835, %r834;
	and.b32  	%r837, %r836, 858993459;
	shr.u32 	%r838, %r837, 2;
	or.b32  	%r839, %r838, %r837;
	and.b32  	%r840, %r839, 252645135;
	shr.u32 	%r841, %r840, 4;
	or.b32  	%r842, %r841, %r840;
	shr.u32 	%r843, %r842, 8;
	and.b32  	%r844, %r843, 65280;
	and.b32  	%r845, %r842, 255;
	or.b32  	%r846, %r844, %r845;
	shl.b32 	%r847, %r846, 16;
	or.b32  	%r848, %r831, %r832;
	or.b32  	%r849, %r848, %r847;
	st.global.u32 	[%r186+-24576], %r849;
	ld.global.u32 	%r850, [%r187+-40964];
	and.b32  	%r851, %r850, 1431655765;
	shr.u32 	%r852, %r851, 1;
	or.b32  	%r853, %r852, %r851;
	and.b32  	%r854, %r853, 858993459;
	shr.u32 	%r855, %r854, 2;
	or.b32  	%r856, %r855, %r854;
	and.b32  	%r857, %r856, 252645135;
	shr.u32 	%r858, %r857, 4;
	or.b32  	%r859, %r858, %r857;
	shr.u32 	%r860, %r859, 8;
	and.b32  	%r861, %r860, 65280;
	and.b32  	%r862, %r859, 255;
	ld.global.u32 	%r863, [%r187+-40960];
	and.b32  	%r864, %r863, 1431655765;
	shr.u32 	%r865, %r864, 1;
	or.b32  	%r866, %r865, %r864;
	and.b32  	%r867, %r866, 858993459;
	shr.u32 	%r868, %r867, 2;
	or.b32  	%r869, %r868, %r867;
	and.b32  	%r870, %r869, 252645135;
	shr.u32 	%r871, %r870, 4;
	or.b32  	%r872, %r871, %r870;
	shr.u32 	%r873, %r872, 8;
	and.b32  	%r874, %r873, 65280;
	and.b32  	%r875, %r872, 255;
	or.b32  	%r876, %r874, %r875;
	shl.b32 	%r877, %r876, 16;
	or.b32  	%r878, %r861, %r862;
	or.b32  	%r879, %r878, %r877;
	st.global.u32 	[%r186+-20480], %r879;
	ld.global.u32 	%r880, [%r187+-32772];
	and.b32  	%r881, %r880, 1431655765;
	shr.u32 	%r882, %r881, 1;
	or.b32  	%r883, %r882, %r881;
	and.b32  	%r884, %r883, 858993459;
	shr.u32 	%r885, %r884, 2;
	or.b32  	%r886, %r885, %r884;
	and.b32  	%r887, %r886, 252645135;
	shr.u32 	%r888, %r887, 4;
	or.b32  	%r889, %r888, %r887;
	shr.u32 	%r890, %r889, 8;
	and.b32  	%r891, %r890, 65280;
	and.b32  	%r892, %r889, 255;
	ld.global.u32 	%r893, [%r187+-32768];
	and.b32  	%r894, %r893, 1431655765;
	shr.u32 	%r895, %r894, 1;
	or.b32  	%r896, %r895, %r894;
	and.b32  	%r897, %r896, 858993459;
	shr.u32 	%r898, %r897, 2;
	or.b32  	%r899, %r898, %r897;
	and.b32  	%r900, %r899, 252645135;
	shr.u32 	%r901, %r900, 4;
	or.b32  	%r902, %r901, %r900;
	shr.u32 	%r903, %r902, 8;
	and.b32  	%r904, %r903, 65280;
	and.b32  	%r905, %r902, 255;
	or.b32  	%r906, %r904, %r905;
	shl.b32 	%r907, %r906, 16;
	or.b32  	%r908, %r891, %r892;
	or.b32  	%r909, %r908, %r907;
	st.global.u32 	[%r186+-16384], %r909;
	ld.global.u32 	%r910, [%r187+-24580];
	and.b32  	%r911, %r910, 1431655765;
	shr.u32 	%r912, %r911, 1;
	or.b32  	%r913, %r912, %r911;
	and.b32  	%r914, %r913, 858993459;
	shr.u32 	%r915, %r914, 2;
	or.b32  	%r916, %r915, %r914;
	and.b32  	%r917, %r916, 252645135;
	shr.u32 	%r918, %r917, 4;
	or.b32  	%r919, %r918, %r917;
	shr.u32 	%r920, %r919, 8;
	and.b32  	%r921, %r920, 65280;
	and.b32  	%r922, %r919, 255;
	ld.global.u32 	%r923, [%r187+-24576];
	and.b32  	%r924, %r923, 1431655765;
	shr.u32 	%r925, %r924, 1;
	or.b32  	%r926, %r925, %r924;
	and.b32  	%r927, %r926, 858993459;
	shr.u32 	%r928, %r927, 2;
	or.b32  	%r929, %r928, %r927;
	and.b32  	%r930, %r929, 252645135;
	shr.u32 	%r931, %r930, 4;
	or.b32  	%r932, %r931, %r930;
	shr.u32 	%r933, %r932, 8;
	and.b32  	%r934, %r933, 65280;
	and.b32  	%r935, %r932, 255;
	or.b32  	%r936, %r934, %r935;
	shl.b32 	%r937, %r936, 16;
	or.b32  	%r938, %r921, %r922;
	or.b32  	%r939, %r938, %r937;
	st.global.u32 	[%r186+-12288], %r939;
	ld.global.u32 	%r940, [%r187+-16388];
	and.b32  	%r941, %r940, 1431655765;
	shr.u32 	%r942, %r941, 1;
	or.b32  	%r943, %r942, %r941;
	and.b32  	%r944, %r943, 858993459;
	shr.u32 	%r945, %r944, 2;
	or.b32  	%r946, %r945, %r944;
	and.b32  	%r947, %r946, 252645135;
	shr.u32 	%r948, %r947, 4;
	or.b32  	%r949, %r948, %r947;
	shr.u32 	%r950, %r949, 8;
	and.b32  	%r951, %r950, 65280;
	and.b32  	%r952, %r949, 255;
	ld.global.u32 	%r953, [%r187+-16384];
	and.b32  	%r954, %r953, 1431655765;
	shr.u32 	%r955, %r954, 1;
	or.b32  	%r956, %r955, %r954;
	and.b32  	%r957, %r956, 858993459;
	shr.u32 	%r958, %r957, 2;
	or.b32  	%r959, %r958, %r957;
	and.b32  	%r960, %r959, 252645135;
	shr.u32 	%r961, %r960, 4;
	or.b32  	%r962, %r961, %r960;
	shr.u32 	%r963, %r962, 8;
	and.b32  	%r964, %r963, 65280;
	and.b32  	%r965, %r962, 255;
	or.b32  	%r966, %r964, %r965;
	shl.b32 	%r967, %r966, 16;
	or.b32  	%r968, %r951, %r952;
	or.b32  	%r969, %r968, %r967;
	st.global.u32 	[%r186+-8192], %r969;
	ld.global.u32 	%r970, [%r187+-8196];
	and.b32  	%r971, %r970, 1431655765;
	shr.u32 	%r972, %r971, 1;
	or.b32  	%r973, %r972, %r971;
	and.b32  	%r974, %r973, 858993459;
	shr.u32 	%r975, %r974, 2;
	or.b32  	%r976, %r975, %r974;
	and.b32  	%r977, %r976, 252645135;
	shr.u32 	%r978, %r977, 4;
	or.b32  	%r979, %r978, %r977;
	shr.u32 	%r980, %r979, 8;
	and.b32  	%r981, %r980, 65280;
	and.b32  	%r982, %r979, 255;
	ld.global.u32 	%r983, [%r187+-8192];
	and.b32  	%r984, %r983, 1431655765;
	shr.u32 	%r985, %r984, 1;
	or.b32  	%r986, %r985, %r984;
	and.b32  	%r987, %r986, 858993459;
	shr.u32 	%r988, %r987, 2;
	or.b32  	%r989, %r988, %r987;
	and.b32  	%r990, %r989, 252645135;
	shr.u32 	%r991, %r990, 4;
	or.b32  	%r992, %r991, %r990;
	shr.u32 	%r993, %r992, 8;
	and.b32  	%r994, %r993, 65280;
	and.b32  	%r995, %r992, 255;
	or.b32  	%r996, %r994, %r995;
	shl.b32 	%r997, %r996, 16;
	or.b32  	%r998, %r981, %r982;
	or.b32  	%r999, %r998, %r997;
	st.global.u32 	[%r186+-4096], %r999;
	ld.global.u32 	%r1000, [%r187+-4];
	and.b32  	%r1001, %r1000, 1431655765;
	shr.u32 	%r1002, %r1001, 1;
	or.b32  	%r1003, %r1002, %r1001;
	and.b32  	%r1004, %r1003, 858993459;
	shr.u32 	%r1005, %r1004, 2;
	or.b32  	%r1006, %r1005, %r1004;
	and.b32  	%r1007, %r1006, 252645135;
	shr.u32 	%r1008, %r1007, 4;
	or.b32  	%r1009, %r1008, %r1007;
	shr.u32 	%r1010, %r1009, 8;
	and.b32  	%r1011, %r1010, 65280;
	and.b32  	%r1012, %r1009, 255;
	ld.global.u32 	%r1013, [%r187];
	and.b32  	%r1014, %r1013, 1431655765;
	shr.u32 	%r1015, %r1014, 1;
	or.b32  	%r1016, %r1015, %r1014;
	and.b32  	%r1017, %r1016, 858993459;
	shr.u32 	%r1018, %r1017, 2;
	or.b32  	%r1019, %r1018, %r1017;
	and.b32  	%r1020, %r1019, 252645135;
	shr.u32 	%r1021, %r1020, 4;
	or.b32  	%r1022, %r1021, %r1020;
	shr.u32 	%r1023, %r1022, 8;
	and.b32  	%r1024, %r1023, 65280;
	and.b32  	%r1025, %r1022, 255;
	or.b32  	%r1026, %r1024, %r1025;
	shl.b32 	%r1027, %r1026, 16;
	or.b32  	%r1028, %r1011, %r1012;
	or.b32  	%r1029, %r1028, %r1027;
	st.global.u32 	[%r186], %r1029;
	add.s32 	%r188, %r187, 65536;
	add.s32 	%r189, %r186, 32768;
	add.s32 	%r1721, %r1721, -1;
	setp.ne.s32 	%p75, %r1721, 0;
	mov.u32 	%r1723, %r189;
	mov.u32 	%r1726, %r188;
	@%p75 bra 	BB4_111;

	mov.u32 	%r1728, 16384;

BB4_113:
	selp.b32 	%r1730, 16384, %r1728, %p24;
	add.s32 	%r193, %r1730, %r663;
	mov.u32 	%r1031, 0;
	mov.u32 	%r1729, %r1031;

BB4_114:
	mov.u32 	%r194, %r1729;
	add.s32 	%r196, %r193, %r194;
	st.shared.u32 	[%r26], %r1031;
	st.shared.u32 	[%r26+4096], %r1031;
	st.shared.u32 	[%r26+8192], %r1031;
	st.shared.u32 	[%r26+12288], %r1031;
	st.shared.u32 	[%r26+16384], %r1031;
	st.shared.u32 	[%r26+20480], %r1031;
	st.shared.u32 	[%r26+24576], %r1031;
	st.shared.u32 	[%r26+28672], %r1031;
	bar.sync 	0;
	@%p4 bra 	BB4_116;

	mov.u32 	%r1800, %r37;
	bra.uni 	BB4_124;

BB4_116:
	shl.b32 	%r197, %r1730, 5;
	add.s32 	%r198, %r197, 262144;
	mov.u32 	%r1801, %r37;

BB4_117:
	shl.b32 	%r1033, %r1801, 2;
	ld.param.u32 	%r1684, [sieve_part_param_4];
	add.s32 	%r1034, %r1684, %r1033;
	ld.global.u32 	%r200, [%r1034];
	ld.param.u32 	%r1662, [sieve_part_param_1];
	mad.lo.s32 	%r1035, %r7, 136486920, %r1662;
	add.s32 	%r201, %r1035, %r1033;
	ld.global.u32 	%r202, [%r201+135639040];
	setp.eq.s32 	%p76, %r202, -1;
	@%p76 bra 	BB4_122;

	mad.lo.s32 	%r1731, %r200, %r388, %r202;
	shl.b32 	%r204, %r200, 10;
	setp.lt.u32 	%p77, %r1731, %r198;
	@%p77 bra 	BB4_119;
	bra.uni 	BB4_120;

BB4_119:
	sub.s32 	%r1036, %r1731, %r197;
	and.b32  	%r1037, %r1036, -32;
	shr.u32 	%r1038, %r1037, 3;
	add.s32 	%r1040, %r398, %r1038;
	and.b32  	%r1041, %r1731, 31;
	mov.u32 	%r1042, 1;
	shl.b32 	%r1043, %r1042, %r1041;
	atom.shared.or.b32 	%r1044, [%r1040], %r1043;
	add.s32 	%r1731, %r1731, %r204;
	setp.lt.u32 	%p78, %r1731, %r198;
	@%p78 bra 	BB4_119;

BB4_120:
	sub.s32 	%r1045, %r1731, %r198;
	setp.ge.s32 	%p79, %r1045, %r200;
	@%p79 bra 	BB4_122;

	st.global.u32 	[%r201+135639040], %r1731;

BB4_122:
	add.s32 	%r1801, %r1801, 1;
	setp.lt.u32 	%p80, %r1801, 4;
	@%p80 bra 	BB4_117;

	mov.u32 	%r1760, %r1801;
	mov.u32 	%r1800, %r1760;

BB4_124:
	mov.u32 	%r1758, %r1800;
	mov.u32 	%r1798, %r1758;
	setp.lt.u32 	%p81, %r1798, 12;
	@%p81 bra 	BB4_125;
	bra.uni 	BB4_133;

BB4_125:
	shl.b32 	%r210, %r1730, 5;
	add.s32 	%r211, %r210, 262144;
	mov.u32 	%r1799, %r1798;

BB4_126:
	add.s32 	%r1046, %r1799, %r11;
	shl.b32 	%r1047, %r1046, 2;
	ld.param.u32 	%r1683, [sieve_part_param_4];
	add.s32 	%r1048, %r1683, %r1047;
	ld.global.u32 	%r213, [%r1048];
	ld.param.u32 	%r1661, [sieve_part_param_1];
	mad.lo.s32 	%r1049, %r7, 136486920, %r1661;
	add.s32 	%r214, %r1049, %r1047;
	ld.global.u32 	%r215, [%r214+135639040];
	setp.eq.s32 	%p82, %r215, -1;
	@%p82 bra 	BB4_131;

	mad.lo.s32 	%r1732, %r213, %r12, %r215;
	shl.b32 	%r217, %r213, 9;
	setp.lt.u32 	%p83, %r1732, %r211;
	@%p83 bra 	BB4_128;
	bra.uni 	BB4_129;

BB4_128:
	sub.s32 	%r1050, %r1732, %r210;
	and.b32  	%r1051, %r1050, -32;
	shr.u32 	%r1052, %r1051, 3;
	add.s32 	%r1054, %r398, %r1052;
	and.b32  	%r1055, %r1732, 31;
	mov.u32 	%r1056, 1;
	shl.b32 	%r1057, %r1056, %r1055;
	atom.shared.or.b32 	%r1058, [%r1054], %r1057;
	add.s32 	%r1732, %r1732, %r217;
	setp.lt.u32 	%p84, %r1732, %r211;
	@%p84 bra 	BB4_128;

BB4_129:
	sub.s32 	%r1059, %r1732, %r211;
	setp.ge.s32 	%p85, %r1059, %r213;
	@%p85 bra 	BB4_131;

	st.global.u32 	[%r214+135639040], %r1732;

BB4_131:
	add.s32 	%r1799, %r1799, 2;
	setp.lt.u32 	%p86, %r1799, 12;
	@%p86 bra 	BB4_126;

	mov.u32 	%r1798, %r1799;

BB4_133:
	mov.u32 	%r1796, %r1798;
	setp.lt.u32 	%p87, %r1796, 32;
	@%p87 bra 	BB4_134;
	bra.uni 	BB4_142;

BB4_134:
	shl.b32 	%r223, %r1730, 5;
	add.s32 	%r224, %r223, 262144;
	mov.u32 	%r1797, %r1796;

BB4_135:
	add.s32 	%r1060, %r1797, %r13;
	shl.b32 	%r1061, %r1060, 2;
	ld.param.u32 	%r1682, [sieve_part_param_4];
	add.s32 	%r1062, %r1682, %r1061;
	ld.global.u32 	%r226, [%r1062];
	ld.param.u32 	%r1660, [sieve_part_param_1];
	mad.lo.s32 	%r1063, %r7, 136486920, %r1660;
	add.s32 	%r227, %r1063, %r1061;
	ld.global.u32 	%r228, [%r227+135639040];
	setp.eq.s32 	%p88, %r228, -1;
	@%p88 bra 	BB4_140;

	mad.lo.s32 	%r1733, %r226, %r14, %r228;
	shl.b32 	%r230, %r226, 8;
	setp.lt.u32 	%p89, %r1733, %r224;
	@%p89 bra 	BB4_137;
	bra.uni 	BB4_138;

BB4_137:
	sub.s32 	%r1064, %r1733, %r223;
	and.b32  	%r1065, %r1064, -32;
	shr.u32 	%r1066, %r1065, 3;
	add.s32 	%r1068, %r398, %r1066;
	and.b32  	%r1069, %r1733, 31;
	mov.u32 	%r1070, 1;
	shl.b32 	%r1071, %r1070, %r1069;
	atom.shared.or.b32 	%r1072, [%r1068], %r1071;
	add.s32 	%r1733, %r1733, %r230;
	setp.lt.u32 	%p90, %r1733, %r224;
	@%p90 bra 	BB4_137;

BB4_138:
	sub.s32 	%r1073, %r1733, %r224;
	setp.ge.s32 	%p91, %r1073, %r226;
	@%p91 bra 	BB4_140;

	st.global.u32 	[%r227+135639040], %r1733;

BB4_140:
	add.s32 	%r1797, %r1797, 4;
	setp.lt.u32 	%p92, %r1797, 32;
	@%p92 bra 	BB4_135;

	mov.u32 	%r1796, %r1797;

BB4_142:
	mov.u32 	%r1794, %r1796;
	setp.lt.u32 	%p93, %r1794, 64;
	@%p93 bra 	BB4_143;
	bra.uni 	BB4_151;

BB4_143:
	shl.b32 	%r236, %r1730, 5;
	add.s32 	%r237, %r236, 262144;
	mov.u32 	%r1795, %r1794;

BB4_144:
	add.s32 	%r1074, %r1795, %r15;
	shl.b32 	%r1075, %r1074, 2;
	ld.param.u32 	%r1681, [sieve_part_param_4];
	add.s32 	%r1076, %r1681, %r1075;
	ld.global.u32 	%r239, [%r1076];
	ld.param.u32 	%r1659, [sieve_part_param_1];
	mad.lo.s32 	%r1077, %r7, 136486920, %r1659;
	add.s32 	%r240, %r1077, %r1075;
	ld.global.u32 	%r241, [%r240+135639040];
	setp.eq.s32 	%p94, %r241, -1;
	@%p94 bra 	BB4_149;

	mad.lo.s32 	%r1734, %r239, %r16, %r241;
	shl.b32 	%r243, %r239, 7;
	setp.lt.u32 	%p95, %r1734, %r237;
	@%p95 bra 	BB4_146;
	bra.uni 	BB4_147;

BB4_146:
	sub.s32 	%r1078, %r1734, %r236;
	and.b32  	%r1079, %r1078, -32;
	shr.u32 	%r1080, %r1079, 3;
	add.s32 	%r1082, %r398, %r1080;
	and.b32  	%r1083, %r1734, 31;
	mov.u32 	%r1084, 1;
	shl.b32 	%r1085, %r1084, %r1083;
	atom.shared.or.b32 	%r1086, [%r1082], %r1085;
	add.s32 	%r1734, %r1734, %r243;
	setp.lt.u32 	%p96, %r1734, %r237;
	@%p96 bra 	BB4_146;

BB4_147:
	sub.s32 	%r1087, %r1734, %r237;
	setp.ge.s32 	%p97, %r1087, %r239;
	@%p97 bra 	BB4_149;

	st.global.u32 	[%r240+135639040], %r1734;

BB4_149:
	add.s32 	%r1795, %r1795, 8;
	setp.lt.u32 	%p98, %r1795, 64;
	@%p98 bra 	BB4_144;

	mov.u32 	%r1794, %r1795;

BB4_151:
	mov.u32 	%r1792, %r1794;
	setp.lt.u32 	%p99, %r1792, 128;
	@%p99 bra 	BB4_152;
	bra.uni 	BB4_160;

BB4_152:
	shl.b32 	%r249, %r1730, 5;
	add.s32 	%r250, %r249, 262144;
	mov.u32 	%r1793, %r1792;

BB4_153:
	add.s32 	%r1088, %r1793, %r17;
	shl.b32 	%r1089, %r1088, 2;
	ld.param.u32 	%r1680, [sieve_part_param_4];
	add.s32 	%r1090, %r1680, %r1089;
	ld.global.u32 	%r252, [%r1090];
	ld.param.u32 	%r1658, [sieve_part_param_1];
	mad.lo.s32 	%r1091, %r7, 136486920, %r1658;
	add.s32 	%r253, %r1091, %r1089;
	ld.global.u32 	%r254, [%r253+135639040];
	setp.eq.s32 	%p100, %r254, -1;
	@%p100 bra 	BB4_158;

	mad.lo.s32 	%r1735, %r252, %r18, %r254;
	shl.b32 	%r256, %r252, 6;
	setp.lt.u32 	%p101, %r1735, %r250;
	@%p101 bra 	BB4_155;
	bra.uni 	BB4_156;

BB4_155:
	sub.s32 	%r1092, %r1735, %r249;
	and.b32  	%r1093, %r1092, -32;
	shr.u32 	%r1094, %r1093, 3;
	add.s32 	%r1096, %r398, %r1094;
	and.b32  	%r1097, %r1735, 31;
	mov.u32 	%r1098, 1;
	shl.b32 	%r1099, %r1098, %r1097;
	atom.shared.or.b32 	%r1100, [%r1096], %r1099;
	add.s32 	%r1735, %r1735, %r256;
	setp.lt.u32 	%p102, %r1735, %r250;
	@%p102 bra 	BB4_155;

BB4_156:
	sub.s32 	%r1101, %r1735, %r250;
	setp.ge.s32 	%p103, %r1101, %r252;
	@%p103 bra 	BB4_158;

	st.global.u32 	[%r253+135639040], %r1735;

BB4_158:
	add.s32 	%r1793, %r1793, 16;
	setp.lt.u32 	%p104, %r1793, 128;
	@%p104 bra 	BB4_153;

	mov.u32 	%r1792, %r1793;

BB4_160:
	mov.u32 	%r1790, %r1792;
	setp.lt.u32 	%p105, %r1790, 160;
	@%p105 bra 	BB4_161;
	bra.uni 	BB4_169;

BB4_161:
	shl.b32 	%r262, %r1730, 5;
	add.s32 	%r263, %r262, 262144;
	mov.u32 	%r1791, %r1790;

BB4_162:
	add.s32 	%r1102, %r1791, %r24;
	shl.b32 	%r1103, %r1102, 2;
	ld.param.u32 	%r1679, [sieve_part_param_4];
	add.s32 	%r1104, %r1679, %r1103;
	ld.global.u32 	%r265, [%r1104];
	ld.param.u32 	%r1657, [sieve_part_param_1];
	mad.lo.s32 	%r1105, %r7, 136486920, %r1657;
	add.s32 	%r266, %r1105, %r1103;
	ld.global.u32 	%r267, [%r266+135639040];
	setp.eq.s32 	%p106, %r267, -1;
	@%p106 bra 	BB4_167;

	mad.lo.s32 	%r1736, %r265, %r23, %r267;
	shl.b32 	%r269, %r265, 5;
	setp.lt.u32 	%p107, %r1736, %r263;
	@%p107 bra 	BB4_164;
	bra.uni 	BB4_165;

BB4_164:
	sub.s32 	%r1106, %r1736, %r262;
	and.b32  	%r1107, %r1106, -32;
	shr.u32 	%r1108, %r1107, 3;
	add.s32 	%r1110, %r398, %r1108;
	and.b32  	%r1111, %r1736, 31;
	mov.u32 	%r1112, 1;
	shl.b32 	%r1113, %r1112, %r1111;
	atom.shared.or.b32 	%r1114, [%r1110], %r1113;
	add.s32 	%r1736, %r1736, %r269;
	setp.lt.u32 	%p108, %r1736, %r263;
	@%p108 bra 	BB4_164;

BB4_165:
	sub.s32 	%r1115, %r1736, %r263;
	setp.ge.s32 	%p109, %r1115, %r265;
	@%p109 bra 	BB4_167;

	st.global.u32 	[%r266+135639040], %r1736;

BB4_167:
	add.s32 	%r1791, %r1791, 32;
	setp.lt.u32 	%p110, %r1791, 160;
	@%p110 bra 	BB4_162;

	mov.u32 	%r1790, %r1791;

BB4_169:
	mov.u32 	%r1788, %r1790;
	setp.lt.u32 	%p111, %r1788, 192;
	@%p111 bra 	BB4_170;
	bra.uni 	BB4_178;

BB4_170:
	shl.b32 	%r275, %r1730, 5;
	add.s32 	%r276, %r275, 262144;
	mov.u32 	%r1789, %r1788;

BB4_171:
	add.s32 	%r1116, %r1789, %r19;
	shl.b32 	%r1117, %r1116, 2;
	ld.param.u32 	%r1678, [sieve_part_param_4];
	add.s32 	%r1118, %r1678, %r1117;
	ld.global.u32 	%r278, [%r1118];
	ld.param.u32 	%r1656, [sieve_part_param_1];
	mad.lo.s32 	%r1119, %r7, 136486920, %r1656;
	add.s32 	%r279, %r1119, %r1117;
	ld.global.u32 	%r280, [%r279+135639040];
	setp.eq.s32 	%p112, %r280, -1;
	@%p112 bra 	BB4_176;

	mad.lo.s32 	%r1737, %r278, %r20, %r280;
	shl.b32 	%r282, %r278, 4;
	setp.lt.u32 	%p113, %r1737, %r276;
	@%p113 bra 	BB4_173;
	bra.uni 	BB4_174;

BB4_173:
	sub.s32 	%r1120, %r1737, %r275;
	and.b32  	%r1121, %r1120, -32;
	shr.u32 	%r1122, %r1121, 3;
	add.s32 	%r1124, %r398, %r1122;
	and.b32  	%r1125, %r1737, 31;
	mov.u32 	%r1126, 1;
	shl.b32 	%r1127, %r1126, %r1125;
	atom.shared.or.b32 	%r1128, [%r1124], %r1127;
	add.s32 	%r1737, %r1737, %r282;
	setp.lt.u32 	%p114, %r1737, %r276;
	@%p114 bra 	BB4_173;

BB4_174:
	sub.s32 	%r1129, %r1737, %r276;
	setp.ge.s32 	%p115, %r1129, %r278;
	@%p115 bra 	BB4_176;

	st.global.u32 	[%r279+135639040], %r1737;

BB4_176:
	add.s32 	%r1789, %r1789, 64;
	setp.lt.u32 	%p116, %r1789, 192;
	@%p116 bra 	BB4_171;

	mov.u32 	%r1788, %r1789;

BB4_178:
	mov.u32 	%r1786, %r1788;
	shl.b32 	%r288, %r1730, 5;
	add.s32 	%r289, %r288, 262144;
	setp.lt.u32 	%p117, %r1786, 256;
	@%p117 bra 	BB4_179;
	bra.uni 	BB4_187;

BB4_179:
	mov.u32 	%r1787, %r1786;

BB4_180:
	add.s32 	%r1130, %r1787, %r21;
	shl.b32 	%r1131, %r1130, 2;
	ld.param.u32 	%r1677, [sieve_part_param_4];
	add.s32 	%r1132, %r1677, %r1131;
	ld.global.u32 	%r291, [%r1132];
	ld.param.u32 	%r1655, [sieve_part_param_1];
	mad.lo.s32 	%r1133, %r7, 136486920, %r1655;
	add.s32 	%r292, %r1133, %r1131;
	ld.global.u32 	%r293, [%r292+135639040];
	setp.eq.s32 	%p118, %r293, -1;
	@%p118 bra 	BB4_185;

	mad.lo.s32 	%r1738, %r291, %r22, %r293;
	shl.b32 	%r295, %r291, 3;
	setp.lt.u32 	%p119, %r1738, %r289;
	@%p119 bra 	BB4_182;
	bra.uni 	BB4_183;

BB4_182:
	sub.s32 	%r1134, %r1738, %r288;
	and.b32  	%r1135, %r1134, -32;
	shr.u32 	%r1136, %r1135, 3;
	add.s32 	%r1138, %r398, %r1136;
	and.b32  	%r1139, %r1738, 31;
	mov.u32 	%r1140, 1;
	shl.b32 	%r1141, %r1140, %r1139;
	atom.shared.or.b32 	%r1142, [%r1138], %r1141;
	add.s32 	%r1738, %r1738, %r295;
	setp.lt.u32 	%p120, %r1738, %r289;
	@%p120 bra 	BB4_182;

BB4_183:
	sub.s32 	%r1143, %r1738, %r289;
	setp.ge.s32 	%p121, %r1143, %r291;
	@%p121 bra 	BB4_185;

	st.global.u32 	[%r292+135639040], %r1738;

BB4_185:
	add.s32 	%r1787, %r1787, 128;
	setp.lt.u32 	%p122, %r1787, 256;
	@%p122 bra 	BB4_180;

	mov.u32 	%r1786, %r1787;

BB4_187:
	@!%p1 bra 	BB4_189;

	st.shared.u32 	[shr_1_sem], %r1786;

BB4_189:
	bar.sync 	0;

BB4_190:
	@!%p2 bra 	BB4_192;

	mov.u32 	%r1144, shr_1_sem;
	atom.shared.add.u32 	%r1145, [%r1144], 32;
	st.shared.u32 	[%r25], %r1145;

BB4_192:
	membar.cta;
	ld.shared.u32 	%r1146, [%r25];
	add.s32 	%r301, %r1146, %r23;
	setp.lt.u32 	%p123, %r301, %r40;
	@%p123 bra 	BB4_244;

	bar.sync 	0;
	@!%p3 bra 	BB4_196;

	mov.u32 	%r1818, 0;
	mov.u32 	%r1823, %r4;

BB4_195:
	add.s32 	%r1148, %r196, %r1818;
	ld.param.u32 	%r1654, [sieve_part_param_1];
	mad.lo.s32 	%r1149, %r7, 136486920, %r1654;
	shl.b32 	%r1150, %r1148, 2;
	shl.b32 	%r1151, %r1823, 2;
	add.s32 	%r1153, %r398, %r1151;
	ld.shared.u32 	%r1154, [%r1153];
	add.s32 	%r1155, %r1149, %r1150;
	st.global.u32 	[%r1155+2621440], %r1154;
	add.s32 	%r1823, %r1823, 1024;
	setp.lt.u32 	%p124, %r1823, 8192;
	add.s32 	%r1818, %r1818, 1024;
	@%p124 bra 	BB4_195;

BB4_196:
	add.s32 	%r1730, %r1730, 8192;
	setp.lt.u32 	%p125, %r1730, 32768;
	add.s32 	%r307, %r194, 8192;
	add.s32 	%r308, %r388, 16384;
	mov.u32 	%r1729, %r307;
	@%p125 bra 	BB4_114;

	add.s32 	%r1694, %r1694, 1;
	add.s32 	%r310, %r44, 131072;
	add.s32 	%r311, %r43, 131072;
	add.s32 	%r312, %r42, 131072;
	add.s32 	%r313, %r41, 131072;
	setp.lt.u32 	%p10, %r388, 16384;
	setp.lt.u32 	%p11, %r308, 32768;
	setp.ne.s32 	%p126, %r1694, 20;
	mov.u32 	%r1705, %r313;
	mov.u32 	%r1708, %r312;
	mov.u32 	%r1724, %r311;
	mov.u32 	%r1727, %r310;
	@%p126 bra 	BB4_5;

	membar.gl;
	bar.sync 	0;
	@!%p10 bra 	BB4_201;

	mov.u32 	%r1819, 0;
	mov.u32 	%r1822, %r4;

BB4_200:
	mov.u32 	%r316, %r1822;
	add.s32 	%r1157, %r388, %r1819;
	ld.param.u32 	%r1653, [sieve_part_param_1];
	mad.lo.s32 	%r1158, %r7, 136486920, %r1653;
	shl.b32 	%r1159, %r1157, 2;
	add.s32 	%r1160, %r1158, %r1159;
	ld.global.u32 	%r1161, [%r1160+2752512];
	ld.global.u32 	%r1162, [%r1160+2621440];
	or.b32  	%r1163, %r1161, %r1162;
	ld.global.u32 	%r1164, [%r1160+2883584];
	or.b32  	%r1165, %r1164, %r1163;
	ld.global.u32 	%r1166, [%r1160+3014656];
	or.b32  	%r1167, %r1166, %r1165;
	ld.global.u32 	%r1168, [%r1160+3145728];
	or.b32  	%r1169, %r1168, %r1167;
	ld.global.u32 	%r1170, [%r1160+131072];
	ld.global.u32 	%r1171, [%r1160];
	or.b32  	%r1172, %r1170, %r1171;
	ld.global.u32 	%r1173, [%r1160+262144];
	or.b32  	%r1174, %r1173, %r1172;
	ld.global.u32 	%r1175, [%r1160+393216];
	or.b32  	%r1176, %r1175, %r1174;
	ld.global.u32 	%r1177, [%r1160+524288];
	or.b32  	%r1178, %r1177, %r1176;
	or.b32  	%r1179, %r1178, %r1169;
	st.global.u32 	[%r1160+5242880], %r1179;
	ld.global.u32 	%r1180, [%r1160+655360];
	or.b32  	%r1181, %r1180, %r1178;
	ld.global.u32 	%r1182, [%r1160+786432];
	or.b32  	%r1183, %r1182, %r1181;
	ld.global.u32 	%r1184, [%r1160+917504];
	or.b32  	%r1185, %r1184, %r1183;
	ld.global.u32 	%r1186, [%r1160+1048576];
	or.b32  	%r1187, %r1186, %r1185;
	ld.global.u32 	%r1188, [%r1160+1179648];
	or.b32  	%r1189, %r1188, %r1187;
	st.global.u32 	[%r1160+6684672], %r1189;
	ld.global.u32 	%r1190, [%r1160+3276800];
	or.b32  	%r1191, %r1190, %r1169;
	ld.global.u32 	%r1192, [%r1160+3407872];
	or.b32  	%r1193, %r1192, %r1191;
	ld.global.u32 	%r1194, [%r1160+3538944];
	or.b32  	%r1195, %r1194, %r1193;
	ld.global.u32 	%r1196, [%r1160+3670016];
	or.b32  	%r1197, %r1196, %r1195;
	ld.global.u32 	%r1198, [%r1160+3801088];
	or.b32  	%r1199, %r1198, %r1197;
	st.global.u32 	[%r1160+8126464], %r1199;
	add.s32 	%r317, %r316, 1024;
	setp.lt.u32 	%p127, %r317, 16384;
	add.s32 	%r1819, %r1819, 1024;
	mov.u32 	%r1822, %r317;
	@%p127 bra 	BB4_200;

BB4_201:
	@!%p11 bra 	BB4_204;

	mov.u32 	%r1825, %r308;

BB4_203:
	mov.u32 	%r320, %r1825;
	ld.param.u32 	%r1652, [sieve_part_param_1];
	mad.lo.s32 	%r1200, %r7, 136486920, %r1652;
	shl.b32 	%r1201, %r320, 2;
	add.s32 	%r1202, %r1200, %r1201;
	ld.global.u32 	%r1203, [%r1202+1310720];
	ld.global.u32 	%r1204, [%r1202+1441792];
	ld.global.u32 	%r1205, [%r1202+1572864];
	ld.global.u32 	%r1206, [%r1202+1703936];
	ld.global.u32 	%r1207, [%r1202+1835008];
	ld.global.u32 	%r1208, [%r1202+1966080];
	ld.global.u32 	%r1209, [%r1202+2097152];
	ld.global.u32 	%r1210, [%r1202+2228224];
	ld.global.u32 	%r1211, [%r1202+2359296];
	ld.global.u32 	%r1212, [%r1202+2490368];
	ld.global.u32 	%r1213, [%r1202+2621440];
	ld.global.u32 	%r1214, [%r1202+2752512];
	ld.global.u32 	%r1215, [%r1202+2883584];
	ld.global.u32 	%r1216, [%r1202+3014656];
	ld.global.u32 	%r1217, [%r1202+3145728];
	ld.global.u32 	%r1218, [%r1202+3276800];
	ld.global.u32 	%r1219, [%r1202+3407872];
	ld.global.u32 	%r1220, [%r1202+3538944];
	ld.global.u32 	%r1221, [%r1202+3670016];
	ld.global.u32 	%r1222, [%r1202+3801088];
	ld.global.u32 	%r1223, [%r1202+3932160];
	ld.global.u32 	%r1224, [%r1202+4063232];
	ld.global.u32 	%r1225, [%r1202+4194304];
	ld.global.u32 	%r1226, [%r1202+4325376];
	ld.global.u32 	%r1227, [%r1202+4456448];
	ld.global.u32 	%r1228, [%r1202+4587520];
	ld.global.u32 	%r1229, [%r1202+4718592];
	ld.global.u32 	%r1230, [%r1202+4849664];
	ld.global.u32 	%r1231, [%r1202+4980736];
	ld.global.u32 	%r1232, [%r1202+5111808];
	ld.global.u32 	%r1233, [%r1202+131072];
	ld.global.u32 	%r1234, [%r1202];
	or.b32  	%r1235, %r1233, %r1234;
	ld.global.u32 	%r1236, [%r1202+262144];
	or.b32  	%r1237, %r1235, %r1236;
	ld.global.u32 	%r1238, [%r1202+393216];
	or.b32  	%r1239, %r1237, %r1238;
	ld.global.u32 	%r1240, [%r1202+524288];
	or.b32  	%r1241, %r1239, %r1240;
	ld.global.u32 	%r1242, [%r1202+655360];
	or.b32  	%r1243, %r1241, %r1242;
	ld.global.u32 	%r1244, [%r1202+786432];
	or.b32  	%r1245, %r1243, %r1244;
	ld.global.u32 	%r1246, [%r1202+917504];
	or.b32  	%r1247, %r1245, %r1246;
	ld.global.u32 	%r1248, [%r1202+1048576];
	or.b32  	%r1249, %r1247, %r1248;
	ld.global.u32 	%r1250, [%r1202+1179648];
	or.b32  	%r1251, %r1249, %r1250;
	st.global.u32 	[%r1202+6684672], %r1251;
	or.b32  	%r1252, %r1214, %r1213;
	or.b32  	%r1253, %r1252, %r1215;
	or.b32  	%r1254, %r1253, %r1216;
	or.b32  	%r1255, %r1254, %r1217;
	or.b32  	%r1256, %r1255, %r1218;
	or.b32  	%r1257, %r1256, %r1219;
	or.b32  	%r1258, %r1257, %r1220;
	or.b32  	%r1259, %r1258, %r1221;
	or.b32  	%r1260, %r1259, %r1222;
	st.global.u32 	[%r1202+8126464], %r1260;
	or.b32  	%r1261, %r1241, %r1213;
	or.b32  	%r1262, %r1261, %r1214;
	or.b32  	%r1263, %r1262, %r1215;
	or.b32  	%r1264, %r1263, %r1216;
	or.b32  	%r1265, %r1264, %r1217;
	st.global.u32 	[%r1202+5242880], %r1265;
	or.b32  	%r1266, %r1236, %r1233;
	or.b32  	%r1267, %r1266, %r1238;
	or.b32  	%r1268, %r1267, %r1240;
	or.b32  	%r1269, %r1268, %r1242;
	or.b32  	%r1270, %r1269, %r1244;
	or.b32  	%r1271, %r1270, %r1246;
	or.b32  	%r1272, %r1271, %r1248;
	or.b32  	%r1273, %r1272, %r1250;
	or.b32  	%r1274, %r1273, %r1203;
	st.global.u32 	[%r1202+6815744], %r1274;
	or.b32  	%r1275, %r1215, %r1214;
	or.b32  	%r1276, %r1275, %r1216;
	or.b32  	%r1277, %r1276, %r1217;
	or.b32  	%r1278, %r1277, %r1218;
	or.b32  	%r1279, %r1278, %r1219;
	or.b32  	%r1280, %r1279, %r1220;
	or.b32  	%r1281, %r1280, %r1221;
	or.b32  	%r1282, %r1281, %r1222;
	or.b32  	%r1283, %r1282, %r1223;
	st.global.u32 	[%r1202+8257536], %r1283;
	or.b32  	%r1284, %r1269, %r1214;
	or.b32  	%r1285, %r1284, %r1215;
	or.b32  	%r1286, %r1285, %r1216;
	or.b32  	%r1287, %r1286, %r1217;
	or.b32  	%r1288, %r1287, %r1218;
	st.global.u32 	[%r1202+5373952], %r1288;
	or.b32  	%r1289, %r1238, %r1236;
	or.b32  	%r1290, %r1289, %r1240;
	or.b32  	%r1291, %r1290, %r1242;
	or.b32  	%r1292, %r1291, %r1244;
	or.b32  	%r1293, %r1292, %r1246;
	or.b32  	%r1294, %r1293, %r1248;
	or.b32  	%r1295, %r1294, %r1250;
	or.b32  	%r1296, %r1295, %r1203;
	or.b32  	%r1297, %r1296, %r1204;
	st.global.u32 	[%r1202+6946816], %r1297;
	or.b32  	%r1298, %r1216, %r1215;
	or.b32  	%r1299, %r1298, %r1217;
	or.b32  	%r1300, %r1299, %r1218;
	or.b32  	%r1301, %r1300, %r1219;
	or.b32  	%r1302, %r1301, %r1220;
	or.b32  	%r1303, %r1302, %r1221;
	or.b32  	%r1304, %r1303, %r1222;
	or.b32  	%r1305, %r1304, %r1223;
	or.b32  	%r1306, %r1305, %r1224;
	st.global.u32 	[%r1202+8388608], %r1306;
	or.b32  	%r1307, %r1292, %r1215;
	or.b32  	%r1308, %r1307, %r1216;
	or.b32  	%r1309, %r1308, %r1217;
	or.b32  	%r1310, %r1309, %r1218;
	or.b32  	%r1311, %r1310, %r1219;
	st.global.u32 	[%r1202+5505024], %r1311;
	or.b32  	%r1312, %r1240, %r1238;
	or.b32  	%r1313, %r1312, %r1242;
	or.b32  	%r1314, %r1313, %r1244;
	or.b32  	%r1315, %r1314, %r1246;
	or.b32  	%r1316, %r1315, %r1248;
	or.b32  	%r1317, %r1316, %r1250;
	or.b32  	%r1318, %r1317, %r1203;
	or.b32  	%r1319, %r1318, %r1204;
	or.b32  	%r1320, %r1319, %r1205;
	st.global.u32 	[%r1202+7077888], %r1320;
	or.b32  	%r1321, %r1217, %r1216;
	or.b32  	%r1322, %r1321, %r1218;
	or.b32  	%r1323, %r1322, %r1219;
	or.b32  	%r1324, %r1323, %r1220;
	or.b32  	%r1325, %r1324, %r1221;
	or.b32  	%r1326, %r1325, %r1222;
	or.b32  	%r1327, %r1326, %r1223;
	or.b32  	%r1328, %r1327, %r1224;
	or.b32  	%r1329, %r1328, %r1225;
	st.global.u32 	[%r1202+8519680], %r1329;
	or.b32  	%r1330, %r1315, %r1216;
	or.b32  	%r1331, %r1330, %r1217;
	or.b32  	%r1332, %r1331, %r1218;
	or.b32  	%r1333, %r1332, %r1219;
	or.b32  	%r1334, %r1333, %r1220;
	st.global.u32 	[%r1202+5636096], %r1334;
	or.b32  	%r1335, %r1242, %r1240;
	or.b32  	%r1336, %r1335, %r1244;
	or.b32  	%r1337, %r1336, %r1246;
	or.b32  	%r1338, %r1337, %r1248;
	or.b32  	%r1339, %r1338, %r1250;
	or.b32  	%r1340, %r1339, %r1203;
	or.b32  	%r1341, %r1340, %r1204;
	or.b32  	%r1342, %r1341, %r1205;
	or.b32  	%r1343, %r1342, %r1206;
	st.global.u32 	[%r1202+7208960], %r1343;
	or.b32  	%r1344, %r1218, %r1217;
	or.b32  	%r1345, %r1344, %r1219;
	or.b32  	%r1346, %r1345, %r1220;
	or.b32  	%r1347, %r1346, %r1221;
	or.b32  	%r1348, %r1347, %r1222;
	or.b32  	%r1349, %r1348, %r1223;
	or.b32  	%r1350, %r1349, %r1224;
	or.b32  	%r1351, %r1350, %r1225;
	or.b32  	%r1352, %r1351, %r1226;
	st.global.u32 	[%r1202+8650752], %r1352;
	or.b32  	%r1353, %r1338, %r1217;
	or.b32  	%r1354, %r1353, %r1218;
	or.b32  	%r1355, %r1354, %r1219;
	or.b32  	%r1356, %r1355, %r1220;
	or.b32  	%r1357, %r1356, %r1221;
	st.global.u32 	[%r1202+5767168], %r1357;
	or.b32  	%r1358, %r1244, %r1242;
	or.b32  	%r1359, %r1358, %r1246;
	or.b32  	%r1360, %r1359, %r1248;
	or.b32  	%r1361, %r1360, %r1250;
	or.b32  	%r1362, %r1361, %r1203;
	or.b32  	%r1363, %r1362, %r1204;
	or.b32  	%r1364, %r1363, %r1205;
	or.b32  	%r1365, %r1364, %r1206;
	or.b32  	%r1366, %r1365, %r1207;
	st.global.u32 	[%r1202+7340032], %r1366;
	or.b32  	%r1367, %r1219, %r1218;
	or.b32  	%r1368, %r1367, %r1220;
	or.b32  	%r1369, %r1368, %r1221;
	or.b32  	%r1370, %r1369, %r1222;
	or.b32  	%r1371, %r1370, %r1223;
	or.b32  	%r1372, %r1371, %r1224;
	or.b32  	%r1373, %r1372, %r1225;
	or.b32  	%r1374, %r1373, %r1226;
	or.b32  	%r1375, %r1374, %r1227;
	st.global.u32 	[%r1202+8781824], %r1375;
	or.b32  	%r1376, %r1361, %r1218;
	or.b32  	%r1377, %r1376, %r1219;
	or.b32  	%r1378, %r1377, %r1220;
	or.b32  	%r1379, %r1378, %r1221;
	or.b32  	%r1380, %r1379, %r1222;
	st.global.u32 	[%r1202+5898240], %r1380;
	or.b32  	%r1381, %r1246, %r1244;
	or.b32  	%r1382, %r1381, %r1248;
	or.b32  	%r1383, %r1382, %r1250;
	or.b32  	%r1384, %r1383, %r1203;
	or.b32  	%r1385, %r1384, %r1204;
	or.b32  	%r1386, %r1385, %r1205;
	or.b32  	%r1387, %r1386, %r1206;
	or.b32  	%r1388, %r1387, %r1207;
	or.b32  	%r1389, %r1388, %r1208;
	st.global.u32 	[%r1202+7471104], %r1389;
	or.b32  	%r1390, %r1220, %r1219;
	or.b32  	%r1391, %r1390, %r1221;
	or.b32  	%r1392, %r1391, %r1222;
	or.b32  	%r1393, %r1392, %r1223;
	or.b32  	%r1394, %r1393, %r1224;
	or.b32  	%r1395, %r1394, %r1225;
	or.b32  	%r1396, %r1395, %r1226;
	or.b32  	%r1397, %r1396, %r1227;
	or.b32  	%r1398, %r1397, %r1228;
	st.global.u32 	[%r1202+8912896], %r1398;
	or.b32  	%r1399, %r1384, %r1219;
	or.b32  	%r1400, %r1399, %r1220;
	or.b32  	%r1401, %r1400, %r1221;
	or.b32  	%r1402, %r1401, %r1222;
	or.b32  	%r1403, %r1402, %r1223;
	st.global.u32 	[%r1202+6029312], %r1403;
	or.b32  	%r1404, %r1248, %r1246;
	or.b32  	%r1405, %r1404, %r1250;
	or.b32  	%r1406, %r1405, %r1203;
	or.b32  	%r1407, %r1406, %r1204;
	or.b32  	%r1408, %r1407, %r1205;
	or.b32  	%r1409, %r1408, %r1206;
	or.b32  	%r1410, %r1409, %r1207;
	or.b32  	%r1411, %r1410, %r1208;
	or.b32  	%r1412, %r1411, %r1209;
	st.global.u32 	[%r1202+7602176], %r1412;
	or.b32  	%r1413, %r1221, %r1220;
	or.b32  	%r1414, %r1413, %r1222;
	or.b32  	%r1415, %r1414, %r1223;
	or.b32  	%r1416, %r1415, %r1224;
	or.b32  	%r1417, %r1416, %r1225;
	or.b32  	%r1418, %r1417, %r1226;
	or.b32  	%r1419, %r1418, %r1227;
	or.b32  	%r1420, %r1419, %r1228;
	or.b32  	%r1421, %r1420, %r1229;
	st.global.u32 	[%r1202+9043968], %r1421;
	or.b32  	%r1422, %r1407, %r1220;
	or.b32  	%r1423, %r1422, %r1221;
	or.b32  	%r1424, %r1423, %r1222;
	or.b32  	%r1425, %r1424, %r1223;
	or.b32  	%r1426, %r1425, %r1224;
	st.global.u32 	[%r1202+6160384], %r1426;
	or.b32  	%r1427, %r1250, %r1248;
	or.b32  	%r1428, %r1427, %r1203;
	or.b32  	%r1429, %r1428, %r1204;
	or.b32  	%r1430, %r1429, %r1205;
	or.b32  	%r1431, %r1430, %r1206;
	or.b32  	%r1432, %r1431, %r1207;
	or.b32  	%r1433, %r1432, %r1208;
	or.b32  	%r1434, %r1433, %r1209;
	or.b32  	%r1435, %r1434, %r1210;
	st.global.u32 	[%r1202+7733248], %r1435;
	or.b32  	%r1436, %r1222, %r1221;
	or.b32  	%r1437, %r1436, %r1223;
	or.b32  	%r1438, %r1437, %r1224;
	or.b32  	%r1439, %r1438, %r1225;
	or.b32  	%r1440, %r1439, %r1226;
	or.b32  	%r1441, %r1440, %r1227;
	or.b32  	%r1442, %r1441, %r1228;
	or.b32  	%r1443, %r1442, %r1229;
	or.b32  	%r1444, %r1443, %r1230;
	st.global.u32 	[%r1202+9175040], %r1444;
	or.b32  	%r1445, %r1430, %r1221;
	or.b32  	%r1446, %r1445, %r1222;
	or.b32  	%r1447, %r1446, %r1223;
	or.b32  	%r1448, %r1447, %r1224;
	or.b32  	%r1449, %r1448, %r1225;
	st.global.u32 	[%r1202+6291456], %r1449;
	or.b32  	%r1450, %r1203, %r1250;
	or.b32  	%r1451, %r1450, %r1204;
	or.b32  	%r1452, %r1451, %r1205;
	or.b32  	%r1453, %r1452, %r1206;
	or.b32  	%r1454, %r1453, %r1207;
	or.b32  	%r1455, %r1454, %r1208;
	or.b32  	%r1456, %r1455, %r1209;
	or.b32  	%r1457, %r1456, %r1210;
	or.b32  	%r1458, %r1457, %r1211;
	st.global.u32 	[%r1202+7864320], %r1458;
	or.b32  	%r1459, %r1223, %r1222;
	or.b32  	%r1460, %r1459, %r1224;
	or.b32  	%r1461, %r1460, %r1225;
	or.b32  	%r1462, %r1461, %r1226;
	or.b32  	%r1463, %r1462, %r1227;
	or.b32  	%r1464, %r1463, %r1228;
	or.b32  	%r1465, %r1464, %r1229;
	or.b32  	%r1466, %r1465, %r1230;
	or.b32  	%r1467, %r1466, %r1231;
	st.global.u32 	[%r1202+9306112], %r1467;
	or.b32  	%r1468, %r1453, %r1222;
	or.b32  	%r1469, %r1468, %r1223;
	or.b32  	%r1470, %r1469, %r1224;
	or.b32  	%r1471, %r1470, %r1225;
	or.b32  	%r1472, %r1471, %r1226;
	st.global.u32 	[%r1202+6422528], %r1472;
	or.b32  	%r1473, %r1204, %r1203;
	or.b32  	%r1474, %r1473, %r1205;
	or.b32  	%r1475, %r1474, %r1206;
	or.b32  	%r1476, %r1475, %r1207;
	or.b32  	%r1477, %r1476, %r1208;
	or.b32  	%r1478, %r1477, %r1209;
	or.b32  	%r1479, %r1478, %r1210;
	or.b32  	%r1480, %r1479, %r1211;
	or.b32  	%r1481, %r1480, %r1212;
	st.global.u32 	[%r1202+7995392], %r1481;
	or.b32  	%r1482, %r1224, %r1223;
	or.b32  	%r1483, %r1482, %r1225;
	or.b32  	%r1484, %r1483, %r1226;
	or.b32  	%r1485, %r1484, %r1227;
	or.b32  	%r1486, %r1485, %r1228;
	or.b32  	%r1487, %r1486, %r1229;
	or.b32  	%r1488, %r1487, %r1230;
	or.b32  	%r1489, %r1488, %r1231;
	or.b32  	%r1490, %r1489, %r1232;
	st.global.u32 	[%r1202+9437184], %r1490;
	or.b32  	%r1491, %r1476, %r1223;
	or.b32  	%r1492, %r1491, %r1224;
	or.b32  	%r1493, %r1492, %r1225;
	or.b32  	%r1494, %r1493, %r1226;
	or.b32  	%r1495, %r1494, %r1227;
	st.global.u32 	[%r1202+6553600], %r1495;
	add.s32 	%r321, %r320, 1024;
	setp.lt.u32 	%p128, %r321, 32768;
	mov.u32 	%r1825, %r321;
	@%p128 bra 	BB4_203;

BB4_204:
	membar.gl;
	bar.sync 	0;
	mov.u32 	%r1826, 0;

BB4_205:
	shl.b32 	%r323, %r1826, 15;
	setp.eq.s32 	%p129, %r1826, 0;
	selp.b32 	%r1828, %r388, %r308, %p129;
	setp.gt.u32 	%p130, %r1828, 32767;
	@%p130 bra 	BB4_215;

	add.s32 	%r325, %r1828, %r323;
	mov.u32 	%r1827, 0;

BB4_207:
	add.s32 	%r1498, %r325, %r1827;
	ld.param.u32 	%r1651, [sieve_part_param_1];
	mad.lo.s32 	%r1499, %r7, 136486920, %r1651;
	shl.b32 	%r1500, %r1498, 2;
	add.s32 	%r1501, %r1499, %r1500;
	ld.global.u32 	%r1502, [%r1501+6684672];
	not.b32 	%r1829, %r1502;
	setp.eq.s32 	%p12, %r1828, 0;
	shl.b32 	%r329, %r1828, 5;

BB4_208:
	setp.lt.s32 	%p131, %r1829, 1;
	@%p131 bra 	BB4_210;

	shl.b32 	%r1503, %r1829, 16;
	setp.lt.u32 	%p132, %r1829, 65536;
	selp.b32 	%r1504, %r1503, %r1829, %p132;
	selp.b32 	%r1505, 17, 1, %p132;
	setp.lt.u32 	%p133, %r1504, 16777216;
	add.s32 	%r1506, %r1505, 8;
	shl.b32 	%r1507, %r1504, 8;
	selp.b32 	%r1508, %r1506, %r1505, %p133;
	selp.b32 	%r1509, %r1507, %r1504, %p133;
	setp.lt.u32 	%p134, %r1509, 268435456;
	add.s32 	%r1510, %r1508, 4;
	shl.b32 	%r1511, %r1509, 4;
	selp.b32 	%r1512, %r1510, %r1508, %p134;
	selp.b32 	%r1513, %r1511, %r1509, %p134;
	setp.lt.u32 	%p135, %r1513, 1073741824;
	add.s32 	%r1514, %r1512, 2;
	shl.b32 	%r1515, %r1513, 2;
	selp.b32 	%r1516, %r1514, %r1512, %p135;
	selp.b32 	%r1517, %r1515, %r1513, %p135;
	shr.u32 	%r1518, %r1517, 31;
	sub.s32 	%r1830, %r1516, %r1518;
	bra.uni 	BB4_211;

BB4_210:
	shr.u32 	%r1519, %r1829, 26;
	and.b32  	%r1520, %r1519, 32;
	xor.b32  	%r1830, %r1520, 32;

BB4_211:
	setp.eq.s32 	%p136, %r1830, 32;
	@%p136 bra 	BB4_214;

	mov.u32 	%r1521, 31;
	sub.s32 	%r334, %r1521, %r1830;
	and.b32  	%r1522, %r334, 31;
	mov.u32 	%r1523, 1;
	shl.b32 	%r1524, %r1523, %r1522;
	not.b32 	%r1525, %r1524;
	and.b32  	%r1829, %r1829, %r1525;
	setp.eq.s32 	%p137, %r1830, 31;
	and.pred  	%p138, %p137, %p12;
	@%p138 bra 	BB4_208;

	add.s32 	%r1527, %r398, 33788;
	atom.shared.add.u32 	%r1528, [%r1527], 1;
	add.s32 	%r1530, %r334, %r329;
	shl.b32 	%r1531, %r1530, %r1826;
	ld.param.u32 	%r1650, [sieve_part_param_1];
	mad.lo.s32 	%r1532, %r7, 136486920, %r1650;
	shl.b32 	%r1533, %r1528, 2;
	add.s32 	%r1534, %r1532, %r1533;
	st.global.u32 	[%r1534+135962624], %r1531;
	st.global.u32 	[%r1534+136028160], %r1843;
	st.global.u32 	[%r1534+136093696], %r1523;
	bra.uni 	BB4_208;

BB4_214:
	add.s32 	%r1828, %r1828, 1024;
	setp.lt.u32 	%p139, %r1828, 32768;
	add.s32 	%r1827, %r1827, 1024;
	@%p139 bra 	BB4_207;

BB4_215:
	add.s32 	%r1826, %r1826, 1;
	setp.ne.s32 	%p140, %r1826, 11;
	@%p140 bra 	BB4_205;

	bar.sync 	0;
	mov.u32 	%r1831, 0;

BB4_217:
	shl.b32 	%r340, %r1831, 15;
	setp.eq.s32 	%p141, %r1831, 0;
	selp.b32 	%r1833, %r388, %r308, %p141;
	setp.gt.u32 	%p142, %r1833, 32767;
	@%p142 bra 	BB4_227;

	add.s32 	%r342, %r1833, %r340;
	mov.u32 	%r1832, 0;

BB4_219:
	add.s32 	%r1537, %r342, %r1832;
	ld.param.u32 	%r1649, [sieve_part_param_1];
	mad.lo.s32 	%r1538, %r7, 136486920, %r1649;
	shl.b32 	%r1539, %r1537, 2;
	add.s32 	%r1540, %r1538, %r1539;
	ld.global.u32 	%r1541, [%r1540+8126464];
	not.b32 	%r1834, %r1541;
	setp.eq.s32 	%p13, %r1833, 0;
	shl.b32 	%r346, %r1833, 5;

BB4_220:
	setp.lt.s32 	%p143, %r1834, 1;
	@%p143 bra 	BB4_222;

	shl.b32 	%r1542, %r1834, 16;
	setp.lt.u32 	%p144, %r1834, 65536;
	selp.b32 	%r1543, %r1542, %r1834, %p144;
	selp.b32 	%r1544, 17, 1, %p144;
	setp.lt.u32 	%p145, %r1543, 16777216;
	add.s32 	%r1545, %r1544, 8;
	shl.b32 	%r1546, %r1543, 8;
	selp.b32 	%r1547, %r1545, %r1544, %p145;
	selp.b32 	%r1548, %r1546, %r1543, %p145;
	setp.lt.u32 	%p146, %r1548, 268435456;
	add.s32 	%r1549, %r1547, 4;
	shl.b32 	%r1550, %r1548, 4;
	selp.b32 	%r1551, %r1549, %r1547, %p146;
	selp.b32 	%r1552, %r1550, %r1548, %p146;
	setp.lt.u32 	%p147, %r1552, 1073741824;
	add.s32 	%r1553, %r1551, 2;
	shl.b32 	%r1554, %r1552, 2;
	selp.b32 	%r1555, %r1553, %r1551, %p147;
	selp.b32 	%r1556, %r1554, %r1552, %p147;
	shr.u32 	%r1557, %r1556, 31;
	sub.s32 	%r1835, %r1555, %r1557;
	bra.uni 	BB4_223;

BB4_222:
	shr.u32 	%r1558, %r1834, 26;
	and.b32  	%r1559, %r1558, 32;
	xor.b32  	%r1835, %r1559, 32;

BB4_223:
	setp.eq.s32 	%p148, %r1835, 32;
	@%p148 bra 	BB4_226;

	mov.u32 	%r1560, 31;
	sub.s32 	%r351, %r1560, %r1835;
	and.b32  	%r1561, %r351, 31;
	mov.u32 	%r1562, 1;
	shl.b32 	%r1563, %r1562, %r1561;
	not.b32 	%r1564, %r1563;
	and.b32  	%r1834, %r1834, %r1564;
	setp.eq.s32 	%p149, %r1835, 31;
	and.pred  	%p150, %p149, %p13;
	@%p150 bra 	BB4_220;

	add.s32 	%r1566, %r398, 33784;
	atom.shared.add.u32 	%r1567, [%r1566], 1;
	add.s32 	%r1568, %r351, %r346;
	shl.b32 	%r1569, %r1568, %r1831;
	ld.param.u32 	%r1648, [sieve_part_param_1];
	mad.lo.s32 	%r1570, %r7, 136486920, %r1648;
	shl.b32 	%r1571, %r1567, 2;
	mov.u32 	%r1572, 2;
	add.s32 	%r1573, %r1570, %r1571;
	st.global.u32 	[%r1573+136224768], %r1569;
	st.global.u32 	[%r1573+136290304], %r1843;
	st.global.u32 	[%r1573+136355840], %r1572;
	bra.uni 	BB4_220;

BB4_226:
	add.s32 	%r1833, %r1833, 1024;
	setp.lt.u32 	%p151, %r1833, 32768;
	add.s32 	%r1832, %r1832, 1024;
	@%p151 bra 	BB4_219;

BB4_227:
	add.s32 	%r1831, %r1831, 1;
	setp.ne.s32 	%p152, %r1831, 11;
	@%p152 bra 	BB4_217;

	bar.sync 	0;
	mov.u32 	%r1836, 0;

BB4_229:
	shl.b32 	%r357, %r1836, 15;
	setp.eq.s32 	%p153, %r1836, 0;
	selp.b32 	%r1838, %r388, %r308, %p153;
	setp.gt.u32 	%p154, %r1838, 32767;
	@%p154 bra 	BB4_239;

	add.s32 	%r359, %r1838, %r357;
	mov.u32 	%r1837, 0;

BB4_231:
	add.s32 	%r1576, %r359, %r1837;
	ld.param.u32 	%r1647, [sieve_part_param_1];
	mad.lo.s32 	%r1577, %r7, 136486920, %r1647;
	shl.b32 	%r1578, %r1576, 2;
	add.s32 	%r1579, %r1577, %r1578;
	ld.global.u32 	%r1580, [%r1579+5242880];
	not.b32 	%r1839, %r1580;
	setp.eq.s32 	%p14, %r1838, 0;
	shl.b32 	%r363, %r1838, 5;

BB4_232:
	setp.lt.s32 	%p155, %r1839, 1;
	@%p155 bra 	BB4_234;

	shl.b32 	%r1581, %r1839, 16;
	setp.lt.u32 	%p156, %r1839, 65536;
	selp.b32 	%r1582, %r1581, %r1839, %p156;
	selp.b32 	%r1583, 17, 1, %p156;
	setp.lt.u32 	%p157, %r1582, 16777216;
	add.s32 	%r1584, %r1583, 8;
	shl.b32 	%r1585, %r1582, 8;
	selp.b32 	%r1586, %r1584, %r1583, %p157;
	selp.b32 	%r1587, %r1585, %r1582, %p157;
	setp.lt.u32 	%p158, %r1587, 268435456;
	add.s32 	%r1588, %r1586, 4;
	shl.b32 	%r1589, %r1587, 4;
	selp.b32 	%r1590, %r1588, %r1586, %p158;
	selp.b32 	%r1591, %r1589, %r1587, %p158;
	setp.lt.u32 	%p159, %r1591, 1073741824;
	add.s32 	%r1592, %r1590, 2;
	shl.b32 	%r1593, %r1591, 2;
	selp.b32 	%r1594, %r1592, %r1590, %p159;
	selp.b32 	%r1595, %r1593, %r1591, %p159;
	shr.u32 	%r1596, %r1595, 31;
	sub.s32 	%r1840, %r1594, %r1596;
	bra.uni 	BB4_235;

BB4_234:
	shr.u32 	%r1597, %r1839, 26;
	and.b32  	%r1598, %r1597, 32;
	xor.b32  	%r1840, %r1598, 32;

BB4_235:
	setp.eq.s32 	%p160, %r1840, 32;
	@%p160 bra 	BB4_238;

	mov.u32 	%r1599, 31;
	sub.s32 	%r368, %r1599, %r1840;
	and.b32  	%r1600, %r368, 31;
	mov.u32 	%r1601, 1;
	shl.b32 	%r1602, %r1601, %r1600;
	not.b32 	%r1603, %r1602;
	and.b32  	%r1839, %r1839, %r1603;
	setp.eq.s32 	%p161, %r1840, 31;
	and.pred  	%p162, %p161, %p14;
	@%p162 bra 	BB4_232;

	add.s32 	%r1605, %r398, 33780;
	atom.shared.add.u32 	%r1606, [%r1605], 1;
	add.s32 	%r1607, %r368, %r363;
	shl.b32 	%r1608, %r1607, %r1836;
	ld.param.u32 	%r1646, [sieve_part_param_1];
	mad.lo.s32 	%r1609, %r7, 136486920, %r1646;
	shl.b32 	%r1610, %r1606, 2;
	add.s32 	%r1611, %r1609, %r1610;
	st.global.u32 	[%r1611+135700480], %r1608;
	st.global.u32 	[%r1611+135766016], %r1843;
	mov.u32 	%r1612, 0;
	st.global.u32 	[%r1611+135831552], %r1612;
	bra.uni 	BB4_232;

BB4_238:
	add.s32 	%r1838, %r1838, 1024;
	setp.lt.u32 	%p163, %r1838, 32768;
	add.s32 	%r1837, %r1837, 1024;
	@%p163 bra 	BB4_231;

BB4_239:
	add.s32 	%r1836, %r1836, 1;
	setp.ne.s32 	%p164, %r1836, 11;
	@%p164 bra 	BB4_229;

	bar.sync 	0;
	ld.global.u32 	%r1842, [%r9+136486912];
	add.s32 	%r1613, %r1842, 64;
	add.s32 	%r1843, %r1843, 1;
	setp.lt.u32 	%p165, %r1843, %r1613;
	@%p165 bra 	BB4_4;

BB4_241:
	@%p1 bra 	BB4_243;

	ret;

BB4_243:
	ld.volatile.shared.u32 	%r1614, [shr_4_ltemp+33788];
	st.global.u32 	[%r8+786436], %r1614;
	ld.volatile.shared.u32 	%r1615, [shr_4_ltemp+33784];
	st.global.u32 	[%r8+786440], %r1615;
	ld.volatile.shared.u32 	%r1616, [shr_4_ltemp+33780];
	st.global.u32 	[%r8+786432], %r1616;
	st.global.u32 	[%r8+786444], %r392;
	st.global.u32 	[%r8+786448], %r392;
	add.s32 	%r1618, %r1842, 64;
	st.global.u32 	[%r9+136486912], %r1618;
	ret;

BB4_244:
	setp.lt.u32 	%p166, %r301, %r37;
	@%p166 bra 	BB4_190;

	shl.b32 	%r1619, %r301, 2;
	ld.param.u32 	%r1676, [sieve_part_param_4];
	add.s32 	%r1620, %r1676, %r1619;
	ld.global.u32 	%r376, [%r1620];
	ld.param.u32 	%r1645, [sieve_part_param_1];
	mad.lo.s32 	%r1621, %r7, 136486920, %r1645;
	add.s32 	%r377, %r1621, %r1619;
	ld.global.u32 	%r1844, [%r377+135639040];
	setp.lt.u32 	%p167, %r1844, %r289;
	@%p167 bra 	BB4_246;
	bra.uni 	BB4_247;

BB4_246:
	sub.s32 	%r1622, %r1844, %r288;
	and.b32  	%r1623, %r1622, -32;
	shr.u32 	%r1624, %r1623, 3;
	add.s32 	%r1626, %r398, %r1624;
	and.b32  	%r1627, %r1844, 31;
	mov.u32 	%r1628, 1;
	shl.b32 	%r1629, %r1628, %r1627;
	atom.shared.or.b32 	%r1630, [%r1626], %r1629;
	add.s32 	%r1844, %r1844, %r376;
	setp.lt.u32 	%p168, %r1844, %r289;
	@%p168 bra 	BB4_246;

BB4_247:
	st.global.u32 	[%r377+135639040], %r1844;
	bra.uni 	BB4_190;

BB4_248:
	setp.lt.u32 	%p169, %r177, %r37;
	@%p169 bra 	BB4_101;

	shl.b32 	%r1631, %r177, 2;
	ld.param.u32 	%r1675, [sieve_part_param_4];
	add.s32 	%r1632, %r1675, %r1631;
	ld.global.u32 	%r382, [%r1632];
	ld.param.u32 	%r1644, [sieve_part_param_1];
	mad.lo.s32 	%r1633, %r7, 136486920, %r1644;
	add.s32 	%r383, %r1633, %r1631;
	ld.global.u32 	%r1845, [%r383+135577600];
	setp.lt.u32 	%p170, %r1845, %r165;
	@%p170 bra 	BB4_250;
	bra.uni 	BB4_251;

BB4_250:
	sub.s32 	%r1634, %r1845, %r164;
	and.b32  	%r1635, %r1634, -32;
	shr.u32 	%r1636, %r1635, 3;
	add.s32 	%r1638, %r398, %r1636;
	and.b32  	%r1639, %r1845, 31;
	mov.u32 	%r1640, 1;
	shl.b32 	%r1641, %r1640, %r1639;
	atom.shared.or.b32 	%r1642, [%r1638], %r1641;
	add.s32 	%r1845, %r1845, %r382;
	setp.lt.u32 	%p171, %r1845, %r165;
	@%p171 bra 	BB4_250;

BB4_251:
	st.global.u32 	[%r383+135577600], %r1845;
	bra.uni 	BB4_101;
}

.entry sieve_complete(
	.param .u32 .ptr .global .align 8 sieve_complete_param_0,
	.param .u32 .ptr .global .align 8 sieve_complete_param_1,
	.param .u32 sieve_complete_param_2,
	.param .u32 .ptr .global .align 4 sieve_complete_param_3,
	.param .u32 .ptr .global .align 4 sieve_complete_param_4,
	.param .u32 .ptr .global .align 8 sieve_complete_param_5
)
{
	.reg .pred 	%p<21>;
	.reg .s32 	%r<140>;


	ld.param.u32 	%r2, [sieve_complete_param_3];
	// inline asm
	mov.u32 	%r41, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r42, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r43, %ctaid.x;
	// inline asm
	add.s32 	%r4, %r43, %r42;
	setp.eq.s32 	%p1, %r41, 0;
	mad.lo.s32 	%r5, %r4, 786452, %r2;
	setp.ne.s32 	%p2, %r41, 0;
	mov.u32 	%r136, %r41;
	@%p2 bra 	BB5_2;

	ld.global.u32 	%r44, [%r5+786436];
	st.volatile.shared.u32 	[shr_5_ltemp], %r44;
	ld.global.u32 	%r45, [%r5+786440];
	st.volatile.shared.u32 	[shr_5_ltemp+4], %r45;
	ld.global.u32 	%r46, [%r5+786432];
	st.volatile.shared.u32 	[shr_5_ltemp+8], %r46;
	mov.u32 	%r47, 0;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r47;

BB5_2:
	bar.sync 	0;
	@!%p1 bra 	BB5_11;

	ld.volatile.shared.u32 	%r48, [shr_5_ltemp];
	and.b32  	%r49, %r48, 31;
	setp.eq.s32 	%p3, %r49, 0;
	ld.volatile.shared.u32 	%r130, [shr_5_ltemp];
	@%p3 bra 	BB5_5;

	ld.volatile.shared.u32 	%r50, [shr_5_ltemp];
	and.b32  	%r51, %r50, 31;
	add.s32 	%r52, %r130, 32;
	sub.s32 	%r130, %r52, %r51;

BB5_5:
	st.global.u32 	[%r5+786436], %r130;
	ld.volatile.shared.u32 	%r53, [shr_5_ltemp+4];
	and.b32  	%r54, %r53, 31;
	setp.eq.s32 	%p4, %r54, 0;
	ld.volatile.shared.u32 	%r9, [shr_5_ltemp+4];
	@%p4 bra 	BB5_7;

	ld.volatile.shared.u32 	%r55, [shr_5_ltemp+4];
	and.b32  	%r56, %r55, 31;
	add.s32 	%r57, %r9, %r130;
	add.s32 	%r58, %r57, 32;
	sub.s32 	%r131, %r58, %r56;
	bra.uni 	BB5_8;

BB5_7:
	add.s32 	%r131, %r130, %r9;

BB5_8:
	st.global.u32 	[%r5+786440], %r131;
	ld.volatile.shared.u32 	%r59, [shr_5_ltemp+8];
	and.b32  	%r60, %r59, 31;
	setp.eq.s32 	%p5, %r60, 0;
	ld.volatile.shared.u32 	%r13, [shr_5_ltemp+8];
	@%p5 bra 	BB5_10;

	ld.volatile.shared.u32 	%r61, [shr_5_ltemp+8];
	and.b32  	%r62, %r61, 31;
	add.s32 	%r63, %r13, %r131;
	add.s32 	%r64, %r63, 32;
	sub.s32 	%r65, %r64, %r62;
	st.global.u32 	[%r5+786432], %r65;
	bra.uni 	BB5_11;

BB5_10:
	add.s32 	%r66, %r131, %r13;
	st.global.u32 	[%r5+786432], %r66;

BB5_11:
	membar.gl;
	bar.sync 	0;
	bar.sync 	0;
	ld.volatile.shared.u32 	%r14, [shr_5_ltemp+12];
	ld.volatile.shared.u32 	%r15, [shr_5_ltemp];
	setp.ge.u32 	%p6, %r41, %r15;
	@%p6 bra 	BB5_14;

	mov.u32 	%r138, %r136;

BB5_13:
	ld.param.u32 	%r123, [sieve_complete_param_1];
	mad.lo.s32 	%r67, %r4, 136486920, %r123;
	shl.b32 	%r68, %r138, 2;
	add.s32 	%r69, %r138, %r14;
	ld.param.u32 	%r129, [sieve_complete_param_3];
	mad.lo.s32 	%r70, %r4, 786452, %r129;
	shl.b32 	%r71, %r69, 2;
	add.s32 	%r72, %r70, %r71;
	add.s32 	%r73, %r67, %r68;
	ld.global.u32 	%r74, [%r73+135962624];
	st.global.u32 	[%r72], %r74;
	ld.global.u32 	%r75, [%r73+136028160];
	st.global.u32 	[%r72+196608], %r75;
	ld.global.u32 	%r76, [%r73+136093696];
	st.global.u32 	[%r72+393216], %r76;
	add.s32 	%r138, %r138, 1024;
	setp.lt.u32 	%p7, %r138, %r15;
	@%p7 bra 	BB5_13;

BB5_14:
	and.b32  	%r18, %r15, 31;
	setp.eq.s32 	%p8, %r18, 0;
	@%p8 bra 	BB5_19;

	add.s32 	%r132, %r15, %r41;
	add.s32 	%r77, %r15, 32;
	sub.s32 	%r20, %r77, %r18;
	setp.ge.u32 	%p9, %r132, %r20;
	@%p9 bra 	BB5_17;

BB5_16:
	add.s32 	%r78, %r132, %r14;
	ld.param.u32 	%r128, [sieve_complete_param_3];
	mad.lo.s32 	%r79, %r4, 786452, %r128;
	shl.b32 	%r80, %r78, 2;
	mov.u32 	%r81, -1;
	add.s32 	%r82, %r79, %r80;
	st.global.u32 	[%r82+393216], %r81;
	add.s32 	%r132, %r132, 1024;
	setp.lt.u32 	%p10, %r132, %r20;
	@%p10 bra 	BB5_16;

BB5_17:
	@!%p1 bra 	BB5_20;

	add.s32 	%r83, %r20, %r14;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r83;
	bra.uni 	BB5_20;

BB5_19:
	add.s32 	%r84, %r14, %r15;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r84;

BB5_20:
	bar.sync 	0;
	bar.sync 	0;
	ld.volatile.shared.u32 	%r23, [shr_5_ltemp+12];
	ld.volatile.shared.u32 	%r24, [shr_5_ltemp+4];
	setp.ge.u32 	%p11, %r41, %r24;
	@%p11 bra 	BB5_23;

	mov.u32 	%r137, %r136;

BB5_22:
	ld.param.u32 	%r122, [sieve_complete_param_1];
	mad.lo.s32 	%r85, %r4, 136486920, %r122;
	shl.b32 	%r86, %r137, 2;
	add.s32 	%r87, %r137, %r23;
	ld.param.u32 	%r127, [sieve_complete_param_3];
	mad.lo.s32 	%r88, %r4, 786452, %r127;
	shl.b32 	%r89, %r87, 2;
	add.s32 	%r90, %r88, %r89;
	add.s32 	%r91, %r85, %r86;
	ld.global.u32 	%r92, [%r91+136224768];
	st.global.u32 	[%r90], %r92;
	ld.global.u32 	%r93, [%r91+136290304];
	st.global.u32 	[%r90+196608], %r93;
	ld.global.u32 	%r94, [%r91+136355840];
	st.global.u32 	[%r90+393216], %r94;
	add.s32 	%r137, %r137, 1024;
	setp.lt.u32 	%p12, %r137, %r24;
	@%p12 bra 	BB5_22;

BB5_23:
	and.b32  	%r27, %r24, 31;
	setp.eq.s32 	%p13, %r27, 0;
	@%p13 bra 	BB5_28;

	add.s32 	%r133, %r24, %r41;
	add.s32 	%r95, %r24, 32;
	sub.s32 	%r29, %r95, %r27;
	setp.ge.u32 	%p14, %r133, %r29;
	@%p14 bra 	BB5_26;

BB5_25:
	add.s32 	%r96, %r133, %r23;
	ld.param.u32 	%r126, [sieve_complete_param_3];
	mad.lo.s32 	%r97, %r4, 786452, %r126;
	shl.b32 	%r98, %r96, 2;
	mov.u32 	%r99, -1;
	add.s32 	%r100, %r97, %r98;
	st.global.u32 	[%r100+393216], %r99;
	add.s32 	%r133, %r133, 1024;
	setp.lt.u32 	%p15, %r133, %r29;
	@%p15 bra 	BB5_25;

BB5_26:
	@!%p1 bra 	BB5_29;

	add.s32 	%r101, %r29, %r23;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r101;
	bra.uni 	BB5_29;

BB5_28:
	add.s32 	%r102, %r23, %r24;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r102;

BB5_29:
	bar.sync 	0;
	bar.sync 	0;
	ld.volatile.shared.u32 	%r32, [shr_5_ltemp+12];
	ld.volatile.shared.u32 	%r33, [shr_5_ltemp+8];
	setp.ge.u32 	%p16, %r41, %r33;
	@%p16 bra 	BB5_31;

BB5_30:
	ld.param.u32 	%r121, [sieve_complete_param_1];
	mad.lo.s32 	%r103, %r4, 136486920, %r121;
	shl.b32 	%r104, %r136, 2;
	add.s32 	%r105, %r136, %r32;
	ld.param.u32 	%r125, [sieve_complete_param_3];
	mad.lo.s32 	%r106, %r4, 786452, %r125;
	shl.b32 	%r107, %r105, 2;
	add.s32 	%r108, %r106, %r107;
	add.s32 	%r109, %r103, %r104;
	ld.global.u32 	%r110, [%r109+135700480];
	st.global.u32 	[%r108], %r110;
	ld.global.u32 	%r111, [%r109+135766016];
	st.global.u32 	[%r108+196608], %r111;
	ld.global.u32 	%r112, [%r109+135831552];
	st.global.u32 	[%r108+393216], %r112;
	add.s32 	%r136, %r136, 1024;
	setp.lt.u32 	%p17, %r136, %r33;
	@%p17 bra 	BB5_30;

BB5_31:
	and.b32  	%r36, %r33, 31;
	setp.eq.s32 	%p18, %r36, 0;
	@%p18 bra 	BB5_37;

	add.s32 	%r139, %r33, %r41;
	add.s32 	%r113, %r33, 32;
	sub.s32 	%r38, %r113, %r36;
	setp.ge.u32 	%p19, %r139, %r38;
	@%p19 bra 	BB5_34;

BB5_33:
	add.s32 	%r114, %r139, %r32;
	ld.param.u32 	%r124, [sieve_complete_param_3];
	mad.lo.s32 	%r115, %r4, 786452, %r124;
	shl.b32 	%r116, %r114, 2;
	mov.u32 	%r117, -1;
	add.s32 	%r118, %r115, %r116;
	st.global.u32 	[%r118+393216], %r117;
	add.s32 	%r139, %r139, 1024;
	setp.lt.u32 	%p20, %r139, %r38;
	@%p20 bra 	BB5_33;

BB5_34:
	@!%p1 bra 	BB5_36;

	add.s32 	%r119, %r38, %r32;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r119;

BB5_36:
	bar.sync 	0;
	ret;

BB5_37:
	add.s32 	%r120, %r32, %r33;
	st.volatile.shared.u32 	[shr_5_ltemp+12], %r120;
	bar.sync 	0;
	ret;
}

.entry fermat(
	.param .u32 .ptr .global .align 8 fermat_param_0,
	.param .u32 .ptr .global .align 4 fermat_param_1,
	.param .u32 .ptr .global .align 4 fermat_param_2,
	.param .u32 .ptr .global .align 4 fermat_param_3,
	.param .u32 .ptr .global .align 8 fermat_param_4,
	.param .u32 .ptr .global .align 8 fermat_param_5,
	.param .u32 fermat_param_6
)
{
	.reg .pred 	%p<630>;
	.reg .s32 	%r<4170>;
	.reg .s64 	%rl<751>;


	ld.param.u32 	%r1, [fermat_param_0];
	ld.param.u32 	%r4, [fermat_param_4];
	// inline asm
	mov.u32 	%r1009, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r1010, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r1011, %ctaid.x;
	// inline asm
	add.s32 	%r10, %r1011, %r1010;
	mad.lo.s32 	%r1013, %r10, 82136, %r1;
	ldu.global.u64 	%rl1, [%r1013+82064];
	mad.lo.s32 	%r1014, %r10, 94208, %r4;
	shl.b32 	%r1015, %r1009, 2;
	add.s32 	%r1016, %r1014, %r1015;
	ld.global.u32 	%r12, [%r1016+4096];
	setp.eq.s32 	%p1, %r12, 0;
	mov.u32 	%r3283, %r1009;
	@%p1 bra 	BB6_3;

	ld.param.u32 	%r3262, [fermat_param_5];
	mad.lo.s32 	%r1019, %r10, 5345280, %r3262;
	shl.b32 	%r1020, %r1009, 3;
	add.s32 	%r1021, %r1019, %r1020;
	add.s32 	%r3273, %r1021, 5058560;
	ld.param.u32 	%r3162, [fermat_param_4];
	mad.lo.s32 	%r1022, %r10, 94208, %r3162;
	add.s32 	%r1023, %r1022, %r1020;
	add.s32 	%r3272, %r1023, 8192;
	mov.u64 	%rl684, 0;
	mov.u32 	%r3274, 0;

BB6_2:
	ld.global.u64 	%rl260, [%r3272];
	// inline asm
	mul.hi.u64 	%rl259, %rl260, %rl1;
	// inline asm
	mad.lo.s64 	%rl262, %rl260, %rl1, %rl684;
	setp.lt.u64 	%p14, %rl262, %rl684;
	selp.u64 	%rl263, 1, 0, %p14;
	add.s64 	%rl684, %rl263, %rl259;
	st.global.u64 	[%r3273], %rl262;
	add.s32 	%r3273, %r3273, 8192;
	add.s32 	%r3272, %r3272, 8192;
	add.s32 	%r3274, %r3274, 1;
	setp.lt.u32 	%p15, %r3274, %r12;
	@%p15 bra 	BB6_2;
	bra.uni 	BB6_4;

BB6_3:
	mov.u64 	%rl684, 0;

BB6_4:
	shl.b32 	%r1024, %r12, 10;
	add.s32 	%r1025, %r1024, %r1009;
	ld.param.u32 	%r3261, [fermat_param_5];
	mad.lo.s32 	%r1026, %r10, 5345280, %r3261;
	add.s32 	%r1027, %r1026, 5054464;
	shl.b32 	%r1028, %r1025, 3;
	add.s32 	%r1029, %r1027, %r1028;
	st.global.u64 	[%r1029+4096], %rl684;
	setp.ne.s64 	%p16, %rl684, 0;
	selp.u32 	%r1030, 1, 0, %p16;
	add.s32 	%r3275, %r12, %r1030;
	add.s32 	%r1032, %r1027, %r1015;
	add.s32 	%r22, %r1032, -5054464;
	st.global.u32 	[%r1032], %r3275;
	ld.param.u32 	%r3148, [fermat_param_0];
	mad.lo.s32 	%r1033, %r10, 82136, %r3148;
	ldu.global.u32 	%r23, [%r1033+82128];
	setp.lt.u32 	%p17, %r23, 2;
	@%p17 bra 	BB6_10;

	add.s32 	%r24, %r1009, 1024;
	ld.param.u32 	%r3161, [fermat_param_4];
	mad.lo.s32 	%r1037, %r10, 94208, %r3161;
	shl.b32 	%r1038, %r1009, 3;
	add.s32 	%r1039, %r1037, %r1038;
	add.s32 	%r25, %r1039, 8192;
	ld.param.u32 	%r3260, [fermat_param_5];
	mad.lo.s32 	%r1040, %r10, 5345280, %r3260;
	shl.b32 	%r1041, %r24, 3;
	add.s32 	%r1042, %r1040, %r1041;
	add.s32 	%r3280, %r1042, 5058560;
	mov.u32 	%r3277, 1;
	mov.u32 	%r3276, %r3277;

BB6_6:
	mov.u32 	%r3278, %r3280;
	mov.u32 	%r27, %r3278;
	mov.u32 	%r28, %r3275;
	shl.b32 	%r1043, %r28, 10;
	add.s32 	%r1044, %r24, %r1043;
	ld.param.u32 	%r3259, [fermat_param_5];
	mad.lo.s32 	%r1045, %r10, 5345280, %r3259;
	shl.b32 	%r1046, %r1044, 3;
	mov.u64 	%rl685, 0;
	add.s32 	%r1047, %r1045, %r1046;
	st.global.u64 	[%r1047+5058560], %rl685;
	ld.param.u32 	%r3147, [fermat_param_0];
	mad.lo.s32 	%r1048, %r10, 82136, %r3147;
	shl.b32 	%r1049, %r3277, 3;
	add.s32 	%r1050, %r1048, %r1049;
	ldu.global.u64 	%rl5, [%r1050+82064];
	@%p1 bra 	BB6_9;

	mov.u64 	%rl685, 0;
	mov.u32 	%r3282, 0;
	mov.u32 	%r3281, %r25;
	mov.u32 	%r3279, %r27;

BB6_8:
	mov.u32 	%r32, %r3279;
	ld.global.u64 	%rl268, [%r3281];
	// inline asm
	mul.hi.u64 	%rl267, %rl268, %rl5;
	// inline asm
	mad.lo.s64 	%rl270, %rl268, %rl5, %rl685;
	setp.lt.u64 	%p18, %rl270, %rl685;
	selp.u64 	%rl271, 1, 0, %p18;
	ld.global.u64 	%rl272, [%r32];
	add.s64 	%rl273, %rl272, %rl270;
	setp.lt.u64 	%p19, %rl273, %rl272;
	selp.u64 	%rl274, 1, 0, %p19;
	add.s64 	%rl275, %rl271, %rl267;
	add.s64 	%rl685, %rl275, %rl274;
	st.global.u64 	[%r32], %rl273;
	add.s32 	%r3281, %r3281, 8192;
	add.s32 	%r36, %r32, 8192;
	add.s32 	%r3282, %r3282, 1;
	setp.lt.u32 	%p20, %r3282, %r12;
	mov.u32 	%r3279, %r36;
	@%p20 bra 	BB6_8;

BB6_9:
	add.s32 	%r1052, %r12, %r3276;
	shl.b32 	%r1053, %r1052, 10;
	add.s32 	%r1054, %r1053, %r1009;
	ld.param.u32 	%r3258, [fermat_param_5];
	mad.lo.s32 	%r1055, %r10, 5345280, %r3258;
	shl.b32 	%r1056, %r1054, 3;
	add.s32 	%r1057, %r1055, %r1056;
	st.global.u64 	[%r1057+5058560], %rl685;
	add.s32 	%r3276, %r3276, 1;
	ld.global.u32 	%r1058, [%r22+5054464];
	add.s32 	%r39, %r1058, 1;
	st.global.u32 	[%r22+5054464], %r39;
	add.s32 	%r3277, %r3277, 1;
	setp.lt.u32 	%p21, %r3277, %r23;
	add.s32 	%r41, %r27, 8192;
	mov.u32 	%r3275, %r39;
	mov.u32 	%r3280, %r41;
	@%p21 bra 	BB6_6;

BB6_10:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r3153, [fermat_param_1];
	mad.lo.s32 	%r42, %r10, 786452, %r3153;
	ld.global.u32 	%r1062, [%r42+786448];
	add.s32 	%r1061, %r1062, 32768;
	ld.global.u32 	%r1060, [%r42+786432];
	// inline asm
	min.u32 	%r1059, %r1060, %r1061;
	// inline asm
	setp.eq.s32 	%p2, %r1009, 0;
	setp.ne.s32 	%p22, %r1009, 0;
	@%p22 bra 	BB6_12;

	ld.global.u32 	%r1063, [%r42+786448];
	st.volatile.shared.u32 	[shr_6_sem], %r1063;

BB6_12:
	bar.sync 	0;
	add.s32 	%r44, %r1009, -1024;
	ld.param.u32 	%r3257, [fermat_param_5];
	mad.lo.s32 	%r51, %r10, 5345280, %r3257;
	add.s32 	%r45, %r51, 4968448;
	add.s32 	%r46, %r51, 4882432;
	add.s32 	%r47, %r51, 3358720;
	add.s32 	%r48, %r51, 3788800;
	add.s32 	%r49, %r51, 4464640;
	add.s32 	%r50, %r51, 172032;
	add.s32 	%r52, %r51, 344064;
	add.s32 	%r53, %r51, 2105344;
	add.s32 	%r54, %r51, 1605632;
	shl.b32 	%r1069, %r1009, 3;
	add.s32 	%r1072, %r51, %r1069;
	add.s32 	%r57, %r1072, 2772992;
	add.s32 	%r1073, %r1009, 1024;
	add.s32 	%r1074, %r51, 2441216;
	shl.b32 	%r1075, %r1073, 3;
	add.s32 	%r66, %r1074, %r1075;
	add.s32 	%r67, %r1072, 2109440;
	add.s32 	%r1076, %r51, %r1075;
	add.s32 	%r69, %r1076, 1777664;
	add.s32 	%r62, %r1072, 1523712;
	add.s32 	%r65, %r1074, %r1069;
	add.s32 	%r70, %r1076, 176128;
	add.s32 	%r1077, %r51, 3792896;
	add.s32 	%r71, %r1077, %r1075;
	add.s32 	%r72, %r1077, %r1069;
	add.s32 	%r74, %r1076, 4554752;
	add.s32 	%r75, %r1072, 4468736;
	add.s32 	%r76, %r1072, 4210688;
	add.s32 	%r78, %r1076, 3878912;
	add.s32 	%r79, %r1072, 4382720;
	add.s32 	%r87, %r1072, 3620864;
	add.s32 	%r81, %r1076, 3534848;
	add.s32 	%r82, %r1072, 4096;
	add.s32 	%r86, %r1072, 5230592;
	add.s32 	%r1079, %r51, %r1015;
	add.s32 	%r89, %r1079, 745472;
	add.s32 	%r90, %r1079, 1024000;
	mov.u32 	%r3321, %r1080;
	mov.u32 	%r4098, %r1081;
	mov.u32 	%r4135, %r1082;
	mov.u32 	%r4068, %r1083;
	mov.u32 	%r4166, %r1084;

BB6_13:
	mov.u32 	%r4157, %r4166;
	mov.u32 	%r4163, %r4157;
	mov.u32 	%r3951, %r4135;
	mov.u32 	%r3774, %r4098;
	mov.u32 	%r3723, %r4068;
	mov.u32 	%r4134, %r3951;
	mov.u32 	%r4097, %r3774;
	mov.u32 	%r4067, %r3723;
	mov.u32 	%r3315, %r3321;
	mov.u32 	%r3320, %r3315;
	and.b32  	%r1085, %r1009, 31;
	setp.ne.s32 	%p23, %r1085, 0;
	@%p23 bra 	BB6_15;

	mov.u32 	%r1086, shr_6_sem;
	atom.shared.add.u32 	%r1087, [%r1086], 32;
	and.b32  	%r1088, %r1009, -32;
	shr.u32 	%r1089, %r1088, 3;
	mov.u32 	%r1090, shr_7_idx;
	add.s32 	%r1091, %r1090, %r1089;
	st.volatile.shared.u32 	[%r1091], %r1087;

BB6_15:
	membar.cta;
	and.b32  	%r1092, %r1009, -32;
	shr.u32 	%r1093, %r1092, 3;
	mov.u32 	%r1094, shr_7_idx;
	add.s32 	%r1095, %r1094, %r1093;
	ld.volatile.shared.u32 	%r1097, [%r1095];
	add.s32 	%r97, %r1097, %r1085;
	setp.lt.u32 	%p24, %r97, %r1059;
	@%p24 bra 	BB6_45;

	st.global.u32 	[%r42+786448], %r1059;
	membar.gl;
	bar.sync 	0;
	@!%p2 bra 	BB6_18;

	mov.u32 	%r1098, 0;
	st.volatile.shared.u32 	[shr_8_sem2], %r1098;

BB6_18:
	membar.gl;
	bar.sync 	0;
	ld.global.u32 	%r98, [%r42+786436];
	setp.ge.u32 	%p25, %r1009, %r98;
	@%p25 bra 	BB6_22;

BB6_19:
	ld.param.u32 	%r3152, [fermat_param_1];
	mad.lo.s32 	%r1099, %r10, 786452, %r3152;
	shl.b32 	%r1100, %r3283, 2;
	add.s32 	%r100, %r1099, %r1100;
	ld.global.u32 	%r101, [%r100+589824];
	setp.eq.s32 	%p26, %r101, 0;
	@%p26 bra 	BB6_21;

	mov.u32 	%r1101, shr_8_sem2;
	atom.shared.add.u32 	%r1102, [%r1101], 1;
	ld.param.u32 	%r3160, [fermat_param_2];
	mad.lo.s32 	%r1103, %r10, 786452, %r3160;
	shl.b32 	%r1104, %r1102, 2;
	add.s32 	%r1105, %r1103, %r1104;
	st.global.u32 	[%r1105+589824], %r101;
	ld.global.u32 	%r1106, [%r100];
	st.global.u32 	[%r1105], %r1106;
	ld.global.u32 	%r1107, [%r100+196608];
	st.global.u32 	[%r1105+196608], %r1107;
	ld.global.u32 	%r1108, [%r100+393216];
	st.global.u32 	[%r1105+393216], %r1108;

BB6_21:
	add.s32 	%r3283, %r3283, 1024;
	setp.lt.u32 	%p27, %r3283, %r98;
	@%p27 bra 	BB6_19;

BB6_22:
	bar.sync 	0;
	ld.volatile.shared.u32 	%r3284, [shr_8_sem2];
	and.b32  	%r104, %r3284, 31;
	setp.eq.s32 	%p3, %r104, 0;
	setp.ne.s32 	%p28, %r104, 0;
	mov.u32 	%r1109, 32;
	sub.s32 	%r1110, %r1109, %r104;
	setp.lt.u32 	%p29, %r1009, %r1110;
	and.pred  	%p30, %p29, %p28;
	@!%p30 bra 	BB6_24;

	add.s32 	%r1111, %r3284, %r1009;
	ld.param.u32 	%r3159, [fermat_param_2];
	mad.lo.s32 	%r1112, %r10, 786452, %r3159;
	shl.b32 	%r1113, %r1111, 2;
	mov.u32 	%r1114, -1;
	add.s32 	%r1115, %r1112, %r1113;
	st.global.u32 	[%r1115+393216], %r1114;

BB6_24:
	@%p2 bra 	BB6_25;
	bra.uni 	BB6_26;

BB6_25:
	add.s32 	%r1116, %r3284, 32;
	sub.s32 	%r1117, %r1116, %r104;
	selp.b32 	%r3284, %r3284, %r1117, %p3;
	st.volatile.shared.u32 	[shr_8_sem2], %r3284;

BB6_26:
	bar.sync 	0;
	ld.global.u32 	%r1118, [%r42+786436];
	add.s32 	%r3285, %r1118, %r1009;
	ld.global.u32 	%r108, [%r42+786440];
	setp.ge.u32 	%p31, %r3285, %r108;
	@%p31 bra 	BB6_30;

BB6_27:
	ld.param.u32 	%r3151, [fermat_param_1];
	mad.lo.s32 	%r1119, %r10, 786452, %r3151;
	shl.b32 	%r1120, %r3285, 2;
	add.s32 	%r110, %r1119, %r1120;
	ld.global.u32 	%r111, [%r110+589824];
	setp.eq.s32 	%p32, %r111, 0;
	@%p32 bra 	BB6_29;

	mov.u32 	%r1121, shr_8_sem2;
	atom.shared.add.u32 	%r1122, [%r1121], 1;
	ld.param.u32 	%r3158, [fermat_param_2];
	mad.lo.s32 	%r1123, %r10, 786452, %r3158;
	shl.b32 	%r1124, %r1122, 2;
	add.s32 	%r1125, %r1123, %r1124;
	st.global.u32 	[%r1125+589824], %r111;
	ld.global.u32 	%r1126, [%r110];
	st.global.u32 	[%r1125], %r1126;
	ld.global.u32 	%r1127, [%r110+196608];
	st.global.u32 	[%r1125+196608], %r1127;
	ld.global.u32 	%r1128, [%r110+393216];
	st.global.u32 	[%r1125+393216], %r1128;

BB6_29:
	add.s32 	%r3285, %r3285, 1024;
	setp.lt.u32 	%p33, %r3285, %r108;
	@%p33 bra 	BB6_27;

BB6_30:
	bar.sync 	0;
	ld.volatile.shared.u32 	%r3286, [shr_8_sem2];
	and.b32  	%r114, %r3286, 31;
	setp.eq.s32 	%p4, %r114, 0;
	setp.ne.s32 	%p34, %r114, 0;
	sub.s32 	%r1130, %r1109, %r114;
	setp.lt.u32 	%p35, %r1009, %r1130;
	and.pred  	%p36, %p35, %p34;
	@!%p36 bra 	BB6_32;

	add.s32 	%r1131, %r3286, %r1009;
	ld.param.u32 	%r3157, [fermat_param_2];
	mad.lo.s32 	%r1132, %r10, 786452, %r3157;
	shl.b32 	%r1133, %r1131, 2;
	mov.u32 	%r1134, -1;
	add.s32 	%r1135, %r1132, %r1133;
	st.global.u32 	[%r1135+393216], %r1134;

BB6_32:
	@%p2 bra 	BB6_33;
	bra.uni 	BB6_34;

BB6_33:
	add.s32 	%r1136, %r3286, 32;
	sub.s32 	%r1137, %r1136, %r114;
	selp.b32 	%r3286, %r3286, %r1137, %p4;
	st.volatile.shared.u32 	[shr_8_sem2], %r3286;

BB6_34:
	bar.sync 	0;
	ld.global.u32 	%r1138, [%r42+786440];
	add.s32 	%r3287, %r1138, %r1009;
	ld.global.u32 	%r118, [%r42+786432];
	setp.ge.u32 	%p37, %r3287, %r118;
	@%p37 bra 	BB6_38;

BB6_35:
	ld.param.u32 	%r3150, [fermat_param_1];
	mad.lo.s32 	%r1139, %r10, 786452, %r3150;
	shl.b32 	%r1140, %r3287, 2;
	add.s32 	%r120, %r1139, %r1140;
	ld.global.u32 	%r121, [%r120+589824];
	setp.eq.s32 	%p38, %r121, 0;
	@%p38 bra 	BB6_37;

	mov.u32 	%r1141, shr_8_sem2;
	atom.shared.add.u32 	%r1142, [%r1141], 1;
	ld.param.u32 	%r3156, [fermat_param_2];
	mad.lo.s32 	%r1143, %r10, 786452, %r3156;
	shl.b32 	%r1144, %r1142, 2;
	add.s32 	%r1145, %r1143, %r1144;
	st.global.u32 	[%r1145+589824], %r121;
	ld.global.u32 	%r1146, [%r120];
	st.global.u32 	[%r1145], %r1146;
	ld.global.u32 	%r1147, [%r120+196608];
	st.global.u32 	[%r1145+196608], %r1147;
	ld.global.u32 	%r1148, [%r120+393216];
	st.global.u32 	[%r1145+393216], %r1148;

BB6_37:
	add.s32 	%r3287, %r3287, 1024;
	setp.lt.u32 	%p39, %r3287, %r118;
	@%p39 bra 	BB6_35;

BB6_38:
	bar.sync 	0;
	ld.volatile.shared.u32 	%r3288, [shr_8_sem2];
	and.b32  	%r124, %r3288, 31;
	setp.eq.s32 	%p5, %r124, 0;
	setp.ne.s32 	%p40, %r124, 0;
	sub.s32 	%r1150, %r1109, %r124;
	setp.lt.u32 	%p41, %r1009, %r1150;
	and.pred  	%p42, %p41, %p40;
	@!%p42 bra 	BB6_40;

	add.s32 	%r1151, %r3288, %r1009;
	ld.param.u32 	%r3155, [fermat_param_2];
	mad.lo.s32 	%r1152, %r10, 786452, %r3155;
	shl.b32 	%r1153, %r1151, 2;
	mov.u32 	%r1154, -1;
	add.s32 	%r1155, %r1152, %r1153;
	st.global.u32 	[%r1155+393216], %r1154;

BB6_40:
	@%p2 bra 	BB6_41;
	bra.uni 	BB6_42;

BB6_41:
	add.s32 	%r1156, %r3288, 32;
	sub.s32 	%r1157, %r1156, %r124;
	selp.b32 	%r3288, %r3288, %r1157, %p5;
	st.volatile.shared.u32 	[shr_8_sem2], %r3288;

BB6_42:
	bar.sync 	0;
	@%p2 bra 	BB6_44;

	ret;

BB6_44:
	ld.param.u32 	%r3154, [fermat_param_2];
	mad.lo.s32 	%r1158, %r10, 786452, %r3154;
	st.global.u32 	[%r1158+786436], %r3284;
	st.global.u32 	[%r1158+786440], %r3286;
	st.global.u32 	[%r1158+786432], %r3288;
	ld.global.u32 	%r1159, [%r42+786444];
	add.s32 	%r1160, %r1159, 1;
	st.global.u32 	[%r1158+786444], %r1160;
	mov.u32 	%r1161, 0;
	st.global.u32 	[%r1158+786448], %r1161;
	ret;

BB6_45:
	ld.param.u32 	%r3149, [fermat_param_1];
	mad.lo.s32 	%r1162, %r10, 786452, %r3149;
	shl.b32 	%r1163, %r97, 2;
	add.s32 	%r127, %r1162, %r1163;
	ld.global.u32 	%r3290, [%r127+393216];
	setp.gt.s32 	%p43, %r3290, -1;
	@%p43 bra 	BB6_47;

	mov.u32 	%r1164, 0;
	st.global.u32 	[%r127+589824], %r1164;
	mov.u32 	%r3317, %r3320;
	mov.u32 	%r3321, %r3317;
	mov.u32 	%r3725, %r4067;
	mov.u32 	%r3776, %r4097;
	mov.u32 	%r3953, %r4134;
	mov.u32 	%r4068, %r3725;
	mov.u32 	%r4098, %r3776;
	mov.u32 	%r4135, %r3953;
	mov.u32 	%r4160, %r4163;
	mov.u32 	%r4166, %r4160;
	bra.uni 	BB6_13;

BB6_47:
	st.global.u32 	[%r22+5312512], %r97;
	ld.global.u32 	%r129, [%r127+196608];
	ld.param.u32 	%r3256, [fermat_param_5];
	mad.lo.s32 	%r1165, %r10, 5345280, %r3256;
	shl.b32 	%r1166, %r129, 2;
	add.s32 	%r130, %r1165, %r1166;
	ld.global.u32 	%r3291, [%r130+5054464];
	setp.eq.s32 	%p44, %r3291, 0;
	ld.global.u32 	%rl9, [%r127];
	@%p44 bra 	BB6_51;

	mov.u64 	%rl686, 0;
	mov.u32 	%r3289, 0;

BB6_49:
	shl.b32 	%r1168, %r3289, 10;
	add.s32 	%r1169, %r1168, %r129;
	ld.param.u32 	%r3255, [fermat_param_5];
	mad.lo.s32 	%r1170, %r10, 5345280, %r3255;
	shl.b32 	%r1171, %r1169, 3;
	add.s32 	%r1172, %r1170, %r1171;
	ld.global.u64 	%rl279, [%r1172+5058560];
	// inline asm
	mul.hi.u64 	%rl278, %rl279, %rl9;
	// inline asm
	mad.lo.s64 	%rl281, %rl279, %rl9, %rl686;
	setp.lt.u64 	%p45, %rl281, %rl686;
	selp.u64 	%rl282, 1, 0, %p45;
	add.s64 	%rl686, %rl282, %rl278;
	add.s32 	%r1173, %r1168, %r1009;
	shl.b32 	%r1174, %r1173, 3;
	add.s32 	%r1175, %r1170, %r1174;
	st.global.u64 	[%r1175+5144576], %rl281;
	ld.global.u32 	%r3291, [%r130+5054464];
	add.s32 	%r3289, %r3289, 1;
	setp.lt.u32 	%p46, %r3289, %r3291;
	@%p46 bra 	BB6_49;

	ld.global.u32 	%r3290, [%r127+393216];
	bra.uni 	BB6_52;

BB6_51:
	mov.u64 	%rl686, 0;

BB6_52:
	shl.b32 	%r1176, %r3291, 10;
	add.s32 	%r1177, %r1176, %r1009;
	ld.param.u32 	%r3254, [fermat_param_5];
	mad.lo.s32 	%r1178, %r10, 5345280, %r3254;
	shl.b32 	%r1179, %r1177, 3;
	add.s32 	%r1180, %r1178, %r1179;
	st.global.u64 	[%r1180+5144576], %rl686;
	setp.ne.s64 	%p47, %rl686, 0;
	selp.u32 	%r1181, 1, 0, %p47;
	ld.global.u32 	%r1182, [%r130+5054464];
	add.s32 	%r138, %r1182, %r1181;
	st.global.u32 	[%r22+5140480], %r138;
	setp.eq.s32 	%p48, %r3290, -1;
	@%p48 bra 	BB6_637;

	setp.eq.s32 	%p49, %r3290, 0;
	@%p49 bra 	BB6_79;

	ld.param.u32 	%r3271, [fermat_param_6];
	setp.gt.u32 	%p50, %r3271, 65535;
	and.b32  	%r1183, %r3271, 255;
	selp.b32 	%r1184, %r1183, %r3271, %p50;
	setp.eq.s32 	%p51, %r1184, 0;
	@%p51 bra 	BB6_64;

	ld.param.u32 	%r3270, [fermat_param_6];
	setp.gt.u32 	%p52, %r3270, 65535;
	and.b32  	%r1185, %r3270, 192;
	selp.b32 	%r1186, %r1185, %r3270, %p52;
	shr.u32 	%r139, %r1186, 6;
	setp.eq.s32 	%p53, %r139, 0;
	@%p53 bra 	BB6_58;

	mov.u32 	%r3293, 0;
	mov.u32 	%r3294, %r3293;
	mov.u32 	%r3292, %r86;

BB6_57:
	mov.u64 	%rl284, 0;
	st.global.u64 	[%r3292], %rl284;
	add.s32 	%r3292, %r3292, 8192;
	add.s32 	%r3294, %r3294, 1024;
	add.s32 	%r3293, %r3293, 1;
	setp.lt.u32 	%p54, %r3293, %r139;
	@%p54 bra 	BB6_57;
	bra.uni 	BB6_59;

BB6_58:
	mov.u32 	%r3294, 0;

BB6_59:
	ld.param.u32 	%r3269, [fermat_param_6];
	and.b32  	%r1190, %r3269, 255;
	setp.gt.u32 	%p55, %r3269, 65535;
	selp.b32 	%r1191, %r1190, %r3269, %p55;
	and.b32  	%r1192, %r1191, 63;
	cvt.u64.u32 	%rl13, %r1192;
	ld.global.u64 	%rl285, [%r1072+5144576];
	shl.b64 	%rl286, %rl285, %r1192;
	add.s32 	%r1193, %r3294, %r1009;
	ld.param.u32 	%r3253, [fermat_param_5];
	mad.lo.s32 	%r1194, %r10, 5345280, %r3253;
	shl.b32 	%r1195, %r1193, 3;
	add.s32 	%r1196, %r1194, %r1195;
	st.global.u64 	[%r1196+5230592], %rl286;
	ld.global.u32 	%r1197, [%r22+5140480];
	setp.gt.u32 	%p56, %r1197, 1;
	neg.s32 	%r1198, %r1191;
	and.b32  	%r1199, %r1198, 63;
	cvt.u64.u32 	%rl14, %r1199;
	ld.global.u64 	%rl287, [%r1072+5144576];
	shr.u64 	%rl687, %rl287, %r1199;
	@%p56 bra 	BB6_61;

	mov.u32 	%r3295, 1;
	bra.uni 	BB6_63;

BB6_61:
	mov.u32 	%r3295, 1;

BB6_62:
	shl.b32 	%r1202, %r3295, 10;
	add.s32 	%r1203, %r1202, %r1009;
	ld.param.u32 	%r3252, [fermat_param_5];
	mad.lo.s32 	%r1204, %r10, 5345280, %r3252;
	shl.b32 	%r1205, %r1203, 3;
	add.s32 	%r1206, %r1204, %r1205;
	ld.global.u64 	%rl288, [%r1206+5144576];
	cvt.u32.u64 	%r1207, %rl13;
	shl.b64 	%rl289, %rl288, %r1207;
	or.b64  	%rl290, %rl289, %rl687;
	add.s32 	%r1208, %r3295, %r139;
	shl.b32 	%r1209, %r1208, 10;
	add.s32 	%r1210, %r1209, %r1009;
	shl.b32 	%r1211, %r1210, 3;
	add.s32 	%r1212, %r1204, %r1211;
	st.global.u64 	[%r1212+5230592], %rl290;
	ld.global.u32 	%r1213, [%r22+5140480];
	add.s32 	%r3295, %r3295, 1;
	setp.lt.u32 	%p57, %r3295, %r1213;
	ld.global.u64 	%rl291, [%r1206+5144576];
	cvt.u32.u64 	%r1214, %rl14;
	shr.u64 	%rl687, %rl291, %r1214;
	@%p57 bra 	BB6_62;

BB6_63:
	ld.param.u32 	%r3268, [fermat_param_6];
	and.b32  	%r1215, %r3268, 255;
	setp.gt.u32 	%p58, %r3268, 65535;
	selp.b32 	%r1216, %r1215, %r3268, %p58;
	and.b32  	%r1217, %r1216, 63;
	setp.eq.s32 	%p59, %r1217, 0;
	selp.b64 	%rl292, 0, %rl687, %p59;
	shr.u32 	%r1218, %r1216, 6;
	add.s32 	%r1219, %r3295, %r1218;
	shl.b32 	%r1220, %r1219, 10;
	add.s32 	%r1221, %r1220, %r1009;
	shl.b32 	%r1222, %r1221, 3;
	ld.param.u32 	%r3251, [fermat_param_5];
	mad.lo.s32 	%r1223, %r10, 5345280, %r3251;
	add.s32 	%r1224, %r1223, %r1222;
	st.global.u64 	[%r1224+5230592], %rl292;
	ld.global.u32 	%r1225, [%r22+5140480];
	add.s32 	%r1226, %r1218, %r1225;
	add.s32 	%r1227, %r1226, 1;
	st.global.u32 	[%r22+5226496], %r1227;
	bra.uni 	BB6_67;

BB6_64:
	st.global.u32 	[%r22+5226496], %r138;
	setp.eq.s32 	%p60, %r138, 0;
	@%p60 bra 	BB6_67;

	mov.u32 	%r3297, 0;
	mov.u32 	%r3296, %r86;

BB6_66:
	ld.global.u64 	%rl293, [%r3296+-86016];
	st.global.u64 	[%r3296], %rl293;
	add.s32 	%r3296, %r3296, 8192;
	add.s32 	%r3297, %r3297, 1;
	setp.lt.u32 	%p61, %r3297, %r138;
	@%p61 bra 	BB6_66;

BB6_67:
	setp.eq.s32 	%p62, %r3290, 1;
	@%p62 bra 	BB6_75;

	setp.eq.s32 	%p63, %r3290, 2;
	@%p63 bra 	BB6_70;

	mov.u32 	%r3316, %r3320;
	mov.u32 	%r3319, %r3316;
	bra.uni 	BB6_102;

BB6_70:
	ld.global.u32 	%r3299, [%r22+5226496];
	setp.eq.s32 	%p64, %r3299, 0;
	@%p64 bra 	BB6_73;

	mov.u64 	%rl688, 1;
	mov.u32 	%r3298, 0;

BB6_72:
	shl.b32 	%r1230, %r3298, 10;
	add.s32 	%r1231, %r1230, %r1009;
	ld.param.u32 	%r3250, [fermat_param_5];
	mad.lo.s32 	%r1232, %r10, 5345280, %r3250;
	shl.b32 	%r1233, %r1231, 3;
	add.s32 	%r1234, %r1232, %r1233;
	ld.global.u64 	%rl295, [%r1234+5230592];
	add.s64 	%rl296, %rl295, %rl688;
	st.global.u64 	[%r1234+4972544], %rl296;
	setp.gt.u64 	%p65, %rl295, %rl296;
	selp.u64 	%rl688, 1, 0, %p65;
	ld.global.u32 	%r3299, [%r22+5226496];
	add.s32 	%r3298, %r3298, 1;
	setp.lt.u32 	%p66, %r3298, %r3299;
	@%p66 bra 	BB6_72;
	bra.uni 	BB6_74;

BB6_73:
	mov.u64 	%rl688, 1;

BB6_74:
	shl.b32 	%r1235, %r3299, 10;
	add.s32 	%r1236, %r1235, %r1009;
	ld.param.u32 	%r3249, [fermat_param_5];
	mad.lo.s32 	%r1237, %r10, 5345280, %r3249;
	shl.b32 	%r1238, %r1236, 3;
	add.s32 	%r1239, %r1237, %r1238;
	st.global.u64 	[%r1239+4972544], %rl688;
	cvt.u32.u64 	%r1240, %rl688;
	ld.global.u32 	%r1241, [%r22+5226496];
	add.s32 	%r1242, %r1241, %r1240;
	st.global.u32 	[%r22+4968448], %r1242;
	mov.u32 	%r3314, %r45;
	mov.u32 	%r3319, %r3314;
	bra.uni 	BB6_102;

BB6_75:
	ld.global.u32 	%r3301, [%r22+5226496];
	setp.eq.s32 	%p67, %r3301, 0;
	@%p67 bra 	BB6_78;

	mov.u64 	%rl689, 1;
	mov.u32 	%r3300, 0;

BB6_77:
	shl.b32 	%r1244, %r3300, 10;
	add.s32 	%r1245, %r1244, %r1009;
	ld.param.u32 	%r3248, [fermat_param_5];
	mad.lo.s32 	%r1246, %r10, 5345280, %r3248;
	shl.b32 	%r1247, %r1245, 3;
	add.s32 	%r1248, %r1246, %r1247;
	ld.global.u64 	%rl299, [%r1248+5230592];
	sub.s64 	%rl300, %rl299, %rl689;
	st.global.u64 	[%r1248+4886528], %rl300;
	setp.lt.u64 	%p68, %rl299, %rl300;
	selp.u64 	%rl689, 1, 0, %p68;
	ld.global.u32 	%r3301, [%r22+5226496];
	add.s32 	%r3300, %r3300, 1;
	setp.lt.u32 	%p69, %r3300, %r3301;
	@%p69 bra 	BB6_77;

BB6_78:
	st.global.u32 	[%r22+4882432], %r3301;
	mov.u32 	%r3313, %r46;
	mov.u32 	%r3319, %r3313;
	bra.uni 	BB6_102;

BB6_79:
	ld.param.u32 	%r3267, [fermat_param_6];
	setp.gt.u32 	%p70, %r3267, 65535;
	and.b32  	%r1249, %r3267, 255;
	selp.b32 	%r1250, %r1249, %r3267, %p70;
	setp.gt.u32 	%p71, %r1250, 1;
	@%p71 bra 	BB6_83;

	st.global.u32 	[%r22+5226496], %r138;
	setp.eq.s32 	%p72, %r138, 0;
	@%p72 bra 	BB6_92;

	mov.u32 	%r3303, 0;
	mov.u32 	%r3302, %r86;

BB6_82:
	ld.global.u64 	%rl301, [%r3302+-86016];
	st.global.u64 	[%r3302], %rl301;
	add.s32 	%r3302, %r3302, 8192;
	add.s32 	%r3303, %r3303, 1;
	setp.lt.u32 	%p73, %r3303, %r138;
	@%p73 bra 	BB6_82;
	bra.uni 	BB6_92;

BB6_83:
	ld.param.u32 	%r3266, [fermat_param_6];
	setp.gt.u32 	%p74, %r3266, 65535;
	and.b32  	%r1252, %r3266, 128;
	selp.b32 	%r1253, %r1252, %r3266, %p74;
	shr.u32 	%r171, %r1253, 7;
	setp.eq.s32 	%p75, %r171, 0;
	@%p75 bra 	BB6_86;

	mov.u32 	%r3305, 0;
	mov.u32 	%r3306, %r3305;
	mov.u32 	%r3304, %r86;

BB6_85:
	mov.u64 	%rl302, 0;
	st.global.u64 	[%r3304], %rl302;
	add.s32 	%r3304, %r3304, 8192;
	add.s32 	%r3306, %r3306, 1024;
	add.s32 	%r3305, %r3305, 1;
	setp.lt.u32 	%p76, %r3305, %r171;
	@%p76 bra 	BB6_85;
	bra.uni 	BB6_87;

BB6_86:
	mov.u32 	%r3306, 0;

BB6_87:
	ld.param.u32 	%r3265, [fermat_param_6];
	setp.gt.u32 	%p77, %r3265, 65535;
	and.b32  	%r1257, %r3265, 254;
	selp.b32 	%r1258, %r1257, %r3265, %p77;
	shr.u32 	%r1259, %r1258, 1;
	and.b32  	%r1260, %r1259, 63;
	cvt.u64.u32 	%rl24, %r1260;
	ld.global.u64 	%rl303, [%r1072+5144576];
	shl.b64 	%rl304, %rl303, %r1260;
	add.s32 	%r1261, %r3306, %r1009;
	ld.param.u32 	%r3247, [fermat_param_5];
	mad.lo.s32 	%r1262, %r10, 5345280, %r3247;
	shl.b32 	%r1263, %r1261, 3;
	add.s32 	%r1264, %r1262, %r1263;
	st.global.u64 	[%r1264+5230592], %rl304;
	ld.global.u32 	%r1265, [%r22+5140480];
	setp.gt.u32 	%p78, %r1265, 1;
	neg.s32 	%r1266, %r1259;
	and.b32  	%r1267, %r1266, 63;
	cvt.u64.u32 	%rl25, %r1267;
	ld.global.u64 	%rl305, [%r1072+5144576];
	shr.u64 	%rl690, %rl305, %r1267;
	@%p78 bra 	BB6_89;

	mov.u32 	%r3307, 1;
	bra.uni 	BB6_91;

BB6_89:
	mov.u32 	%r3307, 1;

BB6_90:
	shl.b32 	%r1270, %r3307, 10;
	add.s32 	%r1271, %r1270, %r1009;
	ld.param.u32 	%r3246, [fermat_param_5];
	mad.lo.s32 	%r1272, %r10, 5345280, %r3246;
	shl.b32 	%r1273, %r1271, 3;
	add.s32 	%r1274, %r1272, %r1273;
	ld.global.u64 	%rl306, [%r1274+5144576];
	cvt.u32.u64 	%r1275, %rl24;
	shl.b64 	%rl307, %rl306, %r1275;
	or.b64  	%rl308, %rl307, %rl690;
	add.s32 	%r1276, %r3307, %r171;
	shl.b32 	%r1277, %r1276, 10;
	add.s32 	%r1278, %r1277, %r1009;
	shl.b32 	%r1279, %r1278, 3;
	add.s32 	%r1280, %r1272, %r1279;
	st.global.u64 	[%r1280+5230592], %rl308;
	ld.global.u32 	%r1281, [%r22+5140480];
	add.s32 	%r3307, %r3307, 1;
	setp.lt.u32 	%p79, %r3307, %r1281;
	ld.global.u64 	%rl309, [%r1274+5144576];
	cvt.u32.u64 	%r1282, %rl25;
	shr.u64 	%rl690, %rl309, %r1282;
	@%p79 bra 	BB6_90;

BB6_91:
	ld.param.u32 	%r3264, [fermat_param_6];
	and.b32  	%r1283, %r3264, 255;
	setp.gt.u32 	%p80, %r3264, 65535;
	selp.b32 	%r1284, %r1283, %r3264, %p80;
	and.b32  	%r1285, %r1284, 126;
	setp.eq.s32 	%p81, %r1285, 0;
	selp.b64 	%rl310, 0, %rl690, %p81;
	shr.u32 	%r1286, %r1284, 7;
	add.s32 	%r1287, %r3307, %r1286;
	shl.b32 	%r1288, %r1287, 10;
	add.s32 	%r1289, %r1288, %r1009;
	shl.b32 	%r1290, %r1289, 3;
	ld.param.u32 	%r3245, [fermat_param_5];
	mad.lo.s32 	%r1291, %r10, 5345280, %r3245;
	add.s32 	%r1292, %r1291, %r1290;
	st.global.u64 	[%r1292+5230592], %rl310;
	ld.global.u32 	%r1293, [%r22+5140480];
	add.s32 	%r1294, %r1286, %r1293;
	add.s32 	%r1295, %r1294, 1;
	st.global.u32 	[%r22+5226496], %r1295;

BB6_92:
	ld.global.u32 	%r3310, [%r22+5226496];
	setp.eq.s32 	%p6, %r3310, 0;
	ld.param.u32 	%r3263, [fermat_param_6];
	and.b32  	%r1296, %r3263, 1;
	setp.eq.s32 	%p82, %r1296, 0;
	@%p82 bra 	BB6_98;

	@%p6 bra 	BB6_96;

	mov.u64 	%rl691, 1;
	mov.u32 	%r3308, 0;

BB6_95:
	shl.b32 	%r1298, %r3308, 10;
	add.s32 	%r1299, %r1298, %r1009;
	ld.param.u32 	%r3244, [fermat_param_5];
	mad.lo.s32 	%r1300, %r10, 5345280, %r3244;
	shl.b32 	%r1301, %r1299, 3;
	add.s32 	%r1302, %r1300, %r1301;
	ld.global.u64 	%rl312, [%r1302+5230592];
	add.s64 	%rl313, %rl312, %rl691;
	st.global.u64 	[%r1302+4972544], %rl313;
	setp.gt.u64 	%p83, %rl312, %rl313;
	selp.u64 	%rl691, 1, 0, %p83;
	ld.global.u32 	%r3310, [%r22+5226496];
	add.s32 	%r3308, %r3308, 1;
	setp.lt.u32 	%p84, %r3308, %r3310;
	@%p84 bra 	BB6_95;
	bra.uni 	BB6_97;

BB6_96:
	mov.u64 	%rl691, 1;

BB6_97:
	shl.b32 	%r1303, %r3310, 10;
	add.s32 	%r1304, %r1303, %r1009;
	ld.param.u32 	%r3243, [fermat_param_5];
	mad.lo.s32 	%r1305, %r10, 5345280, %r3243;
	shl.b32 	%r1306, %r1304, 3;
	add.s32 	%r1307, %r1305, %r1306;
	st.global.u64 	[%r1307+4972544], %rl691;
	cvt.u32.u64 	%r1308, %rl691;
	ld.global.u32 	%r1309, [%r22+5226496];
	add.s32 	%r1310, %r1309, %r1308;
	st.global.u32 	[%r22+4968448], %r1310;
	mov.u32 	%r3319, %r45;
	bra.uni 	BB6_102;

BB6_98:
	@%p6 bra 	BB6_101;

	mov.u64 	%rl692, 1;
	mov.u32 	%r3309, 0;

BB6_100:
	shl.b32 	%r1312, %r3309, 10;
	add.s32 	%r1313, %r1312, %r1009;
	ld.param.u32 	%r3242, [fermat_param_5];
	mad.lo.s32 	%r1314, %r10, 5345280, %r3242;
	shl.b32 	%r1315, %r1313, 3;
	add.s32 	%r1316, %r1314, %r1315;
	ld.global.u64 	%rl316, [%r1316+5230592];
	sub.s64 	%rl317, %rl316, %rl692;
	st.global.u64 	[%r1316+4886528], %rl317;
	setp.lt.u64 	%p85, %rl316, %rl317;
	selp.u64 	%rl692, 1, 0, %p85;
	ld.global.u32 	%r3310, [%r22+5226496];
	add.s32 	%r3309, %r3309, 1;
	setp.lt.u32 	%p86, %r3309, %r3310;
	@%p86 bra 	BB6_100;

BB6_101:
	st.global.u32 	[%r22+4882432], %r3310;
	mov.u32 	%r3319, %r46;

BB6_102:
	mov.u32 	%r3311, %r3319;
	mov.u32 	%r3320, %r3311;
	add.s32 	%r193, %r3320, %r1015;
	ld.global.u32 	%r3323, [%r193];

BB6_103:
	setp.eq.s32 	%p7, %r3323, 0;
	@%p7 bra 	BB6_106;

	shl.b32 	%r1318, %r3323, 10;
	add.s32 	%r1319, %r44, %r1318;
	shl.b32 	%r1320, %r1319, 3;
	add.s32 	%r1321, %r3320, %r1320;
	ld.global.u64 	%rl318, [%r1321+4096];
	setp.ne.s64 	%p87, %rl318, 0;
	@%p87 bra 	BB6_106;

	add.s32 	%r3323, %r3323, -1;
	bra.uni 	BB6_103;

BB6_106:
	st.global.u32 	[%r193], %r3323;
	@%p7 bra 	BB6_109;

	mov.u64 	%rl693, 1;
	mov.u32 	%r3322, 0;

BB6_108:
	shl.b32 	%r1323, %r3322, 10;
	add.s32 	%r1324, %r1323, %r1009;
	shl.b32 	%r1325, %r1324, 3;
	add.s32 	%r1326, %r3320, %r1325;
	ld.global.u64 	%rl320, [%r1326+4096];
	sub.s64 	%rl321, %rl320, %rl693;
	ld.param.u32 	%r3241, [fermat_param_5];
	mad.lo.s32 	%r1327, %r10, 5345280, %r3241;
	add.s32 	%r1328, %r1327, %r1325;
	st.global.u64 	[%r1328+90112], %rl321;
	setp.lt.u64 	%p88, %rl320, %rl321;
	selp.u64 	%rl693, 1, 0, %p88;
	ld.global.u32 	%r3323, [%r193];
	add.s32 	%r3322, %r3322, 1;
	setp.lt.u32 	%p89, %r3322, %r3323;
	@%p89 bra 	BB6_108;

BB6_109:
	st.global.u32 	[%r22+86016], %r3323;
	ld.global.u32 	%r201, [%r193];
	st.global.u32 	[%r22], %r201;
	setp.eq.s32 	%p90, %r201, 0;
	@%p90 bra 	BB6_112;

	add.s32 	%r1331, %r1069, %r3320;
	add.s32 	%r3324, %r1331, 4096;
	mov.u32 	%r3326, 0;
	mov.u32 	%r3325, %r82;

BB6_111:
	ld.global.u64 	%rl322, [%r3324];
	st.global.u64 	[%r3325], %rl322;
	add.s32 	%r3325, %r3325, 8192;
	add.s32 	%r3324, %r3324, 8192;
	add.s32 	%r3326, %r3326, 1;
	setp.lt.u32 	%p91, %r3326, %r201;
	@%p91 bra 	BB6_111;

BB6_112:
	ld.global.u64 	%rl323, [%r1072+4096];
	shl.b64 	%rl324, %rl323, 7;
	st.global.u64 	[%r1072+3362816], %rl324;
	ld.global.u32 	%r1332, [%r22];
	setp.gt.u32 	%p92, %r1332, 1;
	shr.u64 	%rl694, %rl323, 57;
	@%p92 bra 	BB6_114;

	mov.u32 	%r3329, %r1073;
	bra.uni 	BB6_117;

BB6_114:
	add.s32 	%r3330, %r1009, 1024;
	mov.u32 	%r3327, 1;

BB6_115:
	ld.param.u32 	%r3240, [fermat_param_5];
	mad.lo.s32 	%r1334, %r10, 5345280, %r3240;
	shl.b32 	%r1335, %r3330, 3;
	add.s32 	%r1336, %r1334, %r1335;
	ld.global.u64 	%rl325, [%r1336+4096];
	shl.b64 	%rl326, %rl325, 7;
	or.b64  	%rl327, %rl326, %rl694;
	st.global.u64 	[%r1336+3362816], %rl327;
	ld.global.u32 	%r1337, [%r22];
	add.s32 	%r3327, %r3327, 1;
	setp.lt.u32 	%p93, %r3327, %r1337;
	shl.b32 	%r1338, %r3327, 10;
	ld.global.u64 	%rl328, [%r1336+4096];
	shr.u64 	%rl694, %rl328, 57;
	add.s32 	%r3330, %r1338, %r1009;
	@%p93 bra 	BB6_115;

	mov.u32 	%r3328, %r3330;
	mov.u32 	%r3329, %r3328;

BB6_117:
	mov.u32 	%r216, %r3329;
	ld.param.u32 	%r3239, [fermat_param_5];
	mad.lo.s32 	%r1339, %r10, 5345280, %r3239;
	shl.b32 	%r1340, %r216, 3;
	add.s32 	%r1341, %r1339, %r1340;
	st.global.u64 	[%r1341+3362816], %rl694;
	ld.global.u32 	%r3331, [%r22];
	add.s32 	%r1342, %r3331, 1;
	st.global.u32 	[%r22+3358720], %r1342;

BB6_118:
	setp.gt.s32 	%p94, %r3331, -1;
	@%p94 bra 	BB6_120;

	mov.u32 	%r3335, 0;
	bra.uni 	BB6_128;

BB6_120:
	shl.b32 	%r1344, %r3331, 10;
	add.s32 	%r1345, %r1344, %r1009;
	ld.param.u32 	%r3238, [fermat_param_5];
	mad.lo.s32 	%r1346, %r10, 5345280, %r3238;
	shl.b32 	%r1347, %r1345, 3;
	add.s32 	%r1348, %r1346, %r1347;
	ld.global.u64 	%rl41, [%r1348+3362816];
	shr.u64 	%rl329, %rl41, 32;
	cvt.u32.u64 	%r3333, %rl329;
	setp.eq.s32 	%p95, %r3333, 0;
	@%p95 bra 	BB6_122;

	mov.u32 	%r3332, 0;
	bra.uni 	BB6_123;

BB6_122:
	cvt.u32.u64 	%r3333, %rl41;
	mov.u32 	%r3332, 32;

BB6_123:
	setp.lt.s32 	%p96, %r3333, 1;
	@%p96 bra 	BB6_125;

	shl.b32 	%r1351, %r3333, 16;
	setp.lt.u32 	%p97, %r3333, 65536;
	selp.b32 	%r1352, %r1351, %r3333, %p97;
	selp.b32 	%r1353, 17, 1, %p97;
	setp.lt.u32 	%p98, %r1352, 16777216;
	add.s32 	%r1354, %r1353, 8;
	shl.b32 	%r1355, %r1352, 8;
	selp.b32 	%r1356, %r1354, %r1353, %p98;
	selp.b32 	%r1357, %r1355, %r1352, %p98;
	setp.lt.u32 	%p99, %r1357, 268435456;
	add.s32 	%r1358, %r1356, 4;
	shl.b32 	%r1359, %r1357, 4;
	selp.b32 	%r1360, %r1358, %r1356, %p99;
	selp.b32 	%r1361, %r1359, %r1357, %p99;
	setp.lt.u32 	%p100, %r1361, 1073741824;
	add.s32 	%r1362, %r1360, 2;
	shl.b32 	%r1363, %r1361, 2;
	selp.b32 	%r1364, %r1362, %r1360, %p100;
	selp.b32 	%r1365, %r1363, %r1361, %p100;
	shr.u32 	%r1366, %r1365, 31;
	sub.s32 	%r3334, %r1364, %r1366;
	bra.uni 	BB6_126;

BB6_125:
	shr.u32 	%r1367, %r3333, 26;
	and.b32  	%r1368, %r1367, 32;
	xor.b32  	%r3334, %r1368, 32;

BB6_126:
	add.s32 	%r226, %r3334, %r3332;
	setp.eq.s32 	%p101, %r226, 64;
	@%p101 bra 	BB6_636;

	shl.b32 	%r1369, %r3331, 6;
	add.s32 	%r1370, %r1369, 63;
	sub.s32 	%r3335, %r1370, %r226;

BB6_128:
	mov.u64 	%rl330, 3031741620;
	st.global.u64 	[%r1072+3448832], %rl330;
	mov.u32 	%r3339, 1;
	st.global.u32 	[%r22+3444736], %r3339;
	add.s32 	%r1372, %r3335, -29;
	shr.u32 	%r229, %r1372, 6;
	and.b32  	%r230, %r1372, 63;
	setp.eq.s32 	%p102, %r229, 0;
	@%p102 bra 	BB6_131;

	mov.u32 	%r3337, 0;
	mov.u32 	%r3338, %r3337;
	mov.u32 	%r3336, %r87;

BB6_130:
	mov.u64 	%rl331, 0;
	st.global.u64 	[%r3336], %rl331;
	add.s32 	%r3336, %r3336, 8192;
	add.s32 	%r3338, %r3338, 1024;
	add.s32 	%r3337, %r3337, 1;
	setp.lt.u32 	%p103, %r3337, %r229;
	@%p103 bra 	BB6_130;
	bra.uni 	BB6_132;

BB6_131:
	mov.u32 	%r3338, 0;

BB6_132:
	cvt.u64.u32 	%rl42, %r230;
	ld.global.u64 	%rl332, [%r1072+3448832];
	shl.b64 	%rl333, %rl332, %r230;
	add.s32 	%r1376, %r3338, %r1009;
	ld.param.u32 	%r3237, [fermat_param_5];
	mad.lo.s32 	%r1377, %r10, 5345280, %r3237;
	shl.b32 	%r1378, %r1376, 3;
	add.s32 	%r1379, %r1377, %r1378;
	st.global.u64 	[%r1379+3620864], %rl333;
	ld.global.u32 	%r1380, [%r22+3444736];
	setp.gt.u32 	%p104, %r1380, 1;
	mov.u32 	%r1381, 29;
	sub.s32 	%r1382, %r1381, %r3335;
	and.b32  	%r1383, %r1382, 63;
	cvt.u64.u32 	%rl43, %r1383;
	ld.global.u64 	%rl334, [%r1072+3448832];
	shr.u64 	%rl695, %rl334, %r1383;
	@%p104 bra 	BB6_133;
	bra.uni 	BB6_135;

BB6_133:
	mov.u32 	%r3339, 1;

BB6_134:
	shl.b32 	%r1386, %r3339, 10;
	add.s32 	%r1387, %r1386, %r1009;
	ld.param.u32 	%r3236, [fermat_param_5];
	mad.lo.s32 	%r1388, %r10, 5345280, %r3236;
	shl.b32 	%r1389, %r1387, 3;
	add.s32 	%r1390, %r1388, %r1389;
	ld.global.u64 	%rl335, [%r1390+3448832];
	cvt.u32.u64 	%r1391, %rl42;
	shl.b64 	%rl336, %rl335, %r1391;
	or.b64  	%rl337, %rl336, %rl695;
	add.s32 	%r1392, %r3339, %r229;
	shl.b32 	%r1393, %r1392, 10;
	add.s32 	%r1394, %r1393, %r1009;
	shl.b32 	%r1395, %r1394, 3;
	add.s32 	%r1396, %r1388, %r1395;
	st.global.u64 	[%r1396+3620864], %rl337;
	ld.global.u32 	%r1397, [%r22+3444736];
	add.s32 	%r3339, %r3339, 1;
	setp.lt.u32 	%p105, %r3339, %r1397;
	ld.global.u64 	%rl338, [%r1390+3448832];
	cvt.u32.u64 	%r1398, %rl43;
	shr.u64 	%rl695, %rl338, %r1398;
	@%p105 bra 	BB6_134;

BB6_135:
	setp.eq.s32 	%p106, %r230, 0;
	selp.b64 	%rl339, 0, %rl695, %p106;
	add.s32 	%r1399, %r3339, %r229;
	shl.b32 	%r1400, %r1399, 10;
	add.s32 	%r1401, %r1400, %r1009;
	ld.param.u32 	%r3235, [fermat_param_5];
	mad.lo.s32 	%r1402, %r10, 5345280, %r3235;
	shl.b32 	%r1403, %r1401, 3;
	add.s32 	%r1404, %r1402, %r1403;
	st.global.u64 	[%r1404+3620864], %rl339;
	ld.global.u32 	%r1405, [%r22+3444736];
	add.s32 	%r1406, %r229, %r1405;
	add.s32 	%r1407, %r1406, 1;
	st.global.u32 	[%r22+3616768], %r1407;
	ld.global.u32 	%r3341, [%r22+3358720];
	setp.eq.s32 	%p107, %r3341, 0;
	@%p107 bra 	BB6_138;

	mov.u64 	%rl696, 0;
	mov.u32 	%r3340, 0;

BB6_137:
	shl.b32 	%r1409, %r3340, 10;
	add.s32 	%r1410, %r1409, %r1009;
	ld.param.u32 	%r3234, [fermat_param_5];
	mad.lo.s32 	%r1411, %r10, 5345280, %r3234;
	shl.b32 	%r1412, %r1410, 3;
	add.s32 	%r1413, %r1411, %r1412;
	ld.global.u64 	%rl342, [%r1413+3362816];
	mov.u64 	%rl343, 4042322160;
	// inline asm
	mul.hi.u64 	%rl341, %rl342, %rl343;
	// inline asm
	mad.lo.s64 	%rl344, %rl342, 4042322160, %rl696;
	setp.lt.u64 	%p108, %rl344, %rl696;
	selp.u64 	%rl345, 1, 0, %p108;
	add.s64 	%rl696, %rl345, %rl341;
	st.global.u64 	[%r1413+3534848], %rl344;
	ld.global.u32 	%r3341, [%r22+3358720];
	add.s32 	%r3340, %r3340, 1;
	setp.lt.u32 	%p109, %r3340, %r3341;
	@%p109 bra 	BB6_137;
	bra.uni 	BB6_139;

BB6_138:
	mov.u64 	%rl696, 0;

BB6_139:
	shl.b32 	%r1414, %r3341, 10;
	add.s32 	%r1415, %r1414, %r1009;
	ld.param.u32 	%r3233, [fermat_param_5];
	mad.lo.s32 	%r1416, %r10, 5345280, %r3233;
	shl.b32 	%r1417, %r1415, 3;
	add.s32 	%r1418, %r1416, %r1417;
	st.global.u64 	[%r1418+3534848], %rl696;
	setp.ne.s64 	%p110, %rl696, 0;
	selp.u32 	%r1419, 1, 0, %p110;
	ld.global.u32 	%r1420, [%r22+3358720];
	add.s32 	%r247, %r1420, %r1419;
	st.global.u32 	[%r22+3530752], %r247;
	setp.lt.s32 	%p111, %r247, 1;
	@%p111 bra 	BB6_145;

	setp.eq.s32 	%p112, %r247, 1;
	ld.global.u64 	%rl347, [%r1072+3534848];
	shr.u64 	%rl697, %rl347, 31;
	@%p112 bra 	BB6_143;

	add.s32 	%r249, %r247, -1;
	mov.u32 	%r3343, 0;
	mov.u32 	%r3344, %r3343;
	mov.u32 	%r3342, %r81;

BB6_142:
	ld.global.u64 	%rl348, [%r3342];
	shl.b64 	%rl349, %rl348, 33;
	or.b64  	%rl350, %rl349, %rl697;
	st.global.u64 	[%r3342+163840], %rl350;
	ld.global.u64 	%rl351, [%r3342];
	shr.u64 	%rl697, %rl351, 31;
	add.s32 	%r3342, %r3342, 8192;
	add.s32 	%r3344, %r3344, 1024;
	add.s32 	%r3343, %r3343, 1;
	setp.lt.u32 	%p113, %r3343, %r249;
	@%p113 bra 	BB6_142;
	bra.uni 	BB6_144;

BB6_143:
	mov.u32 	%r3344, 0;

BB6_144:
	add.s32 	%r1424, %r3344, %r1009;
	ld.param.u32 	%r3232, [fermat_param_5];
	mad.lo.s32 	%r1425, %r10, 5345280, %r3232;
	shl.b32 	%r1426, %r1424, 3;
	add.s32 	%r1427, %r1425, %r1426;
	st.global.u64 	[%r1427+3706880], %rl697;
	setp.eq.s64 	%p114, %rl697, 0;
	add.s32 	%r1428, %r247, -1;
	selp.b32 	%r3345, %r1428, %r247, %p114;
	st.global.u32 	[%r22+3702784], %r3345;
	bra.uni 	BB6_146;

BB6_145:
	mov.u32 	%r1429, 0;
	st.global.u32 	[%r22+3702784], %r1429;
	mov.u64 	%rl352, 0;
	st.global.u64 	[%r1072+3706880], %rl352;
	ld.global.u32 	%r3345, [%r22+3702784];

BB6_146:
	ld.global.u32 	%r3398, [%r22+3616768];
	setp.eq.s32 	%p115, %r3398, 0;
	@%p115 bra 	BB6_152;

	mov.u64 	%rl698, 0;
	mov.u32 	%r3347, 0;
	mov.u32 	%r3346, %r87;

BB6_148:
	add.s32 	%r264, %r3346, -3620864;
	ld.global.u64 	%rl56, [%r3346];
	setp.lt.u32 	%p116, %r3347, %r3345;
	@%p116 bra 	BB6_150;

	mov.u64 	%rl699, 0;
	bra.uni 	BB6_151;

BB6_150:
	ld.global.u64 	%rl699, [%r264+3706880];

BB6_151:
	sub.s64 	%rl355, %rl56, %rl699;
	setp.gt.u64 	%p117, %rl355, %rl56;
	sub.s64 	%rl356, %rl355, %rl698;
	setp.gt.u64 	%p118, %rl356, %rl355;
	or.pred  	%p119, %p118, %p117;
	selp.u64 	%rl698, 1, 0, %p119;
	st.global.u64 	[%r264+3792896], %rl356;
	add.s32 	%r3346, %r3346, 8192;
	add.s32 	%r3347, %r3347, 1;
	setp.lt.u32 	%p120, %r3347, %r3398;
	@%p120 bra 	BB6_148;

BB6_152:
	st.global.u32 	[%r22+3788800], %r3398;
	shl.b32 	%r1431, %r3335, 1;
	add.s32 	%r267, %r1431, 3;
	shr.u32 	%r268, %r267, 2;
	setp.eq.s32 	%p121, %r268, 0;
	@%p121 bra 	BB6_154;

	shl.b32 	%r1432, %r267, 14;
	and.b32  	%r1433, %r1432, -65536;
	setp.lt.u32 	%p122, %r268, 65536;
	selp.b32 	%r1434, %r1433, %r268, %p122;
	selp.b32 	%r1435, 17, 1, %p122;
	setp.lt.u32 	%p123, %r1434, 16777216;
	add.s32 	%r1436, %r1435, 8;
	shl.b32 	%r1437, %r1434, 8;
	selp.b32 	%r1438, %r1436, %r1435, %p123;
	selp.b32 	%r1439, %r1437, %r1434, %p123;
	setp.lt.u32 	%p124, %r1439, 268435456;
	add.s32 	%r1440, %r1438, 4;
	shl.b32 	%r1441, %r1439, 4;
	selp.b32 	%r1442, %r1440, %r1438, %p124;
	selp.b32 	%r1443, %r1441, %r1439, %p124;
	setp.lt.u32 	%p125, %r1443, 1073741824;
	add.s32 	%r1444, %r1442, 2;
	shl.b32 	%r1445, %r1443, 2;
	selp.b32 	%r1446, %r1444, %r1442, %p125;
	selp.b32 	%r1447, %r1445, %r1443, %p125;
	shr.u32 	%r1448, %r1447, 31;
	sub.s32 	%r3348, %r1446, %r1448;
	bra.uni 	BB6_155;

BB6_154:
	mov.u32 	%r3348, 32;

BB6_155:
	mov.u32 	%r1450, 32;
	sub.s32 	%r271, %r1450, %r3348;
	setp.eq.s32 	%p126, %r3348, 32;
	@%p126 bra 	BB6_220;

	add.s32 	%r1452, %r3335, 1;
	mov.u32 	%r3349, 1;
	shr.u32 	%r272, %r1452, 6;
	and.b32  	%r1453, %r1452, 63;
	setp.eq.s32 	%p8, %r272, 0;
	cvt.u64.u32 	%rl60, %r1453;
	and.b32  	%r1454, %r3335, 63;
	xor.b32  	%r1455, %r1454, 63;
	cvt.u64.u32 	%rl61, %r1455;
	setp.eq.s32 	%p9, %r1453, 0;
	add.s32 	%r273, %r272, 1;
	shl.b32 	%r1456, %r1452, 4;
	and.b32  	%r1457, %r1456, 536869888;
	add.s32 	%r1458, %r1457, %r1009;
	ld.param.u32 	%r3231, [fermat_param_5];
	mad.lo.s32 	%r1459, %r10, 5345280, %r3231;
	shl.b32 	%r1460, %r1458, 3;
	and.b32  	%r1461, %r1452, 33554368;
	shl.b32 	%r1462, %r1461, 7;
	add.s32 	%r274, %r74, %r1462;
	add.s32 	%r275, %r78, %r1462;
	add.s32 	%r276, %r1459, %r1460;

BB6_157:
	ld.global.u32 	%r1463, [%r22+3358720];
	setp.lt.u32 	%p127, %r1463, %r3398;
	selp.b32 	%r279, %r48, %r47, %p127;
	selp.b32 	%r280, %r47, %r48, %p127;
	add.s32 	%r1465, %r280, %r1069;
	ld.global.u64 	%rl62, [%r1465+4096];
	add.s32 	%r281, %r279, %r1015;
	ld.global.u32 	%r3351, [%r281];
	setp.eq.s32 	%p128, %r3351, 0;
	@%p128 bra 	BB6_160;

	mov.u64 	%rl700, 0;
	mov.u32 	%r3350, 0;

BB6_159:
	shl.b32 	%r1468, %r3350, 10;
	add.s32 	%r1469, %r1468, %r1009;
	shl.b32 	%r1470, %r1469, 3;
	add.s32 	%r1471, %r279, %r1470;
	ld.global.u64 	%rl359, [%r1471+4096];
	// inline asm
	mul.hi.u64 	%rl358, %rl359, %rl62;
	// inline asm
	mad.lo.s64 	%rl361, %rl359, %rl62, %rl700;
	setp.lt.u64 	%p129, %rl361, %rl700;
	selp.u64 	%rl362, 1, 0, %p129;
	add.s64 	%rl700, %rl362, %rl358;
	ld.param.u32 	%r3230, [fermat_param_5];
	mad.lo.s32 	%r1472, %r10, 5345280, %r3230;
	add.s32 	%r1473, %r1472, %r1470;
	st.global.u64 	[%r1473+3878912], %rl361;
	ld.global.u32 	%r3351, [%r281];
	add.s32 	%r3350, %r3350, 1;
	setp.lt.u32 	%p130, %r3350, %r3351;
	@%p130 bra 	BB6_159;
	bra.uni 	BB6_161;

BB6_160:
	mov.u64 	%rl700, 0;

BB6_161:
	shl.b32 	%r1474, %r3351, 10;
	add.s32 	%r1475, %r1474, %r1009;
	ld.param.u32 	%r3229, [fermat_param_5];
	mad.lo.s32 	%r1476, %r10, 5345280, %r3229;
	shl.b32 	%r1477, %r1475, 3;
	add.s32 	%r1478, %r1476, %r1477;
	st.global.u64 	[%r1478+3878912], %rl700;
	setp.ne.s64 	%p131, %rl700, 0;
	selp.u32 	%r1479, 1, 0, %p131;
	ld.global.u32 	%r1480, [%r281];
	add.s32 	%r3365, %r1480, %r1479;
	st.global.u32 	[%r22+3874816], %r3365;
	add.s32 	%r288, %r280, %r1015;
	ld.global.u32 	%r3360, [%r288];
	setp.gt.u32 	%p132, %r3360, 1;
	@%p132 bra 	BB6_162;
	bra.uni 	BB6_169;

BB6_162:
	add.s32 	%r1485, %r1069, %r279;
	add.s32 	%r291, %r1485, 4096;
	add.s32 	%r292, %r1009, 1024;
	mov.u32 	%r3353, 1;
	mov.u32 	%r3352, %r3353;
	mov.u32 	%r3356, %r78;
	mov.u32 	%r3366, %r3365;

BB6_163:
	mov.u32 	%r294, %r3366;
	mov.u32 	%r3354, %r3356;
	mov.u32 	%r293, %r3354;
	shl.b32 	%r1486, %r294, 10;
	add.s32 	%r1487, %r292, %r1486;
	ld.param.u32 	%r3228, [fermat_param_5];
	mad.lo.s32 	%r1488, %r10, 5345280, %r3228;
	shl.b32 	%r1489, %r1487, 3;
	mov.u64 	%rl701, 0;
	add.s32 	%r1490, %r1488, %r1489;
	st.global.u64 	[%r1490+3878912], %rl701;
	shl.b32 	%r1491, %r3353, 10;
	add.s32 	%r1492, %r1491, %r1009;
	shl.b32 	%r1493, %r1492, 3;
	add.s32 	%r1494, %r280, %r1493;
	ld.global.u64 	%rl66, [%r1494+4096];
	ld.global.u32 	%r3359, [%r281];
	setp.eq.s32 	%p133, %r3359, 0;
	@%p133 bra 	BB6_167;

	mov.u64 	%rl701, 0;
	mov.u32 	%r3358, 0;
	mov.u32 	%r3357, %r291;
	mov.u32 	%r3355, %r293;

BB6_165:
	mov.u32 	%r299, %r3355;
	ld.global.u64 	%rl367, [%r3357];
	// inline asm
	mul.hi.u64 	%rl366, %rl367, %rl66;
	// inline asm
	mad.lo.s64 	%rl369, %rl367, %rl66, %rl701;
	setp.lt.u64 	%p134, %rl369, %rl701;
	selp.u64 	%rl370, 1, 0, %p134;
	ld.global.u64 	%rl371, [%r299];
	add.s64 	%rl372, %rl371, %rl369;
	setp.lt.u64 	%p135, %rl372, %rl371;
	selp.u64 	%rl373, 1, 0, %p135;
	add.s64 	%rl374, %rl370, %rl366;
	add.s64 	%rl701, %rl374, %rl373;
	st.global.u64 	[%r299], %rl372;
	add.s32 	%r3357, %r3357, 8192;
	add.s32 	%r303, %r299, 8192;
	add.s32 	%r3358, %r3358, 1;
	setp.lt.u32 	%p136, %r3358, %r3359;
	mov.u32 	%r3355, %r303;
	@%p136 bra 	BB6_165;

	ld.global.u32 	%r3359, [%r281];

BB6_167:
	add.s32 	%r1496, %r3359, %r3352;
	shl.b32 	%r1497, %r1496, 10;
	add.s32 	%r1498, %r1497, %r1009;
	ld.param.u32 	%r3227, [fermat_param_5];
	mad.lo.s32 	%r1499, %r10, 5345280, %r3227;
	shl.b32 	%r1500, %r1498, 3;
	add.s32 	%r1501, %r1499, %r1500;
	st.global.u64 	[%r1501+3878912], %rl701;
	add.s32 	%r3352, %r3352, 1;
	ld.global.u32 	%r1502, [%r22+3874816];
	add.s32 	%r308, %r1502, 1;
	st.global.u32 	[%r22+3874816], %r308;
	ld.global.u32 	%r3360, [%r288];
	add.s32 	%r3353, %r3353, 1;
	setp.lt.u32 	%p137, %r3353, %r3360;
	add.s32 	%r311, %r293, 8192;
	mov.u32 	%r3356, %r311;
	mov.u32 	%r3366, %r308;
	@%p137 bra 	BB6_163;

	mov.u32 	%r3365, %r308;

BB6_169:
	mov.u32 	%r3364, %r3365;
	ld.global.u32 	%r1503, [%r281];
	add.s32 	%r1504, %r3360, %r1503;
	shl.b32 	%r1505, %r1504, 10;
	add.s32 	%r1506, %r44, %r1505;
	ld.param.u32 	%r3226, [fermat_param_5];
	mad.lo.s32 	%r1507, %r10, 5345280, %r3226;
	shl.b32 	%r1508, %r1506, 3;
	add.s32 	%r1509, %r1507, %r1508;
	ld.global.u64 	%rl376, [%r1509+3878912];
	setp.eq.s64 	%p138, %rl376, 0;
	@%p138 bra 	BB6_171;

	add.s32 	%r3364, %r3364, 1;
	st.global.u32 	[%r22+3874816], %r3364;

BB6_171:
	sub.s32 	%r316, %r3364, %r272;
	setp.lt.s32 	%p139, %r316, 1;
	@%p139 bra 	BB6_180;

	setp.eq.s32 	%p140, %r316, 1;
	ld.global.u64 	%rl377, [%r276+3878912];
	cvt.u32.u64 	%r1510, %rl60;
	shr.u64 	%rl703, %rl377, %r1510;
	@%p140 bra 	BB6_178;

	add.s32 	%r319, %r316, -1;
	mov.u32 	%r3369, 0;
	mov.u32 	%r3370, %r3369;
	mov.u32 	%r3368, %r76;
	mov.u32 	%r3367, %r275;

BB6_174:
	add.s32 	%r324, %r3367, -3887104;
	@%p9 bra 	BB6_176;

	ld.global.u64 	%rl378, [%r324+3887104];
	cvt.u32.u64 	%r1513, %rl61;
	shl.b64 	%rl702, %rl378, %r1513;
	bra.uni 	BB6_177;

BB6_176:
	mov.u64 	%rl702, 0;

BB6_177:
	or.b64  	%rl380, %rl702, %rl703;
	st.global.u64 	[%r3368], %rl380;
	ld.global.u64 	%rl381, [%r324+3887104];
	shr.u64 	%rl703, %rl381, %r1510;
	add.s32 	%r3368, %r3368, 8192;
	add.s32 	%r3367, %r3367, 8192;
	add.s32 	%r3370, %r3370, 1024;
	add.s32 	%r3369, %r3369, 1;
	setp.lt.u32 	%p141, %r3369, %r319;
	@%p141 bra 	BB6_174;
	bra.uni 	BB6_179;

BB6_178:
	mov.u32 	%r3370, 0;

BB6_179:
	add.s32 	%r1516, %r3370, %r1009;
	ld.param.u32 	%r3225, [fermat_param_5];
	mad.lo.s32 	%r1517, %r10, 5345280, %r3225;
	shl.b32 	%r1518, %r1516, 3;
	add.s32 	%r1519, %r1517, %r1518;
	st.global.u64 	[%r1519+4210688], %rl703;
	setp.eq.s64 	%p142, %rl703, 0;
	add.s32 	%r1520, %r316, -1;
	selp.b32 	%r1521, %r1520, %r316, %p142;
	st.global.u32 	[%r22+4206592], %r1521;
	bra.uni 	BB6_181;

BB6_180:
	mov.u32 	%r1522, 0;
	st.global.u32 	[%r22+4206592], %r1522;
	mov.u64 	%rl382, 0;
	st.global.u64 	[%r1072+4210688], %rl382;

BB6_181:
	mov.u64 	%rl383, 2;
	st.global.u64 	[%r1072+4296704], %rl383;
	mov.u32 	%r3374, 1;
	st.global.u32 	[%r22+4292608], %r3374;
	@%p8 bra 	BB6_184;

	mov.u32 	%r3372, 0;
	mov.u32 	%r3373, %r3372;
	mov.u32 	%r3371, %r79;

BB6_183:
	mov.u64 	%rl384, 0;
	st.global.u64 	[%r3371], %rl384;
	add.s32 	%r3371, %r3371, 8192;
	add.s32 	%r3373, %r3373, 1024;
	add.s32 	%r3372, %r3372, 1;
	setp.lt.u32 	%p143, %r3372, %r272;
	@%p143 bra 	BB6_183;
	bra.uni 	BB6_185;

BB6_184:
	mov.u32 	%r3373, 0;

BB6_185:
	ld.global.u64 	%rl385, [%r1072+4296704];
	cvt.u32.u64 	%r1527, %rl60;
	shl.b64 	%rl386, %rl385, %r1527;
	add.s32 	%r1528, %r3373, %r1009;
	ld.param.u32 	%r3224, [fermat_param_5];
	mad.lo.s32 	%r1529, %r10, 5345280, %r3224;
	shl.b32 	%r1530, %r1528, 3;
	add.s32 	%r1531, %r1529, %r1530;
	st.global.u64 	[%r1531+4382720], %rl386;
	ld.global.u32 	%r1532, [%r22+4292608];
	setp.gt.u32 	%p144, %r1532, 1;
	ld.global.u64 	%rl387, [%r1072+4296704];
	cvt.u32.u64 	%r1533, %rl61;
	shr.u64 	%rl704, %rl387, %r1533;
	@%p144 bra 	BB6_186;
	bra.uni 	BB6_188;

BB6_186:
	mov.u32 	%r3374, 1;

BB6_187:
	shl.b32 	%r1536, %r3374, 10;
	add.s32 	%r1537, %r1536, %r1009;
	ld.param.u32 	%r3223, [fermat_param_5];
	mad.lo.s32 	%r1538, %r10, 5345280, %r3223;
	shl.b32 	%r1539, %r1537, 3;
	add.s32 	%r1540, %r1538, %r1539;
	ld.global.u64 	%rl388, [%r1540+4296704];
	shl.b64 	%rl389, %rl388, %r1527;
	or.b64  	%rl390, %rl389, %rl704;
	add.s32 	%r1542, %r3374, %r272;
	shl.b32 	%r1543, %r1542, 10;
	add.s32 	%r1544, %r1543, %r1009;
	shl.b32 	%r1545, %r1544, 3;
	add.s32 	%r1546, %r1538, %r1545;
	st.global.u64 	[%r1546+4382720], %rl390;
	ld.global.u32 	%r1547, [%r22+4292608];
	add.s32 	%r3374, %r3374, 1;
	setp.lt.u32 	%p145, %r3374, %r1547;
	ld.global.u64 	%rl391, [%r1540+4296704];
	shr.u64 	%rl704, %rl391, %r1533;
	@%p145 bra 	BB6_187;

BB6_188:
	add.s32 	%r1549, %r3374, %r272;
	shl.b32 	%r1550, %r1549, 10;
	add.s32 	%r1551, %r1550, %r1009;
	ld.param.u32 	%r3222, [fermat_param_5];
	mad.lo.s32 	%r1552, %r10, 5345280, %r3222;
	shl.b32 	%r1553, %r1551, 3;
	selp.b64 	%rl392, 0, %rl704, %p9;
	add.s32 	%r1554, %r1552, %r1553;
	st.global.u64 	[%r1554+4382720], %rl392;
	ld.global.u32 	%r1555, [%r22+4292608];
	add.s32 	%r341, %r273, %r1555;
	st.global.u32 	[%r22+4378624], %r341;
	ld.global.u32 	%r342, [%r22+4206592];
	setp.eq.s32 	%p146, %r341, 0;
	@%p146 bra 	BB6_194;

	mov.u64 	%rl705, 0;
	mov.u32 	%r3376, 0;
	mov.u32 	%r3375, %r75;

BB6_190:
	add.s32 	%r346, %r3375, -4468736;
	ld.global.u64 	%rl81, [%r3375+-86016];
	setp.lt.u32 	%p147, %r3376, %r342;
	@%p147 bra 	BB6_192;

	mov.u64 	%rl706, 0;
	bra.uni 	BB6_193;

BB6_192:
	ld.global.u64 	%rl706, [%r346+4210688];

BB6_193:
	sub.s64 	%rl395, %rl81, %rl706;
	setp.gt.u64 	%p148, %rl395, %rl81;
	sub.s64 	%rl396, %rl395, %rl705;
	setp.gt.u64 	%p149, %rl396, %rl395;
	or.pred  	%p150, %p149, %p148;
	selp.u64 	%rl705, 1, 0, %p150;
	st.global.u64 	[%r346+4468736], %rl396;
	add.s32 	%r3375, %r3375, 8192;
	add.s32 	%r3376, %r3376, 1;
	setp.lt.u32 	%p151, %r3376, %r341;
	@%p151 bra 	BB6_190;

BB6_194:
	st.global.u32 	[%r22+4464640], %r341;
	ld.global.u32 	%r1557, [%r22+3788800];
	setp.lt.u32 	%p152, %r341, %r1557;
	selp.b32 	%r349, %r48, %r49, %p152;
	selp.b32 	%r350, %r49, %r48, %p152;
	add.s32 	%r1559, %r350, %r1069;
	ld.global.u64 	%rl85, [%r1559+4096];
	add.s32 	%r351, %r349, %r1015;
	ld.global.u32 	%r3378, [%r351];
	setp.eq.s32 	%p153, %r3378, 0;
	@%p153 bra 	BB6_197;

	mov.u64 	%rl707, 0;
	mov.u32 	%r3377, 0;

BB6_196:
	shl.b32 	%r1562, %r3377, 10;
	add.s32 	%r1563, %r1562, %r1009;
	shl.b32 	%r1564, %r1563, 3;
	add.s32 	%r1565, %r349, %r1564;
	ld.global.u64 	%rl399, [%r1565+4096];
	// inline asm
	mul.hi.u64 	%rl398, %rl399, %rl85;
	// inline asm
	mad.lo.s64 	%rl401, %rl399, %rl85, %rl707;
	setp.lt.u64 	%p154, %rl401, %rl707;
	selp.u64 	%rl402, 1, 0, %p154;
	add.s64 	%rl707, %rl402, %rl398;
	ld.param.u32 	%r3221, [fermat_param_5];
	mad.lo.s32 	%r1566, %r10, 5345280, %r3221;
	add.s32 	%r1567, %r1566, %r1564;
	st.global.u64 	[%r1567+4554752], %rl401;
	ld.global.u32 	%r3378, [%r351];
	add.s32 	%r3377, %r3377, 1;
	setp.lt.u32 	%p155, %r3377, %r3378;
	@%p155 bra 	BB6_196;
	bra.uni 	BB6_198;

BB6_197:
	mov.u64 	%rl707, 0;

BB6_198:
	shl.b32 	%r1568, %r3378, 10;
	add.s32 	%r1569, %r1568, %r1009;
	ld.param.u32 	%r3220, [fermat_param_5];
	mad.lo.s32 	%r1570, %r10, 5345280, %r3220;
	shl.b32 	%r1571, %r1569, 3;
	add.s32 	%r1572, %r1570, %r1571;
	st.global.u64 	[%r1572+4554752], %rl707;
	setp.ne.s64 	%p156, %rl707, 0;
	selp.u32 	%r1573, 1, 0, %p156;
	ld.global.u32 	%r1574, [%r351];
	add.s32 	%r3392, %r1574, %r1573;
	st.global.u32 	[%r22+4550656], %r3392;
	add.s32 	%r358, %r350, %r1015;
	ld.global.u32 	%r3387, [%r358];
	setp.gt.u32 	%p157, %r3387, 1;
	@%p157 bra 	BB6_199;
	bra.uni 	BB6_206;

BB6_199:
	add.s32 	%r1579, %r1069, %r349;
	add.s32 	%r361, %r1579, 4096;
	add.s32 	%r362, %r1009, 1024;
	mov.u32 	%r3380, 1;
	mov.u32 	%r3379, %r3380;
	mov.u32 	%r3383, %r74;
	mov.u32 	%r3393, %r3392;

BB6_200:
	mov.u32 	%r364, %r3393;
	mov.u32 	%r3381, %r3383;
	mov.u32 	%r363, %r3381;
	shl.b32 	%r1580, %r364, 10;
	add.s32 	%r1581, %r362, %r1580;
	ld.param.u32 	%r3219, [fermat_param_5];
	mad.lo.s32 	%r1582, %r10, 5345280, %r3219;
	shl.b32 	%r1583, %r1581, 3;
	mov.u64 	%rl708, 0;
	add.s32 	%r1584, %r1582, %r1583;
	st.global.u64 	[%r1584+4554752], %rl708;
	shl.b32 	%r1585, %r3380, 10;
	add.s32 	%r1586, %r1585, %r1009;
	shl.b32 	%r1587, %r1586, 3;
	add.s32 	%r1588, %r350, %r1587;
	ld.global.u64 	%rl89, [%r1588+4096];
	ld.global.u32 	%r3386, [%r351];
	setp.eq.s32 	%p158, %r3386, 0;
	@%p158 bra 	BB6_204;

	mov.u64 	%rl708, 0;
	mov.u32 	%r3385, 0;
	mov.u32 	%r3384, %r361;
	mov.u32 	%r3382, %r363;

BB6_202:
	mov.u32 	%r369, %r3382;
	ld.global.u64 	%rl407, [%r3384];
	// inline asm
	mul.hi.u64 	%rl406, %rl407, %rl89;
	// inline asm
	mad.lo.s64 	%rl409, %rl407, %rl89, %rl708;
	setp.lt.u64 	%p159, %rl409, %rl708;
	selp.u64 	%rl410, 1, 0, %p159;
	ld.global.u64 	%rl411, [%r369];
	add.s64 	%rl412, %rl411, %rl409;
	setp.lt.u64 	%p160, %rl412, %rl411;
	selp.u64 	%rl413, 1, 0, %p160;
	add.s64 	%rl414, %rl410, %rl406;
	add.s64 	%rl708, %rl414, %rl413;
	st.global.u64 	[%r369], %rl412;
	add.s32 	%r3384, %r3384, 8192;
	add.s32 	%r373, %r369, 8192;
	add.s32 	%r3385, %r3385, 1;
	setp.lt.u32 	%p161, %r3385, %r3386;
	mov.u32 	%r3382, %r373;
	@%p161 bra 	BB6_202;

	ld.global.u32 	%r3386, [%r351];

BB6_204:
	add.s32 	%r1590, %r3386, %r3379;
	shl.b32 	%r1591, %r1590, 10;
	add.s32 	%r1592, %r1591, %r1009;
	ld.param.u32 	%r3218, [fermat_param_5];
	mad.lo.s32 	%r1593, %r10, 5345280, %r3218;
	shl.b32 	%r1594, %r1592, 3;
	add.s32 	%r1595, %r1593, %r1594;
	st.global.u64 	[%r1595+4554752], %rl708;
	add.s32 	%r3379, %r3379, 1;
	ld.global.u32 	%r1596, [%r22+4550656];
	add.s32 	%r378, %r1596, 1;
	st.global.u32 	[%r22+4550656], %r378;
	ld.global.u32 	%r3387, [%r358];
	add.s32 	%r3380, %r3380, 1;
	setp.lt.u32 	%p162, %r3380, %r3387;
	add.s32 	%r381, %r363, 8192;
	mov.u32 	%r3383, %r381;
	mov.u32 	%r3393, %r378;
	@%p162 bra 	BB6_200;

	mov.u32 	%r3392, %r378;

BB6_206:
	mov.u32 	%r3391, %r3392;
	ld.global.u32 	%r1597, [%r351];
	add.s32 	%r1598, %r3387, %r1597;
	shl.b32 	%r1599, %r1598, 10;
	add.s32 	%r1600, %r44, %r1599;
	ld.param.u32 	%r3217, [fermat_param_5];
	mad.lo.s32 	%r1601, %r10, 5345280, %r3217;
	shl.b32 	%r1602, %r1600, 3;
	add.s32 	%r1603, %r1601, %r1602;
	ld.global.u64 	%rl416, [%r1603+4554752];
	setp.eq.s64 	%p163, %rl416, 0;
	@%p163 bra 	BB6_208;

	add.s32 	%r3391, %r3391, 1;
	st.global.u32 	[%r22+4550656], %r3391;

BB6_208:
	sub.s32 	%r386, %r3391, %r272;
	setp.lt.s32 	%p164, %r386, 1;
	@%p164 bra 	BB6_217;

	setp.eq.s32 	%p165, %r386, 1;
	ld.global.u64 	%rl417, [%r276+4554752];
	shr.u64 	%rl710, %rl417, %r1527;
	@%p165 bra 	BB6_215;

	add.s32 	%r389, %r386, -1;
	mov.u32 	%r3396, 0;
	mov.u32 	%r3397, %r3396;
	mov.u32 	%r3395, %r72;
	mov.u32 	%r3394, %r274;

BB6_211:
	add.s32 	%r394, %r3394, -4562944;
	@%p9 bra 	BB6_213;

	ld.global.u64 	%rl418, [%r394+4562944];
	shl.b64 	%rl709, %rl418, %r1533;
	bra.uni 	BB6_214;

BB6_213:
	mov.u64 	%rl709, 0;

BB6_214:
	or.b64  	%rl420, %rl709, %rl710;
	st.global.u64 	[%r3395], %rl420;
	ld.global.u64 	%rl421, [%r394+4562944];
	shr.u64 	%rl710, %rl421, %r1527;
	add.s32 	%r3395, %r3395, 8192;
	add.s32 	%r3394, %r3394, 8192;
	add.s32 	%r3397, %r3397, 1024;
	add.s32 	%r3396, %r3396, 1;
	setp.lt.u32 	%p166, %r3396, %r389;
	@%p166 bra 	BB6_211;
	bra.uni 	BB6_216;

BB6_215:
	mov.u32 	%r3397, 0;

BB6_216:
	add.s32 	%r1610, %r3397, %r1009;
	ld.param.u32 	%r3216, [fermat_param_5];
	mad.lo.s32 	%r1611, %r10, 5345280, %r3216;
	shl.b32 	%r1612, %r1610, 3;
	add.s32 	%r1613, %r1611, %r1612;
	st.global.u64 	[%r1613+3792896], %rl710;
	setp.eq.s64 	%p167, %rl710, 0;
	add.s32 	%r1614, %r386, -1;
	selp.b32 	%r1615, %r1614, %r386, %p167;
	st.global.u32 	[%r22+3788800], %r1615;
	bra.uni 	BB6_218;

BB6_217:
	mov.u32 	%r1616, 0;
	st.global.u32 	[%r22+3788800], %r1616;
	mov.u64 	%rl422, 0;
	st.global.u64 	[%r1072+3792896], %rl422;

BB6_218:
	setp.lt.u32 	%p168, %r3349, %r271;
	ld.global.u32 	%r3398, [%r22+3788800];
	@%p168 bra 	BB6_219;
	bra.uni 	BB6_220;

BB6_219:
	add.s32 	%r3349, %r3349, 1;
	bra.uni 	BB6_157;

BB6_220:
	setp.lt.s32 	%p169, %r3398, 1;
	@%p169 bra 	BB6_226;

	setp.eq.s32 	%p170, %r3398, 1;
	ld.global.u64 	%rl423, [%r1072+3792896];
	shr.u64 	%rl711, %rl423, 7;
	@%p170 bra 	BB6_224;

	add.s32 	%r404, %r3398, -1;
	mov.u32 	%r3400, 0;
	mov.u32 	%r3401, %r3400;
	mov.u32 	%r3399, %r71;

BB6_223:
	ld.global.u64 	%rl424, [%r3399];
	shl.b64 	%rl425, %rl424, 57;
	or.b64  	%rl426, %rl425, %rl711;
	st.global.u64 	[%r3399+-3452928], %rl426;
	ld.global.u64 	%rl427, [%r3399];
	shr.u64 	%rl711, %rl427, 7;
	add.s32 	%r3399, %r3399, 8192;
	add.s32 	%r3401, %r3401, 1024;
	add.s32 	%r3400, %r3400, 1;
	setp.lt.u32 	%p171, %r3400, %r404;
	@%p171 bra 	BB6_223;
	bra.uni 	BB6_225;

BB6_224:
	mov.u32 	%r3401, 0;

BB6_225:
	add.s32 	%r1620, %r3401, %r1009;
	ld.param.u32 	%r3215, [fermat_param_5];
	mad.lo.s32 	%r1621, %r10, 5345280, %r3215;
	shl.b32 	%r1622, %r1620, 3;
	add.s32 	%r1623, %r1621, %r1622;
	st.global.u64 	[%r1623+348160], %rl711;
	setp.eq.s64 	%p172, %rl711, 0;
	add.s32 	%r1624, %r3398, -1;
	selp.b32 	%r1625, %r1624, %r3398, %p172;
	st.global.u32 	[%r22+344064], %r1625;
	bra.uni 	BB6_227;

BB6_226:
	mov.u32 	%r1626, 0;
	st.global.u32 	[%r22+344064], %r1626;
	mov.u64 	%rl428, 0;
	st.global.u64 	[%r1072+348160], %rl428;

BB6_227:
	ld.global.u32 	%r3402, [%r22];

BB6_228:
	add.s32 	%r3402, %r3402, -1;
	setp.gt.s32 	%p173, %r3402, -1;
	@%p173 bra 	BB6_230;

	mov.u32 	%r3406, 0;
	bra.uni 	BB6_238;

BB6_230:
	shl.b32 	%r1628, %r3402, 10;
	add.s32 	%r1629, %r1628, %r1009;
	ld.param.u32 	%r3214, [fermat_param_5];
	mad.lo.s32 	%r1630, %r10, 5345280, %r3214;
	shl.b32 	%r1631, %r1629, 3;
	add.s32 	%r1632, %r1630, %r1631;
	ld.global.u64 	%rl103, [%r1632+4096];
	shr.u64 	%rl429, %rl103, 32;
	cvt.u32.u64 	%r3404, %rl429;
	setp.eq.s32 	%p174, %r3404, 0;
	@%p174 bra 	BB6_232;

	mov.u32 	%r3403, 0;
	bra.uni 	BB6_233;

BB6_232:
	cvt.u32.u64 	%r3404, %rl103;
	mov.u32 	%r3403, 32;

BB6_233:
	setp.lt.s32 	%p175, %r3404, 1;
	@%p175 bra 	BB6_235;

	shl.b32 	%r1635, %r3404, 16;
	setp.lt.u32 	%p176, %r3404, 65536;
	selp.b32 	%r1636, %r1635, %r3404, %p176;
	selp.b32 	%r1637, 17, 1, %p176;
	setp.lt.u32 	%p177, %r1636, 16777216;
	add.s32 	%r1638, %r1637, 8;
	shl.b32 	%r1639, %r1636, 8;
	selp.b32 	%r1640, %r1638, %r1637, %p177;
	selp.b32 	%r1641, %r1639, %r1636, %p177;
	setp.lt.u32 	%p178, %r1641, 268435456;
	add.s32 	%r1642, %r1640, 4;
	shl.b32 	%r1643, %r1641, 4;
	selp.b32 	%r1644, %r1642, %r1640, %p178;
	selp.b32 	%r1645, %r1643, %r1641, %p178;
	setp.lt.u32 	%p179, %r1645, 1073741824;
	add.s32 	%r1646, %r1644, 2;
	shl.b32 	%r1647, %r1645, 2;
	selp.b32 	%r1648, %r1646, %r1644, %p179;
	selp.b32 	%r1649, %r1647, %r1645, %p179;
	shr.u32 	%r1650, %r1649, 31;
	sub.s32 	%r3405, %r1648, %r1650;
	bra.uni 	BB6_236;

BB6_235:
	shr.u32 	%r1651, %r3404, 26;
	and.b32  	%r1652, %r1651, 32;
	xor.b32  	%r3405, %r1652, 32;

BB6_236:
	add.s32 	%r422, %r3405, %r3403;
	setp.eq.s32 	%p180, %r422, 64;
	@%p180 bra 	BB6_228;

	shl.b32 	%r1653, %r3402, 6;
	add.s32 	%r1654, %r1653, 63;
	sub.s32 	%r3406, %r1654, %r422;

BB6_238:
	mov.u64 	%rl714, 0;
	st.global.u64 	[%r1072+434176], %rl714;
	st.global.u64 	[%r1072+442368], %rl714;
	st.global.u64 	[%r1072+450560], %rl714;
	st.global.u64 	[%r1072+458752], %rl714;
	st.global.u64 	[%r1072+466944], %rl714;
	st.global.u64 	[%r1072+475136], %rl714;
	st.global.u64 	[%r1072+262144], %rl714;
	st.global.u64 	[%r1072+270336], %rl714;
	st.global.u64 	[%r1072+278528], %rl714;
	st.global.u64 	[%r1072+286720], %rl714;
	st.global.u64 	[%r1072+294912], %rl714;
	st.global.u64 	[%r1072+303104], %rl714;
	st.global.u64 	[%r1072+176128], %rl714;
	st.global.u64 	[%r1072+184320], %rl714;
	st.global.u64 	[%r1072+192512], %rl714;
	st.global.u64 	[%r1072+200704], %rl714;
	st.global.u64 	[%r1072+208896], %rl714;
	st.global.u64 	[%r1072+217088], %rl714;
	ld.global.u32 	%r1655, [%r22];
	shl.b32 	%r1656, %r1655, 10;
	add.s32 	%r1657, %r1656, %r1009;
	ld.param.u32 	%r3213, [fermat_param_5];
	mad.lo.s32 	%r1658, %r10, 5345280, %r3213;
	shl.b32 	%r1659, %r1657, 3;
	add.s32 	%r1660, %r1658, %r1659;
	st.global.u64 	[%r1660+4096], %rl714;
	mov.u64 	%rl431, 1;
	st.global.u64 	[%r1072+434176], %rl431;
	mov.u32 	%r1661, 1;
	st.global.u32 	[%r22+430080], %r1661;
	st.global.u64 	[%r1072+176128], %rl714;
	st.global.u64 	[%r1072+184320], %rl714;
	st.global.u64 	[%r1072+192512], %rl714;
	st.global.u64 	[%r1072+200704], %rl714;
	st.global.u64 	[%r1072+208896], %rl714;
	ld.global.u64 	%rl432, [%r1072+434176];
	shl.b64 	%rl433, %rl432, 32;
	st.global.u64 	[%r1072+217088], %rl433;
	ld.global.u32 	%r1662, [%r22+430080];
	setp.gt.u32 	%p181, %r1662, 1;
	ld.global.u32 	%rl712, [%r1072+434180];
	@%p181 bra 	BB6_240;

	mov.u32 	%r3408, 1024;
	bra.uni 	BB6_242;

BB6_240:
	mov.u32 	%r3407, 1;
	mov.u32 	%r3408, 1024;

BB6_241:
	add.s32 	%r1666, %r3408, %r1009;
	ld.param.u32 	%r3212, [fermat_param_5];
	mad.lo.s32 	%r1667, %r10, 5345280, %r3212;
	shl.b32 	%r1668, %r1666, 3;
	add.s32 	%r1669, %r1667, %r1668;
	ld.global.u64 	%rl434, [%r1669+434176];
	shl.b64 	%rl435, %rl434, 32;
	or.b64  	%rl436, %rl435, %rl712;
	st.global.u64 	[%r1669+217088], %rl436;
	ld.global.u32 	%r1670, [%r22+430080];
	add.s32 	%r3407, %r3407, 1;
	setp.lt.u32 	%p182, %r3407, %r1670;
	shl.b32 	%r3408, %r3407, 10;
	ld.global.u32 	%rl712, [%r1669+434180];
	@%p182 bra 	BB6_241;

BB6_242:
	ld.param.u32 	%r3211, [fermat_param_5];
	mad.lo.s32 	%r1671, %r10, 5345280, %r3211;
	add.s32 	%r1672, %r1009, %r3408;
	shl.b32 	%r1673, %r1672, 3;
	add.s32 	%r1674, %r1673, %r1671;
	st.global.u64 	[%r1674+217088], %rl712;
	ld.global.u32 	%r1675, [%r22+430080];
	add.s32 	%r3409, %r1675, 6;
	st.global.u32 	[%r22+172032], %r3409;

BB6_243:
	setp.eq.s32 	%p183, %r3409, 0;
	@%p183 bra 	BB6_246;

	shl.b32 	%r1676, %r3409, 10;
	add.s32 	%r1677, %r44, %r1676;
	ld.param.u32 	%r3210, [fermat_param_5];
	mad.lo.s32 	%r1678, %r10, 5345280, %r3210;
	shl.b32 	%r1679, %r1677, 3;
	add.s32 	%r1680, %r1678, %r1679;
	ld.global.u64 	%rl437, [%r1680+176128];
	setp.ne.s64 	%p184, %rl437, 0;
	@%p184 bra 	BB6_246;

	add.s32 	%r3409, %r3409, -1;
	bra.uni 	BB6_243;

BB6_246:
	st.global.u32 	[%r22+172032], %r3409;
	setp.lt.s32 	%p185, %r3409, 1;
	@%p185 bra 	BB6_252;

	setp.eq.s32 	%p186, %r3409, 1;
	ld.global.u64 	%rl438, [%r1072+176128];
	shr.u64 	%rl713, %rl438, 1;
	@%p186 bra 	BB6_250;

	add.s32 	%r434, %r3409, -1;
	mov.u32 	%r3411, 0;
	mov.u32 	%r3412, %r3411;
	mov.u32 	%r3410, %r70;

BB6_249:
	ld.global.u64 	%rl439, [%r3410];
	shl.b64 	%rl440, %rl439, 63;
	or.b64  	%rl441, %rl440, %rl713;
	st.global.u64 	[%r3410+77824], %rl441;
	ld.global.u64 	%rl442, [%r3410];
	shr.u64 	%rl713, %rl442, 1;
	add.s32 	%r3410, %r3410, 8192;
	add.s32 	%r3412, %r3412, 1024;
	add.s32 	%r3411, %r3411, 1;
	setp.lt.u32 	%p187, %r3411, %r434;
	@%p187 bra 	BB6_249;
	bra.uni 	BB6_251;

BB6_250:
	mov.u32 	%r3412, 0;

BB6_251:
	add.s32 	%r1684, %r3412, %r1009;
	ld.param.u32 	%r3209, [fermat_param_5];
	mad.lo.s32 	%r1685, %r10, 5345280, %r3209;
	shl.b32 	%r1686, %r1684, 3;
	add.s32 	%r1687, %r1685, %r1686;
	st.global.u64 	[%r1687+262144], %rl713;
	setp.eq.s64 	%p188, %rl713, 0;
	add.s32 	%r1688, %r3409, -1;
	selp.b32 	%r1689, %r1688, %r3409, %p188;
	st.global.u32 	[%r22+258048], %r1689;
	ld.global.u64 	%rl714, [%r1072+262144];
	bra.uni 	BB6_253;

BB6_252:
	mov.u32 	%r1690, 0;
	st.global.u32 	[%r22+258048], %r1690;
	st.global.u64 	[%r1072+262144], %rl714;

BB6_253:
	ld.global.u64 	%rl114, [%r1072+270336];
	ld.global.u64 	%rl115, [%r1072+278528];
	ld.global.u64 	%rl116, [%r1072+286720];
	ld.global.u64 	%rl117, [%r1072+294912];
	ld.global.u64 	%rl118, [%r1072+303104];
	ld.global.u64 	%rl119, [%r1072+4096];
	ld.global.u64 	%rl120, [%r1072+12288];
	ld.global.u64 	%rl121, [%r1072+20480];
	ld.global.u64 	%rl122, [%r1072+28672];
	ld.global.u64 	%rl123, [%r1072+36864];
	ld.global.u64 	%rl124, [%r1072+45056];
	mov.u64 	%rl727, 0;
	mov.u64 	%rl725, %rl727;
	mov.u64 	%rl724, %rl727;
	mov.u64 	%rl723, %rl727;
	mov.u64 	%rl722, %rl727;
	mov.u64 	%rl721, %rl727;
	mov.u64 	%rl720, 1;
	mov.u64 	%rl719, %rl727;
	mov.u64 	%rl718, %rl727;
	mov.u64 	%rl717, %rl727;
	mov.u64 	%rl716, %rl727;
	mov.u64 	%rl715, %rl727;
	mov.u32 	%r3413, 352;

BB6_254:
	{
	.reg .b64 temp;
	and.b64	 temp, %rl720, 1;
	setp.b64.eq 	 %p10, temp, 1;
	}
	@%p10 bra 	BB6_256;

	shr.u64 	%rl456, %rl720, 1;
	shl.b64 	%rl457, %rl719, 63;
	or.b64  	%rl720, %rl457, %rl456;
	shl.b64 	%rl458, %rl718, 63;
	shr.u64 	%rl459, %rl719, 1;
	or.b64  	%rl719, %rl458, %rl459;
	shl.b64 	%rl460, %rl717, 63;
	shr.u64 	%rl461, %rl718, 1;
	or.b64  	%rl718, %rl460, %rl461;
	shl.b64 	%rl462, %rl716, 63;
	shr.u64 	%rl463, %rl717, 1;
	or.b64  	%rl717, %rl462, %rl463;
	shl.b64 	%rl464, %rl715, 63;
	shr.u64 	%rl465, %rl716, 1;
	or.b64  	%rl716, %rl464, %rl465;
	shr.u64 	%rl715, %rl715, 1;
	bra.uni 	BB6_257;

BB6_256:
	xor.b64  	%rl466, %rl720, %rl119;
	shr.u64 	%rl467, %rl466, 1;
	xor.b64  	%rl468, %rl719, %rl120;
	shl.b64 	%rl469, %rl468, 63;
	or.b64  	%rl470, %rl469, %rl467;
	and.b64  	%rl471, %rl720, %rl119;
	add.s64 	%rl720, %rl470, %rl471;
	setp.lt.u64 	%p189, %rl720, %rl470;
	shr.u64 	%rl472, %rl468, 1;
	xor.b64  	%rl473, %rl718, %rl121;
	shl.b64 	%rl474, %rl473, 63;
	or.b64  	%rl475, %rl474, %rl472;
	and.b64  	%rl476, %rl719, %rl120;
	add.s64 	%rl477, %rl475, %rl476;
	setp.lt.u64 	%p190, %rl477, %rl475;
	selp.u64 	%rl478, 1, 0, %p189;
	add.s64 	%rl719, %rl478, %rl477;
	setp.lt.u64 	%p191, %rl719, %rl477;
	shr.u64 	%rl479, %rl473, 1;
	xor.b64  	%rl480, %rl717, %rl122;
	shl.b64 	%rl481, %rl480, 63;
	or.b64  	%rl482, %rl481, %rl479;
	and.b64  	%rl483, %rl718, %rl121;
	add.s64 	%rl484, %rl482, %rl483;
	setp.lt.u64 	%p192, %rl484, %rl482;
	selp.u64 	%rl485, 1, 0, %p190;
	selp.b64 	%rl486, 1, %rl485, %p191;
	add.s64 	%rl718, %rl486, %rl484;
	setp.lt.u64 	%p193, %rl718, %rl484;
	shr.u64 	%rl487, %rl480, 1;
	xor.b64  	%rl488, %rl716, %rl123;
	shl.b64 	%rl489, %rl488, 63;
	or.b64  	%rl490, %rl489, %rl487;
	and.b64  	%rl491, %rl717, %rl122;
	add.s64 	%rl492, %rl490, %rl491;
	setp.lt.u64 	%p194, %rl492, %rl490;
	selp.u64 	%rl493, 1, 0, %p192;
	selp.b64 	%rl494, 1, %rl493, %p193;
	add.s64 	%rl717, %rl494, %rl492;
	setp.lt.u64 	%p195, %rl717, %rl492;
	shr.u64 	%rl495, %rl488, 1;
	xor.b64  	%rl496, %rl715, %rl124;
	shl.b64 	%rl497, %rl496, 63;
	or.b64  	%rl498, %rl497, %rl495;
	and.b64  	%rl499, %rl716, %rl123;
	add.s64 	%rl500, %rl498, %rl499;
	setp.lt.u64 	%p196, %rl500, %rl498;
	selp.u64 	%rl501, 1, 0, %p194;
	selp.b64 	%rl502, 1, %rl501, %p195;
	add.s64 	%rl716, %rl502, %rl500;
	setp.lt.u64 	%p197, %rl716, %rl500;
	shr.u64 	%rl503, %rl496, 1;
	selp.u64 	%rl504, 1, 0, %p196;
	selp.b64 	%rl505, 1, %rl504, %p197;
	and.b64  	%rl506, %rl715, %rl124;
	add.s64 	%rl507, %rl503, %rl506;
	add.s64 	%rl715, %rl507, %rl505;

BB6_257:
	shl.b64 	%rl508, %rl725, 63;
	shr.u64 	%rl509, %rl727, 1;
	or.b64  	%rl155, %rl508, %rl509;
	shl.b64 	%rl510, %rl724, 63;
	shr.u64 	%rl511, %rl725, 1;
	or.b64  	%rl725, %rl510, %rl511;
	shl.b64 	%rl512, %rl723, 63;
	shr.u64 	%rl513, %rl724, 1;
	or.b64  	%rl724, %rl512, %rl513;
	shl.b64 	%rl514, %rl722, 63;
	shr.u64 	%rl515, %rl723, 1;
	or.b64  	%rl723, %rl514, %rl515;
	shl.b64 	%rl516, %rl721, 63;
	shr.u64 	%rl517, %rl722, 1;
	or.b64  	%rl722, %rl516, %rl517;
	shr.u64 	%rl721, %rl721, 1;
	@%p10 bra 	BB6_259;

	mov.u64 	%rl728, %rl155;
	bra.uni 	BB6_260;

BB6_259:
	add.s64 	%rl161, %rl155, %rl714;
	setp.lt.u64 	%p198, %rl161, %rl155;
	add.s64 	%rl518, %rl725, %rl114;
	setp.lt.u64 	%p199, %rl518, %rl725;
	selp.u64 	%rl519, 1, 0, %p198;
	add.s64 	%rl725, %rl519, %rl518;
	setp.lt.u64 	%p200, %rl725, %rl518;
	add.s64 	%rl520, %rl724, %rl115;
	setp.lt.u64 	%p201, %rl520, %rl724;
	selp.u64 	%rl521, 1, 0, %p199;
	selp.b64 	%rl522, 1, %rl521, %p200;
	add.s64 	%rl724, %rl522, %rl520;
	setp.lt.u64 	%p202, %rl724, %rl520;
	add.s64 	%rl523, %rl723, %rl116;
	setp.lt.u64 	%p203, %rl523, %rl723;
	selp.u64 	%rl524, 1, 0, %p201;
	selp.b64 	%rl525, 1, %rl524, %p202;
	add.s64 	%rl723, %rl525, %rl523;
	setp.lt.u64 	%p204, %rl723, %rl523;
	add.s64 	%rl526, %rl722, %rl117;
	setp.lt.u64 	%p205, %rl526, %rl722;
	selp.u64 	%rl527, 1, 0, %p203;
	selp.b64 	%rl528, 1, %rl527, %p204;
	add.s64 	%rl722, %rl528, %rl526;
	setp.lt.u64 	%p206, %rl722, %rl526;
	selp.u64 	%rl529, 1, 0, %p205;
	selp.b64 	%rl530, 1, %rl529, %p206;
	add.s64 	%rl531, %rl721, %rl118;
	add.s64 	%rl721, %rl531, %rl530;
	mov.u64 	%rl728, %rl161;

BB6_260:
	mov.u64 	%rl727, %rl728;
	add.s32 	%r3413, %r3413, -1;
	setp.ne.s32 	%p207, %r3413, 0;
	@%p207 bra 	BB6_254;

	st.global.u64 	[%r1072+1179648], %rl727;
	st.global.u64 	[%r1072+1187840], %rl725;
	st.global.u64 	[%r1072+1196032], %rl724;
	st.global.u64 	[%r1072+1204224], %rl723;
	st.global.u64 	[%r1072+1212416], %rl722;
	st.global.u64 	[%r1072+1220608], %rl721;
	st.global.u64 	[%r1072+1093632], %rl720;
	st.global.u64 	[%r1072+1101824], %rl719;
	st.global.u64 	[%r1072+1110016], %rl718;
	st.global.u64 	[%r1072+1118208], %rl717;
	st.global.u64 	[%r1072+1126400], %rl716;
	st.global.u64 	[%r1072+1134592], %rl715;
	mov.u32 	%r1692, 6;
	st.global.u32 	[%r22+1175552], %r1692;
	st.global.u32 	[%r22+1089536], %r1692;
	mov.u32 	%r3439, 0;
	st.global.u32 	[%r22+606208], %r3439;
	st.global.u32 	[%r22+610304], %r3439;
	st.global.u32 	[%r22+614400], %r3439;
	st.global.u32 	[%r22+618496], %r3439;
	st.global.u32 	[%r22+622592], %r3439;
	st.global.u32 	[%r22+626688], %r3439;
	st.global.u32 	[%r22+630784], %r3439;
	st.global.u32 	[%r22+634880], %r3439;
	st.global.u32 	[%r22+638976], %r3439;
	st.global.u32 	[%r22+643072], %r3439;
	st.global.u32 	[%r22+647168], %r3439;
	st.global.u32 	[%r22+675840], %r3439;
	st.global.u32 	[%r22+679936], %r3439;
	st.global.u32 	[%r22+684032], %r3439;
	st.global.u32 	[%r22+688128], %r3439;
	st.global.u32 	[%r22+692224], %r3439;
	st.global.u32 	[%r22+696320], %r3439;
	st.global.u32 	[%r22+700416], %r3439;
	st.global.u32 	[%r22+704512], %r3439;
	st.global.u32 	[%r22+708608], %r3439;
	st.global.u32 	[%r22+712704], %r3439;
	st.global.u32 	[%r22+716800], %r3439;
	st.global.u32 	[%r22+815104], %r3439;
	st.global.u32 	[%r22+819200], %r3439;
	st.global.u32 	[%r22+823296], %r3439;
	st.global.u32 	[%r22+827392], %r3439;
	st.global.u32 	[%r22+831488], %r3439;
	st.global.u32 	[%r22+835584], %r3439;
	st.global.u32 	[%r22+839680], %r3439;
	st.global.u32 	[%r22+843776], %r3439;
	st.global.u32 	[%r22+847872], %r3439;
	st.global.u32 	[%r22+851968], %r3439;
	st.global.u32 	[%r22+856064], %r3439;
	st.global.u32 	[%r22+745472], %r3439;
	st.global.u32 	[%r22+749568], %r3439;
	st.global.u32 	[%r22+753664], %r3439;
	st.global.u32 	[%r22+757760], %r3439;
	st.global.u32 	[%r22+761856], %r3439;
	st.global.u32 	[%r22+765952], %r3439;
	st.global.u32 	[%r22+770048], %r3439;
	st.global.u32 	[%r22+774144], %r3439;
	st.global.u32 	[%r22+778240], %r3439;
	st.global.u32 	[%r22+782336], %r3439;
	st.global.u32 	[%r22+786432], %r3439;
	st.global.u32 	[%r22+884736], %r3439;
	st.global.u32 	[%r22+888832], %r3439;
	st.global.u32 	[%r22+892928], %r3439;
	st.global.u32 	[%r22+897024], %r3439;
	st.global.u32 	[%r22+901120], %r3439;
	st.global.u32 	[%r22+905216], %r3439;
	st.global.u32 	[%r22+909312], %r3439;
	st.global.u32 	[%r22+913408], %r3439;
	st.global.u32 	[%r22+917504], %r3439;
	st.global.u32 	[%r22+921600], %r3439;
	st.global.u32 	[%r22+925696], %r3439;
	ld.global.u32 	%r3414, [%r22];

BB6_262:
	add.s32 	%r3414, %r3414, -1;
	setp.gt.s32 	%p208, %r3414, -1;
	@%p208 bra 	BB6_264;

	mov.u32 	%r3418, 2;
	bra.uni 	BB6_272;

BB6_264:
	shl.b32 	%r1695, %r3414, 10;
	add.s32 	%r1696, %r1695, %r1009;
	ld.param.u32 	%r3208, [fermat_param_5];
	mad.lo.s32 	%r1697, %r10, 5345280, %r3208;
	shl.b32 	%r1698, %r1696, 3;
	add.s32 	%r1699, %r1697, %r1698;
	ld.global.u64 	%rl173, [%r1699+4096];
	shr.u64 	%rl532, %rl173, 32;
	cvt.u32.u64 	%r3416, %rl532;
	setp.eq.s32 	%p209, %r3416, 0;
	@%p209 bra 	BB6_266;

	mov.u32 	%r3415, 0;
	bra.uni 	BB6_267;

BB6_266:
	cvt.u32.u64 	%r3416, %rl173;
	mov.u32 	%r3415, 32;

BB6_267:
	setp.lt.s32 	%p210, %r3416, 1;
	@%p210 bra 	BB6_269;

	shl.b32 	%r1702, %r3416, 16;
	setp.lt.u32 	%p211, %r3416, 65536;
	selp.b32 	%r1703, %r1702, %r3416, %p211;
	selp.b32 	%r1704, 17, 1, %p211;
	setp.lt.u32 	%p212, %r1703, 16777216;
	add.s32 	%r1705, %r1704, 8;
	shl.b32 	%r1706, %r1703, 8;
	selp.b32 	%r1707, %r1705, %r1704, %p212;
	selp.b32 	%r1708, %r1706, %r1703, %p212;
	setp.lt.u32 	%p213, %r1708, 268435456;
	add.s32 	%r1709, %r1707, 4;
	shl.b32 	%r1710, %r1708, 4;
	selp.b32 	%r1711, %r1709, %r1707, %p213;
	selp.b32 	%r1712, %r1710, %r1708, %p213;
	setp.lt.u32 	%p214, %r1712, 1073741824;
	add.s32 	%r1713, %r1711, 2;
	shl.b32 	%r1714, %r1712, 2;
	selp.b32 	%r1715, %r1713, %r1711, %p214;
	selp.b32 	%r1716, %r1714, %r1712, %p214;
	shr.u32 	%r1717, %r1716, 31;
	sub.s32 	%r3417, %r1715, %r1717;
	bra.uni 	BB6_270;

BB6_269:
	shr.u32 	%r1718, %r3416, 26;
	and.b32  	%r1719, %r1718, 32;
	xor.b32  	%r3417, %r1719, 32;

BB6_270:
	add.s32 	%r454, %r3417, %r3415;
	setp.eq.s32 	%p215, %r454, 64;
	@%p215 bra 	BB6_262;

	shl.b32 	%r1720, %r3414, 6;
	add.s32 	%r1721, %r1720, 64;
	sub.s32 	%r1722, %r1721, %r454;
	shl.b32 	%r3418, %r1722, 1;

BB6_272:
	ld.global.u32 	%r1723, [%r22+172032];
	ld.global.u32 	%r1724, [%r22+344064];
	setp.lt.u32 	%p216, %r1724, %r1723;
	selp.b32 	%r457, %r52, %r50, %p216;
	selp.b32 	%r458, %r50, %r52, %p216;
	add.s32 	%r1726, %r457, %r1069;
	ld.global.u64 	%rl174, [%r1726+4096];
	add.s32 	%r459, %r458, %r1015;
	ld.global.u32 	%r3420, [%r459];
	setp.eq.s32 	%p217, %r3420, 0;
	@%p217 bra 	BB6_275;

	mov.u32 	%r3419, 0;
	mov.u64 	%rl729, 0;

BB6_274:
	shl.b32 	%r1729, %r3419, 10;
	add.s32 	%r1730, %r1729, %r1009;
	shl.b32 	%r1731, %r1730, 3;
	add.s32 	%r1732, %r458, %r1731;
	ld.global.u64 	%rl535, [%r1732+4096];
	// inline asm
	mul.hi.u64 	%rl534, %rl535, %rl174;
	// inline asm
	mad.lo.s64 	%rl537, %rl535, %rl174, %rl729;
	setp.lt.u64 	%p218, %rl537, %rl729;
	selp.u64 	%rl538, 1, 0, %p218;
	add.s64 	%rl729, %rl538, %rl534;
	ld.param.u32 	%r3207, [fermat_param_5];
	mad.lo.s32 	%r1733, %r10, 5345280, %r3207;
	add.s32 	%r1734, %r1733, %r1731;
	st.global.u64 	[%r1734+1777664], %rl537;
	ld.global.u32 	%r3420, [%r459];
	add.s32 	%r3419, %r3419, 1;
	setp.lt.u32 	%p219, %r3419, %r3420;
	@%p219 bra 	BB6_274;
	bra.uni 	BB6_276;

BB6_275:
	mov.u64 	%rl729, 0;

BB6_276:
	shl.b32 	%r1735, %r3420, 10;
	add.s32 	%r1736, %r1735, %r1009;
	ld.param.u32 	%r3206, [fermat_param_5];
	mad.lo.s32 	%r1737, %r10, 5345280, %r3206;
	shl.b32 	%r1738, %r1736, 3;
	add.s32 	%r1739, %r1737, %r1738;
	st.global.u64 	[%r1739+1777664], %rl729;
	setp.ne.s64 	%p220, %rl729, 0;
	selp.u32 	%r1740, 1, 0, %p220;
	ld.global.u32 	%r1741, [%r459];
	add.s32 	%r3434, %r1741, %r1740;
	st.global.u32 	[%r22+1773568], %r3434;
	add.s32 	%r466, %r457, %r1015;
	ld.global.u32 	%r3429, [%r466];
	setp.gt.u32 	%p221, %r3429, 1;
	@%p221 bra 	BB6_277;
	bra.uni 	BB6_284;

BB6_277:
	add.s32 	%r1746, %r1069, %r458;
	add.s32 	%r469, %r1746, 4096;
	add.s32 	%r470, %r1009, 1024;
	mov.u32 	%r3422, 1;
	mov.u32 	%r3421, %r3422;
	mov.u32 	%r3425, %r69;
	mov.u32 	%r3435, %r3434;

BB6_278:
	mov.u32 	%r472, %r3435;
	mov.u32 	%r3423, %r3425;
	mov.u32 	%r471, %r3423;
	shl.b32 	%r1747, %r472, 10;
	add.s32 	%r1748, %r470, %r1747;
	ld.param.u32 	%r3205, [fermat_param_5];
	mad.lo.s32 	%r1749, %r10, 5345280, %r3205;
	shl.b32 	%r1750, %r1748, 3;
	mov.u64 	%rl730, 0;
	add.s32 	%r1751, %r1749, %r1750;
	st.global.u64 	[%r1751+1777664], %rl730;
	shl.b32 	%r1752, %r3421, 10;
	add.s32 	%r1753, %r1752, %r1009;
	shl.b32 	%r1754, %r1753, 3;
	add.s32 	%r1755, %r457, %r1754;
	ld.global.u64 	%rl178, [%r1755+4096];
	ld.global.u32 	%r3428, [%r459];
	setp.eq.s32 	%p222, %r3428, 0;
	@%p222 bra 	BB6_282;

	mov.u32 	%r3427, 0;
	mov.u64 	%rl730, 0;
	mov.u32 	%r3426, %r469;
	mov.u32 	%r3424, %r471;

BB6_280:
	mov.u32 	%r477, %r3424;
	ld.global.u64 	%rl543, [%r3426];
	// inline asm
	mul.hi.u64 	%rl542, %rl543, %rl178;
	// inline asm
	mad.lo.s64 	%rl545, %rl543, %rl178, %rl730;
	setp.lt.u64 	%p223, %rl545, %rl730;
	selp.u64 	%rl546, 1, 0, %p223;
	ld.global.u64 	%rl547, [%r477];
	add.s64 	%rl548, %rl547, %rl545;
	setp.lt.u64 	%p224, %rl548, %rl547;
	selp.u64 	%rl549, 1, 0, %p224;
	add.s64 	%rl550, %rl546, %rl542;
	add.s64 	%rl730, %rl550, %rl549;
	st.global.u64 	[%r477], %rl548;
	add.s32 	%r3426, %r3426, 8192;
	add.s32 	%r481, %r477, 8192;
	add.s32 	%r3427, %r3427, 1;
	setp.lt.u32 	%p225, %r3427, %r3428;
	mov.u32 	%r3424, %r481;
	@%p225 bra 	BB6_280;

	ld.global.u32 	%r3428, [%r459];

BB6_282:
	add.s32 	%r1757, %r3428, %r3422;
	shl.b32 	%r1758, %r1757, 10;
	add.s32 	%r1759, %r1758, %r1009;
	ld.param.u32 	%r3204, [fermat_param_5];
	mad.lo.s32 	%r1760, %r10, 5345280, %r3204;
	shl.b32 	%r1761, %r1759, 3;
	add.s32 	%r1762, %r1760, %r1761;
	st.global.u64 	[%r1762+1777664], %rl730;
	add.s32 	%r3422, %r3422, 1;
	ld.global.u32 	%r1763, [%r22+1773568];
	add.s32 	%r486, %r1763, 1;
	st.global.u32 	[%r22+1773568], %r486;
	ld.global.u32 	%r3429, [%r466];
	add.s32 	%r3421, %r3421, 1;
	setp.lt.u32 	%p226, %r3421, %r3429;
	add.s32 	%r489, %r471, 8192;
	mov.u32 	%r3425, %r489;
	mov.u32 	%r3435, %r486;
	@%p226 bra 	BB6_278;

	mov.u32 	%r3434, %r486;

BB6_284:
	mov.u32 	%r3433, %r3434;
	ld.global.u32 	%r1764, [%r459];
	add.s32 	%r1765, %r3429, %r1764;
	shl.b32 	%r1766, %r1765, 10;
	add.s32 	%r1767, %r44, %r1766;
	ld.param.u32 	%r3203, [fermat_param_5];
	mad.lo.s32 	%r1768, %r10, 5345280, %r3203;
	shl.b32 	%r1769, %r1767, 3;
	add.s32 	%r1770, %r1768, %r1769;
	ld.global.u64 	%rl552, [%r1770+1777664];
	setp.eq.s64 	%p227, %rl552, 0;
	@%p227 bra 	BB6_286;

	add.s32 	%r3433, %r3433, 1;
	st.global.u32 	[%r22+1773568], %r3433;

BB6_286:
	and.b32  	%r494, %r3418, 62;
	shr.u32 	%r1771, %r3418, 6;
	sub.s32 	%r495, %r3433, %r1771;
	setp.lt.s32 	%p228, %r495, 1;
	@%p228 bra 	BB6_294;

	setp.eq.s32 	%p229, %r495, 1;
	shl.b32 	%r1772, %r3418, 4;
	and.b32  	%r1773, %r1772, 536869888;
	add.s32 	%r1774, %r1773, %r1009;
	ld.param.u32 	%r3202, [fermat_param_5];
	mad.lo.s32 	%r1775, %r10, 5345280, %r3202;
	shl.b32 	%r1776, %r1774, 3;
	cvt.u64.u32 	%rl182, %r494;
	add.s32 	%r1777, %r1775, %r1776;
	ld.global.u64 	%rl553, [%r1777+1777664];
	shr.u64 	%rl732, %rl553, %r494;
	@%p229 bra 	BB6_293;

	setp.eq.s32 	%p11, %r494, 0;
	mov.u32 	%r3438, 0;
	add.s32 	%r497, %r495, -1;
	neg.s32 	%r1780, %r3418;
	and.b32  	%r1781, %r1780, 62;
	cvt.u64.u32 	%rl184, %r1781;
	and.b32  	%r1782, %r3418, 33554368;
	shl.b32 	%r1783, %r1782, 7;
	add.s32 	%r3436, %r69, %r1783;
	mov.u32 	%r3439, %r3438;
	mov.u32 	%r3437, %r67;

BB6_289:
	add.s32 	%r503, %r3436, -1785856;
	@%p11 bra 	BB6_291;

	ld.global.u64 	%rl554, [%r503+1785856];
	cvt.u32.u64 	%r1784, %rl184;
	shl.b64 	%rl731, %rl554, %r1784;
	bra.uni 	BB6_292;

BB6_291:
	mov.u64 	%rl731, 0;

BB6_292:
	or.b64  	%rl556, %rl731, %rl732;
	st.global.u64 	[%r3437], %rl556;
	ld.global.u64 	%rl557, [%r503+1785856];
	cvt.u32.u64 	%r1785, %rl182;
	shr.u64 	%rl732, %rl557, %r1785;
	add.s32 	%r3437, %r3437, 8192;
	add.s32 	%r3436, %r3436, 8192;
	add.s32 	%r3439, %r3439, 1024;
	add.s32 	%r3438, %r3438, 1;
	setp.lt.u32 	%p230, %r3438, %r497;
	@%p230 bra 	BB6_289;

BB6_293:
	add.s32 	%r1787, %r3439, %r1009;
	ld.param.u32 	%r3201, [fermat_param_5];
	mad.lo.s32 	%r1788, %r10, 5345280, %r3201;
	shl.b32 	%r1789, %r1787, 3;
	add.s32 	%r1790, %r1788, %r1789;
	st.global.u64 	[%r1790+2109440], %rl732;
	setp.eq.s64 	%p231, %rl732, 0;
	add.s32 	%r1791, %r495, -1;
	selp.b32 	%r3440, %r1791, %r495, %p231;
	st.global.u32 	[%r22+2105344], %r3440;
	bra.uni 	BB6_295;

BB6_294:
	mov.u32 	%r1792, 0;
	st.global.u32 	[%r22+2105344], %r1792;
	mov.u64 	%rl558, 0;
	st.global.u64 	[%r1072+2109440], %rl558;
	ld.global.u32 	%r3440, [%r22+2105344];

BB6_295:
	ld.global.u32 	%r1793, [%r22];
	setp.lt.u32 	%p232, %r3440, %r1793;
	selp.b32 	%r512, %r53, %r51, %p232;
	selp.b32 	%r513, %r51, %r53, %p232;
	add.s32 	%r1795, %r512, %r1069;
	ld.global.u64 	%rl190, [%r1795+4096];
	add.s32 	%r514, %r513, %r1015;
	ld.global.u32 	%r3442, [%r514];
	setp.eq.s32 	%p233, %r3442, 0;
	@%p233 bra 	BB6_298;

	mov.u32 	%r3441, 0;
	mov.u64 	%rl733, 0;

BB6_297:
	shl.b32 	%r1798, %r3441, 10;
	add.s32 	%r1799, %r1798, %r1009;
	shl.b32 	%r1800, %r1799, 3;
	add.s32 	%r1801, %r513, %r1800;
	ld.global.u64 	%rl561, [%r1801+4096];
	// inline asm
	mul.hi.u64 	%rl560, %rl561, %rl190;
	// inline asm
	mad.lo.s64 	%rl563, %rl561, %rl190, %rl733;
	setp.lt.u64 	%p234, %rl563, %rl733;
	selp.u64 	%rl564, 1, 0, %p234;
	add.s64 	%rl733, %rl564, %rl560;
	ld.param.u32 	%r3200, [fermat_param_5];
	mad.lo.s32 	%r1802, %r10, 5345280, %r3200;
	add.s32 	%r1803, %r1802, %r1800;
	st.global.u64 	[%r1803+2441216], %rl563;
	ld.global.u32 	%r3442, [%r514];
	add.s32 	%r3441, %r3441, 1;
	setp.lt.u32 	%p235, %r3441, %r3442;
	@%p235 bra 	BB6_297;
	bra.uni 	BB6_299;

BB6_298:
	mov.u64 	%rl733, 0;

BB6_299:
	shl.b32 	%r1804, %r3442, 10;
	add.s32 	%r1805, %r1804, %r1009;
	ld.param.u32 	%r3199, [fermat_param_5];
	mad.lo.s32 	%r1806, %r10, 5345280, %r3199;
	shl.b32 	%r1807, %r1805, 3;
	add.s32 	%r1808, %r1806, %r1807;
	st.global.u64 	[%r1808+2441216], %rl733;
	setp.ne.s64 	%p236, %rl733, 0;
	selp.u32 	%r1809, 1, 0, %p236;
	ld.global.u32 	%r1810, [%r514];
	add.s32 	%r3456, %r1810, %r1809;
	st.global.u32 	[%r22+2437120], %r3456;
	add.s32 	%r521, %r512, %r1015;
	ld.global.u32 	%r3451, [%r521];
	setp.gt.u32 	%p237, %r3451, 1;
	@%p237 bra 	BB6_300;
	bra.uni 	BB6_307;

BB6_300:
	add.s32 	%r1815, %r1069, %r513;
	add.s32 	%r524, %r1815, 4096;
	add.s32 	%r525, %r1009, 1024;
	mov.u32 	%r3444, 1;
	mov.u32 	%r3443, %r3444;
	mov.u32 	%r3447, %r66;
	mov.u32 	%r3457, %r3456;

BB6_301:
	mov.u32 	%r527, %r3457;
	mov.u32 	%r3445, %r3447;
	mov.u32 	%r526, %r3445;
	shl.b32 	%r1816, %r527, 10;
	add.s32 	%r1817, %r525, %r1816;
	ld.param.u32 	%r3198, [fermat_param_5];
	mad.lo.s32 	%r1818, %r10, 5345280, %r3198;
	shl.b32 	%r1819, %r1817, 3;
	mov.u64 	%rl734, 0;
	add.s32 	%r1820, %r1818, %r1819;
	st.global.u64 	[%r1820+2441216], %rl734;
	shl.b32 	%r1821, %r3443, 10;
	add.s32 	%r1822, %r1821, %r1009;
	shl.b32 	%r1823, %r1822, 3;
	add.s32 	%r1824, %r512, %r1823;
	ld.global.u64 	%rl194, [%r1824+4096];
	ld.global.u32 	%r3450, [%r514];
	setp.eq.s32 	%p238, %r3450, 0;
	@%p238 bra 	BB6_305;

	mov.u32 	%r3449, 0;
	mov.u64 	%rl734, 0;
	mov.u32 	%r3448, %r524;
	mov.u32 	%r3446, %r526;

BB6_303:
	mov.u32 	%r532, %r3446;
	ld.global.u64 	%rl569, [%r3448];
	// inline asm
	mul.hi.u64 	%rl568, %rl569, %rl194;
	// inline asm
	mad.lo.s64 	%rl571, %rl569, %rl194, %rl734;
	setp.lt.u64 	%p239, %rl571, %rl734;
	selp.u64 	%rl572, 1, 0, %p239;
	ld.global.u64 	%rl573, [%r532];
	add.s64 	%rl574, %rl573, %rl571;
	setp.lt.u64 	%p240, %rl574, %rl573;
	selp.u64 	%rl575, 1, 0, %p240;
	add.s64 	%rl576, %rl572, %rl568;
	add.s64 	%rl734, %rl576, %rl575;
	st.global.u64 	[%r532], %rl574;
	add.s32 	%r3448, %r3448, 8192;
	add.s32 	%r536, %r532, 8192;
	add.s32 	%r3449, %r3449, 1;
	setp.lt.u32 	%p241, %r3449, %r3450;
	mov.u32 	%r3446, %r536;
	@%p241 bra 	BB6_303;

	ld.global.u32 	%r3450, [%r514];

BB6_305:
	add.s32 	%r1826, %r3450, %r3444;
	shl.b32 	%r1827, %r1826, 10;
	add.s32 	%r1828, %r1827, %r1009;
	ld.param.u32 	%r3197, [fermat_param_5];
	mad.lo.s32 	%r1829, %r10, 5345280, %r3197;
	shl.b32 	%r1830, %r1828, 3;
	add.s32 	%r1831, %r1829, %r1830;
	st.global.u64 	[%r1831+2441216], %rl734;
	add.s32 	%r3444, %r3444, 1;
	ld.global.u32 	%r1832, [%r22+2437120];
	add.s32 	%r541, %r1832, 1;
	st.global.u32 	[%r22+2437120], %r541;
	ld.global.u32 	%r3451, [%r521];
	add.s32 	%r3443, %r3443, 1;
	setp.lt.u32 	%p242, %r3443, %r3451;
	add.s32 	%r544, %r526, 8192;
	mov.u32 	%r3447, %r544;
	mov.u32 	%r3457, %r541;
	@%p242 bra 	BB6_301;

	mov.u32 	%r3456, %r541;

BB6_307:
	mov.u32 	%r3455, %r3456;
	ld.global.u32 	%r1833, [%r514];
	add.s32 	%r1834, %r3451, %r1833;
	shl.b32 	%r1835, %r1834, 10;
	add.s32 	%r1836, %r44, %r1835;
	ld.param.u32 	%r3196, [fermat_param_5];
	mad.lo.s32 	%r1837, %r10, 5345280, %r3196;
	shl.b32 	%r1838, %r1836, 3;
	add.s32 	%r1839, %r1837, %r1838;
	ld.global.u64 	%rl578, [%r1839+2441216];
	setp.eq.s64 	%p243, %rl578, 0;
	@%p243 bra 	BB6_309;

	add.s32 	%r3455, %r3455, 1;
	st.global.u32 	[%r22+2437120], %r3455;

BB6_309:
	ld.global.u32 	%r3460, [%r22+172032];
	setp.eq.s32 	%p244, %r3460, 0;
	@%p244 bra 	BB6_315;

	mov.u32 	%r3459, 0;
	mov.u64 	%rl735, 0;
	mov.u32 	%r3458, %r65;

BB6_311:
	add.s32 	%r553, %r3458, -2441216;
	ld.global.u64 	%rl199, [%r3458+-2265088];
	setp.lt.u32 	%p245, %r3459, %r3455;
	@%p245 bra 	BB6_313;

	mov.u64 	%rl736, 0;
	bra.uni 	BB6_314;

BB6_313:
	ld.global.u64 	%rl736, [%r553+2441216];

BB6_314:
	sub.s64 	%rl581, %rl199, %rl736;
	setp.gt.u64 	%p246, %rl581, %rl199;
	sub.s64 	%rl582, %rl581, %rl735;
	setp.gt.u64 	%p247, %rl582, %rl581;
	or.pred  	%p248, %p247, %p246;
	selp.u64 	%rl735, 1, 0, %p248;
	st.global.u64 	[%r553+2772992], %rl582;
	add.s32 	%r3458, %r3458, 8192;
	add.s32 	%r3459, %r3459, 1;
	setp.lt.u32 	%p249, %r3459, %r3460;
	@%p249 bra 	BB6_311;

BB6_315:
	st.global.u32 	[%r22+2768896], %r3460;

BB6_316:
	setp.eq.s32 	%p250, %r3460, 0;
	@%p250 bra 	BB6_319;

	shl.b32 	%r1841, %r3460, 10;
	add.s32 	%r1842, %r44, %r1841;
	ld.param.u32 	%r3195, [fermat_param_5];
	mad.lo.s32 	%r1843, %r10, 5345280, %r3195;
	shl.b32 	%r1844, %r1842, 3;
	add.s32 	%r1845, %r1843, %r1844;
	ld.global.u64 	%rl583, [%r1845+2772992];
	setp.ne.s64 	%p251, %rl583, 0;
	@%p251 bra 	BB6_319;

	add.s32 	%r3460, %r3460, -1;
	bra.uni 	BB6_316;

BB6_319:
	st.global.u32 	[%r22+2768896], %r3460;
	ld.global.u32 	%r558, [%r22];
	// inline asm
	max.u32 	%r1846, %r3460, %r558;
	// inline asm
	mov.u32 	%r3461, %r1846;

BB6_320:
	add.s32 	%r3461, %r3461, -1;
	setp.lt.s32 	%p252, %r3461, 0;
	@%p252 bra 	BB6_327;

	shl.b32 	%r1849, %r3461, 10;
	add.s32 	%r1850, %r1849, %r1009;
	ld.param.u32 	%r3194, [fermat_param_5];
	mad.lo.s32 	%r1851, %r10, 5345280, %r3194;
	shl.b32 	%r1852, %r1850, 3;
	setp.lt.u32 	%p253, %r3461, %r3460;
	add.s32 	%r1853, %r1851, %r1852;
	ld.global.u64 	%rl584, [%r1853+2772992];
	selp.b64 	%rl203, %rl584, 0, %p253;
	setp.lt.u32 	%p254, %r3461, %r558;
	ld.global.u64 	%rl585, [%r1853+4096];
	selp.b64 	%rl204, %rl585, 0, %p254;
	setp.gt.u64 	%p255, %rl203, %rl204;
	@%p255 bra 	BB6_327;

	setp.le.u64 	%p256, %rl204, %rl203;
	@%p256 bra 	BB6_320;

	ld.global.u32 	%r3467, [%r22+2768896];
	st.global.u32 	[%r22+1519616], %r3467;
	setp.eq.s32 	%p257, %r3467, 0;
	@%p257 bra 	BB6_334;

	mov.u32 	%r3463, 0;
	mov.u32 	%r3462, %r62;

BB6_325:
	ld.global.u64 	%rl586, [%r3462+1249280];
	st.global.u64 	[%r3462], %rl586;
	add.s32 	%r3462, %r3462, 8192;
	add.s32 	%r3463, %r3463, 1;
	setp.lt.u32 	%p258, %r3463, %r3467;
	@%p258 bra 	BB6_325;

	ld.global.u32 	%r3467, [%r22+1519616];
	bra.uni 	BB6_334;

BB6_327:
	ld.global.u32 	%r569, [%r22];
	ld.global.u32 	%r3467, [%r22+2768896];
	setp.eq.s32 	%p259, %r3467, 0;
	@%p259 bra 	BB6_333;

	mov.u32 	%r3465, 0;
	mov.u64 	%rl737, 0;
	mov.u32 	%r3464, %r62;

BB6_329:
	add.s32 	%r574, %r3464, -1523712;
	ld.global.u64 	%rl206, [%r3464+1249280];
	setp.lt.u32 	%p260, %r3465, %r569;
	@%p260 bra 	BB6_331;

	mov.u64 	%rl738, 0;
	bra.uni 	BB6_332;

BB6_331:
	ld.global.u64 	%rl738, [%r574+4096];

BB6_332:
	sub.s64 	%rl589, %rl206, %rl738;
	setp.gt.u64 	%p261, %rl589, %rl206;
	sub.s64 	%rl590, %rl589, %rl737;
	setp.gt.u64 	%p262, %rl590, %rl589;
	or.pred  	%p263, %p262, %p261;
	selp.u64 	%rl737, 1, 0, %p263;
	st.global.u64 	[%r574+1523712], %rl590;
	add.s32 	%r3464, %r3464, 8192;
	add.s32 	%r3465, %r3465, 1;
	setp.lt.u32 	%p264, %r3465, %r3467;
	@%p264 bra 	BB6_329;

BB6_333:
	st.global.u32 	[%r22+1519616], %r3467;

BB6_334:
	ld.global.u64 	%rl210, [%r1072+1523712];
	setp.eq.s32 	%p265, %r3467, 0;
	@%p265 bra 	BB6_337;

	mov.u64 	%rl739, 0;
	mov.u32 	%r3466, 0;

BB6_336:
	shl.b32 	%r1857, %r3466, 10;
	add.s32 	%r1858, %r1857, %r1009;
	ld.param.u32 	%r3193, [fermat_param_5];
	mad.lo.s32 	%r1859, %r10, 5345280, %r3193;
	shl.b32 	%r1860, %r1858, 3;
	add.s32 	%r1861, %r1859, %r1860;
	ld.global.u64 	%rl593, [%r1861+1523712];
	// inline asm
	mul.hi.u64 	%rl592, %rl593, %rl210;
	// inline asm
	mad.lo.s64 	%rl595, %rl593, %rl210, %rl739;
	setp.lt.u64 	%p266, %rl595, %rl739;
	selp.u64 	%rl596, 1, 0, %p266;
	add.s64 	%rl739, %rl596, %rl592;
	st.global.u64 	[%r1861+1609728], %rl595;
	ld.global.u32 	%r3467, [%r22+1519616];
	add.s32 	%r3466, %r3466, 1;
	setp.lt.u32 	%p267, %r3466, %r3467;
	@%p267 bra 	BB6_336;
	bra.uni 	BB6_338;

BB6_337:
	mov.u64 	%rl739, 0;

BB6_338:
	shl.b32 	%r1862, %r3467, 10;
	add.s32 	%r1863, %r1862, %r1009;
	ld.param.u32 	%r3192, [fermat_param_5];
	mad.lo.s32 	%r1864, %r10, 5345280, %r3192;
	shl.b32 	%r1865, %r1863, 3;
	add.s32 	%r1866, %r1864, %r1865;
	st.global.u64 	[%r1866+1609728], %rl739;
	setp.ne.s64 	%p268, %rl739, 0;
	selp.u32 	%r1867, 1, 0, %p268;
	ld.global.u32 	%r3474, [%r22+1519616];
	add.s32 	%r3479, %r3474, %r1867;
	st.global.u32 	[%r22+1605632], %r3479;
	setp.gt.u32 	%p269, %r3474, 1;
	@%p269 bra 	BB6_339;
	bra.uni 	BB6_346;

BB6_339:
	add.s32 	%r584, %r1009, 1024;
	mov.u32 	%r3470, 1;
	mov.u32 	%r3469, 0;
	mov.u32 	%r3468, %r3469;
	mov.u32 	%r3480, %r3479;

BB6_340:
	mov.u32 	%r586, %r3480;
	add.s32 	%r3469, %r3469, 1;
	shl.b32 	%r1871, %r586, 10;
	add.s32 	%r1872, %r584, %r1871;
	ld.param.u32 	%r3191, [fermat_param_5];
	mad.lo.s32 	%r1873, %r10, 5345280, %r3191;
	shl.b32 	%r1874, %r1872, 3;
	mov.u64 	%rl740, 0;
	add.s32 	%r1875, %r1873, %r1874;
	st.global.u64 	[%r1875+1609728], %rl740;
	shl.b32 	%r1876, %r3470, 10;
	add.s32 	%r1877, %r1876, %r1009;
	shl.b32 	%r1878, %r1877, 3;
	add.s32 	%r1879, %r1873, %r1878;
	ld.global.u64 	%rl214, [%r1879+1523712];
	ld.global.u32 	%r3473, [%r22+1519616];
	setp.eq.s32 	%p270, %r3473, 0;
	@%p270 bra 	BB6_344;

	add.s32 	%r591, %r62, %r3468;
	mov.u64 	%rl740, 0;
	mov.u32 	%r3472, 0;
	mov.u32 	%r3471, %r3472;

BB6_342:
	add.s32 	%r1882, %r62, %r3471;
	ld.global.u64 	%rl601, [%r1882];
	// inline asm
	mul.hi.u64 	%rl600, %rl601, %rl214;
	// inline asm
	mad.lo.s64 	%rl603, %rl601, %rl214, %rl740;
	setp.lt.u64 	%p271, %rl603, %rl740;
	selp.u64 	%rl604, 1, 0, %p271;
	add.s32 	%r1883, %r591, %r3471;
	ld.global.u64 	%rl605, [%r1883+94208];
	add.s64 	%rl606, %rl605, %rl603;
	setp.lt.u64 	%p272, %rl606, %rl605;
	selp.u64 	%rl607, 1, 0, %p272;
	add.s64 	%rl608, %rl604, %rl600;
	add.s64 	%rl740, %rl608, %rl607;
	st.global.u64 	[%r1883+94208], %rl606;
	add.s32 	%r3471, %r3471, 8192;
	add.s32 	%r3472, %r3472, 1;
	setp.lt.u32 	%p273, %r3472, %r3473;
	@%p273 bra 	BB6_342;

	ld.global.u32 	%r3473, [%r22+1519616];

BB6_344:
	add.s32 	%r1884, %r3473, %r3469;
	shl.b32 	%r1885, %r1884, 10;
	add.s32 	%r1886, %r1885, %r1009;
	ld.param.u32 	%r3190, [fermat_param_5];
	mad.lo.s32 	%r1887, %r10, 5345280, %r3190;
	shl.b32 	%r1888, %r1886, 3;
	add.s32 	%r1889, %r1887, %r1888;
	st.global.u64 	[%r1889+1609728], %rl740;
	ld.global.u32 	%r1890, [%r22+1605632];
	add.s32 	%r598, %r1890, 1;
	st.global.u32 	[%r22+1605632], %r598;
	ld.global.u32 	%r3474, [%r22+1519616];
	add.s32 	%r3470, %r3470, 1;
	setp.lt.u32 	%p274, %r3470, %r3474;
	add.s32 	%r3468, %r3468, 8192;
	mov.u32 	%r3480, %r598;
	@%p274 bra 	BB6_340;

	mov.u32 	%r3479, %r598;

BB6_346:
	mov.u32 	%r3478, %r3479;
	shl.b32 	%r1891, %r3474, 11;
	add.s32 	%r1892, %r44, %r1891;
	ld.param.u32 	%r3189, [fermat_param_5];
	mad.lo.s32 	%r1893, %r10, 5345280, %r3189;
	shl.b32 	%r1894, %r1892, 3;
	add.s32 	%r1895, %r1893, %r1894;
	ld.global.u64 	%rl610, [%r1895+1609728];
	setp.eq.s64 	%p275, %rl610, 0;
	@%p275 bra 	BB6_348;

	add.s32 	%r3478, %r3478, 1;
	st.global.u32 	[%r22+1605632], %r3478;

BB6_348:
	ld.global.u32 	%r3481, [%r22];

BB6_349:
	add.s32 	%r3481, %r3481, -1;
	setp.gt.s32 	%p276, %r3481, -1;
	@%p276 bra 	BB6_351;

	mov.u32 	%r3485, 2;
	bra.uni 	BB6_359;

BB6_351:
	shl.b32 	%r1897, %r3481, 10;
	add.s32 	%r1898, %r1897, %r1009;
	ld.param.u32 	%r3188, [fermat_param_5];
	mad.lo.s32 	%r1899, %r10, 5345280, %r3188;
	shl.b32 	%r1900, %r1898, 3;
	add.s32 	%r1901, %r1899, %r1900;
	ld.global.u64 	%rl218, [%r1901+4096];
	shr.u64 	%rl611, %rl218, 32;
	cvt.u32.u64 	%r3483, %rl611;
	setp.eq.s32 	%p277, %r3483, 0;
	@%p277 bra 	BB6_353;

	mov.u32 	%r1902, 0;
	mov.u32 	%r3482, %r1902;
	bra.uni 	BB6_354;

BB6_353:
	cvt.u32.u64 	%r3483, %rl218;
	mov.u32 	%r3482, %r1450;

BB6_354:
	mov.u32 	%r612, %r3482;
	setp.lt.s32 	%p278, %r3483, 1;
	@%p278 bra 	BB6_356;

	shl.b32 	%r1904, %r3483, 16;
	setp.lt.u32 	%p279, %r3483, 65536;
	selp.b32 	%r1905, %r1904, %r3483, %p279;
	selp.b32 	%r1906, 17, 1, %p279;
	setp.lt.u32 	%p280, %r1905, 16777216;
	add.s32 	%r1907, %r1906, 8;
	shl.b32 	%r1908, %r1905, 8;
	selp.b32 	%r1909, %r1907, %r1906, %p280;
	selp.b32 	%r1910, %r1908, %r1905, %p280;
	setp.lt.u32 	%p281, %r1910, 268435456;
	add.s32 	%r1911, %r1909, 4;
	shl.b32 	%r1912, %r1910, 4;
	selp.b32 	%r1913, %r1911, %r1909, %p281;
	selp.b32 	%r1914, %r1912, %r1910, %p281;
	setp.lt.u32 	%p282, %r1914, 1073741824;
	add.s32 	%r1915, %r1913, 2;
	shl.b32 	%r1916, %r1914, 2;
	selp.b32 	%r1917, %r1915, %r1913, %p282;
	selp.b32 	%r1918, %r1916, %r1914, %p282;
	shr.u32 	%r1919, %r1918, 31;
	sub.s32 	%r3484, %r1917, %r1919;
	bra.uni 	BB6_357;

BB6_356:
	shr.u32 	%r1920, %r3483, 26;
	and.b32  	%r1921, %r1920, 32;
	xor.b32  	%r3484, %r1921, 32;

BB6_357:
	add.s32 	%r617, %r3484, %r612;
	setp.eq.s32 	%p283, %r617, 64;
	@%p283 bra 	BB6_349;

	shl.b32 	%r1922, %r3481, 6;
	add.s32 	%r1923, %r1922, 64;
	sub.s32 	%r1924, %r1923, %r617;
	shl.b32 	%r3485, %r1924, 1;

BB6_359:
	ld.global.u32 	%r1925, [%r22+344064];
	setp.lt.u32 	%p284, %r1925, %r3478;
	selp.b32 	%r620, %r52, %r54, %p284;
	selp.b32 	%r621, %r54, %r52, %p284;
	add.s32 	%r1927, %r620, %r1069;
	ld.global.u64 	%rl219, [%r1927+4096];
	add.s32 	%r622, %r621, %r1015;
	ld.global.u32 	%r3487, [%r622];
	setp.eq.s32 	%p285, %r3487, 0;
	@%p285 bra 	BB6_362;

	mov.u32 	%r3486, 0;
	mov.u64 	%rl741, 0;

BB6_361:
	shl.b32 	%r1930, %r3486, 10;
	add.s32 	%r1931, %r1930, %r1009;
	shl.b32 	%r1932, %r1931, 3;
	add.s32 	%r1933, %r621, %r1932;
	ld.global.u64 	%rl614, [%r1933+4096];
	// inline asm
	mul.hi.u64 	%rl613, %rl614, %rl219;
	// inline asm
	mad.lo.s64 	%rl616, %rl614, %rl219, %rl741;
	setp.lt.u64 	%p286, %rl616, %rl741;
	selp.u64 	%rl617, 1, 0, %p286;
	add.s64 	%rl741, %rl617, %rl613;
	ld.param.u32 	%r3187, [fermat_param_5];
	mad.lo.s32 	%r1934, %r10, 5345280, %r3187;
	add.s32 	%r1935, %r1934, %r1932;
	st.global.u64 	[%r1935+1777664], %rl616;
	ld.global.u32 	%r3487, [%r622];
	add.s32 	%r3486, %r3486, 1;
	setp.lt.u32 	%p287, %r3486, %r3487;
	@%p287 bra 	BB6_361;
	bra.uni 	BB6_363;

BB6_362:
	mov.u64 	%rl741, 0;

BB6_363:
	shl.b32 	%r1936, %r3487, 10;
	add.s32 	%r1937, %r1936, %r1009;
	ld.param.u32 	%r3186, [fermat_param_5];
	mad.lo.s32 	%r1938, %r10, 5345280, %r3186;
	shl.b32 	%r1939, %r1937, 3;
	add.s32 	%r1940, %r1938, %r1939;
	st.global.u64 	[%r1940+1777664], %rl741;
	setp.ne.s64 	%p288, %rl741, 0;
	selp.u32 	%r1941, 1, 0, %p288;
	ld.global.u32 	%r1942, [%r622];
	add.s32 	%r3501, %r1942, %r1941;
	st.global.u32 	[%r22+1773568], %r3501;
	add.s32 	%r629, %r620, %r1015;
	ld.global.u32 	%r3496, [%r629];
	setp.gt.u32 	%p289, %r3496, 1;
	@%p289 bra 	BB6_364;
	bra.uni 	BB6_371;

BB6_364:
	add.s32 	%r1947, %r1069, %r621;
	add.s32 	%r632, %r1947, 4096;
	add.s32 	%r633, %r1009, 1024;
	mov.u32 	%r3489, 1;
	mov.u32 	%r3488, %r3489;
	mov.u32 	%r3492, %r69;
	mov.u32 	%r3502, %r3501;

BB6_365:
	mov.u32 	%r635, %r3502;
	mov.u32 	%r3490, %r3492;
	mov.u32 	%r634, %r3490;
	shl.b32 	%r1948, %r635, 10;
	add.s32 	%r1949, %r633, %r1948;
	ld.param.u32 	%r3185, [fermat_param_5];
	mad.lo.s32 	%r1950, %r10, 5345280, %r3185;
	shl.b32 	%r1951, %r1949, 3;
	mov.u64 	%rl742, 0;
	add.s32 	%r1952, %r1950, %r1951;
	st.global.u64 	[%r1952+1777664], %rl742;
	shl.b32 	%r1953, %r3488, 10;
	add.s32 	%r1954, %r1953, %r1009;
	shl.b32 	%r1955, %r1954, 3;
	add.s32 	%r1956, %r620, %r1955;
	ld.global.u64 	%rl223, [%r1956+4096];
	ld.global.u32 	%r3495, [%r622];
	setp.eq.s32 	%p290, %r3495, 0;
	@%p290 bra 	BB6_369;

	mov.u32 	%r3494, 0;
	mov.u64 	%rl742, 0;
	mov.u32 	%r3493, %r632;
	mov.u32 	%r3491, %r634;

BB6_367:
	mov.u32 	%r640, %r3491;
	ld.global.u64 	%rl622, [%r3493];
	// inline asm
	mul.hi.u64 	%rl621, %rl622, %rl223;
	// inline asm
	mad.lo.s64 	%rl624, %rl622, %rl223, %rl742;
	setp.lt.u64 	%p291, %rl624, %rl742;
	selp.u64 	%rl625, 1, 0, %p291;
	ld.global.u64 	%rl626, [%r640];
	add.s64 	%rl627, %rl626, %rl624;
	setp.lt.u64 	%p292, %rl627, %rl626;
	selp.u64 	%rl628, 1, 0, %p292;
	add.s64 	%rl629, %rl625, %rl621;
	add.s64 	%rl742, %rl629, %rl628;
	st.global.u64 	[%r640], %rl627;
	add.s32 	%r3493, %r3493, 8192;
	add.s32 	%r644, %r640, 8192;
	add.s32 	%r3494, %r3494, 1;
	setp.lt.u32 	%p293, %r3494, %r3495;
	mov.u32 	%r3491, %r644;
	@%p293 bra 	BB6_367;

	ld.global.u32 	%r3495, [%r622];

BB6_369:
	add.s32 	%r1958, %r3495, %r3489;
	shl.b32 	%r1959, %r1958, 10;
	add.s32 	%r1960, %r1959, %r1009;
	ld.param.u32 	%r3184, [fermat_param_5];
	mad.lo.s32 	%r1961, %r10, 5345280, %r3184;
	shl.b32 	%r1962, %r1960, 3;
	add.s32 	%r1963, %r1961, %r1962;
	st.global.u64 	[%r1963+1777664], %rl742;
	add.s32 	%r3489, %r3489, 1;
	ld.global.u32 	%r1964, [%r22+1773568];
	add.s32 	%r649, %r1964, 1;
	st.global.u32 	[%r22+1773568], %r649;
	ld.global.u32 	%r3496, [%r629];
	add.s32 	%r3488, %r3488, 1;
	setp.lt.u32 	%p294, %r3488, %r3496;
	add.s32 	%r652, %r634, 8192;
	mov.u32 	%r3492, %r652;
	mov.u32 	%r3502, %r649;
	@%p294 bra 	BB6_365;

	mov.u32 	%r3501, %r649;

BB6_371:
	mov.u32 	%r3500, %r3501;
	ld.global.u32 	%r1965, [%r622];
	add.s32 	%r1966, %r3496, %r1965;
	shl.b32 	%r1967, %r1966, 10;
	add.s32 	%r1968, %r44, %r1967;
	ld.param.u32 	%r3183, [fermat_param_5];
	mad.lo.s32 	%r1969, %r10, 5345280, %r3183;
	shl.b32 	%r1970, %r1968, 3;
	add.s32 	%r1971, %r1969, %r1970;
	ld.global.u64 	%rl631, [%r1971+1777664];
	setp.eq.s64 	%p295, %rl631, 0;
	@%p295 bra 	BB6_373;

	add.s32 	%r3500, %r3500, 1;
	st.global.u32 	[%r22+1773568], %r3500;

BB6_373:
	and.b32  	%r657, %r3485, 62;
	shr.u32 	%r1972, %r3485, 6;
	sub.s32 	%r658, %r3500, %r1972;
	setp.lt.s32 	%p296, %r658, 1;
	@%p296 bra 	BB6_382;

	setp.eq.s32 	%p297, %r658, 1;
	shl.b32 	%r1973, %r3485, 4;
	and.b32  	%r1974, %r1973, 536869888;
	add.s32 	%r1975, %r1974, %r1009;
	ld.param.u32 	%r3182, [fermat_param_5];
	mad.lo.s32 	%r1976, %r10, 5345280, %r3182;
	shl.b32 	%r1977, %r1975, 3;
	cvt.u64.u32 	%rl227, %r657;
	add.s32 	%r1978, %r1976, %r1977;
	ld.global.u64 	%rl632, [%r1978+1777664];
	shr.u64 	%rl744, %rl632, %r657;
	@%p297 bra 	BB6_380;

	setp.eq.s32 	%p12, %r657, 0;
	mov.u32 	%r3505, 0;
	add.s32 	%r660, %r658, -1;
	neg.s32 	%r1981, %r3485;
	and.b32  	%r1982, %r1981, 62;
	cvt.u64.u32 	%rl229, %r1982;
	and.b32  	%r1983, %r3485, 33554368;
	shl.b32 	%r1984, %r1983, 7;
	add.s32 	%r3503, %r69, %r1984;
	mov.u32 	%r3506, %r3505;
	mov.u32 	%r3504, %r67;

BB6_376:
	add.s32 	%r666, %r3503, -1785856;
	@%p12 bra 	BB6_378;

	ld.global.u64 	%rl633, [%r666+1785856];
	cvt.u32.u64 	%r1985, %rl229;
	shl.b64 	%rl743, %rl633, %r1985;
	bra.uni 	BB6_379;

BB6_378:
	mov.u64 	%rl743, 0;

BB6_379:
	or.b64  	%rl635, %rl743, %rl744;
	st.global.u64 	[%r3504], %rl635;
	ld.global.u64 	%rl636, [%r666+1785856];
	cvt.u32.u64 	%r1986, %rl227;
	shr.u64 	%rl744, %rl636, %r1986;
	add.s32 	%r3504, %r3504, 8192;
	add.s32 	%r3503, %r3503, 8192;
	add.s32 	%r3506, %r3506, 1024;
	add.s32 	%r3505, %r3505, 1;
	setp.lt.u32 	%p298, %r3505, %r660;
	@%p298 bra 	BB6_376;
	bra.uni 	BB6_381;

BB6_380:
	mov.u32 	%r3506, 0;

BB6_381:
	add.s32 	%r1988, %r3506, %r1009;
	ld.param.u32 	%r3181, [fermat_param_5];
	mad.lo.s32 	%r1989, %r10, 5345280, %r3181;
	shl.b32 	%r1990, %r1988, 3;
	add.s32 	%r1991, %r1989, %r1990;
	st.global.u64 	[%r1991+2109440], %rl744;
	setp.eq.s64 	%p299, %rl744, 0;
	add.s32 	%r1992, %r658, -1;
	selp.b32 	%r3507, %r1992, %r658, %p299;
	st.global.u32 	[%r22+2105344], %r3507;
	bra.uni 	BB6_383;

BB6_382:
	mov.u32 	%r1993, 0;
	st.global.u32 	[%r22+2105344], %r1993;
	mov.u64 	%rl637, 0;
	st.global.u64 	[%r1072+2109440], %rl637;
	ld.global.u32 	%r3507, [%r22+2105344];

BB6_383:
	ld.global.u32 	%r1994, [%r22];
	setp.lt.u32 	%p300, %r3507, %r1994;
	selp.b32 	%r675, %r53, %r51, %p300;
	selp.b32 	%r676, %r51, %r53, %p300;
	add.s32 	%r1996, %r675, %r1069;
	ld.global.u64 	%rl235, [%r1996+4096];
	add.s32 	%r677, %r676, %r1015;
	ld.global.u32 	%r3509, [%r677];
	setp.eq.s32 	%p301, %r3509, 0;
	@%p301 bra 	BB6_386;

	mov.u32 	%r3508, 0;
	mov.u64 	%rl745, 0;

BB6_385:
	shl.b32 	%r1999, %r3508, 10;
	add.s32 	%r2000, %r1999, %r1009;
	shl.b32 	%r2001, %r2000, 3;
	add.s32 	%r2002, %r676, %r2001;
	ld.global.u64 	%rl640, [%r2002+4096];
	// inline asm
	mul.hi.u64 	%rl639, %rl640, %rl235;
	// inline asm
	mad.lo.s64 	%rl642, %rl640, %rl235, %rl745;
	setp.lt.u64 	%p302, %rl642, %rl745;
	selp.u64 	%rl643, 1, 0, %p302;
	add.s64 	%rl745, %rl643, %rl639;
	ld.param.u32 	%r3180, [fermat_param_5];
	mad.lo.s32 	%r2003, %r10, 5345280, %r3180;
	add.s32 	%r2004, %r2003, %r2001;
	st.global.u64 	[%r2004+2441216], %rl642;
	ld.global.u32 	%r3509, [%r677];
	add.s32 	%r3508, %r3508, 1;
	setp.lt.u32 	%p303, %r3508, %r3509;
	@%p303 bra 	BB6_385;
	bra.uni 	BB6_387;

BB6_386:
	mov.u64 	%rl745, 0;

BB6_387:
	shl.b32 	%r2005, %r3509, 10;
	add.s32 	%r2006, %r2005, %r1009;
	ld.param.u32 	%r3179, [fermat_param_5];
	mad.lo.s32 	%r2007, %r10, 5345280, %r3179;
	shl.b32 	%r2008, %r2006, 3;
	add.s32 	%r2009, %r2007, %r2008;
	st.global.u64 	[%r2009+2441216], %rl745;
	setp.ne.s64 	%p304, %rl745, 0;
	selp.u32 	%r2010, 1, 0, %p304;
	ld.global.u32 	%r2011, [%r677];
	add.s32 	%r3523, %r2011, %r2010;
	st.global.u32 	[%r22+2437120], %r3523;
	add.s32 	%r684, %r675, %r1015;
	ld.global.u32 	%r3518, [%r684];
	setp.gt.u32 	%p305, %r3518, 1;
	@%p305 bra 	BB6_388;
	bra.uni 	BB6_395;

BB6_388:
	add.s32 	%r2016, %r1069, %r676;
	add.s32 	%r687, %r2016, 4096;
	add.s32 	%r688, %r1009, 1024;
	mov.u32 	%r3511, 1;
	mov.u32 	%r3510, %r3511;
	mov.u32 	%r3514, %r66;
	mov.u32 	%r3524, %r3523;

BB6_389:
	mov.u32 	%r690, %r3524;
	mov.u32 	%r3512, %r3514;
	mov.u32 	%r689, %r3512;
	shl.b32 	%r2017, %r690, 10;
	add.s32 	%r2018, %r688, %r2017;
	ld.param.u32 	%r3178, [fermat_param_5];
	mad.lo.s32 	%r2019, %r10, 5345280, %r3178;
	shl.b32 	%r2020, %r2018, 3;
	mov.u64 	%rl746, 0;
	add.s32 	%r2021, %r2019, %r2020;
	st.global.u64 	[%r2021+2441216], %rl746;
	shl.b32 	%r2022, %r3510, 10;
	add.s32 	%r2023, %r2022, %r1009;
	shl.b32 	%r2024, %r2023, 3;
	add.s32 	%r2025, %r675, %r2024;
	ld.global.u64 	%rl239, [%r2025+4096];
	ld.global.u32 	%r3517, [%r677];
	setp.eq.s32 	%p306, %r3517, 0;
	@%p306 bra 	BB6_393;

	mov.u32 	%r3516, 0;
	mov.u64 	%rl746, 0;
	mov.u32 	%r3515, %r687;
	mov.u32 	%r3513, %r689;

BB6_391:
	mov.u32 	%r695, %r3513;
	ld.global.u64 	%rl648, [%r3515];
	// inline asm
	mul.hi.u64 	%rl647, %rl648, %rl239;
	// inline asm
	mad.lo.s64 	%rl650, %rl648, %rl239, %rl746;
	setp.lt.u64 	%p307, %rl650, %rl746;
	selp.u64 	%rl651, 1, 0, %p307;
	ld.global.u64 	%rl652, [%r695];
	add.s64 	%rl653, %rl652, %rl650;
	setp.lt.u64 	%p308, %rl653, %rl652;
	selp.u64 	%rl654, 1, 0, %p308;
	add.s64 	%rl655, %rl651, %rl647;
	add.s64 	%rl746, %rl655, %rl654;
	st.global.u64 	[%r695], %rl653;
	add.s32 	%r3515, %r3515, 8192;
	add.s32 	%r699, %r695, 8192;
	add.s32 	%r3516, %r3516, 1;
	setp.lt.u32 	%p309, %r3516, %r3517;
	mov.u32 	%r3513, %r699;
	@%p309 bra 	BB6_391;

	ld.global.u32 	%r3517, [%r677];

BB6_393:
	add.s32 	%r2027, %r3517, %r3511;
	shl.b32 	%r2028, %r2027, 10;
	add.s32 	%r2029, %r2028, %r1009;
	ld.param.u32 	%r3177, [fermat_param_5];
	mad.lo.s32 	%r2030, %r10, 5345280, %r3177;
	shl.b32 	%r2031, %r2029, 3;
	add.s32 	%r2032, %r2030, %r2031;
	st.global.u64 	[%r2032+2441216], %rl746;
	add.s32 	%r3511, %r3511, 1;
	ld.global.u32 	%r2033, [%r22+2437120];
	add.s32 	%r704, %r2033, 1;
	st.global.u32 	[%r22+2437120], %r704;
	ld.global.u32 	%r3518, [%r684];
	add.s32 	%r3510, %r3510, 1;
	setp.lt.u32 	%p310, %r3510, %r3518;
	add.s32 	%r707, %r689, 8192;
	mov.u32 	%r3514, %r707;
	mov.u32 	%r3524, %r704;
	@%p310 bra 	BB6_389;

	mov.u32 	%r3523, %r704;

BB6_395:
	mov.u32 	%r3522, %r3523;
	ld.global.u32 	%r2034, [%r677];
	add.s32 	%r2035, %r3518, %r2034;
	shl.b32 	%r2036, %r2035, 10;
	add.s32 	%r2037, %r44, %r2036;
	ld.param.u32 	%r3176, [fermat_param_5];
	mad.lo.s32 	%r2038, %r10, 5345280, %r3176;
	shl.b32 	%r2039, %r2037, 3;
	add.s32 	%r2040, %r2038, %r2039;
	ld.global.u64 	%rl657, [%r2040+2441216];
	setp.eq.s64 	%p311, %rl657, 0;
	@%p311 bra 	BB6_397;

	add.s32 	%r3522, %r3522, 1;
	st.global.u32 	[%r22+2437120], %r3522;

BB6_397:
	ld.global.u32 	%r3527, [%r22+1605632];
	setp.eq.s32 	%p312, %r3527, 0;
	@%p312 bra 	BB6_403;

	mov.u32 	%r3526, 0;
	mov.u64 	%rl747, 0;
	mov.u32 	%r3525, %r57;

BB6_399:
	add.s32 	%r716, %r3525, -2772992;
	ld.global.u64 	%rl244, [%r3525+-1163264];
	setp.lt.u32 	%p313, %r3526, %r3522;
	@%p313 bra 	BB6_401;

	mov.u64 	%rl748, 0;
	bra.uni 	BB6_402;

BB6_401:
	ld.global.u64 	%rl748, [%r716+2441216];

BB6_402:
	sub.s64 	%rl660, %rl244, %rl748;
	setp.gt.u64 	%p314, %rl660, %rl244;
	sub.s64 	%rl661, %rl660, %rl747;
	setp.gt.u64 	%p315, %rl661, %rl660;
	or.pred  	%p316, %p315, %p314;
	selp.u64 	%rl747, 1, 0, %p316;
	st.global.u64 	[%r716+2772992], %rl661;
	add.s32 	%r3525, %r3525, 8192;
	add.s32 	%r3526, %r3526, 1;
	setp.lt.u32 	%p317, %r3526, %r3527;
	@%p317 bra 	BB6_399;

BB6_403:
	st.global.u32 	[%r22+2768896], %r3527;

BB6_404:
	setp.eq.s32 	%p318, %r3527, 0;
	@%p318 bra 	BB6_407;

	shl.b32 	%r2042, %r3527, 10;
	add.s32 	%r2043, %r44, %r2042;
	ld.param.u32 	%r3175, [fermat_param_5];
	mad.lo.s32 	%r2044, %r10, 5345280, %r3175;
	shl.b32 	%r2045, %r2043, 3;
	add.s32 	%r2046, %r2044, %r2045;
	ld.global.u64 	%rl662, [%r2046+2772992];
	setp.ne.s64 	%p319, %rl662, 0;
	@%p319 bra 	BB6_407;

	add.s32 	%r3527, %r3527, -1;
	bra.uni 	BB6_404;

BB6_407:
	st.global.u32 	[%r22+2768896], %r3527;
	ld.global.u32 	%r721, [%r22];
	// inline asm
	max.u32 	%r2047, %r3527, %r721;
	// inline asm
	mov.u32 	%r3528, %r2047;

BB6_408:
	add.s32 	%r3528, %r3528, -1;
	setp.lt.s32 	%p320, %r3528, 0;
	@%p320 bra 	BB6_415;

	shl.b32 	%r2050, %r3528, 10;
	add.s32 	%r2051, %r2050, %r1009;
	ld.param.u32 	%r3174, [fermat_param_5];
	mad.lo.s32 	%r2052, %r10, 5345280, %r3174;
	shl.b32 	%r2053, %r2051, 3;
	setp.lt.u32 	%p321, %r3528, %r3527;
	add.s32 	%r2054, %r2052, %r2053;
	ld.global.u64 	%rl663, [%r2054+2772992];
	selp.b64 	%rl248, %rl663, 0, %p321;
	setp.lt.u32 	%p322, %r3528, %r721;
	ld.global.u64 	%rl664, [%r2054+4096];
	selp.b64 	%rl249, %rl664, 0, %p322;
	setp.gt.u64 	%p323, %rl248, %rl249;
	@%p323 bra 	BB6_415;

	setp.le.u64 	%p324, %rl249, %rl248;
	@%p324 bra 	BB6_408;

	ld.global.u32 	%r3533, [%r22+2768896];
	st.global.u32 	[%r22+516096], %r3533;
	setp.eq.s32 	%p325, %r3533, 0;
	@%p325 bra 	BB6_422;

	mov.u32 	%r3530, 0;
	mov.u32 	%r3529, %r57;

BB6_413:
	ld.global.u64 	%rl665, [%r3529];
	st.global.u64 	[%r3529+-2252800], %rl665;
	add.s32 	%r3529, %r3529, 8192;
	add.s32 	%r3530, %r3530, 1;
	setp.lt.u32 	%p326, %r3530, %r3533;
	@%p326 bra 	BB6_413;

	ld.global.u32 	%r3533, [%r22+516096];
	bra.uni 	BB6_422;

BB6_415:
	ld.global.u32 	%r732, [%r22];
	ld.global.u32 	%r3533, [%r22+2768896];
	setp.eq.s32 	%p327, %r3533, 0;
	@%p327 bra 	BB6_421;

	mov.u32 	%r3532, 0;
	mov.u64 	%rl749, 0;
	mov.u32 	%r3531, %r57;

BB6_417:
	add.s32 	%r737, %r3531, -2772992;
	ld.global.u64 	%rl251, [%r3531];
	setp.lt.u32 	%p328, %r3532, %r732;
	@%p328 bra 	BB6_419;

	mov.u64 	%rl750, 0;
	bra.uni 	BB6_420;

BB6_419:
	ld.global.u64 	%rl750, [%r737+4096];

BB6_420:
	sub.s64 	%rl668, %rl251, %rl750;
	setp.gt.u64 	%p329, %rl668, %rl251;
	sub.s64 	%rl669, %rl668, %rl749;
	setp.gt.u64 	%p330, %rl669, %rl668;
	or.pred  	%p331, %p330, %p329;
	selp.u64 	%rl749, 1, 0, %p331;
	st.global.u64 	[%r737+520192], %rl669;
	add.s32 	%r3531, %r3531, 8192;
	add.s32 	%r3532, %r3532, 1;
	setp.lt.u32 	%p332, %r3532, %r3533;
	@%p332 bra 	BB6_417;

BB6_421:
	st.global.u32 	[%r22+516096], %r3533;

BB6_422:
	setp.eq.s32 	%p333, %r3533, 0;
	@%p333 bra 	BB6_428;

	mov.u32 	%r3535, 0;
	mov.u32 	%r3534, %r3535;

BB6_424:
	shl.b32 	%r2059, %r3534, 10;
	add.s32 	%r2060, %r2059, %r1009;
	ld.param.u32 	%r3173, [fermat_param_5];
	mad.lo.s32 	%r2061, %r10, 5345280, %r3173;
	shl.b32 	%r2062, %r2060, 3;
	add.s32 	%r2063, %r2061, %r2062;
	ld.global.u64 	%rl255, [%r2063+520192];
	shl.b32 	%r2064, %r3534, 11;
	add.s32 	%r2065, %r2064, %r1009;
	shl.b32 	%r2066, %r2065, 2;
	add.s32 	%r2067, %r2061, %r2066;
	st.global.u32 	[%r2067+745472], %rl255;
	shr.u64 	%rl670, %rl255, 32;
	st.global.u32 	[%r2067+749568], %rl670;
	setp.gt.u64 	%p334, %rl255, 4294967295;
	shl.b32 	%r743, %r3534, 1;
	@%p334 bra 	BB6_426;

	setp.eq.s64 	%p335, %rl255, 0;
	add.s32 	%r2068, %r743, 1;
	selp.b32 	%r3535, %r3535, %r2068, %p335;
	bra.uni 	BB6_427;

BB6_426:
	add.s32 	%r3535, %r743, 2;

BB6_427:
	ld.global.u32 	%r2069, [%r22+516096];
	add.s32 	%r3534, %r3534, 1;
	setp.lt.u32 	%p336, %r3534, %r2069;
	@%p336 bra 	BB6_424;
	bra.uni 	BB6_429;

BB6_428:
	mov.u32 	%r3535, 0;

BB6_429:
	st.global.u32 	[%r22+741376], %r3535;
	ld.global.u32 	%r2071, [%r22];
	setp.eq.s32 	%p337, %r2071, 0;
	@%p337 bra 	BB6_435;

	mov.u32 	%r3537, 0;
	mov.u32 	%r3536, %r3537;

BB6_431:
	shl.b32 	%r2074, %r3536, 10;
	add.s32 	%r2075, %r2074, %r1009;
	ld.param.u32 	%r3172, [fermat_param_5];
	mad.lo.s32 	%r2076, %r10, 5345280, %r3172;
	shl.b32 	%r2077, %r2075, 3;
	add.s32 	%r2078, %r2076, %r2077;
	ld.global.u64 	%rl256, [%r2078+4096];
	shl.b32 	%r2079, %r3536, 11;
	add.s32 	%r2080, %r2079, %r1009;
	shl.b32 	%r2081, %r2080, 2;
	add.s32 	%r2082, %r2076, %r2081;
	st.global.u32 	[%r2082+815104], %rl256;
	shr.u64 	%rl671, %rl256, 32;
	st.global.u32 	[%r2082+819200], %rl671;
	setp.gt.u64 	%p338, %rl256, 4294967295;
	shl.b32 	%r751, %r3536, 1;
	@%p338 bra 	BB6_433;

	setp.eq.s64 	%p339, %rl256, 0;
	add.s32 	%r2083, %r751, 1;
	selp.b32 	%r3537, %r3537, %r2083, %p339;
	bra.uni 	BB6_434;

BB6_433:
	add.s32 	%r3537, %r751, 2;

BB6_434:
	ld.global.u32 	%r2084, [%r22];
	add.s32 	%r3536, %r3536, 1;
	setp.lt.u32 	%p340, %r3536, %r2084;
	@%p340 bra 	BB6_431;
	bra.uni 	BB6_436;

BB6_435:
	mov.u32 	%r3537, 0;

BB6_436:
	st.global.u32 	[%r22+811008], %r3537;
	ld.global.u32 	%r2086, [%r22+1175552];
	setp.eq.s32 	%p341, %r2086, 0;
	@%p341 bra 	BB6_442;

	mov.u32 	%r3539, 0;
	mov.u32 	%r3538, %r3539;

BB6_438:
	shl.b32 	%r2089, %r3538, 10;
	add.s32 	%r2090, %r2089, %r1009;
	ld.param.u32 	%r3171, [fermat_param_5];
	mad.lo.s32 	%r2091, %r10, 5345280, %r3171;
	shl.b32 	%r2092, %r2090, 3;
	add.s32 	%r2093, %r2091, %r2092;
	ld.global.u64 	%rl257, [%r2093+1179648];
	shl.b32 	%r2094, %r3538, 11;
	add.s32 	%r2095, %r2094, %r1009;
	shl.b32 	%r2096, %r2095, 2;
	add.s32 	%r2097, %r2091, %r2096;
	st.global.u32 	[%r2097+884736], %rl257;
	shr.u64 	%rl672, %rl257, 32;
	st.global.u32 	[%r2097+888832], %rl672;
	setp.gt.u64 	%p342, %rl257, 4294967295;
	shl.b32 	%r759, %r3538, 1;
	@%p342 bra 	BB6_440;

	setp.eq.s64 	%p343, %rl257, 0;
	add.s32 	%r2098, %r759, 1;
	selp.b32 	%r3539, %r3539, %r2098, %p343;
	bra.uni 	BB6_441;

BB6_440:
	add.s32 	%r3539, %r759, 2;

BB6_441:
	ld.global.u32 	%r2099, [%r22+1175552];
	add.s32 	%r3538, %r3538, 1;
	setp.lt.u32 	%p344, %r3538, %r2099;
	@%p344 bra 	BB6_438;
	bra.uni 	BB6_443;

BB6_442:
	mov.u32 	%r3539, 0;

BB6_443:
	st.global.u32 	[%r22+880640], %r3539;
	st.global.u32 	[%r22+602112], %r1661;
	st.global.u32 	[%r22+606208], %r1661;
	st.global.u32 	[%r22+671744], %r1661;
	mov.u32 	%r2103, 2;
	st.global.u32 	[%r22+675840], %r2103;
	ld.global.u32 	%r766, [%r22+884736];
	mov.u32 	%r2104, 0;
	st.global.u32 	[%r22+954368], %r2104;
	st.global.u32 	[%r22+958464], %r2104;
	st.global.u32 	[%r22+962560], %r2104;
	st.global.u32 	[%r22+966656], %r2104;
	st.global.u32 	[%r22+970752], %r2104;
	st.global.u32 	[%r22+974848], %r2104;
	st.global.u32 	[%r22+978944], %r2104;
	st.global.u32 	[%r22+983040], %r2104;
	st.global.u32 	[%r22+987136], %r2104;
	st.global.u32 	[%r22+991232], %r2104;
	st.global.u32 	[%r22+995328], %r2104;
	st.global.u32 	[%r22+999424], %r2104;
	st.global.u32 	[%r22+1003520], %r2104;
	mov.u32 	%r3540, 11;
	mov.u32 	%r3541, %r89;

BB6_444:
	ld.global.u32 	%r2171, [%r22+954368];
	ld.global.u32 	%r2107, [%r3541];
	ld.global.u32 	%r2106, [%r22+606208];
	mul.lo.s32 	%r2172, %r2107, %r2106;
	// inline asm
	mul.hi.u32 	%r2105, %r2106, %r2107;
	// inline asm
	mad.lo.s32 	%r2173, %r2107, %r2106, %r2171;
	setp.lt.u32 	%p345, %r2173, %r2172;
	selp.u32 	%r2174, 1, 0, %p345;
	add.s32 	%r2175, %r2174, %r2105;
	st.global.u32 	[%r22+954368], %r2173;
	ld.global.u32 	%r2176, [%r22+958464];
	ld.global.u32 	%r2110, [%r3541];
	ld.global.u32 	%r2109, [%r22+610304];
	mul.lo.s32 	%r2177, %r2110, %r2109;
	// inline asm
	mul.hi.u32 	%r2108, %r2109, %r2110;
	// inline asm
	mad.lo.s32 	%r2178, %r2110, %r2109, %r2176;
	setp.lt.u32 	%p346, %r2178, %r2177;
	selp.u32 	%r2179, 1, 0, %p346;
	add.s32 	%r2180, %r2178, %r2175;
	setp.lt.u32 	%p347, %r2180, %r2178;
	selp.u32 	%r2181, 1, 0, %p347;
	add.s32 	%r2182, %r2179, %r2108;
	add.s32 	%r2183, %r2182, %r2181;
	st.global.u32 	[%r22+958464], %r2180;
	ld.global.u32 	%r2184, [%r22+962560];
	ld.global.u32 	%r2113, [%r3541];
	ld.global.u32 	%r2112, [%r22+614400];
	mul.lo.s32 	%r2185, %r2113, %r2112;
	// inline asm
	mul.hi.u32 	%r2111, %r2112, %r2113;
	// inline asm
	mad.lo.s32 	%r2186, %r2113, %r2112, %r2184;
	setp.lt.u32 	%p348, %r2186, %r2185;
	selp.u32 	%r2187, 1, 0, %p348;
	add.s32 	%r2188, %r2186, %r2183;
	setp.lt.u32 	%p349, %r2188, %r2186;
	selp.u32 	%r2189, 1, 0, %p349;
	add.s32 	%r2190, %r2187, %r2111;
	add.s32 	%r2191, %r2190, %r2189;
	st.global.u32 	[%r22+962560], %r2188;
	ld.global.u32 	%r2192, [%r22+966656];
	ld.global.u32 	%r2116, [%r3541];
	ld.global.u32 	%r2115, [%r22+618496];
	mul.lo.s32 	%r2193, %r2116, %r2115;
	// inline asm
	mul.hi.u32 	%r2114, %r2115, %r2116;
	// inline asm
	mad.lo.s32 	%r2194, %r2116, %r2115, %r2192;
	setp.lt.u32 	%p350, %r2194, %r2193;
	selp.u32 	%r2195, 1, 0, %p350;
	add.s32 	%r2196, %r2194, %r2191;
	setp.lt.u32 	%p351, %r2196, %r2194;
	selp.u32 	%r2197, 1, 0, %p351;
	add.s32 	%r2198, %r2195, %r2114;
	add.s32 	%r2199, %r2198, %r2197;
	st.global.u32 	[%r22+966656], %r2196;
	ld.global.u32 	%r2200, [%r22+970752];
	ld.global.u32 	%r2119, [%r3541];
	ld.global.u32 	%r2118, [%r22+622592];
	mul.lo.s32 	%r2201, %r2119, %r2118;
	// inline asm
	mul.hi.u32 	%r2117, %r2118, %r2119;
	// inline asm
	mad.lo.s32 	%r2202, %r2119, %r2118, %r2200;
	setp.lt.u32 	%p352, %r2202, %r2201;
	selp.u32 	%r2203, 1, 0, %p352;
	add.s32 	%r2204, %r2202, %r2199;
	setp.lt.u32 	%p353, %r2204, %r2202;
	selp.u32 	%r2205, 1, 0, %p353;
	add.s32 	%r2206, %r2203, %r2117;
	add.s32 	%r2207, %r2206, %r2205;
	st.global.u32 	[%r22+970752], %r2204;
	ld.global.u32 	%r2208, [%r22+974848];
	ld.global.u32 	%r2122, [%r3541];
	ld.global.u32 	%r2121, [%r22+626688];
	mul.lo.s32 	%r2209, %r2122, %r2121;
	// inline asm
	mul.hi.u32 	%r2120, %r2121, %r2122;
	// inline asm
	mad.lo.s32 	%r2210, %r2122, %r2121, %r2208;
	setp.lt.u32 	%p354, %r2210, %r2209;
	selp.u32 	%r2211, 1, 0, %p354;
	add.s32 	%r2212, %r2210, %r2207;
	setp.lt.u32 	%p355, %r2212, %r2210;
	selp.u32 	%r2213, 1, 0, %p355;
	add.s32 	%r2214, %r2211, %r2120;
	add.s32 	%r2215, %r2214, %r2213;
	st.global.u32 	[%r22+974848], %r2212;
	ld.global.u32 	%r2216, [%r22+978944];
	ld.global.u32 	%r2125, [%r3541];
	ld.global.u32 	%r2124, [%r22+630784];
	mul.lo.s32 	%r2217, %r2125, %r2124;
	// inline asm
	mul.hi.u32 	%r2123, %r2124, %r2125;
	// inline asm
	mad.lo.s32 	%r2218, %r2125, %r2124, %r2216;
	setp.lt.u32 	%p356, %r2218, %r2217;
	selp.u32 	%r2219, 1, 0, %p356;
	add.s32 	%r2220, %r2218, %r2215;
	setp.lt.u32 	%p357, %r2220, %r2218;
	selp.u32 	%r2221, 1, 0, %p357;
	add.s32 	%r2222, %r2219, %r2123;
	add.s32 	%r2223, %r2222, %r2221;
	st.global.u32 	[%r22+978944], %r2220;
	ld.global.u32 	%r2224, [%r22+983040];
	ld.global.u32 	%r2128, [%r3541];
	ld.global.u32 	%r2127, [%r22+634880];
	mul.lo.s32 	%r2225, %r2128, %r2127;
	// inline asm
	mul.hi.u32 	%r2126, %r2127, %r2128;
	// inline asm
	mad.lo.s32 	%r2226, %r2128, %r2127, %r2224;
	setp.lt.u32 	%p358, %r2226, %r2225;
	selp.u32 	%r2227, 1, 0, %p358;
	add.s32 	%r2228, %r2226, %r2223;
	setp.lt.u32 	%p359, %r2228, %r2226;
	selp.u32 	%r2229, 1, 0, %p359;
	add.s32 	%r2230, %r2227, %r2126;
	add.s32 	%r2231, %r2230, %r2229;
	st.global.u32 	[%r22+983040], %r2228;
	ld.global.u32 	%r2232, [%r22+987136];
	ld.global.u32 	%r2131, [%r3541];
	ld.global.u32 	%r2130, [%r22+638976];
	mul.lo.s32 	%r2233, %r2131, %r2130;
	// inline asm
	mul.hi.u32 	%r2129, %r2130, %r2131;
	// inline asm
	mad.lo.s32 	%r2234, %r2131, %r2130, %r2232;
	setp.lt.u32 	%p360, %r2234, %r2233;
	selp.u32 	%r2235, 1, 0, %p360;
	add.s32 	%r2236, %r2234, %r2231;
	setp.lt.u32 	%p361, %r2236, %r2234;
	selp.u32 	%r2237, 1, 0, %p361;
	add.s32 	%r2238, %r2235, %r2129;
	add.s32 	%r2239, %r2238, %r2237;
	st.global.u32 	[%r22+987136], %r2236;
	ld.global.u32 	%r2240, [%r22+991232];
	ld.global.u32 	%r2134, [%r3541];
	ld.global.u32 	%r2133, [%r22+643072];
	mul.lo.s32 	%r2241, %r2134, %r2133;
	// inline asm
	mul.hi.u32 	%r2132, %r2133, %r2134;
	// inline asm
	mad.lo.s32 	%r2242, %r2134, %r2133, %r2240;
	setp.lt.u32 	%p362, %r2242, %r2241;
	selp.u32 	%r2243, 1, 0, %p362;
	add.s32 	%r2244, %r2242, %r2239;
	setp.lt.u32 	%p363, %r2244, %r2242;
	selp.u32 	%r2245, 1, 0, %p363;
	add.s32 	%r2246, %r2243, %r2132;
	add.s32 	%r2247, %r2246, %r2245;
	st.global.u32 	[%r22+991232], %r2244;
	ld.global.u32 	%r2248, [%r22+995328];
	ld.global.u32 	%r2137, [%r3541];
	ld.global.u32 	%r2136, [%r22+647168];
	mul.lo.s32 	%r2249, %r2137, %r2136;
	// inline asm
	mul.hi.u32 	%r2135, %r2136, %r2137;
	// inline asm
	mad.lo.s32 	%r2250, %r2137, %r2136, %r2248;
	setp.lt.u32 	%p364, %r2250, %r2249;
	selp.u32 	%r2251, 1, 0, %p364;
	add.s32 	%r2252, %r2250, %r2247;
	setp.lt.u32 	%p365, %r2252, %r2250;
	selp.u32 	%r2253, 1, 0, %p365;
	add.s32 	%r2254, %r2251, %r2135;
	add.s32 	%r2255, %r2254, %r2253;
	st.global.u32 	[%r22+995328], %r2252;
	ld.global.u32 	%r2256, [%r22+999424];
	add.s32 	%r2257, %r2256, %r2255;
	setp.lt.u32 	%p366, %r2257, %r2256;
	selp.u32 	%r2258, 1, 0, %p366;
	st.global.u32 	[%r22+999424], %r2257;
	st.global.u32 	[%r22+1003520], %r2258;
	ld.global.u32 	%r2259, [%r22+954368];
	mul.lo.s32 	%r2170, %r2259, %r766;
	ld.global.u32 	%r2139, [%r22+815104];
	mul.lo.s32 	%r2260, %r2139, %r2170;
	// inline asm
	mul.hi.u32 	%r2138, %r2139, %r2170;
	// inline asm
	mad.lo.s32 	%r2261, %r2139, %r2170, %r2259;
	setp.lt.u32 	%p367, %r2261, %r2260;
	selp.u32 	%r2262, 1, 0, %p367;
	add.s32 	%r2263, %r2262, %r2138;
	ld.global.u32 	%r2264, [%r22+958464];
	ld.global.u32 	%r2142, [%r22+819200];
	mul.lo.s32 	%r2265, %r2142, %r2170;
	// inline asm
	mul.hi.u32 	%r2141, %r2142, %r2170;
	// inline asm
	mad.lo.s32 	%r2266, %r2142, %r2170, %r2264;
	setp.lt.u32 	%p368, %r2266, %r2265;
	selp.u32 	%r2267, 1, 0, %p368;
	add.s32 	%r2268, %r2266, %r2263;
	setp.lt.u32 	%p369, %r2268, %r2266;
	selp.u32 	%r2269, 1, 0, %p369;
	add.s32 	%r2270, %r2267, %r2141;
	add.s32 	%r2271, %r2270, %r2269;
	st.global.u32 	[%r22+954368], %r2268;
	ld.global.u32 	%r2272, [%r22+962560];
	ld.global.u32 	%r2145, [%r22+823296];
	mul.lo.s32 	%r2273, %r2145, %r2170;
	// inline asm
	mul.hi.u32 	%r2144, %r2145, %r2170;
	// inline asm
	mad.lo.s32 	%r2274, %r2145, %r2170, %r2272;
	setp.lt.u32 	%p370, %r2274, %r2273;
	selp.u32 	%r2275, 1, 0, %p370;
	add.s32 	%r2276, %r2274, %r2271;
	setp.lt.u32 	%p371, %r2276, %r2274;
	selp.u32 	%r2277, 1, 0, %p371;
	add.s32 	%r2278, %r2275, %r2144;
	add.s32 	%r2279, %r2278, %r2277;
	st.global.u32 	[%r22+958464], %r2276;
	ld.global.u32 	%r2280, [%r22+966656];
	ld.global.u32 	%r2148, [%r22+827392];
	mul.lo.s32 	%r2281, %r2148, %r2170;
	// inline asm
	mul.hi.u32 	%r2147, %r2148, %r2170;
	// inline asm
	mad.lo.s32 	%r2282, %r2148, %r2170, %r2280;
	setp.lt.u32 	%p372, %r2282, %r2281;
	selp.u32 	%r2283, 1, 0, %p372;
	add.s32 	%r2284, %r2282, %r2279;
	setp.lt.u32 	%p373, %r2284, %r2282;
	selp.u32 	%r2285, 1, 0, %p373;
	add.s32 	%r2286, %r2283, %r2147;
	add.s32 	%r2287, %r2286, %r2285;
	st.global.u32 	[%r22+962560], %r2284;
	ld.global.u32 	%r2288, [%r22+970752];
	ld.global.u32 	%r2151, [%r22+831488];
	mul.lo.s32 	%r2289, %r2151, %r2170;
	// inline asm
	mul.hi.u32 	%r2150, %r2151, %r2170;
	// inline asm
	mad.lo.s32 	%r2290, %r2151, %r2170, %r2288;
	setp.lt.u32 	%p374, %r2290, %r2289;
	selp.u32 	%r2291, 1, 0, %p374;
	add.s32 	%r2292, %r2290, %r2287;
	setp.lt.u32 	%p375, %r2292, %r2290;
	selp.u32 	%r2293, 1, 0, %p375;
	add.s32 	%r2294, %r2291, %r2150;
	add.s32 	%r2295, %r2294, %r2293;
	st.global.u32 	[%r22+966656], %r2292;
	ld.global.u32 	%r2296, [%r22+974848];
	ld.global.u32 	%r2154, [%r22+835584];
	mul.lo.s32 	%r2297, %r2154, %r2170;
	// inline asm
	mul.hi.u32 	%r2153, %r2154, %r2170;
	// inline asm
	mad.lo.s32 	%r2298, %r2154, %r2170, %r2296;
	setp.lt.u32 	%p376, %r2298, %r2297;
	selp.u32 	%r2299, 1, 0, %p376;
	add.s32 	%r2300, %r2298, %r2295;
	setp.lt.u32 	%p377, %r2300, %r2298;
	selp.u32 	%r2301, 1, 0, %p377;
	add.s32 	%r2302, %r2299, %r2153;
	add.s32 	%r2303, %r2302, %r2301;
	st.global.u32 	[%r22+970752], %r2300;
	ld.global.u32 	%r2304, [%r22+978944];
	ld.global.u32 	%r2157, [%r22+839680];
	mul.lo.s32 	%r2305, %r2157, %r2170;
	// inline asm
	mul.hi.u32 	%r2156, %r2157, %r2170;
	// inline asm
	mad.lo.s32 	%r2306, %r2157, %r2170, %r2304;
	setp.lt.u32 	%p378, %r2306, %r2305;
	selp.u32 	%r2307, 1, 0, %p378;
	add.s32 	%r2308, %r2306, %r2303;
	setp.lt.u32 	%p379, %r2308, %r2306;
	selp.u32 	%r2309, 1, 0, %p379;
	add.s32 	%r2310, %r2307, %r2156;
	add.s32 	%r2311, %r2310, %r2309;
	st.global.u32 	[%r22+974848], %r2308;
	ld.global.u32 	%r2312, [%r22+983040];
	ld.global.u32 	%r2160, [%r22+843776];
	mul.lo.s32 	%r2313, %r2160, %r2170;
	// inline asm
	mul.hi.u32 	%r2159, %r2160, %r2170;
	// inline asm
	mad.lo.s32 	%r2314, %r2160, %r2170, %r2312;
	setp.lt.u32 	%p380, %r2314, %r2313;
	selp.u32 	%r2315, 1, 0, %p380;
	add.s32 	%r2316, %r2314, %r2311;
	setp.lt.u32 	%p381, %r2316, %r2314;
	selp.u32 	%r2317, 1, 0, %p381;
	add.s32 	%r2318, %r2315, %r2159;
	add.s32 	%r2319, %r2318, %r2317;
	st.global.u32 	[%r22+978944], %r2316;
	ld.global.u32 	%r2320, [%r22+987136];
	ld.global.u32 	%r2163, [%r22+847872];
	mul.lo.s32 	%r2321, %r2163, %r2170;
	// inline asm
	mul.hi.u32 	%r2162, %r2163, %r2170;
	// inline asm
	mad.lo.s32 	%r2322, %r2163, %r2170, %r2320;
	setp.lt.u32 	%p382, %r2322, %r2321;
	selp.u32 	%r2323, 1, 0, %p382;
	add.s32 	%r2324, %r2322, %r2319;
	setp.lt.u32 	%p383, %r2324, %r2322;
	selp.u32 	%r2325, 1, 0, %p383;
	add.s32 	%r2326, %r2323, %r2162;
	add.s32 	%r2327, %r2326, %r2325;
	st.global.u32 	[%r22+983040], %r2324;
	ld.global.u32 	%r2328, [%r22+991232];
	ld.global.u32 	%r2166, [%r22+851968];
	mul.lo.s32 	%r2329, %r2166, %r2170;
	// inline asm
	mul.hi.u32 	%r2165, %r2166, %r2170;
	// inline asm
	mad.lo.s32 	%r2330, %r2166, %r2170, %r2328;
	setp.lt.u32 	%p384, %r2330, %r2329;
	selp.u32 	%r2331, 1, 0, %p384;
	add.s32 	%r2332, %r2330, %r2327;
	setp.lt.u32 	%p385, %r2332, %r2330;
	selp.u32 	%r2333, 1, 0, %p385;
	add.s32 	%r2334, %r2331, %r2165;
	add.s32 	%r2335, %r2334, %r2333;
	st.global.u32 	[%r22+987136], %r2332;
	ld.global.u32 	%r2336, [%r22+995328];
	ld.global.u32 	%r2169, [%r22+856064];
	mul.lo.s32 	%r2337, %r2169, %r2170;
	// inline asm
	mul.hi.u32 	%r2168, %r2169, %r2170;
	// inline asm
	mad.lo.s32 	%r2338, %r2169, %r2170, %r2336;
	setp.lt.u32 	%p386, %r2338, %r2337;
	selp.u32 	%r2339, 1, 0, %p386;
	add.s32 	%r2340, %r2338, %r2335;
	setp.lt.u32 	%p387, %r2340, %r2338;
	selp.u32 	%r2341, 1, 0, %p387;
	add.s32 	%r2342, %r2339, %r2168;
	add.s32 	%r2343, %r2342, %r2341;
	st.global.u32 	[%r22+991232], %r2340;
	ld.global.u32 	%r2344, [%r22+999424];
	add.s32 	%r2345, %r2344, %r2343;
	setp.lt.u32 	%p388, %r2345, %r2344;
	selp.u32 	%r2346, 1, 0, %p388;
	st.global.u32 	[%r22+995328], %r2345;
	ld.global.u32 	%r2347, [%r22+1003520];
	add.s32 	%r2348, %r2346, %r2347;
	st.global.u32 	[%r22+999424], %r2348;
	add.s32 	%r3541, %r3541, 4096;
	add.s32 	%r3540, %r3540, -1;
	setp.ne.s32 	%p389, %r3540, 0;
	@%p389 bra 	BB6_444;

	mov.u32 	%r2350, 11;
	st.global.u32 	[%r22+950272], %r2350;
	mov.u32 	%r3542, 0;

BB6_446:
	shl.b32 	%r2351, %r3542, 10;
	add.s32 	%r2352, %r2351, %r1009;
	ld.param.u32 	%r3170, [fermat_param_5];
	mad.lo.s32 	%r2353, %r10, 5345280, %r3170;
	shl.b32 	%r2354, %r2352, 2;
	add.s32 	%r2355, %r2353, %r2354;
	ld.global.u32 	%r2356, [%r2355+954368];
	st.global.u32 	[%r2355+606208], %r2356;
	ld.global.u32 	%r772, [%r22+950272];
	add.s32 	%r3542, %r3542, 1;
	setp.lt.u32 	%p390, %r3542, %r772;
	@%p390 bra 	BB6_446;

	st.global.u32 	[%r22+602112], %r772;
	mov.u32 	%r2358, 0;
	st.global.u32 	[%r22+954368], %r2358;
	st.global.u32 	[%r22+958464], %r2358;
	st.global.u32 	[%r22+962560], %r2358;
	st.global.u32 	[%r22+966656], %r2358;
	st.global.u32 	[%r22+970752], %r2358;
	st.global.u32 	[%r22+974848], %r2358;
	st.global.u32 	[%r22+978944], %r2358;
	st.global.u32 	[%r22+983040], %r2358;
	st.global.u32 	[%r22+987136], %r2358;
	st.global.u32 	[%r22+991232], %r2358;
	st.global.u32 	[%r22+995328], %r2358;
	st.global.u32 	[%r22+999424], %r2358;
	st.global.u32 	[%r22+1003520], %r2358;
	mov.u32 	%r3543, 11;
	mov.u32 	%r3544, %r89;

BB6_448:
	ld.global.u32 	%r2425, [%r22+954368];
	ld.global.u32 	%r2361, [%r3544];
	ld.global.u32 	%r2360, [%r22+675840];
	mul.lo.s32 	%r2426, %r2361, %r2360;
	// inline asm
	mul.hi.u32 	%r2359, %r2360, %r2361;
	// inline asm
	mad.lo.s32 	%r2427, %r2361, %r2360, %r2425;
	setp.lt.u32 	%p391, %r2427, %r2426;
	selp.u32 	%r2428, 1, 0, %p391;
	add.s32 	%r2429, %r2428, %r2359;
	st.global.u32 	[%r22+954368], %r2427;
	ld.global.u32 	%r2430, [%r22+958464];
	ld.global.u32 	%r2364, [%r3544];
	ld.global.u32 	%r2363, [%r22+679936];
	mul.lo.s32 	%r2431, %r2364, %r2363;
	// inline asm
	mul.hi.u32 	%r2362, %r2363, %r2364;
	// inline asm
	mad.lo.s32 	%r2432, %r2364, %r2363, %r2430;
	setp.lt.u32 	%p392, %r2432, %r2431;
	selp.u32 	%r2433, 1, 0, %p392;
	add.s32 	%r2434, %r2432, %r2429;
	setp.lt.u32 	%p393, %r2434, %r2432;
	selp.u32 	%r2435, 1, 0, %p393;
	add.s32 	%r2436, %r2433, %r2362;
	add.s32 	%r2437, %r2436, %r2435;
	st.global.u32 	[%r22+958464], %r2434;
	ld.global.u32 	%r2438, [%r22+962560];
	ld.global.u32 	%r2367, [%r3544];
	ld.global.u32 	%r2366, [%r22+684032];
	mul.lo.s32 	%r2439, %r2367, %r2366;
	// inline asm
	mul.hi.u32 	%r2365, %r2366, %r2367;
	// inline asm
	mad.lo.s32 	%r2440, %r2367, %r2366, %r2438;
	setp.lt.u32 	%p394, %r2440, %r2439;
	selp.u32 	%r2441, 1, 0, %p394;
	add.s32 	%r2442, %r2440, %r2437;
	setp.lt.u32 	%p395, %r2442, %r2440;
	selp.u32 	%r2443, 1, 0, %p395;
	add.s32 	%r2444, %r2441, %r2365;
	add.s32 	%r2445, %r2444, %r2443;
	st.global.u32 	[%r22+962560], %r2442;
	ld.global.u32 	%r2446, [%r22+966656];
	ld.global.u32 	%r2370, [%r3544];
	ld.global.u32 	%r2369, [%r22+688128];
	mul.lo.s32 	%r2447, %r2370, %r2369;
	// inline asm
	mul.hi.u32 	%r2368, %r2369, %r2370;
	// inline asm
	mad.lo.s32 	%r2448, %r2370, %r2369, %r2446;
	setp.lt.u32 	%p396, %r2448, %r2447;
	selp.u32 	%r2449, 1, 0, %p396;
	add.s32 	%r2450, %r2448, %r2445;
	setp.lt.u32 	%p397, %r2450, %r2448;
	selp.u32 	%r2451, 1, 0, %p397;
	add.s32 	%r2452, %r2449, %r2368;
	add.s32 	%r2453, %r2452, %r2451;
	st.global.u32 	[%r22+966656], %r2450;
	ld.global.u32 	%r2454, [%r22+970752];
	ld.global.u32 	%r2373, [%r3544];
	ld.global.u32 	%r2372, [%r22+692224];
	mul.lo.s32 	%r2455, %r2373, %r2372;
	// inline asm
	mul.hi.u32 	%r2371, %r2372, %r2373;
	// inline asm
	mad.lo.s32 	%r2456, %r2373, %r2372, %r2454;
	setp.lt.u32 	%p398, %r2456, %r2455;
	selp.u32 	%r2457, 1, 0, %p398;
	add.s32 	%r2458, %r2456, %r2453;
	setp.lt.u32 	%p399, %r2458, %r2456;
	selp.u32 	%r2459, 1, 0, %p399;
	add.s32 	%r2460, %r2457, %r2371;
	add.s32 	%r2461, %r2460, %r2459;
	st.global.u32 	[%r22+970752], %r2458;
	ld.global.u32 	%r2462, [%r22+974848];
	ld.global.u32 	%r2376, [%r3544];
	ld.global.u32 	%r2375, [%r22+696320];
	mul.lo.s32 	%r2463, %r2376, %r2375;
	// inline asm
	mul.hi.u32 	%r2374, %r2375, %r2376;
	// inline asm
	mad.lo.s32 	%r2464, %r2376, %r2375, %r2462;
	setp.lt.u32 	%p400, %r2464, %r2463;
	selp.u32 	%r2465, 1, 0, %p400;
	add.s32 	%r2466, %r2464, %r2461;
	setp.lt.u32 	%p401, %r2466, %r2464;
	selp.u32 	%r2467, 1, 0, %p401;
	add.s32 	%r2468, %r2465, %r2374;
	add.s32 	%r2469, %r2468, %r2467;
	st.global.u32 	[%r22+974848], %r2466;
	ld.global.u32 	%r2470, [%r22+978944];
	ld.global.u32 	%r2379, [%r3544];
	ld.global.u32 	%r2378, [%r22+700416];
	mul.lo.s32 	%r2471, %r2379, %r2378;
	// inline asm
	mul.hi.u32 	%r2377, %r2378, %r2379;
	// inline asm
	mad.lo.s32 	%r2472, %r2379, %r2378, %r2470;
	setp.lt.u32 	%p402, %r2472, %r2471;
	selp.u32 	%r2473, 1, 0, %p402;
	add.s32 	%r2474, %r2472, %r2469;
	setp.lt.u32 	%p403, %r2474, %r2472;
	selp.u32 	%r2475, 1, 0, %p403;
	add.s32 	%r2476, %r2473, %r2377;
	add.s32 	%r2477, %r2476, %r2475;
	st.global.u32 	[%r22+978944], %r2474;
	ld.global.u32 	%r2478, [%r22+983040];
	ld.global.u32 	%r2382, [%r3544];
	ld.global.u32 	%r2381, [%r22+704512];
	mul.lo.s32 	%r2479, %r2382, %r2381;
	// inline asm
	mul.hi.u32 	%r2380, %r2381, %r2382;
	// inline asm
	mad.lo.s32 	%r2480, %r2382, %r2381, %r2478;
	setp.lt.u32 	%p404, %r2480, %r2479;
	selp.u32 	%r2481, 1, 0, %p404;
	add.s32 	%r2482, %r2480, %r2477;
	setp.lt.u32 	%p405, %r2482, %r2480;
	selp.u32 	%r2483, 1, 0, %p405;
	add.s32 	%r2484, %r2481, %r2380;
	add.s32 	%r2485, %r2484, %r2483;
	st.global.u32 	[%r22+983040], %r2482;
	ld.global.u32 	%r2486, [%r22+987136];
	ld.global.u32 	%r2385, [%r3544];
	ld.global.u32 	%r2384, [%r22+708608];
	mul.lo.s32 	%r2487, %r2385, %r2384;
	// inline asm
	mul.hi.u32 	%r2383, %r2384, %r2385;
	// inline asm
	mad.lo.s32 	%r2488, %r2385, %r2384, %r2486;
	setp.lt.u32 	%p406, %r2488, %r2487;
	selp.u32 	%r2489, 1, 0, %p406;
	add.s32 	%r2490, %r2488, %r2485;
	setp.lt.u32 	%p407, %r2490, %r2488;
	selp.u32 	%r2491, 1, 0, %p407;
	add.s32 	%r2492, %r2489, %r2383;
	add.s32 	%r2493, %r2492, %r2491;
	st.global.u32 	[%r22+987136], %r2490;
	ld.global.u32 	%r2494, [%r22+991232];
	ld.global.u32 	%r2388, [%r3544];
	ld.global.u32 	%r2387, [%r22+712704];
	mul.lo.s32 	%r2495, %r2388, %r2387;
	// inline asm
	mul.hi.u32 	%r2386, %r2387, %r2388;
	// inline asm
	mad.lo.s32 	%r2496, %r2388, %r2387, %r2494;
	setp.lt.u32 	%p408, %r2496, %r2495;
	selp.u32 	%r2497, 1, 0, %p408;
	add.s32 	%r2498, %r2496, %r2493;
	setp.lt.u32 	%p409, %r2498, %r2496;
	selp.u32 	%r2499, 1, 0, %p409;
	add.s32 	%r2500, %r2497, %r2386;
	add.s32 	%r2501, %r2500, %r2499;
	st.global.u32 	[%r22+991232], %r2498;
	ld.global.u32 	%r2502, [%r22+995328];
	ld.global.u32 	%r2391, [%r3544];
	ld.global.u32 	%r2390, [%r22+716800];
	mul.lo.s32 	%r2503, %r2391, %r2390;
	// inline asm
	mul.hi.u32 	%r2389, %r2390, %r2391;
	// inline asm
	mad.lo.s32 	%r2504, %r2391, %r2390, %r2502;
	setp.lt.u32 	%p410, %r2504, %r2503;
	selp.u32 	%r2505, 1, 0, %p410;
	add.s32 	%r2506, %r2504, %r2501;
	setp.lt.u32 	%p411, %r2506, %r2504;
	selp.u32 	%r2507, 1, 0, %p411;
	add.s32 	%r2508, %r2505, %r2389;
	add.s32 	%r2509, %r2508, %r2507;
	st.global.u32 	[%r22+995328], %r2506;
	ld.global.u32 	%r2510, [%r22+999424];
	add.s32 	%r2511, %r2510, %r2509;
	setp.lt.u32 	%p412, %r2511, %r2510;
	selp.u32 	%r2512, 1, 0, %p412;
	st.global.u32 	[%r22+999424], %r2511;
	st.global.u32 	[%r22+1003520], %r2512;
	ld.global.u32 	%r2513, [%r22+954368];
	mul.lo.s32 	%r2424, %r2513, %r766;
	ld.global.u32 	%r2393, [%r22+815104];
	mul.lo.s32 	%r2514, %r2393, %r2424;
	// inline asm
	mul.hi.u32 	%r2392, %r2393, %r2424;
	// inline asm
	mad.lo.s32 	%r2515, %r2393, %r2424, %r2513;
	setp.lt.u32 	%p413, %r2515, %r2514;
	selp.u32 	%r2516, 1, 0, %p413;
	add.s32 	%r2517, %r2516, %r2392;
	ld.global.u32 	%r2518, [%r22+958464];
	ld.global.u32 	%r2396, [%r22+819200];
	mul.lo.s32 	%r2519, %r2396, %r2424;
	// inline asm
	mul.hi.u32 	%r2395, %r2396, %r2424;
	// inline asm
	mad.lo.s32 	%r2520, %r2396, %r2424, %r2518;
	setp.lt.u32 	%p414, %r2520, %r2519;
	selp.u32 	%r2521, 1, 0, %p414;
	add.s32 	%r2522, %r2520, %r2517;
	setp.lt.u32 	%p415, %r2522, %r2520;
	selp.u32 	%r2523, 1, 0, %p415;
	add.s32 	%r2524, %r2521, %r2395;
	add.s32 	%r2525, %r2524, %r2523;
	st.global.u32 	[%r22+954368], %r2522;
	ld.global.u32 	%r2526, [%r22+962560];
	ld.global.u32 	%r2399, [%r22+823296];
	mul.lo.s32 	%r2527, %r2399, %r2424;
	// inline asm
	mul.hi.u32 	%r2398, %r2399, %r2424;
	// inline asm
	mad.lo.s32 	%r2528, %r2399, %r2424, %r2526;
	setp.lt.u32 	%p416, %r2528, %r2527;
	selp.u32 	%r2529, 1, 0, %p416;
	add.s32 	%r2530, %r2528, %r2525;
	setp.lt.u32 	%p417, %r2530, %r2528;
	selp.u32 	%r2531, 1, 0, %p417;
	add.s32 	%r2532, %r2529, %r2398;
	add.s32 	%r2533, %r2532, %r2531;
	st.global.u32 	[%r22+958464], %r2530;
	ld.global.u32 	%r2534, [%r22+966656];
	ld.global.u32 	%r2402, [%r22+827392];
	mul.lo.s32 	%r2535, %r2402, %r2424;
	// inline asm
	mul.hi.u32 	%r2401, %r2402, %r2424;
	// inline asm
	mad.lo.s32 	%r2536, %r2402, %r2424, %r2534;
	setp.lt.u32 	%p418, %r2536, %r2535;
	selp.u32 	%r2537, 1, 0, %p418;
	add.s32 	%r2538, %r2536, %r2533;
	setp.lt.u32 	%p419, %r2538, %r2536;
	selp.u32 	%r2539, 1, 0, %p419;
	add.s32 	%r2540, %r2537, %r2401;
	add.s32 	%r2541, %r2540, %r2539;
	st.global.u32 	[%r22+962560], %r2538;
	ld.global.u32 	%r2542, [%r22+970752];
	ld.global.u32 	%r2405, [%r22+831488];
	mul.lo.s32 	%r2543, %r2405, %r2424;
	// inline asm
	mul.hi.u32 	%r2404, %r2405, %r2424;
	// inline asm
	mad.lo.s32 	%r2544, %r2405, %r2424, %r2542;
	setp.lt.u32 	%p420, %r2544, %r2543;
	selp.u32 	%r2545, 1, 0, %p420;
	add.s32 	%r2546, %r2544, %r2541;
	setp.lt.u32 	%p421, %r2546, %r2544;
	selp.u32 	%r2547, 1, 0, %p421;
	add.s32 	%r2548, %r2545, %r2404;
	add.s32 	%r2549, %r2548, %r2547;
	st.global.u32 	[%r22+966656], %r2546;
	ld.global.u32 	%r2550, [%r22+974848];
	ld.global.u32 	%r2408, [%r22+835584];
	mul.lo.s32 	%r2551, %r2408, %r2424;
	// inline asm
	mul.hi.u32 	%r2407, %r2408, %r2424;
	// inline asm
	mad.lo.s32 	%r2552, %r2408, %r2424, %r2550;
	setp.lt.u32 	%p422, %r2552, %r2551;
	selp.u32 	%r2553, 1, 0, %p422;
	add.s32 	%r2554, %r2552, %r2549;
	setp.lt.u32 	%p423, %r2554, %r2552;
	selp.u32 	%r2555, 1, 0, %p423;
	add.s32 	%r2556, %r2553, %r2407;
	add.s32 	%r2557, %r2556, %r2555;
	st.global.u32 	[%r22+970752], %r2554;
	ld.global.u32 	%r2558, [%r22+978944];
	ld.global.u32 	%r2411, [%r22+839680];
	mul.lo.s32 	%r2559, %r2411, %r2424;
	// inline asm
	mul.hi.u32 	%r2410, %r2411, %r2424;
	// inline asm
	mad.lo.s32 	%r2560, %r2411, %r2424, %r2558;
	setp.lt.u32 	%p424, %r2560, %r2559;
	selp.u32 	%r2561, 1, 0, %p424;
	add.s32 	%r2562, %r2560, %r2557;
	setp.lt.u32 	%p425, %r2562, %r2560;
	selp.u32 	%r2563, 1, 0, %p425;
	add.s32 	%r2564, %r2561, %r2410;
	add.s32 	%r2565, %r2564, %r2563;
	st.global.u32 	[%r22+974848], %r2562;
	ld.global.u32 	%r2566, [%r22+983040];
	ld.global.u32 	%r2414, [%r22+843776];
	mul.lo.s32 	%r2567, %r2414, %r2424;
	// inline asm
	mul.hi.u32 	%r2413, %r2414, %r2424;
	// inline asm
	mad.lo.s32 	%r2568, %r2414, %r2424, %r2566;
	setp.lt.u32 	%p426, %r2568, %r2567;
	selp.u32 	%r2569, 1, 0, %p426;
	add.s32 	%r2570, %r2568, %r2565;
	setp.lt.u32 	%p427, %r2570, %r2568;
	selp.u32 	%r2571, 1, 0, %p427;
	add.s32 	%r2572, %r2569, %r2413;
	add.s32 	%r2573, %r2572, %r2571;
	st.global.u32 	[%r22+978944], %r2570;
	ld.global.u32 	%r2574, [%r22+987136];
	ld.global.u32 	%r2417, [%r22+847872];
	mul.lo.s32 	%r2575, %r2417, %r2424;
	// inline asm
	mul.hi.u32 	%r2416, %r2417, %r2424;
	// inline asm
	mad.lo.s32 	%r2576, %r2417, %r2424, %r2574;
	setp.lt.u32 	%p428, %r2576, %r2575;
	selp.u32 	%r2577, 1, 0, %p428;
	add.s32 	%r2578, %r2576, %r2573;
	setp.lt.u32 	%p429, %r2578, %r2576;
	selp.u32 	%r2579, 1, 0, %p429;
	add.s32 	%r2580, %r2577, %r2416;
	add.s32 	%r2581, %r2580, %r2579;
	st.global.u32 	[%r22+983040], %r2578;
	ld.global.u32 	%r2582, [%r22+991232];
	ld.global.u32 	%r2420, [%r22+851968];
	mul.lo.s32 	%r2583, %r2420, %r2424;
	// inline asm
	mul.hi.u32 	%r2419, %r2420, %r2424;
	// inline asm
	mad.lo.s32 	%r2584, %r2420, %r2424, %r2582;
	setp.lt.u32 	%p430, %r2584, %r2583;
	selp.u32 	%r2585, 1, 0, %p430;
	add.s32 	%r2586, %r2584, %r2581;
	setp.lt.u32 	%p431, %r2586, %r2584;
	selp.u32 	%r2587, 1, 0, %p431;
	add.s32 	%r2588, %r2585, %r2419;
	add.s32 	%r2589, %r2588, %r2587;
	st.global.u32 	[%r22+987136], %r2586;
	ld.global.u32 	%r2590, [%r22+995328];
	ld.global.u32 	%r2423, [%r22+856064];
	mul.lo.s32 	%r2591, %r2423, %r2424;
	// inline asm
	mul.hi.u32 	%r2422, %r2423, %r2424;
	// inline asm
	mad.lo.s32 	%r2592, %r2423, %r2424, %r2590;
	setp.lt.u32 	%p432, %r2592, %r2591;
	selp.u32 	%r2593, 1, 0, %p432;
	add.s32 	%r2594, %r2592, %r2589;
	setp.lt.u32 	%p433, %r2594, %r2592;
	selp.u32 	%r2595, 1, 0, %p433;
	add.s32 	%r2596, %r2593, %r2422;
	add.s32 	%r2597, %r2596, %r2595;
	st.global.u32 	[%r22+991232], %r2594;
	ld.global.u32 	%r2598, [%r22+999424];
	add.s32 	%r2599, %r2598, %r2597;
	setp.lt.u32 	%p434, %r2599, %r2598;
	selp.u32 	%r2600, 1, 0, %p434;
	st.global.u32 	[%r22+995328], %r2599;
	ld.global.u32 	%r2601, [%r22+1003520];
	add.s32 	%r2602, %r2600, %r2601;
	st.global.u32 	[%r22+999424], %r2602;
	add.s32 	%r3544, %r3544, 4096;
	add.s32 	%r3543, %r3543, -1;
	setp.ne.s32 	%p435, %r3543, 0;
	@%p435 bra 	BB6_448;

	mov.u32 	%r2604, 11;
	st.global.u32 	[%r22+950272], %r2604;
	mov.u32 	%r3545, 0;

BB6_450:
	shl.b32 	%r2605, %r3545, 10;
	add.s32 	%r2606, %r2605, %r1009;
	ld.param.u32 	%r3169, [fermat_param_5];
	mad.lo.s32 	%r2607, %r10, 5345280, %r3169;
	shl.b32 	%r2608, %r2606, 2;
	add.s32 	%r2609, %r2607, %r2608;
	ld.global.u32 	%r2610, [%r2609+954368];
	st.global.u32 	[%r2609+675840], %r2610;
	ld.global.u32 	%r780, [%r22+950272];
	add.s32 	%r3545, %r3545, 1;
	setp.lt.u32 	%p436, %r3545, %r780;
	@%p436 bra 	BB6_450;

	st.global.u32 	[%r22+671744], %r780;
	ld.global.u32 	%r782, [%r22+815104];
	ld.global.u32 	%r783, [%r22+819200];
	ld.global.u32 	%r784, [%r22+823296];
	ld.global.u32 	%r785, [%r22+827392];
	ld.global.u32 	%r786, [%r22+831488];
	ld.global.u32 	%r787, [%r22+835584];
	ld.global.u32 	%r788, [%r22+839680];
	ld.global.u32 	%r789, [%r22+843776];
	ld.global.u32 	%r790, [%r22+847872];
	ld.global.u32 	%r791, [%r22+851968];
	ld.global.u32 	%r792, [%r22+856064];
	ld.global.u32 	%r4136, [%r22+675840];
	ld.global.u32 	%r4137, [%r22+679936];
	ld.global.u32 	%r4138, [%r22+684032];
	ld.global.u32 	%r4139, [%r22+688128];
	ld.global.u32 	%r4140, [%r22+692224];
	ld.global.u32 	%r4141, [%r22+696320];
	ld.global.u32 	%r4142, [%r22+700416];
	ld.global.u32 	%r4143, [%r22+704512];
	ld.global.u32 	%r4144, [%r22+708608];
	ld.global.u32 	%r4145, [%r22+712704];
	ld.global.u32 	%r4146, [%r22+716800];
	ld.global.u32 	%r4069, [%r22+606208];
	ld.global.u32 	%r4071, [%r22+610304];
	ld.global.u32 	%r4073, [%r22+614400];
	ld.global.u32 	%r4075, [%r22+618496];
	ld.global.u32 	%r4077, [%r22+622592];
	ld.global.u32 	%r4079, [%r22+626688];
	ld.global.u32 	%r4081, [%r22+630784];
	ld.global.u32 	%r4083, [%r22+634880];
	ld.global.u32 	%r4085, [%r22+638976];
	ld.global.u32 	%r4087, [%r22+643072];
	ld.global.u32 	%r4089, [%r22+647168];
	mov.u32 	%r3546, 0;
	mov.u32 	%r4066, %r4067;
	mov.u32 	%r4096, %r4097;
	mov.u32 	%r4133, %r4134;

BB6_452:
	mov.u32 	%r3995, %r4146;
	mov.u32 	%r3991, %r4145;
	mov.u32 	%r3987, %r4144;
	mov.u32 	%r3983, %r4143;
	mov.u32 	%r3979, %r4142;
	mov.u32 	%r3975, %r4141;
	mov.u32 	%r3971, %r4140;
	mov.u32 	%r3967, %r4139;
	mov.u32 	%r3963, %r4138;
	mov.u32 	%r3959, %r4137;
	mov.u32 	%r3955, %r4136;
	mov.u32 	%r3944, %r4133;
	mov.u32 	%r3767, %r4096;
	mov.u32 	%r3718, %r4066;
	mov.u32 	%r830, %r3995;
	mov.u32 	%r831, %r3991;
	mov.u32 	%r832, %r3987;
	mov.u32 	%r833, %r3983;
	mov.u32 	%r834, %r3979;
	mov.u32 	%r835, %r3975;
	mov.u32 	%r836, %r3971;
	mov.u32 	%r837, %r3967;
	mov.u32 	%r838, %r3963;
	mov.u32 	%r839, %r3959;
	mov.u32 	%r840, %r3955;
	mov.u32 	%r4091, %r3944;
	mov.u32 	%r4092, %r3767;
	mov.u32 	%r4090, %r4089;
	mov.u32 	%r4088, %r4087;
	mov.u32 	%r4086, %r4085;
	mov.u32 	%r4084, %r4083;
	mov.u32 	%r4082, %r4081;
	mov.u32 	%r4080, %r4079;
	mov.u32 	%r4078, %r4077;
	mov.u32 	%r4076, %r4075;
	mov.u32 	%r4074, %r4073;
	mov.u32 	%r4072, %r4071;
	mov.u32 	%r4070, %r4069;
	mov.u32 	%r4062, %r3718;
	shl.b32 	%r2612, %r3546, 4;
	and.b32  	%r2613, %r2612, 536869888;
	add.s32 	%r2614, %r2613, %r1009;
	ld.param.u32 	%r3168, [fermat_param_5];
	mad.lo.s32 	%r2615, %r10, 5345280, %r3168;
	shl.b32 	%r2616, %r2614, 3;
	and.b32  	%r2617, %r3546, 63;
	mov.u64 	%rl673, 1;
	shl.b64 	%rl674, %rl673, %r2617;
	add.s32 	%r2618, %r2615, %r2616;
	ld.global.u64 	%rl675, [%r2618+90112];
	and.b64  	%rl676, %rl675, %rl674;
	setp.eq.s64 	%p437, %rl676, 0;
	@%p437 bra 	BB6_534;

	mov.u32 	%r3548, 0;
	mov.u32 	%r4101, %r3548;
	mov.u32 	%r4104, %r3548;
	mov.u32 	%r4107, %r3548;
	mov.u32 	%r4110, %r3548;
	mov.u32 	%r4113, %r3548;
	mov.u32 	%r4116, %r3548;
	mov.u32 	%r4119, %r3548;
	mov.u32 	%r4122, %r3548;
	mov.u32 	%r4125, %r3548;
	mov.u32 	%r4128, %r3548;
	mov.u32 	%r4147, %r3548;
	mov.u32 	%r3547, %r3548;
	mov.u32 	%r4065, %r4062;
	mov.u32 	%r4095, %r4092;
	mov.u32 	%r4132, %r4091;

BB6_454:
	mov.u32 	%r3999, %r4147;
	mov.u32 	%r3940, %r4132;
	mov.u32 	%r3926, %r4128;
	mov.u32 	%r3911, %r4125;
	mov.u32 	%r3896, %r4122;
	mov.u32 	%r3881, %r4119;
	mov.u32 	%r3866, %r4116;
	mov.u32 	%r3851, %r4113;
	mov.u32 	%r3836, %r4110;
	mov.u32 	%r3821, %r4107;
	mov.u32 	%r3806, %r4104;
	mov.u32 	%r3791, %r4101;
	mov.u32 	%r3763, %r4095;
	mov.u32 	%r3716, %r4065;
	mov.u32 	%r4129, %r3999;
	mov.u32 	%r4131, %r3940;
	mov.u32 	%r4126, %r3926;
	mov.u32 	%r4123, %r3911;
	mov.u32 	%r4120, %r3896;
	mov.u32 	%r4117, %r3881;
	mov.u32 	%r4114, %r3866;
	mov.u32 	%r4111, %r3851;
	mov.u32 	%r4108, %r3836;
	mov.u32 	%r4105, %r3821;
	mov.u32 	%r4102, %r3806;
	mov.u32 	%r4099, %r3791;
	mov.u32 	%r4093, %r3763;
	mov.u32 	%r4063, %r3716;
	setp.gt.s32 	%p438, %r3548, 4;
	@%p438 bra 	BB6_463;

	setp.gt.s32 	%p446, %r3548, 1;
	@%p446 bra 	BB6_459;

	setp.eq.s32 	%p450, %r3548, 0;
	@%p450 bra 	BB6_478;

	setp.eq.s32 	%p451, %r3548, 1;
	@%p451 bra 	BB6_458;
	bra.uni 	BB6_479;

BB6_458:
	mov.u32 	%r4131, %r839;
	bra.uni 	BB6_479;

BB6_459:
	setp.eq.s32 	%p447, %r3548, 2;
	@%p447 bra 	BB6_477;

	setp.eq.s32 	%p448, %r3548, 3;
	@%p448 bra 	BB6_476;

	setp.eq.s32 	%p449, %r3548, 4;
	@%p449 bra 	BB6_462;
	bra.uni 	BB6_479;

BB6_462:
	mov.u32 	%r4131, %r836;
	bra.uni 	BB6_479;

BB6_463:
	setp.gt.s32 	%p439, %r3548, 7;
	@%p439 bra 	BB6_468;

	setp.eq.s32 	%p443, %r3548, 5;
	@%p443 bra 	BB6_475;

	setp.eq.s32 	%p444, %r3548, 6;
	@%p444 bra 	BB6_474;

	setp.eq.s32 	%p445, %r3548, 7;
	@%p445 bra 	BB6_467;
	bra.uni 	BB6_479;

BB6_467:
	mov.u32 	%r4131, %r833;
	bra.uni 	BB6_479;

BB6_468:
	setp.eq.s32 	%p440, %r3548, 8;
	@%p440 bra 	BB6_473;

	setp.eq.s32 	%p441, %r3548, 9;
	@%p441 bra 	BB6_472;

	setp.ne.s32 	%p442, %r3548, 10;
	@%p442 bra 	BB6_479;

	mov.u32 	%r4131, %r830;
	bra.uni 	BB6_479;

BB6_472:
	mov.u32 	%r4131, %r831;
	bra.uni 	BB6_479;

BB6_473:
	mov.u32 	%r4131, %r832;
	bra.uni 	BB6_479;

BB6_474:
	mov.u32 	%r4131, %r834;
	bra.uni 	BB6_479;

BB6_475:
	mov.u32 	%r4131, %r835;
	bra.uni 	BB6_479;

BB6_476:
	mov.u32 	%r4131, %r837;
	bra.uni 	BB6_479;

BB6_477:
	mov.u32 	%r4131, %r838;
	bra.uni 	BB6_479;

BB6_478:
	mov.u32 	%r4131, %r840;

BB6_479:
	mov.u32 	%r3550, 0;
	mov.u32 	%r3549, %r3550;

BB6_480:
	mov.u32 	%r3928, %r4129;
	mov.u32 	%r3913, %r4126;
	mov.u32 	%r3898, %r4123;
	mov.u32 	%r3883, %r4120;
	mov.u32 	%r3868, %r4117;
	mov.u32 	%r3853, %r4114;
	mov.u32 	%r3838, %r4111;
	mov.u32 	%r3823, %r4108;
	mov.u32 	%r3808, %r4105;
	mov.u32 	%r3793, %r4102;
	mov.u32 	%r3778, %r4099;
	mov.u32 	%r4130, %r3928;
	mov.u32 	%r4127, %r3913;
	mov.u32 	%r4124, %r3898;
	mov.u32 	%r4121, %r3883;
	mov.u32 	%r4118, %r3868;
	mov.u32 	%r4115, %r3853;
	mov.u32 	%r4112, %r3838;
	mov.u32 	%r4109, %r3823;
	mov.u32 	%r4106, %r3808;
	mov.u32 	%r4103, %r3793;
	mov.u32 	%r871, %r3778;
	mov.u32 	%r4094, %r4093;
	mov.u32 	%r4064, %r4063;
	setp.gt.s32 	%p452, %r3550, 4;
	@%p452 bra 	BB6_489;

	setp.gt.s32 	%p460, %r3550, 1;
	@%p460 bra 	BB6_485;

	setp.eq.s32 	%p464, %r3550, 0;
	@%p464 bra 	BB6_504;

	setp.eq.s32 	%p465, %r3550, 1;
	@%p465 bra 	BB6_484;
	bra.uni 	BB6_505;

BB6_484:
	mov.u32 	%r4064, %r4072;
	mov.u32 	%r4094, %r4103;
	bra.uni 	BB6_505;

BB6_485:
	setp.eq.s32 	%p461, %r3550, 2;
	@%p461 bra 	BB6_503;

	setp.eq.s32 	%p462, %r3550, 3;
	@%p462 bra 	BB6_502;

	setp.eq.s32 	%p463, %r3550, 4;
	@%p463 bra 	BB6_488;
	bra.uni 	BB6_505;

BB6_488:
	mov.u32 	%r4064, %r4078;
	mov.u32 	%r4094, %r4112;
	bra.uni 	BB6_505;

BB6_489:
	setp.gt.s32 	%p453, %r3550, 7;
	@%p453 bra 	BB6_494;

	setp.eq.s32 	%p457, %r3550, 5;
	@%p457 bra 	BB6_501;

	setp.eq.s32 	%p458, %r3550, 6;
	@%p458 bra 	BB6_500;

	setp.eq.s32 	%p459, %r3550, 7;
	@%p459 bra 	BB6_493;
	bra.uni 	BB6_505;

BB6_493:
	mov.u32 	%r4064, %r4084;
	mov.u32 	%r4094, %r4121;
	bra.uni 	BB6_505;

BB6_494:
	setp.eq.s32 	%p454, %r3550, 8;
	@%p454 bra 	BB6_499;

	setp.eq.s32 	%p455, %r3550, 9;
	@%p455 bra 	BB6_498;

	setp.ne.s32 	%p456, %r3550, 10;
	@%p456 bra 	BB6_505;

	mov.u32 	%r4064, %r4090;
	mov.u32 	%r4094, %r4130;
	bra.uni 	BB6_505;

BB6_498:
	mov.u32 	%r4064, %r4088;
	mov.u32 	%r4094, %r4127;
	bra.uni 	BB6_505;

BB6_499:
	mov.u32 	%r4064, %r4086;
	mov.u32 	%r4094, %r4124;
	bra.uni 	BB6_505;

BB6_500:
	mov.u32 	%r4064, %r4082;
	mov.u32 	%r4094, %r4118;
	bra.uni 	BB6_505;

BB6_501:
	mov.u32 	%r4064, %r4080;
	mov.u32 	%r4094, %r4115;
	bra.uni 	BB6_505;

BB6_502:
	mov.u32 	%r4064, %r4076;
	mov.u32 	%r4094, %r4109;
	bra.uni 	BB6_505;

BB6_503:
	mov.u32 	%r4064, %r4074;
	mov.u32 	%r4094, %r4106;
	bra.uni 	BB6_505;

BB6_504:
	mov.u32 	%r4064, %r4070;
	mov.u32 	%r4094, %r871;

BB6_505:
	mov.u32 	%r4093, %r4094;
	mov.u32 	%r4063, %r4064;
	// inline asm
	mul.hi.u32 	%r2634, %r4063, %r4131;
	// inline asm
	mul.lo.s32 	%r2637, %r4063, %r4131;
	mad.lo.s32 	%r2638, %r4063, %r4131, %r4093;
	setp.lt.u32 	%p466, %r2638, %r2637;
	selp.u32 	%r2639, 1, 0, %p466;
	add.s32 	%r875, %r2638, %r3549;
	setp.lt.u32 	%p467, %r875, %r2638;
	selp.u32 	%r2640, 1, 0, %p467;
	add.s32 	%r2641, %r2639, %r2634;
	add.s32 	%r3549, %r2641, %r2640;
	@%p452 bra 	BB6_514;

	setp.gt.s32 	%p476, %r3550, 1;
	@%p476 bra 	BB6_510;

	setp.eq.s32 	%p480, %r3550, 0;
	@%p480 bra 	BB6_529;

	setp.eq.s32 	%p481, %r3550, 1;
	@%p481 bra 	BB6_509;
	bra.uni 	BB6_530;

BB6_509:
	mov.u32 	%r3779, %r871;
	mov.u32 	%r4103, %r875;
	mov.u32 	%r4100, %r3779;
	bra.uni 	BB6_531;

BB6_510:
	setp.eq.s32 	%p477, %r3550, 2;
	@%p477 bra 	BB6_528;

	setp.eq.s32 	%p478, %r3550, 3;
	@%p478 bra 	BB6_527;

	setp.eq.s32 	%p479, %r3550, 4;
	@%p479 bra 	BB6_513;
	bra.uni 	BB6_530;

BB6_513:
	mov.u32 	%r3782, %r871;
	mov.u32 	%r4112, %r875;
	mov.u32 	%r4100, %r3782;
	bra.uni 	BB6_531;

BB6_514:
	setp.gt.s32 	%p469, %r3550, 7;
	@%p469 bra 	BB6_519;

	setp.eq.s32 	%p473, %r3550, 5;
	@%p473 bra 	BB6_526;

	setp.eq.s32 	%p474, %r3550, 6;
	@%p474 bra 	BB6_525;

	setp.eq.s32 	%p475, %r3550, 7;
	@%p475 bra 	BB6_518;
	bra.uni 	BB6_530;

BB6_518:
	mov.u32 	%r3785, %r871;
	mov.u32 	%r4121, %r875;
	mov.u32 	%r4100, %r3785;
	bra.uni 	BB6_531;

BB6_519:
	setp.eq.s32 	%p470, %r3550, 8;
	@%p470 bra 	BB6_524;

	setp.eq.s32 	%p471, %r3550, 9;
	@%p471 bra 	BB6_523;

	setp.ne.s32 	%p472, %r3550, 10;
	@%p472 bra 	BB6_530;

	mov.u32 	%r3788, %r871;
	mov.u32 	%r4130, %r875;
	mov.u32 	%r4100, %r3788;
	bra.uni 	BB6_531;

BB6_523:
	mov.u32 	%r3787, %r871;
	mov.u32 	%r4127, %r875;
	mov.u32 	%r4100, %r3787;
	bra.uni 	BB6_531;

BB6_524:
	mov.u32 	%r3786, %r871;
	mov.u32 	%r4124, %r875;
	mov.u32 	%r4100, %r3786;
	bra.uni 	BB6_531;

BB6_525:
	mov.u32 	%r3784, %r871;
	mov.u32 	%r4118, %r875;
	mov.u32 	%r4100, %r3784;
	bra.uni 	BB6_531;

BB6_526:
	mov.u32 	%r3783, %r871;
	mov.u32 	%r4115, %r875;
	mov.u32 	%r4100, %r3783;
	bra.uni 	BB6_531;

BB6_527:
	mov.u32 	%r3781, %r871;
	mov.u32 	%r4109, %r875;
	mov.u32 	%r4100, %r3781;
	bra.uni 	BB6_531;

BB6_528:
	mov.u32 	%r3780, %r871;
	mov.u32 	%r4106, %r875;
	mov.u32 	%r4100, %r3780;
	bra.uni 	BB6_531;

BB6_529:
	mov.u32 	%r4100, %r875;
	bra.uni 	BB6_531;

BB6_530:
	mov.u32 	%r4100, %r871;

BB6_531:
	mov.u32 	%r887, %r4130;
	mov.u32 	%r886, %r4127;
	mov.u32 	%r885, %r4124;
	mov.u32 	%r884, %r4121;
	mov.u32 	%r883, %r4118;
	mov.u32 	%r882, %r4115;
	mov.u32 	%r881, %r4112;
	mov.u32 	%r880, %r4109;
	mov.u32 	%r879, %r4106;
	mov.u32 	%r878, %r4103;
	mov.u32 	%r877, %r4100;
	add.s32 	%r3550, %r3550, 1;
	setp.ne.s32 	%p482, %r3550, 11;
	mov.u32 	%r4099, %r877;
	mov.u32 	%r4102, %r878;
	mov.u32 	%r4105, %r879;
	mov.u32 	%r4108, %r880;
	mov.u32 	%r4111, %r881;
	mov.u32 	%r4114, %r882;
	mov.u32 	%r4117, %r883;
	mov.u32 	%r4120, %r884;
	mov.u32 	%r4123, %r885;
	mov.u32 	%r4126, %r886;
	mov.u32 	%r4129, %r887;
	@%p482 bra 	BB6_480;

	add.s32 	%r889, %r3549, %r3547;
	setp.lt.u32 	%p483, %r889, %r3547;
	selp.u32 	%r2675, 1, 0, %p483;
	mul.lo.s32 	%r2674, %r877, %r766;
	mul.lo.s32 	%r2676, %r2674, %r782;
	// inline asm
	mul.hi.u32 	%r2642, %r782, %r2674;
	// inline asm
	mad.lo.s32 	%r2677, %r2674, %r782, %r877;
	setp.lt.u32 	%p484, %r2677, %r2676;
	selp.u32 	%r2678, 1, 0, %p484;
	add.s32 	%r2679, %r2642, %r2678;
	mul.lo.s32 	%r2680, %r783, %r2674;
	// inline asm
	mul.hi.u32 	%r2645, %r783, %r2674;
	// inline asm
	mad.lo.s32 	%r2681, %r783, %r2674, %r878;
	setp.lt.u32 	%p485, %r2681, %r2680;
	selp.u32 	%r2682, 1, 0, %p485;
	add.s32 	%r890, %r2681, %r2679;
	setp.lt.u32 	%p486, %r890, %r2681;
	selp.u32 	%r2683, 1, 0, %p486;
	add.s32 	%r2684, %r2682, %r2645;
	add.s32 	%r2685, %r2684, %r2683;
	mul.lo.s32 	%r2686, %r784, %r2674;
	// inline asm
	mul.hi.u32 	%r2648, %r784, %r2674;
	// inline asm
	mad.lo.s32 	%r2687, %r784, %r2674, %r879;
	setp.lt.u32 	%p487, %r2687, %r2686;
	selp.u32 	%r2688, 1, 0, %p487;
	add.s32 	%r891, %r2687, %r2685;
	setp.lt.u32 	%p488, %r891, %r2687;
	selp.u32 	%r2689, 1, 0, %p488;
	add.s32 	%r2690, %r2688, %r2648;
	add.s32 	%r2691, %r2690, %r2689;
	mul.lo.s32 	%r2692, %r785, %r2674;
	// inline asm
	mul.hi.u32 	%r2651, %r785, %r2674;
	// inline asm
	mad.lo.s32 	%r2693, %r785, %r2674, %r880;
	setp.lt.u32 	%p489, %r2693, %r2692;
	selp.u32 	%r2694, 1, 0, %p489;
	add.s32 	%r892, %r2693, %r2691;
	setp.lt.u32 	%p490, %r892, %r2693;
	selp.u32 	%r2695, 1, 0, %p490;
	add.s32 	%r2696, %r2694, %r2651;
	add.s32 	%r2697, %r2696, %r2695;
	mul.lo.s32 	%r2698, %r786, %r2674;
	// inline asm
	mul.hi.u32 	%r2654, %r786, %r2674;
	// inline asm
	mad.lo.s32 	%r2699, %r786, %r2674, %r881;
	setp.lt.u32 	%p491, %r2699, %r2698;
	selp.u32 	%r2700, 1, 0, %p491;
	add.s32 	%r893, %r2699, %r2697;
	setp.lt.u32 	%p492, %r893, %r2699;
	selp.u32 	%r2701, 1, 0, %p492;
	add.s32 	%r2702, %r2700, %r2654;
	add.s32 	%r2703, %r2702, %r2701;
	mul.lo.s32 	%r2704, %r787, %r2674;
	// inline asm
	mul.hi.u32 	%r2657, %r787, %r2674;
	// inline asm
	mad.lo.s32 	%r2705, %r787, %r2674, %r882;
	setp.lt.u32 	%p493, %r2705, %r2704;
	selp.u32 	%r2706, 1, 0, %p493;
	add.s32 	%r894, %r2705, %r2703;
	setp.lt.u32 	%p494, %r894, %r2705;
	selp.u32 	%r2707, 1, 0, %p494;
	add.s32 	%r2708, %r2706, %r2657;
	add.s32 	%r2709, %r2708, %r2707;
	mul.lo.s32 	%r2710, %r788, %r2674;
	// inline asm
	mul.hi.u32 	%r2660, %r788, %r2674;
	// inline asm
	mad.lo.s32 	%r2711, %r788, %r2674, %r883;
	setp.lt.u32 	%p495, %r2711, %r2710;
	selp.u32 	%r2712, 1, 0, %p495;
	add.s32 	%r895, %r2711, %r2709;
	setp.lt.u32 	%p496, %r895, %r2711;
	selp.u32 	%r2713, 1, 0, %p496;
	add.s32 	%r2714, %r2712, %r2660;
	add.s32 	%r2715, %r2714, %r2713;
	mul.lo.s32 	%r2716, %r789, %r2674;
	// inline asm
	mul.hi.u32 	%r2663, %r789, %r2674;
	// inline asm
	mad.lo.s32 	%r2717, %r789, %r2674, %r884;
	setp.lt.u32 	%p497, %r2717, %r2716;
	selp.u32 	%r2718, 1, 0, %p497;
	add.s32 	%r896, %r2717, %r2715;
	setp.lt.u32 	%p498, %r896, %r2717;
	selp.u32 	%r2719, 1, 0, %p498;
	add.s32 	%r2720, %r2718, %r2663;
	add.s32 	%r2721, %r2720, %r2719;
	mul.lo.s32 	%r2722, %r790, %r2674;
	// inline asm
	mul.hi.u32 	%r2666, %r790, %r2674;
	// inline asm
	mad.lo.s32 	%r2723, %r790, %r2674, %r885;
	setp.lt.u32 	%p499, %r2723, %r2722;
	selp.u32 	%r2724, 1, 0, %p499;
	add.s32 	%r897, %r2723, %r2721;
	setp.lt.u32 	%p500, %r897, %r2723;
	selp.u32 	%r2725, 1, 0, %p500;
	add.s32 	%r2726, %r2724, %r2666;
	add.s32 	%r2727, %r2726, %r2725;
	mul.lo.s32 	%r2728, %r791, %r2674;
	// inline asm
	mul.hi.u32 	%r2669, %r791, %r2674;
	// inline asm
	mad.lo.s32 	%r2729, %r791, %r2674, %r886;
	setp.lt.u32 	%p501, %r2729, %r2728;
	selp.u32 	%r2730, 1, 0, %p501;
	add.s32 	%r898, %r2729, %r2727;
	setp.lt.u32 	%p502, %r898, %r2729;
	selp.u32 	%r2731, 1, 0, %p502;
	add.s32 	%r2732, %r2730, %r2669;
	add.s32 	%r2733, %r2732, %r2731;
	mul.lo.s32 	%r2734, %r792, %r2674;
	// inline asm
	mul.hi.u32 	%r2672, %r792, %r2674;
	// inline asm
	mad.lo.s32 	%r2735, %r792, %r2674, %r887;
	setp.lt.u32 	%p503, %r2735, %r2734;
	selp.u32 	%r2736, 1, 0, %p503;
	add.s32 	%r899, %r2735, %r2733;
	setp.lt.u32 	%p504, %r899, %r2735;
	selp.u32 	%r2737, 1, 0, %p504;
	add.s32 	%r2738, %r2736, %r2672;
	add.s32 	%r2739, %r2738, %r2737;
	add.s32 	%r900, %r2739, %r889;
	setp.lt.u32 	%p505, %r900, %r889;
	selp.u32 	%r2740, 1, 0, %p505;
	add.s32 	%r3547, %r2740, %r2675;
	add.s32 	%r3548, %r3548, 1;
	setp.ne.s32 	%p506, %r3548, 11;
	mov.u32 	%r3766, %r4093;
	mov.u32 	%r3943, %r887;
	mov.u32 	%r4065, %r889;
	mov.u32 	%r4095, %r3766;
	mov.u32 	%r4101, %r890;
	mov.u32 	%r4104, %r891;
	mov.u32 	%r4107, %r892;
	mov.u32 	%r4110, %r893;
	mov.u32 	%r4113, %r894;
	mov.u32 	%r4116, %r895;
	mov.u32 	%r4119, %r896;
	mov.u32 	%r4122, %r897;
	mov.u32 	%r4125, %r898;
	mov.u32 	%r4128, %r899;
	mov.u32 	%r4132, %r3943;
	mov.u32 	%r4147, %r900;
	@%p506 bra 	BB6_454;

	mov.u32 	%r4062, %r889;
	mov.u32 	%r4092, %r4093;
	mov.u32 	%r4070, %r890;
	mov.u32 	%r4072, %r891;
	mov.u32 	%r4074, %r892;
	mov.u32 	%r4076, %r893;
	mov.u32 	%r4078, %r894;
	mov.u32 	%r4080, %r895;
	mov.u32 	%r4082, %r896;
	mov.u32 	%r4084, %r897;
	mov.u32 	%r4086, %r898;
	mov.u32 	%r4088, %r899;
	mov.u32 	%r4091, %r887;
	mov.u32 	%r4090, %r900;

BB6_534:
	mov.u32 	%r4061, %r4092;
	mov.u32 	%r4060, %r4091;
	mov.u32 	%r4089, %r4090;
	mov.u32 	%r4087, %r4088;
	mov.u32 	%r4085, %r4086;
	mov.u32 	%r4083, %r4084;
	mov.u32 	%r4081, %r4082;
	mov.u32 	%r4079, %r4080;
	mov.u32 	%r4077, %r4078;
	mov.u32 	%r4075, %r4076;
	mov.u32 	%r4073, %r4074;
	mov.u32 	%r4071, %r4072;
	mov.u32 	%r4069, %r4070;
	mov.u32 	%r4059, %r4062;
	mov.u32 	%r3552, 0;
	mov.u32 	%r4048, %r3552;
	mov.u32 	%r4049, %r3552;
	mov.u32 	%r4050, %r3552;
	mov.u32 	%r4051, %r3552;
	mov.u32 	%r4052, %r3552;
	mov.u32 	%r4053, %r3552;
	mov.u32 	%r4054, %r3552;
	mov.u32 	%r4055, %r3552;
	mov.u32 	%r4056, %r3552;
	mov.u32 	%r4057, %r3552;
	mov.u32 	%r4058, %r3552;
	mov.u32 	%r3551, %r3552;

BB6_535:
	mov.u32 	%r3712, %r4061;
	mov.u32 	%r3711, %r4060;
	mov.u32 	%r3710, %r4059;
	mov.u32 	%r3709, %r4058;
	mov.u32 	%r3708, %r4057;
	mov.u32 	%r3707, %r4056;
	mov.u32 	%r3706, %r4055;
	mov.u32 	%r3705, %r4054;
	mov.u32 	%r3704, %r4053;
	mov.u32 	%r3703, %r4052;
	mov.u32 	%r3702, %r4051;
	mov.u32 	%r3701, %r4050;
	mov.u32 	%r3700, %r4049;
	mov.u32 	%r3699, %r4048;
	mov.u32 	%r4046, %r3712;
	mov.u32 	%r4047, %r3711;
	mov.u32 	%r4044, %r3710;
	mov.u32 	%r4042, %r3709;
	mov.u32 	%r4040, %r3708;
	mov.u32 	%r4038, %r3707;
	mov.u32 	%r4036, %r3706;
	mov.u32 	%r4034, %r3705;
	mov.u32 	%r4032, %r3704;
	mov.u32 	%r4030, %r3703;
	mov.u32 	%r4028, %r3702;
	mov.u32 	%r4026, %r3701;
	mov.u32 	%r4024, %r3700;
	mov.u32 	%r4021, %r3699;
	setp.gt.s32 	%p507, %r3552, 4;
	@%p507 bra 	BB6_544;

	setp.gt.s32 	%p515, %r3552, 1;
	@%p515 bra 	BB6_540;

	setp.eq.s32 	%p519, %r3552, 0;
	@%p519 bra 	BB6_559;

	setp.eq.s32 	%p520, %r3552, 1;
	@%p520 bra 	BB6_539;
	bra.uni 	BB6_560;

BB6_539:
	mov.u32 	%r4047, %r839;
	bra.uni 	BB6_560;

BB6_540:
	setp.eq.s32 	%p516, %r3552, 2;
	@%p516 bra 	BB6_558;

	setp.eq.s32 	%p517, %r3552, 3;
	@%p517 bra 	BB6_557;

	setp.eq.s32 	%p518, %r3552, 4;
	@%p518 bra 	BB6_543;
	bra.uni 	BB6_560;

BB6_543:
	mov.u32 	%r4047, %r836;
	bra.uni 	BB6_560;

BB6_544:
	setp.gt.s32 	%p508, %r3552, 7;
	@%p508 bra 	BB6_549;

	setp.eq.s32 	%p512, %r3552, 5;
	@%p512 bra 	BB6_556;

	setp.eq.s32 	%p513, %r3552, 6;
	@%p513 bra 	BB6_555;

	setp.eq.s32 	%p514, %r3552, 7;
	@%p514 bra 	BB6_548;
	bra.uni 	BB6_560;

BB6_548:
	mov.u32 	%r4047, %r833;
	bra.uni 	BB6_560;

BB6_549:
	setp.eq.s32 	%p509, %r3552, 8;
	@%p509 bra 	BB6_554;

	setp.eq.s32 	%p510, %r3552, 9;
	@%p510 bra 	BB6_553;

	setp.ne.s32 	%p511, %r3552, 10;
	@%p511 bra 	BB6_560;

	mov.u32 	%r4047, %r830;
	bra.uni 	BB6_560;

BB6_553:
	mov.u32 	%r4047, %r831;
	bra.uni 	BB6_560;

BB6_554:
	mov.u32 	%r4047, %r832;
	bra.uni 	BB6_560;

BB6_555:
	mov.u32 	%r4047, %r834;
	bra.uni 	BB6_560;

BB6_556:
	mov.u32 	%r4047, %r835;
	bra.uni 	BB6_560;

BB6_557:
	mov.u32 	%r4047, %r837;
	bra.uni 	BB6_560;

BB6_558:
	mov.u32 	%r4047, %r838;
	bra.uni 	BB6_560;

BB6_559:
	mov.u32 	%r4047, %r840;

BB6_560:
	mov.u32 	%r4148, 0;
	mov.u32 	%r3553, %r4148;

BB6_561:
	mov.u32 	%r3684, %r4042;
	mov.u32 	%r3671, %r4040;
	mov.u32 	%r3658, %r4038;
	mov.u32 	%r3645, %r4036;
	mov.u32 	%r3632, %r4034;
	mov.u32 	%r3619, %r4032;
	mov.u32 	%r3606, %r4030;
	mov.u32 	%r3593, %r4028;
	mov.u32 	%r3580, %r4026;
	mov.u32 	%r3567, %r4024;
	mov.u32 	%r3554, %r4021;
	mov.u32 	%r4023, %r4046;
	mov.u32 	%r935, %r4044;
	mov.u32 	%r4043, %r3684;
	mov.u32 	%r4041, %r3671;
	mov.u32 	%r4039, %r3658;
	mov.u32 	%r4037, %r3645;
	mov.u32 	%r4035, %r3632;
	mov.u32 	%r4033, %r3619;
	mov.u32 	%r4031, %r3606;
	mov.u32 	%r4029, %r3593;
	mov.u32 	%r4027, %r3580;
	mov.u32 	%r4025, %r3567;
	mov.u32 	%r947, %r3554;
	setp.gt.s32 	%p521, %r4148, 4;
	@%p521 bra 	BB6_570;

	setp.gt.s32 	%p529, %r4148, 1;
	@%p529 bra 	BB6_566;

	setp.eq.s32 	%p533, %r4148, 0;
	@%p533 bra 	BB6_585;

	setp.eq.s32 	%p534, %r4148, 1;
	@%p534 bra 	BB6_565;
	bra.uni 	BB6_586;

BB6_565:
	mov.u32 	%r4023, %r4025;
	mov.u32 	%r4045, %r839;
	bra.uni 	BB6_587;

BB6_566:
	setp.eq.s32 	%p530, %r4148, 2;
	@%p530 bra 	BB6_584;

	setp.eq.s32 	%p531, %r4148, 3;
	@%p531 bra 	BB6_583;

	setp.eq.s32 	%p532, %r4148, 4;
	@%p532 bra 	BB6_569;
	bra.uni 	BB6_586;

BB6_569:
	mov.u32 	%r4023, %r4031;
	mov.u32 	%r4045, %r836;
	bra.uni 	BB6_587;

BB6_570:
	setp.gt.s32 	%p522, %r4148, 7;
	@%p522 bra 	BB6_575;

	setp.eq.s32 	%p526, %r4148, 5;
	@%p526 bra 	BB6_582;

	setp.eq.s32 	%p527, %r4148, 6;
	@%p527 bra 	BB6_581;

	setp.eq.s32 	%p528, %r4148, 7;
	@%p528 bra 	BB6_574;
	bra.uni 	BB6_586;

BB6_574:
	mov.u32 	%r4023, %r4037;
	mov.u32 	%r4045, %r833;
	bra.uni 	BB6_587;

BB6_575:
	setp.eq.s32 	%p523, %r4148, 8;
	@%p523 bra 	BB6_580;

	setp.eq.s32 	%p524, %r4148, 9;
	@%p524 bra 	BB6_579;

	setp.ne.s32 	%p525, %r4148, 10;
	@%p525 bra 	BB6_586;

	mov.u32 	%r4023, %r4043;
	mov.u32 	%r4045, %r830;
	bra.uni 	BB6_587;

BB6_579:
	mov.u32 	%r4023, %r4041;
	mov.u32 	%r4045, %r831;
	bra.uni 	BB6_587;

BB6_580:
	mov.u32 	%r4023, %r4039;
	mov.u32 	%r4045, %r832;
	bra.uni 	BB6_587;

BB6_581:
	mov.u32 	%r4023, %r4035;
	mov.u32 	%r4045, %r834;
	bra.uni 	BB6_587;

BB6_582:
	mov.u32 	%r4023, %r4033;
	mov.u32 	%r4045, %r835;
	bra.uni 	BB6_587;

BB6_583:
	mov.u32 	%r4023, %r4029;
	mov.u32 	%r4045, %r837;
	bra.uni 	BB6_587;

BB6_584:
	mov.u32 	%r4023, %r4027;
	mov.u32 	%r4045, %r838;
	bra.uni 	BB6_587;

BB6_585:
	mov.u32 	%r4023, %r947;
	mov.u32 	%r4045, %r840;
	bra.uni 	BB6_587;

BB6_586:
	mov.u32 	%r4045, %r935;

BB6_587:
	mov.u32 	%r3697, %r4045;
	mov.u32 	%r4046, %r4023;
	mov.u32 	%r4044, %r3697;
	// inline asm
	mul.hi.u32 	%r2756, %r4044, %r4047;
	// inline asm
	mul.lo.s32 	%r2759, %r4044, %r4047;
	mad.lo.s32 	%r2760, %r4044, %r4047, %r4046;
	setp.lt.u32 	%p535, %r2760, %r2759;
	selp.u32 	%r2761, 1, 0, %p535;
	add.s32 	%r951, %r2760, %r3553;
	setp.lt.u32 	%p536, %r951, %r2760;
	selp.u32 	%r2762, 1, 0, %p536;
	add.s32 	%r2763, %r2761, %r2756;
	add.s32 	%r3553, %r2763, %r2762;
	// inline asm
	bra $foo;
$foo:
	// inline asm
	@%p521 bra 	BB6_596;

	setp.gt.s32 	%p545, %r4148, 1;
	@%p545 bra 	BB6_592;

	setp.eq.s32 	%p549, %r4148, 0;
	@%p549 bra 	BB6_611;

	setp.eq.s32 	%p550, %r4148, 1;
	@%p550 bra 	BB6_591;
	bra.uni 	BB6_612;

BB6_591:
	mov.u32 	%r3555, %r947;
	mov.u32 	%r4025, %r951;
	mov.u32 	%r4022, %r3555;
	bra.uni 	BB6_613;

BB6_592:
	setp.eq.s32 	%p546, %r4148, 2;
	@%p546 bra 	BB6_610;

	setp.eq.s32 	%p547, %r4148, 3;
	@%p547 bra 	BB6_609;

	setp.eq.s32 	%p548, %r4148, 4;
	@%p548 bra 	BB6_595;
	bra.uni 	BB6_612;

BB6_595:
	mov.u32 	%r3558, %r947;
	mov.u32 	%r4031, %r951;
	mov.u32 	%r4022, %r3558;
	bra.uni 	BB6_613;

BB6_596:
	setp.gt.s32 	%p538, %r4148, 7;
	@%p538 bra 	BB6_601;

	setp.eq.s32 	%p542, %r4148, 5;
	@%p542 bra 	BB6_608;

	setp.eq.s32 	%p543, %r4148, 6;
	@%p543 bra 	BB6_607;

	setp.eq.s32 	%p544, %r4148, 7;
	@%p544 bra 	BB6_600;
	bra.uni 	BB6_612;

BB6_600:
	mov.u32 	%r3561, %r947;
	mov.u32 	%r4037, %r951;
	mov.u32 	%r4022, %r3561;
	bra.uni 	BB6_613;

BB6_601:
	setp.eq.s32 	%p539, %r4148, 8;
	@%p539 bra 	BB6_606;

	setp.eq.s32 	%p540, %r4148, 9;
	@%p540 bra 	BB6_605;

	setp.ne.s32 	%p541, %r4148, 10;
	@%p541 bra 	BB6_612;

	mov.u32 	%r3564, %r947;
	mov.u32 	%r4043, %r951;
	mov.u32 	%r4022, %r3564;
	bra.uni 	BB6_613;

BB6_605:
	mov.u32 	%r3563, %r947;
	mov.u32 	%r4041, %r951;
	mov.u32 	%r4022, %r3563;
	bra.uni 	BB6_613;

BB6_606:
	mov.u32 	%r3562, %r947;
	mov.u32 	%r4039, %r951;
	mov.u32 	%r4022, %r3562;
	bra.uni 	BB6_613;

BB6_607:
	mov.u32 	%r3560, %r947;
	mov.u32 	%r4035, %r951;
	mov.u32 	%r4022, %r3560;
	bra.uni 	BB6_613;

BB6_608:
	mov.u32 	%r3559, %r947;
	mov.u32 	%r4033, %r951;
	mov.u32 	%r4022, %r3559;
	bra.uni 	BB6_613;

BB6_609:
	mov.u32 	%r3557, %r947;
	mov.u32 	%r4029, %r951;
	mov.u32 	%r4022, %r3557;
	bra.uni 	BB6_613;

BB6_610:
	mov.u32 	%r3556, %r947;
	mov.u32 	%r4027, %r951;
	mov.u32 	%r4022, %r3556;
	bra.uni 	BB6_613;

BB6_611:
	mov.u32 	%r4022, %r951;
	bra.uni 	BB6_613;

BB6_612:
	mov.u32 	%r4022, %r947;

BB6_613:
	mov.u32 	%r963, %r4043;
	mov.u32 	%r962, %r4041;
	mov.u32 	%r961, %r4039;
	mov.u32 	%r960, %r4037;
	mov.u32 	%r959, %r4035;
	mov.u32 	%r958, %r4033;
	mov.u32 	%r957, %r4031;
	mov.u32 	%r956, %r4029;
	mov.u32 	%r955, %r4027;
	mov.u32 	%r954, %r4025;
	mov.u32 	%r953, %r4022;
	add.s32 	%r4148, %r4148, 1;
	setp.ne.s32 	%p551, %r4148, 11;
	mov.u32 	%r4021, %r953;
	mov.u32 	%r4024, %r954;
	mov.u32 	%r4026, %r955;
	mov.u32 	%r4028, %r956;
	mov.u32 	%r4030, %r957;
	mov.u32 	%r4032, %r958;
	mov.u32 	%r4034, %r959;
	mov.u32 	%r4036, %r960;
	mov.u32 	%r4038, %r961;
	mov.u32 	%r4040, %r962;
	mov.u32 	%r4042, %r963;
	@%p551 bra 	BB6_561;

	add.s32 	%r965, %r3553, %r3551;
	setp.lt.u32 	%p552, %r965, %r3551;
	selp.u32 	%r2797, 1, 0, %p552;
	mul.lo.s32 	%r2796, %r953, %r766;
	mul.lo.s32 	%r2798, %r2796, %r782;
	// inline asm
	mul.hi.u32 	%r2764, %r782, %r2796;
	// inline asm
	mad.lo.s32 	%r2799, %r2796, %r782, %r953;
	setp.lt.u32 	%p553, %r2799, %r2798;
	selp.u32 	%r2800, 1, 0, %p553;
	add.s32 	%r2801, %r2764, %r2800;
	mul.lo.s32 	%r2802, %r783, %r2796;
	// inline asm
	mul.hi.u32 	%r2767, %r783, %r2796;
	// inline asm
	mad.lo.s32 	%r2803, %r783, %r2796, %r954;
	setp.lt.u32 	%p554, %r2803, %r2802;
	selp.u32 	%r2804, 1, 0, %p554;
	add.s32 	%r966, %r2803, %r2801;
	setp.lt.u32 	%p555, %r966, %r2803;
	selp.u32 	%r2805, 1, 0, %p555;
	add.s32 	%r2806, %r2804, %r2767;
	add.s32 	%r2807, %r2806, %r2805;
	mul.lo.s32 	%r2808, %r784, %r2796;
	// inline asm
	mul.hi.u32 	%r2770, %r784, %r2796;
	// inline asm
	mad.lo.s32 	%r2809, %r784, %r2796, %r955;
	setp.lt.u32 	%p556, %r2809, %r2808;
	selp.u32 	%r2810, 1, 0, %p556;
	add.s32 	%r967, %r2809, %r2807;
	setp.lt.u32 	%p557, %r967, %r2809;
	selp.u32 	%r2811, 1, 0, %p557;
	add.s32 	%r2812, %r2810, %r2770;
	add.s32 	%r2813, %r2812, %r2811;
	mul.lo.s32 	%r2814, %r785, %r2796;
	// inline asm
	mul.hi.u32 	%r2773, %r785, %r2796;
	// inline asm
	mad.lo.s32 	%r2815, %r785, %r2796, %r956;
	setp.lt.u32 	%p558, %r2815, %r2814;
	selp.u32 	%r2816, 1, 0, %p558;
	add.s32 	%r968, %r2815, %r2813;
	setp.lt.u32 	%p559, %r968, %r2815;
	selp.u32 	%r2817, 1, 0, %p559;
	add.s32 	%r2818, %r2816, %r2773;
	add.s32 	%r2819, %r2818, %r2817;
	mul.lo.s32 	%r2820, %r786, %r2796;
	// inline asm
	mul.hi.u32 	%r2776, %r786, %r2796;
	// inline asm
	mad.lo.s32 	%r2821, %r786, %r2796, %r957;
	setp.lt.u32 	%p560, %r2821, %r2820;
	selp.u32 	%r2822, 1, 0, %p560;
	add.s32 	%r969, %r2821, %r2819;
	setp.lt.u32 	%p561, %r969, %r2821;
	selp.u32 	%r2823, 1, 0, %p561;
	add.s32 	%r2824, %r2822, %r2776;
	add.s32 	%r2825, %r2824, %r2823;
	mul.lo.s32 	%r2826, %r787, %r2796;
	// inline asm
	mul.hi.u32 	%r2779, %r787, %r2796;
	// inline asm
	mad.lo.s32 	%r2827, %r787, %r2796, %r958;
	setp.lt.u32 	%p562, %r2827, %r2826;
	selp.u32 	%r2828, 1, 0, %p562;
	add.s32 	%r970, %r2827, %r2825;
	setp.lt.u32 	%p563, %r970, %r2827;
	selp.u32 	%r2829, 1, 0, %p563;
	add.s32 	%r2830, %r2828, %r2779;
	add.s32 	%r2831, %r2830, %r2829;
	mul.lo.s32 	%r2832, %r788, %r2796;
	// inline asm
	mul.hi.u32 	%r2782, %r788, %r2796;
	// inline asm
	mad.lo.s32 	%r2833, %r788, %r2796, %r959;
	setp.lt.u32 	%p564, %r2833, %r2832;
	selp.u32 	%r2834, 1, 0, %p564;
	add.s32 	%r971, %r2833, %r2831;
	setp.lt.u32 	%p565, %r971, %r2833;
	selp.u32 	%r2835, 1, 0, %p565;
	add.s32 	%r2836, %r2834, %r2782;
	add.s32 	%r2837, %r2836, %r2835;
	mul.lo.s32 	%r2838, %r789, %r2796;
	// inline asm
	mul.hi.u32 	%r2785, %r789, %r2796;
	// inline asm
	mad.lo.s32 	%r2839, %r789, %r2796, %r960;
	setp.lt.u32 	%p566, %r2839, %r2838;
	selp.u32 	%r2840, 1, 0, %p566;
	add.s32 	%r972, %r2839, %r2837;
	setp.lt.u32 	%p567, %r972, %r2839;
	selp.u32 	%r2841, 1, 0, %p567;
	add.s32 	%r2842, %r2840, %r2785;
	add.s32 	%r2843, %r2842, %r2841;
	mul.lo.s32 	%r2844, %r790, %r2796;
	// inline asm
	mul.hi.u32 	%r2788, %r790, %r2796;
	// inline asm
	mad.lo.s32 	%r2845, %r790, %r2796, %r961;
	setp.lt.u32 	%p568, %r2845, %r2844;
	selp.u32 	%r2846, 1, 0, %p568;
	add.s32 	%r973, %r2845, %r2843;
	setp.lt.u32 	%p569, %r973, %r2845;
	selp.u32 	%r2847, 1, 0, %p569;
	add.s32 	%r2848, %r2846, %r2788;
	add.s32 	%r2849, %r2848, %r2847;
	mul.lo.s32 	%r2850, %r791, %r2796;
	// inline asm
	mul.hi.u32 	%r2791, %r791, %r2796;
	// inline asm
	mad.lo.s32 	%r2851, %r791, %r2796, %r962;
	setp.lt.u32 	%p570, %r2851, %r2850;
	selp.u32 	%r2852, 1, 0, %p570;
	add.s32 	%r974, %r2851, %r2849;
	setp.lt.u32 	%p571, %r974, %r2851;
	selp.u32 	%r2853, 1, 0, %p571;
	add.s32 	%r2854, %r2852, %r2791;
	add.s32 	%r2855, %r2854, %r2853;
	mul.lo.s32 	%r2856, %r792, %r2796;
	// inline asm
	mul.hi.u32 	%r2794, %r792, %r2796;
	// inline asm
	mad.lo.s32 	%r2857, %r792, %r2796, %r963;
	setp.lt.u32 	%p572, %r2857, %r2856;
	selp.u32 	%r2858, 1, 0, %p572;
	add.s32 	%r975, %r2857, %r2855;
	setp.lt.u32 	%p573, %r975, %r2857;
	selp.u32 	%r2859, 1, 0, %p573;
	add.s32 	%r2860, %r2858, %r2794;
	add.s32 	%r2861, %r2860, %r2859;
	add.s32 	%r976, %r2861, %r965;
	setp.lt.u32 	%p574, %r976, %r965;
	selp.u32 	%r2862, 1, 0, %p574;
	add.s32 	%r3551, %r2862, %r2797;
	add.s32 	%r3552, %r3552, 1;
	setp.ne.s32 	%p575, %r3552, 11;
	mov.u32 	%r3773, %r4046;
	mov.u32 	%r3950, %r963;
	mov.u32 	%r4048, %r966;
	mov.u32 	%r4049, %r967;
	mov.u32 	%r4050, %r968;
	mov.u32 	%r4051, %r969;
	mov.u32 	%r4052, %r970;
	mov.u32 	%r4053, %r971;
	mov.u32 	%r4054, %r972;
	mov.u32 	%r4055, %r973;
	mov.u32 	%r4056, %r974;
	mov.u32 	%r4057, %r975;
	mov.u32 	%r4058, %r976;
	mov.u32 	%r4059, %r965;
	mov.u32 	%r4060, %r3950;
	mov.u32 	%r4061, %r3773;
	@%p575 bra 	BB6_535;

	add.s32 	%r3546, %r3546, 1;
	setp.le.u32 	%p576, %r3546, %r3406;
	mov.u32 	%r3722, %r965;
	mov.u32 	%r3772, %r4046;
	mov.u32 	%r3949, %r963;
	mov.u32 	%r3958, %r966;
	mov.u32 	%r3962, %r967;
	mov.u32 	%r3966, %r968;
	mov.u32 	%r3970, %r969;
	mov.u32 	%r3974, %r970;
	mov.u32 	%r3978, %r971;
	mov.u32 	%r3982, %r972;
	mov.u32 	%r3986, %r973;
	mov.u32 	%r3990, %r974;
	mov.u32 	%r3994, %r975;
	mov.u32 	%r3998, %r976;
	mov.u32 	%r4066, %r3722;
	mov.u32 	%r4096, %r3772;
	mov.u32 	%r4133, %r3949;
	mov.u32 	%r4136, %r3958;
	mov.u32 	%r4137, %r3962;
	mov.u32 	%r4138, %r3966;
	mov.u32 	%r4139, %r3970;
	mov.u32 	%r4140, %r3974;
	mov.u32 	%r4141, %r3978;
	mov.u32 	%r4142, %r3982;
	mov.u32 	%r4143, %r3986;
	mov.u32 	%r4144, %r3990;
	mov.u32 	%r4145, %r3994;
	mov.u32 	%r4146, %r3998;
	@%p576 bra 	BB6_452;

	st.global.u32 	[%r22+606208], %r4069;
	st.global.u32 	[%r22+610304], %r4071;
	st.global.u32 	[%r22+614400], %r4073;
	st.global.u32 	[%r22+618496], %r4075;
	st.global.u32 	[%r22+622592], %r4077;
	st.global.u32 	[%r22+626688], %r4079;
	st.global.u32 	[%r22+630784], %r4081;
	st.global.u32 	[%r22+634880], %r4083;
	st.global.u32 	[%r22+638976], %r4085;
	st.global.u32 	[%r22+643072], %r4087;
	st.global.u32 	[%r22+647168], %r4089;
	mov.u32 	%r2864, 0;
	st.global.u32 	[%r22+1024000], %r2864;
	st.global.u32 	[%r22+1028096], %r2864;
	st.global.u32 	[%r22+1032192], %r2864;
	st.global.u32 	[%r22+1036288], %r2864;
	st.global.u32 	[%r22+1040384], %r2864;
	st.global.u32 	[%r22+1044480], %r2864;
	st.global.u32 	[%r22+1048576], %r2864;
	st.global.u32 	[%r22+1052672], %r2864;
	st.global.u32 	[%r22+1056768], %r2864;
	st.global.u32 	[%r22+1060864], %r2864;
	st.global.u32 	[%r22+1064960], %r2864;
	st.global.u32 	[%r22+1019904], %r1661;
	st.global.u32 	[%r22+1024000], %r1661;
	st.global.u32 	[%r22+954368], %r2864;
	st.global.u32 	[%r22+958464], %r2864;
	st.global.u32 	[%r22+962560], %r2864;
	st.global.u32 	[%r22+966656], %r2864;
	st.global.u32 	[%r22+970752], %r2864;
	st.global.u32 	[%r22+974848], %r2864;
	st.global.u32 	[%r22+978944], %r2864;
	st.global.u32 	[%r22+983040], %r2864;
	st.global.u32 	[%r22+987136], %r2864;
	st.global.u32 	[%r22+991232], %r2864;
	st.global.u32 	[%r22+995328], %r2864;
	st.global.u32 	[%r22+999424], %r2864;
	st.global.u32 	[%r22+1003520], %r2864;
	mov.u32 	%r4149, 11;
	mov.u32 	%r4150, %r90;

BB6_617:
	ld.global.u32 	%r2932, [%r22+954368];
	ld.global.u32 	%r2868, [%r4150];
	ld.global.u32 	%r2867, [%r22+606208];
	mul.lo.s32 	%r2933, %r2868, %r2867;
	// inline asm
	mul.hi.u32 	%r2866, %r2867, %r2868;
	// inline asm
	mad.lo.s32 	%r2934, %r2868, %r2867, %r2932;
	setp.lt.u32 	%p577, %r2934, %r2933;
	selp.u32 	%r2935, 1, 0, %p577;
	add.s32 	%r2936, %r2935, %r2866;
	st.global.u32 	[%r22+954368], %r2934;
	ld.global.u32 	%r2937, [%r22+958464];
	ld.global.u32 	%r2871, [%r4150];
	ld.global.u32 	%r2870, [%r22+610304];
	mul.lo.s32 	%r2938, %r2871, %r2870;
	// inline asm
	mul.hi.u32 	%r2869, %r2870, %r2871;
	// inline asm
	mad.lo.s32 	%r2939, %r2871, %r2870, %r2937;
	setp.lt.u32 	%p578, %r2939, %r2938;
	selp.u32 	%r2940, 1, 0, %p578;
	add.s32 	%r2941, %r2939, %r2936;
	setp.lt.u32 	%p579, %r2941, %r2939;
	selp.u32 	%r2942, 1, 0, %p579;
	add.s32 	%r2943, %r2940, %r2869;
	add.s32 	%r2944, %r2943, %r2942;
	st.global.u32 	[%r22+958464], %r2941;
	ld.global.u32 	%r2945, [%r22+962560];
	ld.global.u32 	%r2874, [%r4150];
	ld.global.u32 	%r2873, [%r22+614400];
	mul.lo.s32 	%r2946, %r2874, %r2873;
	// inline asm
	mul.hi.u32 	%r2872, %r2873, %r2874;
	// inline asm
	mad.lo.s32 	%r2947, %r2874, %r2873, %r2945;
	setp.lt.u32 	%p580, %r2947, %r2946;
	selp.u32 	%r2948, 1, 0, %p580;
	add.s32 	%r2949, %r2947, %r2944;
	setp.lt.u32 	%p581, %r2949, %r2947;
	selp.u32 	%r2950, 1, 0, %p581;
	add.s32 	%r2951, %r2948, %r2872;
	add.s32 	%r2952, %r2951, %r2950;
	st.global.u32 	[%r22+962560], %r2949;
	ld.global.u32 	%r2953, [%r22+966656];
	ld.global.u32 	%r2877, [%r4150];
	ld.global.u32 	%r2876, [%r22+618496];
	mul.lo.s32 	%r2954, %r2877, %r2876;
	// inline asm
	mul.hi.u32 	%r2875, %r2876, %r2877;
	// inline asm
	mad.lo.s32 	%r2955, %r2877, %r2876, %r2953;
	setp.lt.u32 	%p582, %r2955, %r2954;
	selp.u32 	%r2956, 1, 0, %p582;
	add.s32 	%r2957, %r2955, %r2952;
	setp.lt.u32 	%p583, %r2957, %r2955;
	selp.u32 	%r2958, 1, 0, %p583;
	add.s32 	%r2959, %r2956, %r2875;
	add.s32 	%r2960, %r2959, %r2958;
	st.global.u32 	[%r22+966656], %r2957;
	ld.global.u32 	%r2961, [%r22+970752];
	ld.global.u32 	%r2880, [%r4150];
	ld.global.u32 	%r2879, [%r22+622592];
	mul.lo.s32 	%r2962, %r2880, %r2879;
	// inline asm
	mul.hi.u32 	%r2878, %r2879, %r2880;
	// inline asm
	mad.lo.s32 	%r2963, %r2880, %r2879, %r2961;
	setp.lt.u32 	%p584, %r2963, %r2962;
	selp.u32 	%r2964, 1, 0, %p584;
	add.s32 	%r2965, %r2963, %r2960;
	setp.lt.u32 	%p585, %r2965, %r2963;
	selp.u32 	%r2966, 1, 0, %p585;
	add.s32 	%r2967, %r2964, %r2878;
	add.s32 	%r2968, %r2967, %r2966;
	st.global.u32 	[%r22+970752], %r2965;
	ld.global.u32 	%r2969, [%r22+974848];
	ld.global.u32 	%r2883, [%r4150];
	ld.global.u32 	%r2882, [%r22+626688];
	mul.lo.s32 	%r2970, %r2883, %r2882;
	// inline asm
	mul.hi.u32 	%r2881, %r2882, %r2883;
	// inline asm
	mad.lo.s32 	%r2971, %r2883, %r2882, %r2969;
	setp.lt.u32 	%p586, %r2971, %r2970;
	selp.u32 	%r2972, 1, 0, %p586;
	add.s32 	%r2973, %r2971, %r2968;
	setp.lt.u32 	%p587, %r2973, %r2971;
	selp.u32 	%r2974, 1, 0, %p587;
	add.s32 	%r2975, %r2972, %r2881;
	add.s32 	%r2976, %r2975, %r2974;
	st.global.u32 	[%r22+974848], %r2973;
	ld.global.u32 	%r2977, [%r22+978944];
	ld.global.u32 	%r2886, [%r4150];
	ld.global.u32 	%r2885, [%r22+630784];
	mul.lo.s32 	%r2978, %r2886, %r2885;
	// inline asm
	mul.hi.u32 	%r2884, %r2885, %r2886;
	// inline asm
	mad.lo.s32 	%r2979, %r2886, %r2885, %r2977;
	setp.lt.u32 	%p588, %r2979, %r2978;
	selp.u32 	%r2980, 1, 0, %p588;
	add.s32 	%r2981, %r2979, %r2976;
	setp.lt.u32 	%p589, %r2981, %r2979;
	selp.u32 	%r2982, 1, 0, %p589;
	add.s32 	%r2983, %r2980, %r2884;
	add.s32 	%r2984, %r2983, %r2982;
	st.global.u32 	[%r22+978944], %r2981;
	ld.global.u32 	%r2985, [%r22+983040];
	ld.global.u32 	%r2889, [%r4150];
	ld.global.u32 	%r2888, [%r22+634880];
	mul.lo.s32 	%r2986, %r2889, %r2888;
	// inline asm
	mul.hi.u32 	%r2887, %r2888, %r2889;
	// inline asm
	mad.lo.s32 	%r2987, %r2889, %r2888, %r2985;
	setp.lt.u32 	%p590, %r2987, %r2986;
	selp.u32 	%r2988, 1, 0, %p590;
	add.s32 	%r2989, %r2987, %r2984;
	setp.lt.u32 	%p591, %r2989, %r2987;
	selp.u32 	%r2990, 1, 0, %p591;
	add.s32 	%r2991, %r2988, %r2887;
	add.s32 	%r2992, %r2991, %r2990;
	st.global.u32 	[%r22+983040], %r2989;
	ld.global.u32 	%r2993, [%r22+987136];
	ld.global.u32 	%r2892, [%r4150];
	ld.global.u32 	%r2891, [%r22+638976];
	mul.lo.s32 	%r2994, %r2892, %r2891;
	// inline asm
	mul.hi.u32 	%r2890, %r2891, %r2892;
	// inline asm
	mad.lo.s32 	%r2995, %r2892, %r2891, %r2993;
	setp.lt.u32 	%p592, %r2995, %r2994;
	selp.u32 	%r2996, 1, 0, %p592;
	add.s32 	%r2997, %r2995, %r2992;
	setp.lt.u32 	%p593, %r2997, %r2995;
	selp.u32 	%r2998, 1, 0, %p593;
	add.s32 	%r2999, %r2996, %r2890;
	add.s32 	%r3000, %r2999, %r2998;
	st.global.u32 	[%r22+987136], %r2997;
	ld.global.u32 	%r3001, [%r22+991232];
	ld.global.u32 	%r2895, [%r4150];
	ld.global.u32 	%r2894, [%r22+643072];
	mul.lo.s32 	%r3002, %r2895, %r2894;
	// inline asm
	mul.hi.u32 	%r2893, %r2894, %r2895;
	// inline asm
	mad.lo.s32 	%r3003, %r2895, %r2894, %r3001;
	setp.lt.u32 	%p594, %r3003, %r3002;
	selp.u32 	%r3004, 1, 0, %p594;
	add.s32 	%r3005, %r3003, %r3000;
	setp.lt.u32 	%p595, %r3005, %r3003;
	selp.u32 	%r3006, 1, 0, %p595;
	add.s32 	%r3007, %r3004, %r2893;
	add.s32 	%r3008, %r3007, %r3006;
	st.global.u32 	[%r22+991232], %r3005;
	ld.global.u32 	%r3009, [%r22+995328];
	ld.global.u32 	%r2898, [%r4150];
	ld.global.u32 	%r2897, [%r22+647168];
	mul.lo.s32 	%r3010, %r2898, %r2897;
	// inline asm
	mul.hi.u32 	%r2896, %r2897, %r2898;
	// inline asm
	mad.lo.s32 	%r3011, %r2898, %r2897, %r3009;
	setp.lt.u32 	%p596, %r3011, %r3010;
	selp.u32 	%r3012, 1, 0, %p596;
	add.s32 	%r3013, %r3011, %r3008;
	setp.lt.u32 	%p597, %r3013, %r3011;
	selp.u32 	%r3014, 1, 0, %p597;
	add.s32 	%r3015, %r3012, %r2896;
	add.s32 	%r3016, %r3015, %r3014;
	st.global.u32 	[%r22+995328], %r3013;
	ld.global.u32 	%r3017, [%r22+999424];
	add.s32 	%r3018, %r3017, %r3016;
	setp.lt.u32 	%p598, %r3018, %r3017;
	selp.u32 	%r3019, 1, 0, %p598;
	st.global.u32 	[%r22+999424], %r3018;
	st.global.u32 	[%r22+1003520], %r3019;
	ld.global.u32 	%r3020, [%r22+954368];
	mul.lo.s32 	%r2931, %r3020, %r766;
	ld.global.u32 	%r2900, [%r22+815104];
	mul.lo.s32 	%r3021, %r2900, %r2931;
	// inline asm
	mul.hi.u32 	%r2899, %r2900, %r2931;
	// inline asm
	mad.lo.s32 	%r3022, %r2900, %r2931, %r3020;
	setp.lt.u32 	%p599, %r3022, %r3021;
	selp.u32 	%r3023, 1, 0, %p599;
	add.s32 	%r3024, %r3023, %r2899;
	ld.global.u32 	%r3025, [%r22+958464];
	ld.global.u32 	%r2903, [%r22+819200];
	mul.lo.s32 	%r3026, %r2903, %r2931;
	// inline asm
	mul.hi.u32 	%r2902, %r2903, %r2931;
	// inline asm
	mad.lo.s32 	%r3027, %r2903, %r2931, %r3025;
	setp.lt.u32 	%p600, %r3027, %r3026;
	selp.u32 	%r3028, 1, 0, %p600;
	add.s32 	%r3029, %r3027, %r3024;
	setp.lt.u32 	%p601, %r3029, %r3027;
	selp.u32 	%r3030, 1, 0, %p601;
	add.s32 	%r3031, %r3028, %r2902;
	add.s32 	%r3032, %r3031, %r3030;
	st.global.u32 	[%r22+954368], %r3029;
	ld.global.u32 	%r3033, [%r22+962560];
	ld.global.u32 	%r2906, [%r22+823296];
	mul.lo.s32 	%r3034, %r2906, %r2931;
	// inline asm
	mul.hi.u32 	%r2905, %r2906, %r2931;
	// inline asm
	mad.lo.s32 	%r3035, %r2906, %r2931, %r3033;
	setp.lt.u32 	%p602, %r3035, %r3034;
	selp.u32 	%r3036, 1, 0, %p602;
	add.s32 	%r3037, %r3035, %r3032;
	setp.lt.u32 	%p603, %r3037, %r3035;
	selp.u32 	%r3038, 1, 0, %p603;
	add.s32 	%r3039, %r3036, %r2905;
	add.s32 	%r3040, %r3039, %r3038;
	st.global.u32 	[%r22+958464], %r3037;
	ld.global.u32 	%r3041, [%r22+966656];
	ld.global.u32 	%r2909, [%r22+827392];
	mul.lo.s32 	%r3042, %r2909, %r2931;
	// inline asm
	mul.hi.u32 	%r2908, %r2909, %r2931;
	// inline asm
	mad.lo.s32 	%r3043, %r2909, %r2931, %r3041;
	setp.lt.u32 	%p604, %r3043, %r3042;
	selp.u32 	%r3044, 1, 0, %p604;
	add.s32 	%r3045, %r3043, %r3040;
	setp.lt.u32 	%p605, %r3045, %r3043;
	selp.u32 	%r3046, 1, 0, %p605;
	add.s32 	%r3047, %r3044, %r2908;
	add.s32 	%r3048, %r3047, %r3046;
	st.global.u32 	[%r22+962560], %r3045;
	ld.global.u32 	%r3049, [%r22+970752];
	ld.global.u32 	%r2912, [%r22+831488];
	mul.lo.s32 	%r3050, %r2912, %r2931;
	// inline asm
	mul.hi.u32 	%r2911, %r2912, %r2931;
	// inline asm
	mad.lo.s32 	%r3051, %r2912, %r2931, %r3049;
	setp.lt.u32 	%p606, %r3051, %r3050;
	selp.u32 	%r3052, 1, 0, %p606;
	add.s32 	%r3053, %r3051, %r3048;
	setp.lt.u32 	%p607, %r3053, %r3051;
	selp.u32 	%r3054, 1, 0, %p607;
	add.s32 	%r3055, %r3052, %r2911;
	add.s32 	%r3056, %r3055, %r3054;
	st.global.u32 	[%r22+966656], %r3053;
	ld.global.u32 	%r3057, [%r22+974848];
	ld.global.u32 	%r2915, [%r22+835584];
	mul.lo.s32 	%r3058, %r2915, %r2931;
	// inline asm
	mul.hi.u32 	%r2914, %r2915, %r2931;
	// inline asm
	mad.lo.s32 	%r3059, %r2915, %r2931, %r3057;
	setp.lt.u32 	%p608, %r3059, %r3058;
	selp.u32 	%r3060, 1, 0, %p608;
	add.s32 	%r3061, %r3059, %r3056;
	setp.lt.u32 	%p609, %r3061, %r3059;
	selp.u32 	%r3062, 1, 0, %p609;
	add.s32 	%r3063, %r3060, %r2914;
	add.s32 	%r3064, %r3063, %r3062;
	st.global.u32 	[%r22+970752], %r3061;
	ld.global.u32 	%r3065, [%r22+978944];
	ld.global.u32 	%r2918, [%r22+839680];
	mul.lo.s32 	%r3066, %r2918, %r2931;
	// inline asm
	mul.hi.u32 	%r2917, %r2918, %r2931;
	// inline asm
	mad.lo.s32 	%r3067, %r2918, %r2931, %r3065;
	setp.lt.u32 	%p610, %r3067, %r3066;
	selp.u32 	%r3068, 1, 0, %p610;
	add.s32 	%r3069, %r3067, %r3064;
	setp.lt.u32 	%p611, %r3069, %r3067;
	selp.u32 	%r3070, 1, 0, %p611;
	add.s32 	%r3071, %r3068, %r2917;
	add.s32 	%r3072, %r3071, %r3070;
	st.global.u32 	[%r22+974848], %r3069;
	ld.global.u32 	%r3073, [%r22+983040];
	ld.global.u32 	%r2921, [%r22+843776];
	mul.lo.s32 	%r3074, %r2921, %r2931;
	// inline asm
	mul.hi.u32 	%r2920, %r2921, %r2931;
	// inline asm
	mad.lo.s32 	%r3075, %r2921, %r2931, %r3073;
	setp.lt.u32 	%p612, %r3075, %r3074;
	selp.u32 	%r3076, 1, 0, %p612;
	add.s32 	%r3077, %r3075, %r3072;
	setp.lt.u32 	%p613, %r3077, %r3075;
	selp.u32 	%r3078, 1, 0, %p613;
	add.s32 	%r3079, %r3076, %r2920;
	add.s32 	%r3080, %r3079, %r3078;
	st.global.u32 	[%r22+978944], %r3077;
	ld.global.u32 	%r3081, [%r22+987136];
	ld.global.u32 	%r2924, [%r22+847872];
	mul.lo.s32 	%r3082, %r2924, %r2931;
	// inline asm
	mul.hi.u32 	%r2923, %r2924, %r2931;
	// inline asm
	mad.lo.s32 	%r3083, %r2924, %r2931, %r3081;
	setp.lt.u32 	%p614, %r3083, %r3082;
	selp.u32 	%r3084, 1, 0, %p614;
	add.s32 	%r3085, %r3083, %r3080;
	setp.lt.u32 	%p615, %r3085, %r3083;
	selp.u32 	%r3086, 1, 0, %p615;
	add.s32 	%r3087, %r3084, %r2923;
	add.s32 	%r3088, %r3087, %r3086;
	st.global.u32 	[%r22+983040], %r3085;
	ld.global.u32 	%r3089, [%r22+991232];
	ld.global.u32 	%r2927, [%r22+851968];
	mul.lo.s32 	%r3090, %r2927, %r2931;
	// inline asm
	mul.hi.u32 	%r2926, %r2927, %r2931;
	// inline asm
	mad.lo.s32 	%r3091, %r2927, %r2931, %r3089;
	setp.lt.u32 	%p616, %r3091, %r3090;
	selp.u32 	%r3092, 1, 0, %p616;
	add.s32 	%r3093, %r3091, %r3088;
	setp.lt.u32 	%p617, %r3093, %r3091;
	selp.u32 	%r3094, 1, 0, %p617;
	add.s32 	%r3095, %r3092, %r2926;
	add.s32 	%r3096, %r3095, %r3094;
	st.global.u32 	[%r22+987136], %r3093;
	ld.global.u32 	%r3097, [%r22+995328];
	ld.global.u32 	%r2930, [%r22+856064];
	mul.lo.s32 	%r3098, %r2930, %r2931;
	// inline asm
	mul.hi.u32 	%r2929, %r2930, %r2931;
	// inline asm
	mad.lo.s32 	%r3099, %r2930, %r2931, %r3097;
	setp.lt.u32 	%p618, %r3099, %r3098;
	selp.u32 	%r3100, 1, 0, %p618;
	add.s32 	%r3101, %r3099, %r3096;
	setp.lt.u32 	%p619, %r3101, %r3099;
	selp.u32 	%r3102, 1, 0, %p619;
	add.s32 	%r3103, %r3100, %r2929;
	add.s32 	%r3104, %r3103, %r3102;
	st.global.u32 	[%r22+991232], %r3101;
	ld.global.u32 	%r3105, [%r22+999424];
	add.s32 	%r3106, %r3105, %r3104;
	setp.lt.u32 	%p620, %r3106, %r3105;
	selp.u32 	%r3107, 1, 0, %p620;
	st.global.u32 	[%r22+995328], %r3106;
	ld.global.u32 	%r3108, [%r22+1003520];
	add.s32 	%r3109, %r3107, %r3108;
	st.global.u32 	[%r22+999424], %r3109;
	add.s32 	%r4150, %r4150, 4096;
	add.s32 	%r4149, %r4149, -1;
	setp.ne.s32 	%p621, %r4149, 0;
	@%p621 bra 	BB6_617;

	mov.u32 	%r3111, 11;
	st.global.u32 	[%r22+950272], %r3111;
	mov.u32 	%r4151, 0;

BB6_619:
	shl.b32 	%r3112, %r4151, 10;
	add.s32 	%r3113, %r3112, %r1009;
	ld.param.u32 	%r3167, [fermat_param_5];
	mad.lo.s32 	%r3114, %r10, 5345280, %r3167;
	shl.b32 	%r3115, %r3113, 2;
	add.s32 	%r3116, %r3114, %r3115;
	ld.global.u32 	%r3117, [%r3116+954368];
	st.global.u32 	[%r3116+606208], %r3117;
	ld.global.u32 	%r988, [%r22+950272];
	add.s32 	%r4151, %r4151, 1;
	setp.lt.u32 	%p622, %r4151, %r988;
	@%p622 bra 	BB6_619;

	st.global.u32 	[%r22+602112], %r988;
	setp.eq.s32 	%p623, %r988, 0;
	@%p623 bra 	BB6_627;

	mov.u32 	%r4167, 0;
	mov.u32 	%r4164, %r4163;

BB6_622:
	mov.u32 	%r4154, %r4164;
	mov.u32 	%r990, %r4154;
	shl.b32 	%r3119, %r4167, 10;
	add.s32 	%r3120, %r3119, %r1009;
	ld.param.u32 	%r3166, [fermat_param_5];
	mad.lo.s32 	%r3121, %r10, 5345280, %r3166;
	shl.b32 	%r3122, %r3120, 2;
	add.s32 	%r3123, %r3121, %r3122;
	ld.global.u32 	%r992, [%r3123+606208];
	and.b32  	%r3124, %r4167, 1;
	setp.eq.s32 	%p624, %r3124, 0;
	@%p624 bra 	BB6_624;

	cvt.u64.u32 	%rl677, %r992;
	shl.b64 	%rl678, %rl677, 32;
	cvt.u64.u32 	%rl679, %r990;
	or.b64  	%rl680, %rl678, %rl679;
	shl.b32 	%r3125, %r4167, 9;
	and.b32  	%r3126, %r3125, 536869888;
	add.s32 	%r3127, %r3126, %r1009;
	ld.param.u32 	%r3165, [fermat_param_5];
	mad.lo.s32 	%r3128, %r10, 5345280, %r3165;
	shl.b32 	%r3129, %r3127, 3;
	add.s32 	%r3130, %r3128, %r3129;
	st.global.u64 	[%r3130+176128], %rl680;
	mov.u32 	%r4165, %r990;
	bra.uni 	BB6_625;

BB6_624:
	mov.u32 	%r4165, %r992;

BB6_625:
	mov.u32 	%r993, %r4165;
	ld.global.u32 	%r3131, [%r22+602112];
	add.s32 	%r4167, %r4167, 1;
	setp.lt.u32 	%p625, %r4167, %r3131;
	mov.u32 	%r4164, %r993;
	@%p625 bra 	BB6_622;

	mov.u32 	%r4162, %r993;
	bra.uni 	BB6_628;

BB6_627:
	mov.u32 	%r4167, 0;
	mov.u32 	%r4162, %r4163;

BB6_628:
	mov.u32 	%r4163, %r4162;
	and.b32  	%r997, %r4167, 1;
	setp.eq.s32 	%p626, %r997, 0;
	@%p626 bra 	BB6_630;

	cvt.u64.u32 	%rl681, %r4163;
	shl.b32 	%r3133, %r4167, 9;
	and.b32  	%r3134, %r3133, 536869888;
	add.s32 	%r3135, %r3134, %r1009;
	ld.param.u32 	%r3164, [fermat_param_5];
	mad.lo.s32 	%r3136, %r10, 5345280, %r3164;
	shl.b32 	%r3137, %r3135, 3;
	add.s32 	%r3138, %r3136, %r3137;
	st.global.u64 	[%r3138+176128], %rl681;

BB6_630:
	shr.u32 	%r3139, %r4167, 1;
	add.s32 	%r4168, %r3139, %r997;
	st.global.u32 	[%r22+172032], %r4168;

BB6_631:
	add.s32 	%r4168, %r4168, -1;
	setp.eq.s32 	%p627, %r4168, 0;
	@%p627 bra 	BB6_635;

	shl.b32 	%r3140, %r4168, 10;
	add.s32 	%r3141, %r3140, %r1009;
	ld.param.u32 	%r3163, [fermat_param_5];
	mad.lo.s32 	%r3142, %r10, 5345280, %r3163;
	shl.b32 	%r3143, %r3141, 3;
	add.s32 	%r3144, %r3142, %r3143;
	ld.global.u64 	%rl682, [%r3144+176128];
	setp.eq.s64 	%p628, %rl682, 0;
	@%p628 bra 	BB6_631;

	mov.u32 	%r4169, 0;

BB6_634:
	mov.u32 	%r4067, %r965;
	mov.u32 	%r4097, %r4046;
	mov.u32 	%r4134, %r963;
	bra.uni 	BB6_638;

BB6_635:
	ld.global.u64 	%rl683, [%r1072+176128];
	setp.eq.s64 	%p629, %rl683, 1;
	selp.u32 	%r4169, 1, 0, %p629;
	bra.uni 	BB6_634;

BB6_636:
	add.s32 	%r3331, %r3331, -1;
	bra.uni 	BB6_118;

BB6_637:
	mov.u32 	%r4169, 0;

BB6_638:
	mov.u32 	%r1003, %r4163;
	mov.u32 	%r1005, %r4134;
	mov.u32 	%r1006, %r4097;
	mov.u32 	%r1004, %r4067;
	mov.u32 	%r1008, %r3320;
	st.global.u32 	[%r127+589824], %r4169;
	mov.u32 	%r3321, %r1008;
	mov.u32 	%r4068, %r1004;
	mov.u32 	%r4098, %r1006;
	mov.u32 	%r4135, %r1005;
	mov.u32 	%r4166, %r1003;
	bra.uni 	BB6_13;
}

.entry fermat_finish(
	.param .u32 .ptr .global .align 8 fermat_finish_param_0,
	.param .u32 .ptr .global .align 4 fermat_finish_param_1,
	.param .u32 .ptr .global .align 4 fermat_finish_param_2,
	.param .u32 .ptr .global .align 4 fermat_finish_param_3,
	.param .u32 .ptr .global .align 8 fermat_finish_param_4,
	.param .u32 .ptr .global .align 8 fermat_finish_param_5,
	.param .u32 fermat_finish_param_6
)
{
	.reg .pred 	%p<24>;
	.reg .s32 	%r<117>;


	// inline asm
	mov.u32 	%r35, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r36, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r37, %ctaid.x;
	// inline asm
	add.s32 	%r4, %r37, %r36;
	setp.eq.s32 	%p1, %r35, 0;
	setp.ne.s32 	%p5, %r35, 0;
	mov.u32 	%r111, %r35;
	@%p5 bra 	BB7_2;

	mov.u32 	%r38, 0;
	st.volatile.shared.u32 	[shr_9_sem2], %r38;

BB7_2:
	membar.gl;
	bar.sync 	0;
	ld.param.u32 	%r103, [fermat_finish_param_1];
	mad.lo.s32 	%r5, %r4, 786452, %r103;
	ld.global.u32 	%r6, [%r5+786436];
	setp.ge.u32 	%p6, %r35, %r6;
	@%p6 bra 	BB7_6;

BB7_3:
	ld.param.u32 	%r102, [fermat_finish_param_1];
	mad.lo.s32 	%r39, %r4, 786452, %r102;
	shl.b32 	%r40, %r111, 2;
	add.s32 	%r8, %r39, %r40;
	ld.global.u32 	%r9, [%r8+589824];
	setp.eq.s32 	%p7, %r9, 0;
	@%p7 bra 	BB7_5;

	mov.u32 	%r41, shr_9_sem2;
	atom.shared.add.u32 	%r42, [%r41], 1;
	ld.param.u32 	%r110, [fermat_finish_param_2];
	mad.lo.s32 	%r43, %r4, 786452, %r110;
	shl.b32 	%r44, %r42, 2;
	add.s32 	%r45, %r43, %r44;
	st.global.u32 	[%r45+589824], %r9;
	ld.global.u32 	%r46, [%r8];
	st.global.u32 	[%r45], %r46;
	ld.global.u32 	%r47, [%r8+196608];
	st.global.u32 	[%r45+196608], %r47;
	ld.global.u32 	%r48, [%r8+393216];
	st.global.u32 	[%r45+393216], %r48;

BB7_5:
	add.s32 	%r111, %r111, 1024;
	setp.lt.u32 	%p8, %r111, %r6;
	@%p8 bra 	BB7_3;

BB7_6:
	bar.sync 	0;
	ld.volatile.shared.u32 	%r112, [shr_9_sem2];
	and.b32  	%r12, %r112, 31;
	setp.eq.s32 	%p2, %r12, 0;
	setp.ne.s32 	%p9, %r12, 0;
	mov.u32 	%r49, 32;
	sub.s32 	%r50, %r49, %r12;
	setp.lt.u32 	%p10, %r35, %r50;
	and.pred  	%p11, %p10, %p9;
	@!%p11 bra 	BB7_8;

	add.s32 	%r51, %r112, %r35;
	ld.param.u32 	%r109, [fermat_finish_param_2];
	mad.lo.s32 	%r52, %r4, 786452, %r109;
	shl.b32 	%r53, %r51, 2;
	mov.u32 	%r54, -1;
	add.s32 	%r55, %r52, %r53;
	st.global.u32 	[%r55+393216], %r54;

BB7_8:
	@%p1 bra 	BB7_9;
	bra.uni 	BB7_10;

BB7_9:
	add.s32 	%r56, %r112, 32;
	sub.s32 	%r57, %r56, %r12;
	selp.b32 	%r112, %r112, %r57, %p2;
	st.volatile.shared.u32 	[shr_9_sem2], %r112;

BB7_10:
	bar.sync 	0;
	add.s32 	%r113, %r6, %r35;
	ld.global.u32 	%r16, [%r5+786440];
	setp.ge.u32 	%p12, %r113, %r16;
	@%p12 bra 	BB7_14;

BB7_11:
	ld.param.u32 	%r101, [fermat_finish_param_1];
	mad.lo.s32 	%r58, %r4, 786452, %r101;
	shl.b32 	%r59, %r113, 2;
	add.s32 	%r18, %r58, %r59;
	ld.global.u32 	%r19, [%r18+589824];
	setp.eq.s32 	%p13, %r19, 0;
	@%p13 bra 	BB7_13;

	mov.u32 	%r60, shr_9_sem2;
	atom.shared.add.u32 	%r61, [%r60], 1;
	ld.param.u32 	%r108, [fermat_finish_param_2];
	mad.lo.s32 	%r62, %r4, 786452, %r108;
	shl.b32 	%r63, %r61, 2;
	add.s32 	%r64, %r62, %r63;
	st.global.u32 	[%r64+589824], %r19;
	ld.global.u32 	%r65, [%r18];
	st.global.u32 	[%r64], %r65;
	ld.global.u32 	%r66, [%r18+196608];
	st.global.u32 	[%r64+196608], %r66;
	ld.global.u32 	%r67, [%r18+393216];
	st.global.u32 	[%r64+393216], %r67;

BB7_13:
	add.s32 	%r113, %r113, 1024;
	setp.lt.u32 	%p14, %r113, %r16;
	@%p14 bra 	BB7_11;

BB7_14:
	bar.sync 	0;
	ld.volatile.shared.u32 	%r114, [shr_9_sem2];
	and.b32  	%r22, %r114, 31;
	setp.eq.s32 	%p3, %r22, 0;
	setp.ne.s32 	%p15, %r22, 0;
	sub.s32 	%r69, %r49, %r22;
	setp.lt.u32 	%p16, %r35, %r69;
	and.pred  	%p17, %p16, %p15;
	@!%p17 bra 	BB7_16;

	add.s32 	%r70, %r114, %r35;
	ld.param.u32 	%r107, [fermat_finish_param_2];
	mad.lo.s32 	%r71, %r4, 786452, %r107;
	shl.b32 	%r72, %r70, 2;
	mov.u32 	%r73, -1;
	add.s32 	%r74, %r71, %r72;
	st.global.u32 	[%r74+393216], %r73;

BB7_16:
	@%p1 bra 	BB7_17;
	bra.uni 	BB7_18;

BB7_17:
	add.s32 	%r75, %r114, 32;
	sub.s32 	%r76, %r75, %r22;
	selp.b32 	%r114, %r114, %r76, %p3;
	st.volatile.shared.u32 	[shr_9_sem2], %r114;

BB7_18:
	bar.sync 	0;
	add.s32 	%r115, %r16, %r35;
	ld.global.u32 	%r26, [%r5+786432];
	setp.ge.u32 	%p18, %r115, %r26;
	@%p18 bra 	BB7_22;

BB7_19:
	ld.param.u32 	%r100, [fermat_finish_param_1];
	mad.lo.s32 	%r77, %r4, 786452, %r100;
	shl.b32 	%r78, %r115, 2;
	add.s32 	%r28, %r77, %r78;
	ld.global.u32 	%r29, [%r28+589824];
	setp.eq.s32 	%p19, %r29, 0;
	@%p19 bra 	BB7_21;

	mov.u32 	%r79, shr_9_sem2;
	atom.shared.add.u32 	%r80, [%r79], 1;
	ld.param.u32 	%r106, [fermat_finish_param_2];
	mad.lo.s32 	%r81, %r4, 786452, %r106;
	shl.b32 	%r82, %r80, 2;
	add.s32 	%r83, %r81, %r82;
	st.global.u32 	[%r83+589824], %r29;
	ld.global.u32 	%r84, [%r28];
	st.global.u32 	[%r83], %r84;
	ld.global.u32 	%r85, [%r28+196608];
	st.global.u32 	[%r83+196608], %r85;
	ld.global.u32 	%r86, [%r28+393216];
	st.global.u32 	[%r83+393216], %r86;

BB7_21:
	add.s32 	%r115, %r115, 1024;
	setp.lt.u32 	%p20, %r115, %r26;
	@%p20 bra 	BB7_19;

BB7_22:
	bar.sync 	0;
	ld.volatile.shared.u32 	%r116, [shr_9_sem2];
	and.b32  	%r32, %r116, 31;
	setp.eq.s32 	%p4, %r32, 0;
	setp.ne.s32 	%p21, %r32, 0;
	sub.s32 	%r88, %r49, %r32;
	setp.lt.u32 	%p22, %r35, %r88;
	and.pred  	%p23, %p22, %p21;
	@!%p23 bra 	BB7_24;

	add.s32 	%r89, %r116, %r35;
	ld.param.u32 	%r105, [fermat_finish_param_2];
	mad.lo.s32 	%r90, %r4, 786452, %r105;
	shl.b32 	%r91, %r89, 2;
	mov.u32 	%r92, -1;
	add.s32 	%r93, %r90, %r91;
	st.global.u32 	[%r93+393216], %r92;

BB7_24:
	@%p1 bra 	BB7_25;
	bra.uni 	BB7_26;

BB7_25:
	add.s32 	%r94, %r116, 32;
	sub.s32 	%r95, %r94, %r32;
	selp.b32 	%r116, %r116, %r95, %p4;
	st.volatile.shared.u32 	[shr_9_sem2], %r116;

BB7_26:
	bar.sync 	0;
	@%p1 bra 	BB7_28;

	ret;

BB7_28:
	ld.param.u32 	%r104, [fermat_finish_param_2];
	mad.lo.s32 	%r96, %r4, 786452, %r104;
	st.global.u32 	[%r96+786436], %r112;
	st.global.u32 	[%r96+786440], %r114;
	st.global.u32 	[%r96+786432], %r116;
	ld.global.u32 	%r97, [%r5+786444];
	add.s32 	%r98, %r97, 1;
	st.global.u32 	[%r96+786444], %r98;
	mov.u32 	%r99, 0;
	st.global.u32 	[%r96+786448], %r99;
	ret;
}


