{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592709915790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592709915794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:25:15 2020 " "Processing started: Sun Jun 21 00:25:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592709915794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709915794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709915795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592709916149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592709916149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch1 " "Found design unit 1: register_16bit-arch1" {  } { { "register_16bit.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923109 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_16bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arch_1 " "Found design unit 1: mux2x1-arch_1" {  } { { "mux2x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux2x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923110 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux2x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_1 " "Found design unit 1: ALU-arch_1" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923112 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-rtl " "Found design unit 1: instruction_register-rtl" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_register.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923113 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/instruction_register.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_bloco_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_bloco_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_bloco_controle-rtl " "Found design unit 1: processador_bloco_controle-rtl" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923114 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_bloco_controle " "Found entity 1: processador_bloco_controle" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_PC-rtl " "Found design unit 1: reg_PC-rtl" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/program_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923116 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_PC " "Found entity 1: reg_PC" {  } { { "program_counter.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/program_counter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_unidade_controle-rtl " "Found design unit 1: processador_unidade_controle-rtl" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923117 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_unidade_controle " "Found entity 1: processador_unidade_controle" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch1 " "Found design unit 1: register_file-arch1" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923119 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/register_file.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x16-arch_1 " "Found design unit 1: demux1x16-arch_1" {  } { { "demux1x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/demux1x16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923120 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x16 " "Found entity 1: demux1x16" {  } { { "demux1x16.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/demux1x16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x1-arch_1 " "Found design unit 1: mux16x1-arch_1" {  } { { "mux16x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux16x1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923121 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/mux16x1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operational_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operational_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_block-arch_1 " "Found design unit 1: operational_block-arch_1" {  } { { "operational_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923123 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_block " "Found entity 1: operational_block" {  } { { "operational_block.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/operational_block.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592709923123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_unidade_controle " "Elaborating entity \"processador_unidade_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592709923149 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_RD processador_unidade_controle.vhd(17) " "VHDL Signal Declaration warning at processador_unidade_controle.vhd(17): used implicit default value for signal \"o_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592709923149 "|processador_unidade_controle"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_I_RD processador_unidade_controle.vhd(72) " "Verilog HDL or VHDL warning at processador_unidade_controle.vhd(72): object \"w_I_RD\" assigned a value but never read" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1592709923150 "|processador_unidade_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_PC reg_PC:u_REG_PC " "Elaborating entity \"reg_PC\" for hierarchy \"reg_PC:u_REG_PC\"" {  } { { "processador_unidade_controle.vhd" "u_REG_PC" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592709923150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:u_REG_IR " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:u_REG_IR\"" {  } { { "processador_unidade_controle.vhd" "u_REG_IR" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592709923151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_bloco_controle processador_bloco_controle:u_CONTROLE " "Elaborating entity \"processador_bloco_controle\" for hierarchy \"processador_bloco_controle:u_CONTROLE\"" {  } { { "processador_unidade_controle.vhd" "u_CONTROLE" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592709923152 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_OP processador_bloco_controle.vhd(110) " "VHDL Process Statement warning at processador_bloco_controle.vhd(110): signal \"w_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592709923155 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_OP processador_bloco_controle.vhd(112) " "VHDL Process Statement warning at processador_bloco_controle.vhd(112): signal \"w_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592709923155 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_OP processador_bloco_controle.vhd(114) " "VHDL Process Statement warning at processador_bloco_controle.vhd(114): signal \"w_OP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1592709923155 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_NEXT processador_bloco_controle.vhd(100) " "VHDL Process Statement warning at processador_bloco_controle.vhd(100): inferring latch(es) for signal or variable \"w_NEXT\", which holds its previous value in one or more paths through the process" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1592709923158 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_NEXT.s_5 processador_bloco_controle.vhd(100) " "Inferred latch for \"w_NEXT.s_5\" at processador_bloco_controle.vhd(100)" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923158 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_NEXT.s_4 processador_bloco_controle.vhd(100) " "Inferred latch for \"w_NEXT.s_4\" at processador_bloco_controle.vhd(100)" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923158 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_NEXT.s_3 processador_bloco_controle.vhd(100) " "Inferred latch for \"w_NEXT.s_3\" at processador_bloco_controle.vhd(100)" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923158 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_NEXT.s_2 processador_bloco_controle.vhd(100) " "Inferred latch for \"w_NEXT.s_2\" at processador_bloco_controle.vhd(100)" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923158 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_NEXT.s_1 processador_bloco_controle.vhd(100) " "Inferred latch for \"w_NEXT.s_1\" at processador_bloco_controle.vhd(100)" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923159 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_NEXT.s_0 processador_bloco_controle.vhd(100) " "Inferred latch for \"w_NEXT.s_0\" at processador_bloco_controle.vhd(100)" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709923159 "|processador_unidade_controle|processador_bloco_controle:u_CONTROLE"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processador_bloco_controle:u_CONTROLE\|w_NEXT.s_1_250 " "Latch processador_bloco_controle:u_CONTROLE\|w_NEXT.s_1_250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processador_bloco_controle:u_CONTROLE\|r_STATE.s_2 " "Ports D and ENA on the latch are fed by the same signal processador_bloco_controle:u_CONTROLE\|r_STATE.s_2" {  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1592709923675 ""}  } { { "processador_bloco_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_bloco_controle.vhd" 100 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1592709923675 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_RD GND " "Pin \"o_RD\" is stuck at GND" {  } { { "processador_unidade_controle.vhd" "" { Text "C:/intelFPGA_lite/19.1/workspace/Processador/processador_unidade_controle.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592709923688 "|processador_unidade_controle|o_RD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592709923688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1592709923754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592709924067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592709924067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592709924150 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592709924150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592709924150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592709924150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592709924192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:25:24 2020 " "Processing ended: Sun Jun 21 00:25:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592709924192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592709924192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592709924192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592709924192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1592709925288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592709925292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:25:25 2020 " "Processing started: Sun Jun 21 00:25:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592709925292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592709925292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592709925292 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592709925379 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1592709925380 ""}
{ "Info" "0" "" "Revision = processador_top" {  } {  } 0 0 "Revision = processador_top" 0 0 "Fitter" 0 0 1592709925380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592709925521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592709925521 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador_top 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"processador_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592709925527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592709925569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592709925569 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592709925985 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592709926012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592709926101 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1592709926288 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1592709933965 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_CLK~inputCLKENA0 38 global CLKCTRL_G10 " "i_CLK~inputCLKENA0 with 38 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1592709934276 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1592709934276 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592709934276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592709934278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592709934278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592709934279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592709934279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592709934280 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592709934280 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1592709934951 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_top.sdc " "Synopsys Design Constraints File file not found: 'processador_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592709934952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592709934952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592709934954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592709934954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592709934958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592709934967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592709934967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592709934967 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592709935013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592709940038 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1592709940284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592709941059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592709941757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592709943592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592709943592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592709944917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/19.1/workspace/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592709950069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592709950069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592709951642 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592709951642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592709951647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592709952679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592709952719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592709953125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592709953125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592709954093 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592709957104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/19.1/workspace/Processador/output_files/processador_top.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/19.1/workspace/Processador/output_files/processador_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592709957402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6732 " "Peak virtual memory: 6732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592709958112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:25:58 2020 " "Processing ended: Sun Jun 21 00:25:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592709958112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592709958112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592709958112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592709958112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592709959191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592709959196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:25:59 2020 " "Processing started: Sun Jun 21 00:25:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592709959196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592709959196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592709959196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1592709959854 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592709965521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592709965959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:26:05 2020 " "Processing ended: Sun Jun 21 00:26:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592709965959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592709965959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592709965959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592709965959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592709966590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592709967085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592709967089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:26:06 2020 " "Processing started: Sun Jun 21 00:26:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592709967089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592709967089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador_top " "Command: quartus_sta processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592709967089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592709967185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1592709967704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592709967704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709967743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709967743 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1592709968255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_top.sdc " "Synopsys Design Constraints File file not found: 'processador_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1592709968292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709968293 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592709968293 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction_register:u_REG_IR\|o_IR\[12\] instruction_register:u_REG_IR\|o_IR\[12\] " "create_clock -period 1.000 -name instruction_register:u_REG_IR\|o_IR\[12\] instruction_register:u_REG_IR\|o_IR\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592709968293 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592709968293 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1592709968294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592709968294 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592709968295 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592709968315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592709968334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592709968334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.810 " "Worst-case setup slack is -4.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.810              -8.523 instruction_register:u_REG_IR\|o_IR\[12\]  " "   -4.810              -8.523 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.424             -58.664 i_CLK  " "   -3.424             -58.664 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709968343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.844 " "Worst-case hold slack is -2.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844              -2.844 i_CLK  " "   -2.844              -2.844 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.907               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    2.907               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709968354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.593 " "Worst-case recovery slack is -0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593             -13.549 i_CLK  " "   -0.593             -13.549 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709968364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.928 " "Worst-case removal slack is 0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 i_CLK  " "    0.928               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709968376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -50.122 i_CLK  " "   -0.724             -50.122 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    0.253               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709968407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709968407 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592709968423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592709968452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592709969943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592709970046 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592709970057 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592709970057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.978 " "Worst-case setup slack is -4.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978              -8.861 instruction_register:u_REG_IR\|o_IR\[12\]  " "   -4.978              -8.861 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.100             -58.271 i_CLK  " "   -3.100             -58.271 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709970063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.992 " "Worst-case hold slack is -2.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992              -2.992 i_CLK  " "   -2.992              -2.992 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.020               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    3.020               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709970072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.515 " "Worst-case recovery slack is -0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515             -11.728 i_CLK  " "   -0.515             -11.728 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709970079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.883 " "Worst-case removal slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 i_CLK  " "    0.883               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709970088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -50.028 i_CLK  " "   -0.724             -50.028 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    0.302               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709970105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709970105 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592709970121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592709970375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592709971137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592709971191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592709971191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592709971191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.636 " "Worst-case setup slack is -1.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636              -3.990 i_CLK  " "   -1.636              -3.990 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417              -2.362 instruction_register:u_REG_IR\|o_IR\[12\]  " "   -1.417              -2.362 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.277 " "Worst-case hold slack is -1.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.277              -1.277 i_CLK  " "   -1.277              -1.277 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    1.283               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.386 " "Worst-case recovery slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 i_CLK  " "    0.386               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.354 " "Worst-case removal slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 i_CLK  " "    0.354               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -3.930 i_CLK  " "   -0.090              -3.930 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    0.464               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971231 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592709971245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592709971396 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592709971398 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592709971398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.342 " "Worst-case setup slack is -1.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342              -2.240 instruction_register:u_REG_IR\|o_IR\[12\]  " "   -1.342              -2.240 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187              -2.076 i_CLK  " "   -1.187              -2.076 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.276 " "Worst-case hold slack is -1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276              -1.276 i_CLK  " "   -1.276              -1.276 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    1.261               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.434 " "Worst-case recovery slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 i_CLK  " "    0.434               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.321 " "Worst-case removal slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 i_CLK  " "    0.321               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -3.938 i_CLK  " "   -0.090              -3.938 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 instruction_register:u_REG_IR\|o_IR\[12\]  " "    0.464               0.000 instruction_register:u_REG_IR\|o_IR\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592709971439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592709971439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592709973050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592709973051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5210 " "Peak virtual memory: 5210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592709973154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:26:13 2020 " "Processing ended: Sun Jun 21 00:26:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592709973154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592709973154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592709973154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592709973154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1592709974228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592709974232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:26:14 2020 " "Processing started: Sun Jun 21 00:26:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592709974232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592709974232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1592709974232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1592709975012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador_top.vho C:/intelFPGA_lite/19.1/workspace/Processador/simulation/modelsim/ simulation " "Generated file processador_top.vho in folder \"C:/intelFPGA_lite/19.1/workspace/Processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1592709975079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592709975150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:26:15 2020 " "Processing ended: Sun Jun 21 00:26:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592709975150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592709975150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592709975150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592709975150 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1592709975784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592709981381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592709981385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 00:26:21 2020 " "Processing started: Sun Jun 21 00:26:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592709981385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1592709981385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processador -c processador_top --netlist_type=sgate " "Command: quartus_npp processador -c processador_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1592709981386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1592709981537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592709981571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 00:26:21 2020 " "Processing ended: Sun Jun 21 00:26:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592709981571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592709981571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592709981571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1592709981571 ""}
