/*
 * Copyright (C) 2009-2016 Realtek Semiconductor Corp.
 * All Rights Reserved.
 *
 * This program is the proprietary software of Realtek Semiconductor
 * Corporation and/or its licensors, and only be used, duplicated,
 * modified or distributed under the authorized license from Realtek.
 *
 * ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 * THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 * $Revision$
 * $Date$
 *
 * Purpose : Setup PHY parameters
 *
 * Feature : Setup PHY parameters functions
 *
 */

/*
 * Include Files
 */
#include <common/rt_type.h>
#include <common/rt_autoconf.h>
#include <dal/dal_construct.h>
#include <hal/phy/construct/conftypes.h>
#include <hal/phy/construct/conf_rtl8208.c>
#include <hal/phy/construct/conf_rtl8214fb.c>
#include <hal/phy/construct/conf_rtl8214fc.c>
#include <hal/phy/construct/conf_rtl8218b.c>
#include <hal/phy/construct/conf_rtl8218d.c>
#include <hal/phy/construct/conf_rtl8218e.c>

#include <rtk/customer/param/conf_rtl8218d_cust.c>

#if defined(CONFIG_SDK_RTL9300)
#include <hal/chipdef/longan/rtk_longan_reg_struct.h>
#include <hal/chipdef/longan/rtk_longan_table_struct.h>
#endif

#if (defined(CONFIG_SDK_RTL8218D))
  #include <hal/phy/phy_rtl8218d.h>
#endif

#if (defined(CONFIG_SDK_RTL8218E))
  #include <hal/phy/phy_rtl8218e.h>
  #include <hal/phy/phy_rtl8218e_patch.h>
#endif

#if (defined(CONFIG_SDK_RTL826X) || defined(CONFIG_SDK_RTL826XI) || defined(CONFIG_SDK_RTL825X) || defined(CONFIG_SDK_RTL825XI) || defined(CONFIG_SDK_RTL825XL) || defined(CONFIG_SDK_RTL8224))
  #include <hal/phy/phy_rtl826x.h>
  #include <hal/phy/phy_rtl826x_patch.h>
#endif

#if (defined(CONFIG_SDK_RTL8295R) || defined(CONFIG_SDK_RTL8214QF))
  #include <hal/phy/phy_rtl8295.h>
  #include <hal/phy/phy_rtl8295_patch.h>
#endif/* CONFIG_SDK_RTL8295R || CONFIG_SDK_RTL8214QF */
#if defined(CONFIG_SDK_RTL8295R)
  #include <hal/phy/construct/conf_rtl8295r_param.c>
  #include <rtk/customer/param/conf_rtl8295r_cust.c>
#endif
#if defined(CONFIG_SDK_RTL8214QF)
  #include <hal/phy/construct/conf_rtl8214qf_param.c>
  #include <rtk/customer/param/conf_rtl8214qf_cust.c>
#endif

#if defined(CONFIG_SDK_RTL8226)
  #include <hal/phy/nic_rtl8226/nic_rtl8226.h>
  #include <hal/phy/nic_rtl8226/nic_rtl8226b.h>
  #include <hal/phy/nic_rtl8226/nic_rtl8226_init.h>
  #include <hal/phy/nic_rtl8226/nic_rtl8226b_init.h>
#endif

#if (defined(CONFIG_SDK_RTL8214FC))
  #include <hal/phy/phy_rtl8218b.h>
#endif

#include <hal/mac/miim_common_drv.h>
#include <hwp/hwp_util.h>

#define RTL8218B_CHIP_ID            0x6276
#define RTL8218B_TCA_CHIP_ID        0x0455
#define RTL8218B_INT_TCA_CHIP_ID    0x0477
#define RTL8218B_INT_MP_A_CHIP_ID   0x6276
#define RTL8218B_INT_MP_B_CHIP_ID   0x6275
#define RTL8218B_TCA_CUT_A          0x0
#define RTL8218B_TCA_CUT_B          0x1
#define RTL8218FB_TCA_CHIP_ID       0x0455
#define RTL8218FB_TCA_CUT_A         0x0
#define RTL8218FB_TCA_CUT_B         0x1
#define RTL8208_CHIP_ID             0x8
#define RTL8214FC_CHIP_ID           0x6276
#define RTL8214FC_TCA_CHIP_ID       0x0455
#define RTL8214FC_INT_TCA_CHIP_ID   0x0477
#define RTL8214FC_TCA_CUT_A         0x0
#define RTL8214FC_TCA_CUT_B         0x1
#define RTL8214FC_MP_CHIP_ID        0x6276
#define RTL8214FC_MP_CUT_A          0x0

#define PRINT_PHY_INITIAL_MESSGE(phy_name,macID)   CNSTRT_MSG("        %s (MacID=%u)\n",phy_name,macID)
#define PHY_CONSTRUCT_RV_WRITE(unit, port, crv)                 phy_construct_confcodeRv_write(unit, port, crv, (sizeof(crv)/sizeof(confcode_rv_t)))
#define PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, cprv)     phy_construct_confcodePrv_write(unit, phy_base_macId, cprv, (sizeof(cprv)/sizeof(confcode_prv_t)))

void _rtl8218d_sdsBasic_config(uint32 unit, uint8 phy_base_macId);

/* Function Name:
 *      phy_construct_field_read
 * Description:
 *      Read PHY register field configuration
 * Input:
 *      unit - unit id
 *      port - port id
 *      page - page number
 *      reg  - register
 *      endBit    - end bit of configure field
 *      startBit  - start bit of configure field
 * Output:
 *      data - PHY register field Configuration
 * Return:
 *      RT_ERR_OK           - OK
 *      RT_ERR_FAILED       - Failed
 * Note:
 *      None
 */
int32
phy_construct_field_read(uint32 unit, uint32 port, uint32 page, uint32 reg,
    uint32 endBit, uint32 startBit, uint32 *data)
{
    uint32  configVal, len, mask;
    int32   ret;

    RT_PARAM_CHK((NULL == data), RT_ERR_NULL_POINTER);

    if (endBit < startBit)
        return RT_ERR_INPUT;

    RT_ERR_CHK(RTK_MII_READ(unit, port, page, reg, &configVal), ret);

    len = endBit - startBit + 1;

    if (16 == len)
        *data = configVal;
    else
    {
        mask = (1 << len) - 1;
        *data = (configVal >> startBit) & mask;
    }

    return RT_ERR_OK;
}   /* end of phy_construct_field_read */

/* Function Name:
 *      phy_construct_field_write
 * Description:
 *      Write PHY register field configuration
 * Input:
 *      unit - unit id
 *      port - port id
 *      page - page number
 *      reg  - register
 *      endBit    - end bit of configure field
 *      startBit  - start bit of configure field
 *      data - PHY register field Configuration
 * Output:
 *      None
 * Return:
 *      RT_ERR_OK           - OK
 *      RT_ERR_FAILED       - Failed
 * Note:
 *      None
 */
int32
phy_construct_field_write(uint32 unit, uint32 port, uint32 page, uint32 reg,
    uint32 endBit, uint32 startBit, uint32 data)
{
    uint32  configVal, len, mask;
    int32   ret;

    len = endBit - startBit + 1;

    if (endBit < startBit)
        return RT_ERR_INPUT;

    if (16 == len)
        configVal = data;
    else
    {
        mask = (1 << len) - 1;

        RT_ERR_CHK(RTK_MII_READ(unit, port, page, reg, &configVal), ret);

        configVal &= ~(mask << startBit);
        configVal |= (data << startBit);
    }

    RT_ERR_CHK(RTK_MII_WRITE(unit, port, page, reg, configVal), ret);

    return ret;
}   /* end of phy_construct_field_write */

/* Function Name:
 *      phy_construct_confcodeRv_write
 * Description:
 *      Construct the PHY with config code
 * Input:
 *      unit - unit id
 *      port - port id
 *      confcode_rv_t   - config code
 *      enty_num - entry number of the patch code
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void
phy_construct_confcodeRv_write(uint32 unit, uint32 port, confcode_rv_t *pCc, uint32 enty_num)
{
    int32       i;

    for (i = 0; i < enty_num; i++)
    {
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, pCc[i].reg, pCc[i].val);
    }
}

/* Function Name:
 *      phy_construct_confcodePrv_write
 * Description:
 *      Construct the PHY with chip based config code
 * Input:
 *      unit - unit id
 *      phy_base_macId - base MAC ID of the PHY
 *      confcode_prv_t   - PHY config code
 *      enty_num - entry number of the patch code
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void
phy_construct_confcodePrv_write(uint32 unit, uint32 phy_base_macId, confcode_prv_t *pPcc, uint32 enty_num)
{
    int32       i;

    for (i = 0; i < enty_num; i++)
    {
        RTK_MII_WRITE(unit, (phy_base_macId + pPcc[i].phy), HAL_MIIM_FIX_PAGE, pPcc[i].reg, pPcc[i].val);
    }
}

#if defined(CONFIG_SDK_RTL8390)

/* Function Name:
 *      rtl8218b_rtl8390_config
 * Description:
 *      Configuration code for RTL8218b.
 * Input:
 *      phy_base_macId - the macId of PHY0 of the RTL8218b
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8218b_rtl8390_config(uint32 unit, uint8 phy_base_macId)
{
    rtk_port_t rtl8218_phy0_macid = phy_base_macId;
    unsigned int val;
    int i;
    rtk_port_t  port_id, base_id;
    unsigned int rl_no = 0, ver_no = 0, cut_id, romId;

    CNSTRT_PRINT("%s()\n",__FUNCTION__);

    base_id = rtl8218_phy0_macid;
    RTK_MII_READ(unit,base_id, 0, 3, &val);

    RTK_MII_WRITE(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 29, 0x0001);
    RTK_MII_WRITE(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 31, 0x0a43);
    RTK_MII_WRITE(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 19, 0x0002);
    RTK_MII_READ(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 20, &rl_no);

    if (RTL8218B_CHIP_ID != rl_no)
    {
        /*Switch to right TOP address*/
        RTK_MII_WRITE(unit,base_id, 0, 29, 0x0000);
        RTK_MII_WRITE(unit,base_id, 0, 31, 0x0a42);

        /*Check the 8218B internal chip ID*/
        RTK_MII_WRITE(unit,base_id, 31, 27, 0x0002);
        RTK_MII_READ(unit,base_id, 31, 28, &val);

        /*Check the 8218B internal cut ID*/
        RTK_MII_WRITE(unit,base_id, 31, 27, 0x0004);
        RTK_MII_READ(unit,base_id, 31, 28, &cut_id);

        /*Check the 8218B status*/
        RTK_MII_WRITE(unit,base_id, 31, 31, 0xa42);
        RTK_MII_READ(unit,base_id, 31, 16, &val);

        PRINT_PHY_INITIAL_MESSGE("RTL8218B",base_id);

        if(cut_id == RTK_RTL8218B_TCA_CUT_A)
        {
            if(val == 2) /* ext init mode*/
            {
                for (i=0; i<(sizeof(construct_rtl8218b_0455A_mode2_perchip)/sizeof(confcode_prv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid + construct_rtl8218b_0455A_mode2_perchip[i].phy, \
                        RTK_MII_MAXPAGE8390, (int)construct_rtl8218b_0455A_mode2_perchip[i].reg, construct_rtl8218b_0455A_mode2_perchip[i].val);
                }
                for(port_id = 0; port_id < 8; port_id++)
                {
                    for (i=0; i<(sizeof(construct_rtl8218b_0455A_mode2_perport)/sizeof(confcode_rv_t)); i++)
                    {
                        if((i == 2))
                            osal_time_udelay(500*1000);  /*Wait for 8018B leave the command state*/
                        RTK_MII_WRITE(unit,rtl8218_phy0_macid + port_id, \
                        RTK_MII_MAXPAGE8390, (int)construct_rtl8218b_0455A_mode2_perport[i].reg, construct_rtl8218b_0455A_mode2_perport[i].val);
                    }
                }
            }
            else if((val == 3) || (val == 5)) /* lan mode*/
            {

                for (i=0; i<(sizeof(construct_rtl8218b_0455A_mode3_perchip)/sizeof(confcode_prv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid + construct_rtl8218b_0455A_mode3_perchip[i].phy, \
                        RTK_MII_MAXPAGE8390, (int)construct_rtl8218b_0455A_mode3_perchip[i].reg, construct_rtl8218b_0455A_mode3_perchip[i].val);
                }
                for(port_id = 0; port_id < 8; port_id++)
                {
                    for (i=0; i<(sizeof(construct_rtl8218b_0455A_mode3_perport)/sizeof(confcode_rv_t)); i++)
                    {
                        if((i == 2))
                            osal_time_udelay(500*1000);  /*Wait for 8018B leave the command state*/
                        RTK_MII_WRITE(unit,rtl8218_phy0_macid + port_id, \
                        RTK_MII_MAXPAGE8390, (int)construct_rtl8218b_0455A_mode3_perport[i].reg, construct_rtl8218b_0455A_mode3_perport[i].val);
                    }
                }

                /*Check the 8218B verA Patch Result*/
                RTK_MII_WRITE(unit,0, 31, 27, 0x8012); /*Reg 27 is PHY internal SRAM address*/
                RTK_MII_READ(unit,0, 31, 28, &val); /*Reg 28 is PHY internal SRAM address value*/
                if(val != 0x3f0f)
                    RTK_DBG_PRINT(0, "RTL8218B TCA Patch Failed 1!!!\n");
                RTK_MII_WRITE(unit,0, 31, 27, 0x80d1);
                RTK_MII_READ(unit,0, 31, 28, &val);
                if(val != 0xa5aa)
                    RTK_DBG_PRINT(0, "RTL8218B TCA Patch Failed 2!!!\n");
            } else {
                PRINT_PHY_INITIAL_MESSGE("RTL8218B",val);
                return;
            }
        }
        else if(cut_id == RTK_RTL8218B_TCA_CUT_B)
        {

            /* Per-Chip */
            for (i=0; i<(sizeof(construct_rtl8218b_0455B_rtl8390_perchip)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8218_phy0_macid + construct_rtl8218b_0455B_rtl8390_perchip[i].phy, \
                    RTK_MII_MAXPAGE8390, \
                    (int)construct_rtl8218b_0455B_rtl8390_perchip[i].reg, \
                    (int)construct_rtl8218b_0455B_rtl8390_perchip[i].val);
            }

            /* Per-Port */
            for(port_id = 0; port_id < 8; port_id++)
            {
                for (i=0; i<(sizeof(construct_rtl8218b_0455B_rtl8390_perport)/sizeof(confcode_rv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid + port_id, \
                    RTK_MII_MAXPAGE8390, \
                    (int)construct_rtl8218b_0455B_rtl8390_perport[i].reg, \
                    (int)construct_rtl8218b_0455B_rtl8390_perport[i].val);
                }
            }
        }
    }
    else
    {
        /* Version */
        RTK_MII_WRITE(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 19, 0x0004);
        RTK_MII_READ(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 20, &ver_no);

        RTK_MII_WRITE(unit,base_id, RTK_MII_MAXPAGE8390, 27, 0x0004);
        RTK_MII_READ(unit,base_id, RTK_MII_MAXPAGE8390, 28, &romId);

        PRINT_PHY_INITIAL_MESSGE("RTL8218B",base_id);

        /* Per-Chip */
        for (i = 0; i < (sizeof(construct_rtl8218b_6276A_rtl8390_perchip)/sizeof(confcode_prv_t)); ++i)
        {
            RTK_MII_WRITE(unit,rtl8218_phy0_macid + construct_rtl8218b_6276A_rtl8390_perchip[i].phy, \
                    RTK_MII_MAXPAGE8390, \
                    (int)construct_rtl8218b_6276A_rtl8390_perchip[i].reg,  \
                    construct_rtl8218b_6276A_rtl8390_perchip[i].val);
        }

        for (i = 0; i < (sizeof(construct_rtl8218b_6276A_rtl8390_perchip2)/sizeof(confcode_phy_patch_t)); ++i)
        {
            PHY_PATCH_SET(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, (unsigned int)construct_rtl8218b_6276A_rtl8390_perchip2[i]);
        }

        for (i = 0; i < (sizeof(construct_rtl8218b_6276A_rtl8390_perchip3)/sizeof(confcode_prv_t)); ++i)
        {
            RTK_MII_WRITE(unit,rtl8218_phy0_macid + construct_rtl8218b_6276A_rtl8390_perchip3[i].phy, \
                    RTK_MII_MAXPAGE8390, \
                    (int)construct_rtl8218b_6276A_rtl8390_perchip3[i].reg,  \
                    construct_rtl8218b_6276A_rtl8390_perchip3[i].val);
        }

        for (port_id = 0; port_id < 8; ++port_id)
        {
            rtk_port_t pid = rtl8218_phy0_macid + port_id;

            for (i = 0; i < (sizeof(construct_rtl8218b_6276A_rtl8390_perport)/sizeof(confcode_rv_t)); ++i)
                RTK_MII_WRITE(unit,pid, RTK_MII_MAXPAGE8390, \
                        (int)construct_rtl8218b_6276A_rtl8390_perport[i].reg, \
                        (int)construct_rtl8218b_6276A_rtl8390_perport[i].val);

            #ifdef CONFIG_RTL8218B_HW_ESD_IMPROVEMENT
            if (0 != romId)
            {
                for (i = 0; i < (sizeof(rtl8218b_6276B_hwEsd_perport)/sizeof(confcode_rv_t)); ++i)
                    RTK_MII_WRITE(unit, pid, RTK_MII_MAXPAGE8390, \
                            (int)rtl8218b_6276B_hwEsd_perport[i].reg, \
                            (int)rtl8218b_6276B_hwEsd_perport[i].val);
            }
            #endif  /* CONFIG_RTL8218B_HW_ESD_IMPROVEMENT */
        }

        RTK_MII_WRITE(unit,rtl8218_phy0_macid, RTK_MII_MAXPAGE8390, 30, 8);
        RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0x26e, 17, 0xb);
        RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0x26e, 16, 0x2);
        osal_time_mdelay(1);
        RTK_MII_READ(unit,rtl8218_phy0_macid, 0x26e, 19, &val);
        RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0, 30, 0);

        val = (val >> 4) & 0xf;
        if (1 == val)
        {
            for (port_id = 0; port_id < 8; ++port_id)
            {
                rtk_port_t pid = rtl8218_phy0_macid + port_id;

                for (i = 0; i < (sizeof(construct_rtl8218b_6276C_rtl8390_IPD_perport)/sizeof(confcode_rv_t)); ++i)
                    RTK_MII_WRITE(unit,pid, RTK_MII_MAXPAGE8390, \
                            (int)construct_rtl8218b_6276C_rtl8390_IPD_perport[i].reg, \
                            (int)construct_rtl8218b_6276C_rtl8390_IPD_perport[i].val);
            }

            for (i = 0; i < (sizeof(construct_rtl8218b_6276C_rtl8390_IPD_perchip)/sizeof(confcode_prv_t)); ++i)
            {
                RTK_MII_WRITE(unit,rtl8218_phy0_macid + construct_rtl8218b_6276C_rtl8390_IPD_perchip[i].phy, \
                        RTK_MII_MAXPAGE8390, \
                        (int)construct_rtl8218b_6276C_rtl8390_IPD_perchip[i].reg,  \
                        construct_rtl8218b_6276C_rtl8390_IPD_perchip[i].val);
            }
        }
    }

    return;
} /* end of rtl8218b_rtl8390_config */

#if defined(CONFIG_SDK_RTL8218FB)
/* Function Name:
 *      rtl8218fb_rtl8390_config
 * Description:
 *      Configuration code for RTL8218b.
 * Input:
 *      phy_base_macId - the macId of PHY0 of the RTL8218b
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8218fb_rtl8390_config(uint32 unit, uint8 phy_base_macId)
{
    rtk_port_t rtl8218fb_phy0_macid = phy_base_macId;
    unsigned int val;
    int i;
    rtk_port_t  port_id, base_id;
    unsigned int rl_no = 0, romId;

    CNSTRT_PRINT("%s()\n",__FUNCTION__);

    base_id = rtl8218fb_phy0_macid;

    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, 29, 0x0001);
    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, 31, 0x0a43);
    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, 19, 0x0002);
    RTK_MII_READ(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, 20, &rl_no);

    PRINT_PHY_INITIAL_MESSGE("RTL8218FB", base_id);

    RTK_MII_WRITE(unit,base_id, RTK_MII_MAXPAGE8390, 27, 0x0004);
    RTK_MII_READ(unit,base_id, RTK_MII_MAXPAGE8390, 28, &romId);

    for (i = 0; i < (sizeof(construct_rtl8218fb_6276A_rtl8390_perchip_serdes)/sizeof(confcode_prv_t)); ++i)
    {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid + construct_rtl8218fb_6276A_rtl8390_perchip_serdes[i].phy, \
                RTK_MII_MAXPAGE8390, \
                (int)construct_rtl8218fb_6276A_rtl8390_perchip_serdes[i].reg, \
                (int)construct_rtl8218fb_6276A_rtl8390_perchip_serdes[i].val);
    }

    for (i = 0; i < (sizeof(construct_rtl8218b_6276A_rtl8390_perchip2)/sizeof(confcode_phy_patch_t)); ++i)
    {
        PHY_PATCH_SET(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, construct_rtl8218b_6276A_rtl8390_perchip2[i]);
    }

    for (i = 0; i < (sizeof(construct_rtl8218fb_6276A_rtl8390_perchip_serdes3)/sizeof(confcode_prv_t)); ++i)
    {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid + construct_rtl8218fb_6276A_rtl8390_perchip_serdes3[i].phy, \
                RTK_MII_MAXPAGE8390, \
                (int)construct_rtl8218fb_6276A_rtl8390_perchip_serdes3[i].reg, \
                (int)construct_rtl8218fb_6276A_rtl8390_perchip_serdes3[i].val);
    }

    for (port_id = 0; port_id < 8; ++port_id)
    {
        rtk_port_t pid = rtl8218fb_phy0_macid + port_id;

        for (i = 0; i < (sizeof(construct_rtl8218fb_6276A_rtl8390_perport)/sizeof(confcode_rv_t)); ++i)
            RTK_MII_WRITE(unit,pid, RTK_MII_MAXPAGE8390, \
                    (int)construct_rtl8218fb_6276A_rtl8390_perport[i].reg, \
                    (int)construct_rtl8218fb_6276A_rtl8390_perport[i].val);
    }

    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, \
            0x1e, 0x8);
    RTK_MII_READ(unit,rtl8218fb_phy0_macid, 0x260, 0x13, &val);
    val &= (0x1F << 8);
    val |= 0x4020;
    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0x260, 0x13, val);
    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, RTK_MII_MAXPAGE8390, \
            0x1e, 0x0);

    for (i = 0; i < (sizeof(construct_rtl8218fb_6276A_rtl8390_fiber_perchip)/sizeof(confcode_prv_t)); ++i)
    {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid + construct_rtl8218fb_6276A_rtl8390_fiber_perchip[i].phy, \
                RTK_MII_MAXPAGE8390, \
                (int)construct_rtl8218fb_6276A_rtl8390_fiber_perchip[i].reg, \
                (int)construct_rtl8218fb_6276A_rtl8390_fiber_perchip[i].val);
    }

    return;
} /* end of rtl8218fb_rtl8390_config */
#endif  /* defined(CONFIG_RTL8218FB) */

/* Function Name:
 *      rtl8214fc_rtl8390_post_config
 * Description:
 *      Configuration code for RTL8214FC.
 * Input:
 *      phy_base_macId - the macId of PHY0 of the RTL8214FC
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8214fc_rtl8390_post_config(uint32 unit)
{
    uint32  x, baseMacId;
    uint32  i;

    HWP_PHY_TRAVS(unit, x)
    {
        baseMacId = HWP_PHY_BASE_MACID_BY_IDX(unit, x);
        if (RTK_PHYTYPE_RTL8214FC == HWP_PHY_MODEL_BY_PORT(unit, baseMacId))
        {
            for (i = 0; i < (sizeof(construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1)/sizeof(confcode_prv_t)); ++i)
            {
                RTK_MII_WRITE(unit, baseMacId + construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1[i].phy, \
                        RTK_MII_MAXPAGE8390, \
                        (int)construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1[i].reg, \
                        (int)construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1[i].val);
            }
        }
    }

    osal_time_mdelay(20);

    HWP_PHY_TRAVS(unit, x)
    {
        baseMacId = HWP_PHY_BASE_MACID_BY_IDX(unit, x);
        if (RTK_PHYTYPE_RTL8214FC == HWP_PHY_MODEL_BY_PORT(unit, baseMacId))
        {
            for (i = 0; i < (sizeof(construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1_1)/sizeof(confcode_prv_t)); ++i)
            {
                RTK_MII_WRITE(unit, baseMacId + construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1_1[i].phy, \
                        RTK_MII_MAXPAGE8390, \
                        (int)construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1_1[i].reg, \
                        (int)construct_rtl8214fc_6276C_rtl8390_perchip_savpow_1_1[i].val);
            }
        }
    }

    osal_time_mdelay(20);

    HWP_PHY_TRAVS(unit, x)
    {
        baseMacId = HWP_PHY_BASE_MACID_BY_IDX(unit, x);
        if (RTK_PHYTYPE_RTL8214FC == HWP_PHY_MODEL_BY_PORT(unit, baseMacId))
        {
            for (i = 0; i < (sizeof(construct_rtl8214fc_6276C_rtl8390_perchip_savpow_2)/sizeof(confcode_prv_t)); ++i)
            {
                RTK_MII_WRITE(unit, baseMacId + construct_rtl8214fc_6276C_rtl8390_perchip_savpow_2[i].phy, \
                        RTK_MII_MAXPAGE8390, \
                        (int)construct_rtl8214fc_6276C_rtl8390_perchip_savpow_2[i].reg, \
                        (int)construct_rtl8214fc_6276C_rtl8390_perchip_savpow_2[i].val);
            }
        }
    }
}   /* end of rtl8214fc_rtl8390_post_config */

/* Function Name:
 *      rtl8214fc_rtl8390_config
 * Description:
 *      Configuration code for RTL8214FC.
 * Input:
 *      phy_base_macId - the macId of PHY0 of the RTL8214FC
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8214fc_rtl8390_config(uint32 unit, uint8 phy_base_macId)
{
    rtk_port_t rtl8214_phy0_macid = phy_base_macId;
    unsigned int val;
    int i;
    rtk_port_t  port_id, base_id;
    unsigned int rl_no, romId;

    CNSTRT_PRINT("%s()\n",__FUNCTION__);

    base_id = rtl8214_phy0_macid;

    RTK_MII_WRITE(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, 29, 0x0001);
    RTK_MII_WRITE(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, 31, 0x0a43);
    RTK_MII_WRITE(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, 19, 0x0002);
    RTK_MII_READ(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, 20, &rl_no);

    RTK_MII_WRITE(unit,base_id, RTK_MII_MAXPAGE8390, 27, 0x0004);
    RTK_MII_READ(unit,base_id, RTK_MII_MAXPAGE8390, 28, &romId);

    PRINT_PHY_INITIAL_MESSGE("RTL8214FC", rtl8214_phy0_macid);

    /* Serdes */
    for (i = 0; i < (sizeof(construct_rtl8214fc_6276A_rtl8390_perchip_serdes)/sizeof(confcode_prv_t)); ++i)
    {
        RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276A_rtl8390_perchip_serdes[i].phy, \
                RTK_MII_MAXPAGE8390, \
                (int)construct_rtl8214fc_6276A_rtl8390_perchip_serdes[i].reg, \
                (int)construct_rtl8214fc_6276A_rtl8390_perchip_serdes[i].val);
        osal_time_mdelay(5);
    }

    for (i = 0; i < (sizeof(construct_rtl8214fc_6276A_rtl8390_perchip_serdes2)/sizeof(confcode_phy_patch_t)); ++i)
    {
        PHY_PATCH_SET(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, construct_rtl8214fc_6276A_rtl8390_perchip_serdes2[i]);
    }

    for (i = 0; i < (sizeof(construct_rtl8214fc_6276A_rtl8390_perchip_serdes3)/sizeof(confcode_prv_t)); ++i)
    {
        RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276A_rtl8390_perchip_serdes3[i].phy, \
                RTK_MII_MAXPAGE8390, \
                (int)construct_rtl8214fc_6276A_rtl8390_perchip_serdes3[i].reg, \
                (int)construct_rtl8214fc_6276A_rtl8390_perchip_serdes3[i].val);
        osal_time_mdelay(5);
    }

    for (port_id = 0; port_id < 4; ++port_id)
    {
        rtk_port_t pid = rtl8214_phy0_macid + port_id;

        for (i = 0; i < (sizeof(construct_rtl8214fc_6276A_rtl8390_perport)/sizeof(confcode_rv_t)); ++i)
        {
            //printf("p%d %d) reg %x val %x\n", pid, i, construct_rtl8214fc_6276A_rtl8390_perport[i].reg, construct_rtl8214fc_6276A_rtl8390_perport[i].val);
            RTK_MII_WRITE(unit,pid, RTK_MII_MAXPAGE8390, \
                    (int)construct_rtl8214fc_6276A_rtl8390_perport[i].reg, \
                    (int)construct_rtl8214fc_6276A_rtl8390_perport[i].val);
        }
    }

    RTK_MII_WRITE(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, \
            0x1e, 0x8);
    RTK_MII_READ(unit,rtl8214_phy0_macid, 0x260, 0x13, &val);
    val &= (0x1F << 8);
    val |= 0x4020;
    RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0x260, 0x13, val);
    RTK_MII_WRITE(unit,rtl8214_phy0_macid, RTK_MII_MAXPAGE8390, \
            0x1e, 0x0);

    for (i = 0; i < (sizeof(construct_rtl8214fc_6276A_rtl8390_fiber_perchip)/sizeof(confcode_prv_t)); ++i)
    {
        //printf("%d) port %d reg %x val %x\n", i, construct_rtl8214fc_6276A_rtl8390_fiber_perchip[i].phy, construct_rtl8214fc_6276A_rtl8390_fiber_perchip[i].reg, construct_rtl8214fc_6276A_rtl8390_fiber_perchip[i].val);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276A_rtl8390_fiber_perchip[i].phy, \
                RTK_MII_MAXPAGE8390, \
                (int)construct_rtl8214fc_6276A_rtl8390_fiber_perchip[i].reg, \
                (int)construct_rtl8214fc_6276A_rtl8390_fiber_perchip[i].val);
    }

    return;
} /* end of rtl8214fc_rtl8390_config */

#endif//CONFIG_SDK_RTL8390

/* Function Name:
 *      rtl8218b_rtl8380_config
 * Description:
 *      Configuration code for RTL8218b.
 * Input:
 *      phy_base_macId - the macId of PHY0 of the RTL8218b
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
#if defined(CONFIG_SDK_RTL8380)
void rtl8218b_rtl8380_config(uint32 unit, uint8 phy_base_macId)
{
    rtk_port_t rtl8218_phy0_macid = phy_base_macId;
    unsigned int val,cut_id;
    int i;
    rtk_port_t  port_id, base_id;
    int loop;

    base_id = rtl8218_phy0_macid;

    RTK_MII_READ(unit,rtl8218_phy0_macid, 0, 3, &val);

    /*Check the 8218B internal chip ID*/
    RTK_MII_WRITE(unit,phy_base_macId, 31, 27, 0x0002);
    RTK_MII_READ(unit,phy_base_macId, 31, 28, &val);

    if((val != RTL8218B_TCA_CHIP_ID) && (val != RTL8218B_INT_TCA_CHIP_ID) \
            && (val != RTL8218B_INT_MP_A_CHIP_ID) && (val != RTL8218B_CHIP_ID) && (val != RTL8218B_INT_MP_B_CHIP_ID)){
        PRINT_PHY_INITIAL_MESSGE("Error chip ID", val);
        return;
    }

   PRINT_PHY_INITIAL_MESSGE("RTL8218B", base_id);

   if(RTL8218B_TCA_CHIP_ID == val)
   {
        /*Check the 8218B internal cut ID*/
        RTK_MII_WRITE(unit,base_id, 31, 27, 0x0004);
        RTK_MII_READ(unit,base_id, 31, 28, &cut_id);

        /*Check the 8218B status*/
        RTK_MII_WRITE(unit,base_id, 31, 31, 0xa42);
        RTK_MII_READ(unit,base_id, 31, 16, &val);

        if(RTL8218B_TCA_CUT_A == cut_id)
        {
            /*Not maintain right now*/
        }
        else if(cut_id == RTL8218B_TCA_CUT_B)
        {
            /* Per-Chip */
            for (i=0; i<(sizeof(rtl8218B_0455B_rtl8380_perchip)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8218_phy0_macid + rtl8218B_0455B_rtl8380_perchip[i].phy, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218B_0455B_rtl8380_perchip[i].reg, rtl8218B_0455B_rtl8380_perchip[i].val);
            }

            /*Enable Phy*/
            for(port_id = 0; port_id < 8; port_id++)
            {
               RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
               RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x00, 0x1140);
            }
            osal_time_mdelay(100);

            /*Patch request*/
            for(port_id = 0; port_id < 8; port_id++)
            {
               RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
               RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
            }
            osal_time_mdelay(300);

            /*Patch ready check*/
            for(port_id = 0; port_id < 8; port_id++)
            {
                for(loop = 0; loop < 100; loop++)
                {
                    RTK_MII_READ(unit,rtl8218_phy0_macid + port_id, 0xb80, 0x10, &val);
                    if(val & 0x40)break;
                }

                if(loop >= 100)
                {
                    osal_printf("Internal phy port %d not ready!\n",port_id+rtl8218_phy0_macid);
                    return;
                }
            }

            /*Use broadcast ID method to patch phy*/
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001d, 0x0008);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001f, 0x266);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x16, 0xff00+HWP_PHY_ADDR(unit,rtl8218_phy0_macid));
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1d, 0x0000);
            osal_time_mdelay(1);

            /* Per-Port */
            for (i=0; i<(sizeof(rtl8218B_0455B_rtl8380_perport)/sizeof(confcode_rv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8218_phy0_macid, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218B_0455B_rtl8380_perport[i].reg, rtl8218B_0455B_rtl8380_perport[i].val);
            }

            /*Disable broadcast ID*/
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001d, 0x0008);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001f, 0x266);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x16, 0+HWP_PHY_ADDR(unit,rtl8218_phy0_macid));
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1d, 0x0000);
            osal_time_mdelay(1);
        }
        else
        {
            /*right now nothing to do*/
        }

   }
   else if(val == RTL8218B_INT_TCA_CHIP_ID)
   {
        /*Enable Phy*/
        ioal_mem32_write(unit, 0xa100, 0x000080a8);
        osal_time_mdelay(100);

        /*Patch request*/
        for(port_id = 0; port_id < 8; port_id++)
        {
            RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
        }
        osal_time_mdelay(300);

        /*Patch ready check*/
        for(port_id = 0; port_id < 8; port_id++)
        {
            for(loop = 0; loop < 100; loop++)
            {
                RTK_MII_READ(unit,rtl8218_phy0_macid + port_id, 0xb80, 0x10, &val);
                if(val & 0x40)break;
            }

            if(loop >= 100)
            {
                osal_printf("Internal phy port %d not ready!\n",port_id+rtl8218_phy0_macid);
                return;
            }
        }
        /*Use broadcast ID method to pathc internal phy*/
        ioal_mem32_write(unit, 0x0120, 0xff2810);
        osal_time_mdelay(1);

        /* Per-Port */
        for (i=0; i<(sizeof(rtl838x_intPhy_0477B_perport)/sizeof(confcode_rv_t)); i++)
        {
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, \
            RTK_MII_MAXPAGE8380, (int)rtl838x_intPhy_0477B_perport[i].reg, rtl838x_intPhy_0477B_perport[i].val);
        }

        /*Disable broadcast ID*/
        ioal_mem32_write(unit, 0x0120, 0xff0010);
        osal_time_mdelay(1);
    }
    else if((val == RTL8218B_INT_MP_A_CHIP_ID) || (val == RTL8218B_CHIP_ID) || (val == RTL8218B_INT_MP_B_CHIP_ID))
    {
        /*MP Chip internal PHY AND external 8218b MP have the same RLNO: 6276,but at last internal phy will be 6275*/
        /*note that the definition of RTL8218B_INT_MP_CHIP_ID should be 0x6275 in B-cut, mantis#0012977*/
        if((rtl8218_phy0_macid == 0) || (rtl8218_phy0_macid == 16))
        {
            /*CHIP Version*/
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1b, 0x4);
            RTK_MII_READ(unit,rtl8218_phy0_macid, 0xfff, 0x1c, &cut_id);

            /* Per-Chip */
            if(0 == cut_id)
            {
                for (i=0; i<(sizeof(rtl8218B_6276A_rtl8380_perchip)/sizeof(confcode_prv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid + rtl8218B_6276A_rtl8380_perchip[i].phy, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218B_6276A_rtl8380_perchip[i].reg, rtl8218B_6276A_rtl8380_perchip[i].val);
                }
            }
            else
            {
                for (i=0; i<(sizeof(rtl8218B_6276B_rtl8380_perchip)/sizeof(confcode_prv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid + rtl8218B_6276B_rtl8380_perchip[i].phy, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218B_6276B_rtl8380_perchip[i].reg, rtl8218B_6276B_rtl8380_perchip[i].val);
                }
            }

            /*Enable Phy*/
            for(port_id = 0; port_id < 8; port_id++)
            {
                RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
                RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x00, 0x1140);
            }
            osal_time_mdelay(100);

            /*Patch request*/
            for(port_id = 0; port_id < 8; port_id++)
            {
                RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
                RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
            }
            osal_time_mdelay(300);

            /*Patch ready check*/
            for(port_id = 0; port_id < 8; port_id++)
            {
                for(loop = 0; loop < 100; loop++)
                {
                    RTK_MII_READ(unit,rtl8218_phy0_macid + port_id, 0xb80, 0x10, &val);
                    if(val & 0x40)break;
                }

                if(loop >= 100)
                {
                    osal_printf("Internal phy port %d not ready!\n",port_id+rtl8218_phy0_macid);
                    return;
                }
            }

            /*Use broadcast ID method to patch phy*/
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001d, 0x0008);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001f, 0x266);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x16, 0xff00+HWP_PHY_ADDR(unit,rtl8218_phy0_macid));
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1d, 0x0000);
            osal_time_mdelay(1);

            /* Per-Port */
            if(0 == cut_id)
            {
                for (i=0; i<(sizeof(rtl8218B_6276A_rtl8380_perport)/sizeof(confcode_rv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218B_6276A_rtl8380_perport[i].reg, rtl8218B_6276A_rtl8380_perport[i].val);
                }
            }
            else
            {
                for (i=0; i<(sizeof(rtl8218B_6276B_rtl8380_perport)/sizeof(confcode_rv_t)); i++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218B_6276B_rtl8380_perport[i].reg, rtl8218B_6276B_rtl8380_perport[i].val);
                }
            }

            /*Disable broadcast ID*/
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001d, 0x0008);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x001f, 0x266);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x16, 0+HWP_PHY_ADDR(unit,rtl8218_phy0_macid));
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8218_phy0_macid, 0xfff, 0x1d, 0x0000);
            osal_time_mdelay(1);
        }
        else if(rtl8218_phy0_macid == 8)
        {
            if(val == RTL8218B_INT_MP_A_CHIP_ID)
            {
                /*Enable Phy*/
                ioal_mem32_read(unit, 0xa100, &val);
                val |= 1 << 15;
                ioal_mem32_write(unit, 0xa100, val);
                osal_time_mdelay(100);

                /*Patch request*/
                for(port_id = 0; port_id < 8; port_id++)
                {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
                }
                osal_time_mdelay(300);

                /*Patch ready check*/
                for(port_id = 0; port_id < 8; port_id++)
                {
                    for(loop = 0; loop < 100; loop++)
                    {
                        RTK_MII_READ(unit,rtl8218_phy0_macid + port_id, 0xb80, 0x10, &val);
                        if(val & 0x40)break;
                    }

                    if(loop >= 100)
                    {
                        osal_printf("Internal phy port %d not ready!\n",port_id+rtl8218_phy0_macid);
                        return;
                    }
                }

                /*phy per-port patch*/
                for(port_id = 0; port_id < 8; port_id++)
                {
                    /* Per-Port */
                    for (i=0; i<(sizeof(rtl838x_6275A_intPhy_perport)/sizeof(confcode_rv_t)); i++)
                    {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, \
                            RTK_MII_MAXPAGE8380, (int)rtl838x_6275A_intPhy_perport[i].reg, rtl838x_6275A_intPhy_perport[i].val);
                    }
                }
            }
            else if(val == RTL8218B_INT_MP_B_CHIP_ID)
            {
                /*Enable Phy*/
                ioal_mem32_read(unit, 0xa100, &val);
                val |= 1 << 15;
                ioal_mem32_write(unit, 0xa100, val);
                osal_time_mdelay(100);

                /*Patch request*/
                for(port_id = 0; port_id < 8; port_id++)
                {
                   RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
                   RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
                }
                osal_time_mdelay(300);

                /*Patch ready check*/
                for(port_id = 0; port_id < 8; port_id++)
                {
                    for(loop = 0; loop < 100; loop++)
                    {
                        RTK_MII_READ(unit,rtl8218_phy0_macid + port_id, 0xb80, 0x10, &val);
                        if(val & 0x40)break;
                    }

                    if(loop >= 100)
                    {
                        osal_printf("Internal phy port %d not ready!\n",port_id+rtl8218_phy0_macid);
                        return;
                    }
                }

                /*phy per-port patch*/
                for(port_id = 0; port_id < 8; port_id++)
                {
                    /* Per-Port */
                    for (i=0; i<(sizeof(rtl838x_6275B_intPhy_perport)/sizeof(confcode_rv_t)); i++)
                    {
                    RTK_MII_WRITE(unit,rtl8218_phy0_macid+port_id, \
                            RTK_MII_MAXPAGE8380, (int)rtl838x_6275B_intPhy_perport[i].reg, rtl838x_6275B_intPhy_perport[i].val);
                    }
                }
            }
            else
            {
                /*Do nothing*/
            }
        }
        else
        {
            /*right now nothing to do*/
        }
    }

    return;
} /* end of rtl8218b_rtl8380_config */

void rtl8218fb_rtl8380_config(uint32 unit, uint8 phy_base_macId)
{
    int rtl8218fb_phy0_macid = phy_base_macId;
    unsigned int val, cut_id;
    int i, port_id, base_id;
    int loop;

    base_id = rtl8218fb_phy0_macid;

    /*Check the 8218FB internal chip ID*/
    RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 31, 27, 0x0002);
    RTK_MII_READ(unit,rtl8218fb_phy0_macid, 31, 28, &val);

    if(val != 0x6276)
    {
        osal_printf("### Error chip ID = 0x%08x ###\n", val);
        return;
    }

     /*Check the 8218B internal cut ID*/
     RTK_MII_WRITE(unit,base_id, 31, 27, 0x0004);
     RTK_MII_READ(unit,base_id, 31, 28, &cut_id);

    /*Current not check CUT-ID,all use version-c patch*/

    /* Per-Chip */
    for (i=0; i<(sizeof(rtl8218fB_revB_rtl8380_perchip)/sizeof(confcode_prv_t)); i++)
    {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid + rtl8218fB_revB_rtl8380_perchip[i].phy, \
            RTK_MII_MAXPAGE8380, (int)rtl8218fB_revB_rtl8380_perchip[i].reg, rtl8218fB_revB_rtl8380_perchip[i].val);
    }

    /************************************** 8 UTP **************************************/
     /*Force Copper*/
    for(port_id = 0; port_id < 8; port_id++)
     {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid+port_id, 0xfff, 0x1e, 0x0001);
    }

     /*Enable Phy*/
     for(port_id = 0; port_id < 8; port_id++)
     {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid+port_id, 0xfff, 0x00, 0x1140);
    }
    osal_time_mdelay(100);

    /*Patch request*/
   for(port_id = 0; port_id < 8; port_id++)
   {
       RTK_MII_WRITE(unit,rtl8218fb_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
       RTK_MII_WRITE(unit,rtl8218fb_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
   }
    osal_time_mdelay(300);

   /*Patch ready check*/
   for(port_id = 0; port_id < 8; port_id++)
   {
        for(loop = 0; loop < 100; loop++)
        {
            RTK_MII_READ(unit,rtl8218fb_phy0_macid + port_id, 0xb80, 0x10, &val);
            if(val & 0x40)break;
        }

        if(loop >= 100)
        {
            osal_printf("18fb phy port %d not ready!\n",port_id+rtl8218fb_phy0_macid);
            return;
        }
   }

   /*Use broadcast ID method to pathc internal phy*/
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001d, 0x0008);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001f, 0x266);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x16, 0xff00+rtl8218fb_phy0_macid);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1d, 0x0000);
   osal_time_mdelay(1);

    /* Per-Port - UTP*/
    for(port_id = 0; port_id < 8; port_id++)
    {
                for (i=0; i<(sizeof(rtl8218fB_revB_rtl8380_utp_perport)/sizeof(confcode_rv_t)); i++)
        {
            RTK_MII_WRITE(unit,rtl8218fb_phy0_macid + port_id, \
                    RTK_MII_MAXPAGE8380, (int)rtl8218fB_revB_rtl8380_utp_perport[i].reg, rtl8218fB_revB_rtl8380_utp_perport[i].val);
         }
    }

   /*Disable broadcast ID*/
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001d, 0x0008);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001f, 0x266);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x16, 0+rtl8218fb_phy0_macid);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1d, 0x0000);

    /************************************** 4 Fiber  **************************************/
   /*Use broadcast ID method to pathc internal phy*/
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001d, 0x0008);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001f, 0x266);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x16, 0xf000+rtl8218fb_phy0_macid+4);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1d, 0x0000);
   osal_time_mdelay(1);

    /* Per-Port - Fiber*/
     for (i=0; i<(sizeof(rtl8218fB_revB_rtl8380_fiber_perport)/sizeof(confcode_rv_t)); i++)
    {
        RTK_MII_WRITE(unit,rtl8218fb_phy0_macid + 4, \
                RTK_MII_MAXPAGE8380, (int)rtl8218fB_revB_rtl8380_fiber_perport[i].reg, rtl8218fB_revB_rtl8380_fiber_perport[i].val);
     }

   /*Disable broadcast ID*/
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001d, 0x0008);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x001f, 0x266);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x16, 0+rtl8218fb_phy0_macid+4);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1f, 0x0000);
   RTK_MII_WRITE(unit,rtl8218fb_phy0_macid, 0xfff, 0x1d, 0x0000);

    return;
} /* end of rtl8218b_rtl8380_config */

void rtl8214fc_rtl8380_config(uint32 unit, uint8 phyid)
{
    rtk_port_t rtl8214_phy0_macid = phyid;
    unsigned int val, cut_id;
    int i;
    rtk_port_t port_id, base_id;
    int loop;

    base_id = rtl8214_phy0_macid;

    /*Switch to Copper address*/
    RTK_MII_WRITE(unit,base_id, 0, 30, 0x0001);

    RTK_MII_WRITE(unit,base_id, 0, 31, 0x0a42);

    /*Check the 8214B internal chip ID*/
    RTK_MII_WRITE(unit,base_id, 31, 27, 0x0002);
    RTK_MII_READ(unit,base_id, 31, 28, &val);
    if((val != RTL8214FC_MP_CHIP_ID))
    {
        PRINT_PHY_INITIAL_MESSGE("Error chip ID", val);
        return;
    }

    /*Check the 8214FC internal cut ID*/
    RTK_MII_WRITE(unit,base_id, RTK_MII_MAXPAGE8380, 27, 0x0004);
    RTK_MII_READ(unit,base_id, RTK_MII_MAXPAGE8380, 28, &cut_id);

    /*Back to Auto address*/
    RTK_MII_WRITE(unit,base_id, 0, 30, 0x0000);

    if(val == RTL8214FC_MP_CHIP_ID)
    {
        if(cut_id == RTL8214FC_TCA_CUT_A)
        {
            /* Per-Chip */
            for (i=0; i<(sizeof(construct_rtl8214fc_6276A_rtl8380_perchip)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276A_rtl8380_perchip[i].phy, \
                    RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276A_rtl8380_perchip[i].reg, construct_rtl8214fc_6276A_rtl8380_perchip[i].val);
            }
        }
        else
        {
            uint32 page_temp;
            uint32 val_temp;

            page_temp = 0;

            /* Per-Chip */
            for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl8380_perchip)/sizeof(confcode_prv_t)); i++)
            {
                /*Fix 14FC PHYID Fixed bug*/
                if(construct_rtl8214fc_6276B_rtl8380_perchip[i].reg == 0x1f)
                    page_temp = construct_rtl8214fc_6276B_rtl8380_perchip[i].val;

                if((construct_rtl8214fc_6276B_rtl8380_perchip[i].reg == 0x13) && (page_temp == 0x260))
                {
                    RTK_MII_READ(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl8380_perchip[i].phy, 0x260, 0x13, &val_temp);
                    val_temp = (val_temp & 0x1f00) | (construct_rtl8214fc_6276B_rtl8380_perchip[i].val & 0xe0ff);
                    RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl8380_perchip[i].phy, \
                            RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276B_rtl8380_perchip[i].reg, val_temp);
                }
                else
                {
                    RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl8380_perchip[i].phy, \
                    RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276B_rtl8380_perchip[i].reg, construct_rtl8214fc_6276B_rtl8380_perchip[i].val);
                }
            }

            /*Force Copper*/
            for(port_id = 0; port_id < 4; port_id++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1e, 0x0001);
            }

            /*Enable Phy*/
            for(port_id = 0; port_id < 4; port_id++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x00, 0x1140);
            }
            osal_time_mdelay(100);

            /*Disable AutoSending Featrue*/
            for(port_id = 0; port_id < 4; port_id++)
            {
                for(loop = 0; loop < 100; loop++)
                {
                    RTK_MII_READ(unit,rtl8214_phy0_macid + port_id, 0x0a42, 0x10, &val);
                    if((val & 0x7)>=3)break;
                }

                if(loop >= 100)
                {
                    osal_printf("Disable Port %d AutoSending Featrue Not OK!\n",port_id+rtl8214_phy0_macid);
                    return;
                }
            }

            /*Patch request*/
            for(port_id = 0; port_id < 4; port_id++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
            }
            osal_time_mdelay(300);

            /*Patch ready check*/
            for(port_id = 0; port_id < 4; port_id++)
            {
                for(loop = 0; loop < 100; loop++)
                {
                    RTK_MII_READ(unit,rtl8214_phy0_macid + port_id, 0xb80, 0x10, &val);
                    if(val & 0x40)break;
                }

                if(loop >= 100)
                {
                    osal_printf("Internal phy port %u not ready!\n",port_id+rtl8214_phy0_macid);
                    return;
                }
            }

            /*Use broadcast ID method to patch phy*/
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001d, 0x0008);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001f, 0x266);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x16, 0xff00+HWP_PHY_ADDR(unit,rtl8214_phy0_macid));
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1d, 0x0000);
            osal_time_mdelay(1);

            /* Per-Port */
            for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl8380_perport)/sizeof(confcode_rv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid, \
                RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276B_rtl8380_perport[i].reg, construct_rtl8214fc_6276B_rtl8380_perport[i].val);
            }

            /*Disable broadcast ID*/
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001d, 0x0008);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001f, 0x266);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x16, 0+HWP_PHY_ADDR(unit,rtl8214_phy0_macid));
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1d, 0x0000);
            osal_time_mdelay(1);

            /* Per-Chip save power */
            for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl8380_perchip_savpow)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl8380_perchip_savpow[i].phy, \
                        RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276B_rtl8380_perchip_savpow[i].reg, construct_rtl8214fc_6276B_rtl8380_perchip_savpow[i].val);
            }

            osal_time_mdelay(20);

            for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl8380_perchip_savpow_2)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl8380_perchip_savpow_2[i].phy, \
                        RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276B_rtl8380_perchip_savpow_2[i].reg, construct_rtl8214fc_6276B_rtl8380_perchip_savpow_2[i].val);
            }

            osal_time_mdelay(20);

            for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl8380_perchip_savpow_3)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl8380_perchip_savpow_3[i].phy, \
                        RTK_MII_MAXPAGE8380, (int)construct_rtl8214fc_6276B_rtl8380_perchip_savpow_3[i].reg, construct_rtl8214fc_6276B_rtl8380_perchip_savpow_3[i].val);
            }

            /*Enable Auto*/
            for(port_id = 0; port_id < 4; port_id++)
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
                RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1e, 0x0000);
            }

        }
    }

    return;
} /* end of rtl8214fc_rtl8380_config */

#endif//CONFIG_SDK_RTL8380

#if (defined(CONFIG_SDK_RTL9300) && defined(CONFIG_SDK_RTL8218B))
/* Function Name:
 *      rtl8218b_rtl9300_config
 * Description:
 *      Configuration code for RTL8218b.
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218b
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8218b_rtl9300_config(uint32 unit, uint8 phy_base_macId)
{
    uint32 portnum = 8;
    uint32 i = 0;
    uint32 j = 0;
    uint32 temp = 0;
    uint32 patchready = 0;
    uint16 regdata;
    uint8  regaddr;
    uint32 value;

    for (i = 0; i < sizeof(rtl8218b_rtl9300_perchip) / sizeof(confcode_rv_t); i++)
    {
        regaddr = rtl8218b_rtl9300_perchip[i].reg;
        regdata = rtl8218b_rtl9300_perchip[i].val;
        RTK_MII_WRITE(unit, phy_base_macId, 0xfff, regaddr, regdata);
    }

    for (i=0; i<portnum; i++)
    {
        /* phy power on */
        RTK_MII_READ(unit, phy_base_macId + i, 0, 0, &value);
        RTK_MII_WRITE(unit, phy_base_macId + i, 0, 0, 0x1140);

        /*#patch request*/
        RTK_MII_WRITE(unit, phy_base_macId+i, 0xb82, 0x10, 0x0010);

        for (temp = 0; temp < 1000; temp++)
        {
            RTK_MII_READ(unit, phy_base_macId + i, 0xb80, 0x10, &patchready);
            if(patchready & 0x40)
            {
                break;
            }
        }
        if (temp >= 1000)
        {
            RTK_MII_READ(unit, phy_base_macId + i, 0x0b80, 0x10, &patchready);
            osal_printf("8218B phy port %d not ready! patchready:0x%x\n", phy_base_macId+i, patchready);
            return;
        }
        for (j = 0; j < sizeof(rtl8218b_rtl9300_perport) / sizeof(confcode_rv_t); j++)
        {
            regaddr = rtl8218b_rtl9300_perport[j].reg;
            regdata = rtl8218b_rtl9300_perport[j].val;
            RTK_MII_WRITE(unit, phy_base_macId + i, 0xfff, regaddr, regdata);
        }

        RTK_MII_WRITE(unit, phy_base_macId + i, 0, 0, value);
    }

}
#endif

#if defined(CONFIG_SDK_RTL8214FC)
void
rtl8214fc_basicSds_config(uint32 unit, uint8 phy_base_macId)
{
    uint16 regdata;
    uint8  regaddr;
    uint32 page_temp = 0, val_temp;
    int32  i;

    /* SerDes Config */
    for (i = 0; i < sizeof(construct_rtl8214fc_basic_sds_perchip) / sizeof(confcode_rv_t); i++)
    {
        regaddr = construct_rtl8214fc_basic_sds_perchip[i].reg;
        regdata = construct_rtl8214fc_basic_sds_perchip[i].val;
        if(regaddr == 0x1f)
            page_temp = regdata;
        if ((regaddr == 0x13) && (page_temp == 0x260))
        {
            /* don't modify bit[12:8] for page 0x260 reg 0x13 */
            RTK_MII_READ(unit, phy_base_macId, 0x260, 0x13, &val_temp);
            val_temp = (val_temp & 0x1f00) | (regdata & 0xe0ff);
            RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, regaddr, val_temp);
        }
        else
        {
            RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, regaddr, regdata);
        }
    } /* end for */
}

void
rtl8214fc_basicPhy_config(uint32 unit, uint8 phy_base_macId)
{
    uint32  patch_size, data, ROMID = 2;
    rtk_port_t  port_id, port;
    int32   i;
    confcode_rv_t  *patch_rv;

    patch_rv = construct_rtl8214fc_basic_fiber_perport;
    patch_size = sizeof(construct_rtl8214fc_basic_fiber_perport)/sizeof(confcode_rv_t);
    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId+port_id;
        for (i = 0; i < patch_size; i++)
        {
            RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, patch_rv[i].reg, patch_rv[i].val);
        }
    }

    patch_rv = construct_rtl8214fc_basic_gphy_perport;
    patch_size = sizeof(construct_rtl8214fc_basic_gphy_perport)/sizeof(confcode_rv_t);
    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId+port_id;
        for (i = 0; i < patch_size; i++)
        {
            RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, patch_rv[i].reg, patch_rv[i].val);
        }
    }

    /* 100M link */
    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId+port_id;
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1e, 0x0001);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1f, 0x0a43);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1b, 0x8146);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1c, (0x7600 + ROMID));
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1b, 0xb82e);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1c, 0x0001);

        /* apply uc patch */
        patch_rv = construct_rtl8214fc_basic_uc_perport;
        patch_size = sizeof(construct_rtl8214fc_basic_uc_perport)/sizeof(confcode_rv_t);
        for (i = 0; i < patch_size; i++)
        {
            RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, patch_rv[i].reg, patch_rv[i].val);
        }
    } /* end for */

    /* enable uc_patch */
    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId+port_id;
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001e, 0x0001);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001b, 0x8016);
        RTK_MII_READ(unit, port, HAL_MIIM_FIX_PAGE, 0x001c, &data);
        data = REG32_FIELD_SET(data, 1, 11, (0x1 << 11));
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001c, data);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1e, 0x0000);
    } /* end for */

    /* save power */
    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId + port_id;
        RTK_MII_READ(unit, port, HAL_MIIM_FIX_PAGE, 0x001e, &data);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001e, 0x0001);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001f, 0x0bc0);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x0012, 0x0000);
        PHY_PATCH_BIT_SET(unit, port, HAL_MIIM_FIX_PAGE, 0x0013, 4, 4, 0x0001);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1e, data);
    }

    RTK_MII_READ(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x001e, &data);
    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x1E, 0x0008);
    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x1F, 0x0266);
    PHY_PATCH_BIT_SET(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x12, 3, 3, 0x0001);

    osal_time_mdelay(20);

    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x1F, 0x0261);
    PHY_PATCH_BIT_SET(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 3, 3, 0x00ff);
    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x001e, data);

    osal_time_mdelay(20);

    RTK_MII_READ(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x001e, &data);
    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x1E, 0x0008);
    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x1F, 0x0266);
    PHY_PATCH_BIT_SET(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x12, 3, 3, 0x0000);
    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x001e, data);

    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId + port_id;
        RTK_MII_READ(unit, port, HAL_MIIM_FIX_PAGE, 0x001e, &data);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001e, 0x0001);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001f, 0x0bc0);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x0012, 0x0000);
        PHY_PATCH_BIT_SET(unit, port, HAL_MIIM_FIX_PAGE, 0x0013, 4, 4, 0x0000);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1e, data);
    }

    for (port_id = 0; port_id < PORT_NUM_IN_8214FC; port_id++)
    {
        port = phy_base_macId+port_id;
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001e, 0x0001);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x001f, 0x0a45);
        RTK_MII_READ(unit, port, HAL_MIIM_FIX_PAGE, 0x0016, &data);
        data = REG32_FIELD_SET(data, port_id, 0, (0x7 << 0)); /* [2:0]=PHYID */
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x0016, data);
        RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x1e, 0x0000);
    }

}

void
rtl8214fc_basic_config(uint32 unit, uint8 phy_base_macId)
{
    if ((unit < RTK_MAX_NUM_OF_UNIT) && (phy_base_macId < RTK_MAX_NUM_OF_PORTS))
    {
        phy_8214fc_useBasePatch[unit][phy_base_macId] = 1;
    }

    rtl8214fc_basicSds_config(unit, phy_base_macId);
    rtl8214fc_basicPhy_config(unit, phy_base_macId);
}
#endif

#if defined(CONFIG_SDK_RTL9300) && defined(CONFIG_SDK_RTL8214FC)
/* Function Name:
 *      rtl8214fc_rtl9300_config
 * Description:
 *      Configuration code for RTL8214fc.
 * Input:
 *      unit
 *      phyid - the macId of PHY0 of the RTL8214fc
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */

void rtl8214fc_rtl9300_config(uint32 unit, uint8 phyid)
{
    rtk_port_t rtl8214_phy0_macid = phyid;
    unsigned int val, cut_id;
    int i;
    rtk_port_t port_id, base_id;
    int loop;

    base_id = rtl8214_phy0_macid;

    /*Switch to Copper address*/
    RTK_MII_WRITE(unit,base_id, 0, 30, 0x0001);

    RTK_MII_WRITE(unit,base_id, 0, 31, 0x0a42);

    /*Check the 8214B internal chip ID*/
    RTK_MII_WRITE(unit,base_id, 31, 27, 0x0002);
    RTK_MII_READ(unit,base_id, 31, 28, &val);
    if((val != RTL8214FC_MP_CHIP_ID))
    {
        PRINT_PHY_INITIAL_MESSGE("Error chip ID", val);
        return;
    }

    /*Check the 8214FC internal cut ID*/
    RTK_MII_WRITE(unit,base_id, 0xfff, 27, 0x0004);
    RTK_MII_READ(unit,base_id, 0xfff, 28, &cut_id);

    /*Back to Auto address*/
    RTK_MII_WRITE(unit,base_id, 0, 30, 0x0000);

    if(val == RTL8214FC_MP_CHIP_ID)
    {
        uint32 page_temp;
        uint32 val_temp;

        page_temp = 0;

        /* Per-Chip */
        for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl9300_perchip)/sizeof(confcode_prv_t)); i++)
        {
            /*Fix 14FC PHYID Fixed bug*/
            if(construct_rtl8214fc_6276B_rtl9300_perchip[i].reg == 0x1f)
                page_temp = construct_rtl8214fc_6276B_rtl9300_perchip[i].val;

            if((construct_rtl8214fc_6276B_rtl9300_perchip[i].reg == 0x13) && (page_temp == 0x260))
            {
                RTK_MII_READ(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl9300_perchip[i].phy, 0x260, 0x13, &val_temp);
                val_temp = (val_temp & 0x1f00) | (construct_rtl8214fc_6276B_rtl9300_perchip[i].val & 0xe0ff);
                RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl9300_perchip[i].phy, \
                        0xfff, (int)construct_rtl8214fc_6276B_rtl9300_perchip[i].reg, val_temp);
            }
            else
            {
                RTK_MII_WRITE(unit,rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl9300_perchip[i].phy, \
                0xfff, (int)construct_rtl8214fc_6276B_rtl9300_perchip[i].reg, construct_rtl8214fc_6276B_rtl9300_perchip[i].val);
            }
        }

        /*Force Copper*/
        for(port_id = 0; port_id < 4; port_id++)
        {
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1e, 0x0001);
        }

        /*Enable Phy*/
        for(port_id = 0; port_id < 4; port_id++)
        {
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x00, 0x1140);
        }
        osal_time_mdelay(100);

        /*Disable AutoSending Featrue*/
        for(port_id = 0; port_id < 4; port_id++)
        {
            for(loop = 0; loop < 100; loop++)
            {
                RTK_MII_READ(unit,rtl8214_phy0_macid + port_id, 0x0a42, 0x10, &val);
                if((val & 0x7)>=3)break;
            }

            if(loop >= 100)
            {
                osal_printf("Disable Port %d AutoSending Featrue Not OK!\n",port_id+rtl8214_phy0_macid);
                return;
            }
        }

        /*Patch request*/
        for(port_id = 0; port_id < 4; port_id++)
        {
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0b82);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x10, 0x0010);
        }
        osal_time_mdelay(300);

        /*Patch ready check*/
        for(port_id = 0; port_id < 4; port_id++)
        {
            for(loop = 0; loop < 100; loop++)
            {
                RTK_MII_READ(unit,rtl8214_phy0_macid + port_id, 0xb80, 0x10, &val);
                if(val & 0x40)break;
            }

            if(loop >= 100)
            {
                osal_printf("Internal phy port %u not ready!\n",port_id+rtl8214_phy0_macid);
                return;
            }
        }

        /*Use broadcast ID method to patch phy*/
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001d, 0x0008);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001f, 0x266);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x16, 0xff00+HWP_PHY_ADDR(unit,rtl8214_phy0_macid));
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1d, 0x0000);
        osal_time_mdelay(1);

        /* Per-Port */
        for (i=0; i<(sizeof(construct_rtl8214fc_6276B_rtl9300_perport)/sizeof(confcode_rv_t)); i++)
        {
            RTK_MII_WRITE(unit,rtl8214_phy0_macid, \
            0xfff, (int)construct_rtl8214fc_6276B_rtl9300_perport[i].reg, construct_rtl8214fc_6276B_rtl9300_perport[i].val);
        }

        /*Disable broadcast ID*/
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001d, 0x0008);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x001f, 0x266);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x16, 0+HWP_PHY_ADDR(unit,rtl8214_phy0_macid));
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1f, 0x0000);
        RTK_MII_WRITE(unit,rtl8214_phy0_macid, 0xfff, 0x1d, 0x0000);
        osal_time_mdelay(1);

        for (i = 0; i < (sizeof(construct_rtl8214fc_6276B_rtl9300_perchip_savpow)/sizeof(confcode_prv_t)); ++i)
        {
            RTK_MII_WRITE(unit, rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl9300_perchip_savpow[i].phy, \
                    RTK_MII_MAXPAGE9300, \
                    (int)construct_rtl8214fc_6276B_rtl9300_perchip_savpow[i].reg, \
                    (int)construct_rtl8214fc_6276B_rtl9300_perchip_savpow[i].val);
        }

        osal_time_mdelay(20);

        for (i = 0; i < (sizeof(construct_rtl8214fc_6276B_rtl9300_perchip_savpow_2)/sizeof(confcode_prv_t)); ++i)
        {
            RTK_MII_WRITE(unit, rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl9300_perchip_savpow_2[i].phy, \
                    RTK_MII_MAXPAGE9300, \
                    (int)construct_rtl8214fc_6276B_rtl9300_perchip_savpow_2[i].reg, \
                    (int)construct_rtl8214fc_6276B_rtl9300_perchip_savpow_2[i].val);
        }

        osal_time_mdelay(20);

        for (i = 0; i < (sizeof(construct_rtl8214fc_6276B_rtl9300_perchip_savpow_3)/sizeof(confcode_prv_t)); ++i)
        {
            RTK_MII_WRITE(unit, rtl8214_phy0_macid + construct_rtl8214fc_6276B_rtl9300_perchip_savpow_3[i].phy, \
                    RTK_MII_MAXPAGE9300, \
                    (int)construct_rtl8214fc_6276B_rtl9300_perchip_savpow_3[i].reg, \
                    (int)construct_rtl8214fc_6276B_rtl9300_perchip_savpow_3[i].val);
        }

        /*Enable Auto*/
        for(port_id = 0; port_id < 4; port_id++)
        {
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1f, 0x0000);
            RTK_MII_WRITE(unit,rtl8214_phy0_macid+port_id, 0xfff, 0x1e, 0x0000);
        }
    }

    return;
} /* end of rtl8214fc_rtl9300_config */

#endif

#if (defined(CONFIG_SDK_RTL8218B))
void
rtl8218b_config(uint32 unit, uint8 baseMacId)
{
#if defined(CONFIG_SDK_RTL9300)
    if (HWP_9300_FAMILY_ID(unit))
    {
        rtl8218b_rtl9300_config(unit, baseMacId);
    }
    else
#endif
#if defined(CONFIG_SDK_RTL8390)
    if (HWP_8390_50_FAMILY(unit))
    {
        rtl8218b_rtl8390_config(unit, baseMacId);
    }
    else
#endif
#if defined(CONFIG_SDK_RTL8380)
    if (HWP_8380_30_FAMILY(unit))
    {
        rtl8218b_rtl8380_config(unit, baseMacId);
    }
    else
#endif
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId %u no phy config", unit, baseMacId);
    }
}
#endif

#if defined(CONFIG_SDK_RTL8218D)
/* Function Name:
 *      _rtl8218d_serdesMode_get
 * Description:
 *      Get SerDes mode of the PHY
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218d
 * Output:
 *      pMode - serdes mode
 * Return:
 *      RT_ERR_OK
 *      RT_ERR_FAIED
 * Note:
 *      None
 */
int32
_rtl8218d_serdesMode_get(uint32 unit, uint8 phy_base_macId, rt_serdesMode_t *pMode)
{
    uint32      data, blk;

    RTK_MII_READ(unit, phy_base_macId, 0, 30, &blk);
    RTK_MII_WRITE(unit, phy_base_macId, 0, 30, 8);
    RTK_MII_READ(unit, phy_base_macId, 0x260, 18, &data);
    RTK_MII_WRITE(unit, phy_base_macId, 0, 30, blk);

    switch (data & 0xF0)
    {
      case 0xD0:
        *pMode = RTK_MII_QSGMII;
        break;
      case 0xB0:
        *pMode = RTK_MII_XSGMII;
        break;
      default:
        RTK_DBG_PRINT(0, "unit %u 8218D phy port %u serdes mode: %X unknown type.\n", unit, (uint32)phy_base_macId, (data & 0xF0));
        return RT_ERR_FAILED;
    }
    return RT_ERR_OK;
}

#if defined(CONFIG_SDK_RTL8380)

/* Function Name:
 *      _rtl8218d_rtl8380_config
 * Description:
 *      Configuration code for RTL8218d.
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218d
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void _rtl8218d_rtl8380_config(uint32 unit, uint8 phy_base_macId)
{
    phy_type_t  chip_id;
    uint16      chip_rev_id;
    int32       ret;

    if ((ret = phy_id_get(unit, phy_base_macId, &chip_id,&chip_rev_id)) != RT_ERR_OK)
        return;

    if(RTK_PHYTYPE_RTL8218D_NMP == chip_id)
    {
        PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_bT_qsgmii_rtl8380_perchip);
    }
    else
    {
        PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_a_qsgmii_rtl8380_perchip);
    }

}
#endif /* CONFIG_SDK_RTL8380 */

#if defined(CONFIG_SDK_RTL9300)

/* Function Name:
 *      rtl8218d_rtl9300_config
 * Description:
 *      Configuration code for RTL8218d.
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218d
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
static void _rtl8218d_rtl9300_config(uint32 unit, uint8 phy_base_macId)
{
    rt_serdesMode_t mode;
    phy_type_t      chip_id;
    uint16          chip_rev_id;
    int32           ret;

    if ((ret = _rtl8218d_serdesMode_get(unit, phy_base_macId, &mode)) != RT_ERR_OK)
        return;

    if ((ret = phy_id_get(unit, phy_base_macId, &chip_id, &chip_rev_id)) != RT_ERR_OK)
        return;

    if(RTK_PHYTYPE_RTL8218D_NMP == chip_id)
    {
        switch(mode)
        {
            case RTK_MII_QSGMII:
                PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_bT_qsgmii_rtl9300_perchip);
                break;
            case RTK_MII_XSGMII:
                PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_bT_xsgmii_rtl9300_perchip);
                break;
            default:
                return;
        }
    }
    else
    {
        switch(mode)
        {
            case RTK_MII_QSGMII:
                PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_a_qsgmii_rtl9300_perchip);
                break;
            case RTK_MII_XSGMII:
                PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_a_xsgmii_rtl9300_perchip);
                break;
            default:
                return;
        }
    }
}
#endif /* CONFIG_SDK_RTL9300 */

#if defined(CONFIG_SDK_RTL8390)
/* Function Name:
 *      _rtl8218d_rtl8390_config
 * Description:
 *      Configuration code for RTL8218d.
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218d
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void
_rtl8218d_rtl8390_config(uint32 unit, uint8 phy_base_macId)
{
    _rtl8218d_sdsBasic_config(unit, phy_base_macId);
}
#endif /* CONFIG_SDK_RTL8218D */

#if defined(CONFIG_SDK_RTL9310)
/* Function Name:
 *      rtl8218d_rtl9310_config
 * Description:
 *      Configuration code for RTL8218d.
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218d
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
static void _rtl8218d_rtl9310_config(uint32 unit, uint8 phy_base_macId)
{
    rt_serdesMode_t mode;
    phy_type_t      chip_id;
    uint32          val = 0;
    uint16          chip_rev_id;
    int32           ret;

    if ((ret = _rtl8218d_serdesMode_get(unit, phy_base_macId, &mode)) != RT_ERR_OK)
        return;

    if ((ret = phy_id_get(unit, phy_base_macId, &chip_id, &chip_rev_id)) != RT_ERR_OK)
        return;

    if(RTK_PHYTYPE_RTL8218D_NMP == chip_id)
    {
        if(RTK_MII_QSGMII == mode)
        {
            PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_bT_qsgmii_rtl9310_perchip);
        }
        else if(RTK_MII_XSGMII == mode)
        {
            PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_bT_xsgmii_rtl9310_perchip);
        }
    }
    else
    {
        switch(mode)
        {
            case RTK_MII_XSGMII:
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 30, 0x8);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x400);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x12, 0x71D0);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x500);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x12, 0x71D0);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x401);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x16, 0x3053);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x480);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x13, 0x0200);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x485);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x13, 0x0804);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4B8);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x11, 0x2C27);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x12, 0x0100);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x13, 0xE015);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x17, 0x000A);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4B9);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x7F04);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x13, 0xA854);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x14, 0x3A02);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4BA);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x032F);
                if (!IF_CHIP_TYPE_1(unit) && CHIP_REV_ID_A == HWP_CHIP_REV(unit))
                {
                    RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x11, 0x0122);
                }
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x15, 0x7E12);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4BB);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x16, 0x01E0);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4BC);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x02C4);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4BD);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x4321);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x11, 0x010F);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x12, 0x88FF);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x13, 0x4208);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x4BF);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x14, 0xF0F3);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x15, 0xF2F0);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x404);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x11, 0x000F);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x486);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x001F);

                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 31, 0x400);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x1700);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 0x10, 0x1703);
                RTK_MII_WRITE(unit, phy_base_macId, HAL_MIIM_FIX_PAGE, 30, 0x0);

                RTK_MII_WRITE(unit, phy_base_macId, 0x400, 0x1e, 0x8);
                phy_field_write(unit, phy_base_macId, 0x486, 0x16, 13, 9, val);
                phy_field_write(unit, phy_base_macId, 0x4b8, 0x11, 13, 13, 1);
                RTK_MII_WRITE(unit, phy_base_macId, 0x400, 0x1e, 0x0);

                if (6 == HWP_PHY_COUNT(unit) && phy_base_macId >= 0 && phy_base_macId <= 16)
                {
                    RTK_MII_WRITE(unit, phy_base_macId, 0x404, 0x1E, 0x8);
                    RTK_MII_WRITE(unit, phy_base_macId, 0x4BB, 0x16, 0x2A0);
                    RTK_MII_WRITE(unit, phy_base_macId, 0x404, 0x1E, 0x0);
                }
                break;
            default:
                return;
        }
    }

}   /* end of _rtl8218d_rtl9310_config */
#endif /* CONFIG_SDK_RTL9310 */

void
_rtl8218d_phy_config(uint32 unit, uint8 phy_base_macId)
{
    uint32      portnum, port;
    uint32      i = 0;
    uint32      value;
    phy_type_t  chip_id;
    uint16      chip_rev_id;
    int32       ret;

    if ((ret = phy_id_get(unit, phy_base_macId, &chip_id, &chip_rev_id)) != RT_ERR_OK)
    {
        return;
    }

    portnum = HWP_PHY_BASE_PHY_MAX(unit, phy_base_macId);
    if(RTK_PHYTYPE_RTL8218D_NMP == chip_id)
    {
        for (i = 0; i < portnum; i++)
        {
            port = phy_base_macId + i;

            RTK_MII_READ(unit, port, HAL_MIIM_FIX_PAGE, 0x0, &value);

            PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_bT_1000FM_INRX_perport);

            PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_bT_1000FS_INRX_perport);

            PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_bT_100_INRX_perport);

            PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_bT_green_perport);

            RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x0, value);
        } /* end for */
    }
    else
    {
        switch (chip_rev_id)
        {
          case 0:
            {
                for (i = 0; i < portnum; i++)
                {
                    port = phy_base_macId + i;

                    /* backup reg 0 value */
                    RTK_MII_READ(unit, port, HAL_MIIM_FIX_PAGE, 0x0, &value);

                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_1000FM_INRX_perport);

                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_100F_INRX_perport);

                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_green_perport);

                    /* restore reg 0 value */
                    RTK_MII_WRITE(unit, port, HAL_MIIM_FIX_PAGE, 0x0, value);

                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_open_ini_perport);
                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_mismatch_ini_perport);
                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_lndrv_ini_perport);
                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_normal_cablen_perport);
                }/* end for */
            }
            break;
          case 1:
          default:
            {
                for (i = 0; i < portnum; i++)
                {
                    port = phy_base_macId + i;

                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_open_ini_perport);
                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_mismatch_ini_perport);
                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_lndrv_ini_perport);
                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_a_gphy_rtct_y_normal_cablen_perport);

                    PHY_CONSTRUCT_RV_WRITE(unit, port, rtl8218d_b_gphy_1000FM_INRX_perport);

                }/* end for */

                PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_b_gphy_gdac_ib_dn_10_perchip);

                phy_8218d_bConf_init(unit, phy_base_macId);
            }
            break;
        }/* end switch */
    }
}

void
_rtl8218d_sdsBasic_config(uint32 unit, uint8 phy_base_macId)
{
    rt_serdesMode_t mode;
    int32           ret;

    if ((ret = _rtl8218d_serdesMode_get(unit, phy_base_macId, &mode)) != RT_ERR_OK)
        return;

    switch(mode)
    {
        case RTK_MII_QSGMII:
            PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_a_qsgmii_basic_perchip);
            break;
        case RTK_MII_XSGMII:
            PHY_CONSTRUCT_PRV_WRITE(unit, phy_base_macId, rtl8218d_a_xsgmii_basic_perchip);
            break;
        default:
            return;
    }

    return;
}

uint32      rtl8218d_cust_conf_init = FALSE;
phy_conf_per_hwp_t  *p_rtl8218d_cust_conf = NULL;
/* Function Name:
 *      _rtl8218d_cust_conf
 * Description:
 *      Apply customer's configuration for RTL8218d.
 * Input:
 *      unit
 *      phy_base_macId - the macId of PHY0 of the RTL8218d
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void
_rtl8218d_cust_conf(uint32 unit, uint8 phy_base_macId)
{
    phy_conf_per_hwp_t  **pp_phy_conf;
    phy_confcode_ent_t  *p_ent;
    phy_confcode_pprfv_t *p_phy_param;
    int32       sdsId, i, ret;

    if (rtl8218d_cust_conf_init == FALSE)
    {
        /* Search if there is customer's 8218D config for current board  */
        for (pp_phy_conf = conf_rtl8218d_cust_board_list; *pp_phy_conf != NULL; pp_phy_conf++)
        {
            if ((*pp_phy_conf)->hwp_id == HWP_IDENTIFIER_ID())
            {
                p_rtl8218d_cust_conf = *pp_phy_conf;
                break;
            }
        }
        rtl8218d_cust_conf_init = TRUE;
    }

    if (p_rtl8218d_cust_conf == NULL)
    {
        return;
    }

    if (unit >= RTK_MAX_NUM_OF_UNIT_LOCAL)
    {
        return;
    }

    if (p_rtl8218d_cust_conf->phy_conf_per_unit[unit] == NULL)
    {
        return;
    }

    p_ent = NULL;
    /* search if there is PHY parameter for this PHY by using phy_base_macId */
    for (i = 0; i < RTK_MAX_PHY_PER_UNIT; i++)
    {
        if (p_rtl8218d_cust_conf->phy_conf_per_unit[unit]->phy_ent[i].base_mac_id_of_this_phy == PHY_CONFCODE_MACID_END)
            break;

        if (p_rtl8218d_cust_conf->phy_conf_per_unit[unit]->phy_ent[i].base_mac_id_of_this_phy != phy_base_macId)
            continue;

        p_ent = &p_rtl8218d_cust_conf->phy_conf_per_unit[unit]->phy_ent[i];
        break;
    }

    if (p_ent == NULL)
    {
        return;
    }

    if ((p_phy_param = p_ent->phy_param) != NULL)
    {
        /* Apply customer's PHY parameter */
        while (p_phy_param->phy_port != PHY_CONFCODE_PHYPORT_END)
        {
            RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "18D CUST CONF U%u,P%u,0x%X.0x%X.[%u:%u]=0x%X", unit, (phy_base_macId + p_phy_param->phy_port), p_phy_param->page, p_phy_param->reg, (uint32)p_phy_param->endBit, (uint32)p_phy_param->startBit, p_phy_param->value);
            phy_construct_field_write(unit, (phy_base_macId + p_phy_param->phy_port), p_phy_param->page, p_phy_param->reg, p_phy_param->endBit, p_phy_param->startBit, p_phy_param->value);
            p_phy_param++;
        }
    }

    /* Apply SerDes eye parameter */
    if (p_ent->sds_eye_param_valid == TRUE)
    {
        /* SerDes eye parameter init */
        for (i = 0; i < RTK_MAX_SDS_PER_PHY; i++)
        {
            if ((sdsId = p_ent->sds_eye_param[i].sdsId) == PHY_CONFCODE_SDSID_END)
                break;

            if ((ret = phy_8218d_sdsEyeParam_set(unit, phy_base_macId, sdsId, &p_ent->sds_eye_param[i].eyeParam)) != RT_ERR_OK)
            {
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit=%u port=%u sdsId=%u 18D CUST eye param fail:0x%X", unit, phy_base_macId, sdsId, ret);
            }
        }/* end for */
    }

}

void rtl8218d_config(uint32 unit, uint8 phy_base_macId)
{
    if (HWP_PHY_MODEL_BY_PORT(unit, phy_base_macId) == RTK_PHYTYPE_RTL8218D_NMP)
    {
        rtk_enable_t    enable;
        if (phy_8218d_efuseSwLoadEnable_get(unit, phy_base_macId, &enable) == RT_ERR_OK)
        {
            if (enable == ENABLED)
            {
                phy_8218d_efuseSw_load(unit, phy_base_macId);
            }
        }
    }

#if defined(CONFIG_SDK_RTL8380)
    if (HWP_8330_FAMILY_ID(unit) || HWP_8380_FAMILY_ID(unit))
    {
        _rtl8218d_rtl8380_config(unit,phy_base_macId);
    }
    else
#endif
#if defined(CONFIG_SDK_RTL8390)
    if (HWP_8390_50_FAMILY(unit))
    {
        _rtl8218d_rtl8390_config(unit,phy_base_macId);
    }
    else
#endif
#if defined(CONFIG_SDK_RTL9300)
    if(HWP_9300_FAMILY_ID(unit))
    {
        _rtl8218d_rtl9300_config(unit,phy_base_macId);
    }
    else
#endif
#if defined(CONFIG_SDK_RTL9310)
    if (HWP_9310_FAMILY_ID(unit))
    {
        _rtl8218d_rtl9310_config(unit,phy_base_macId);
    }
    else
#endif
    {
        _rtl8218d_sdsBasic_config(unit,phy_base_macId);
    }

    _rtl8218d_phy_config(unit, phy_base_macId);

    _rtl8218d_cust_conf(unit, phy_base_macId);

}
#endif

/*
 * Function Declaration
 */
/* Function Name:
 *      rtl8218_config
 * Description:
 *      Configuration code for RTL8218.
 * Input:
 *      phyId - the phyid of PHY0 of the RTL8218
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
static void rtl8208_config(uint32 unit, uint8 phyid, int max_page)
{
    rtk_port_t rtl8208_phy0_macid = phyid;
    unsigned int val;
    int i, port_id;

    /*Check the 8208 internal chip ID*/
    /*Page0 Reg3   dft:0xc882  bit[9:4] modle number:0x8  [3:0] revision number:0x2 */
    RTK_MII_READ(unit,phyid, 0, 3, &val);
    val = (val >> 4) & 0x3f;

    if(val != RTL8208_CHIP_ID)
    {
        PRINT_PHY_INITIAL_MESSGE("Error chip ID",val);
        return;
    }

    PRINT_PHY_INITIAL_MESSGE("RTL8208", rtl8208_phy0_macid);

    /* Per-Chip */
    for (i=0; i<(sizeof(rtl8208_perchip)/sizeof(confcode_prv_t)); i++)
    {
        RTK_MII_WRITE(unit,rtl8208_phy0_macid + rtl8208_perchip[i].phy, \
        max_page, (int)rtl8208_perchip[i].reg, rtl8208_perchip[i].val);
    }

    /* Per-Port */
    for(port_id = 0; port_id < 8; port_id++)
    {
        for (i=0; i<(sizeof(rtl8208_perport)/sizeof(confcode_rv_t)); i++)
        {
            RTK_MII_WRITE(unit,rtl8208_phy0_macid + port_id, \
            max_page, (int)rtl8208_perport[i].reg, rtl8208_perport[i].val);
        }
    }

    return;
} /* end of rtl8208_config */
void rtl8208_rtl8380_config(uint32 unit, uint8 phyid)
{
    rtl8208_config(unit, phyid, RTK_MII_MAXPAGE8380);
}

void rtl8208_rtl8390_config(uint32 unit, uint8 phyid)
{
    rtl8208_config(unit, phyid, RTK_MII_MAXPAGE8390);
}

/* Function Name:
 *      rtl8214fb_config
 * Description:
 *      Configuration code for RTL8214FB.
 * Input:
 *      phyId - the phyid of PHY0 of the RTL8214FB
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
static void rtl8214fb_config(uint32 unit, uint8 phyid,int max_page)
{
    rtk_port_t rtl8214fb_phy0_macid = phyid;
    int i;
    unsigned int val, forceReg;
    unsigned int version, data;
    int is_fb, is_12b = 0;

    RTK_MII_READ(unit,rtl8214fb_phy0_macid,  10, 18, &version);

    is_fb = version & 0xF;
    version = (version >> 8) & 0xF;

    if (is_fb == 0)
    {
        RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+3, 8, 18, 0x93f0);
        RTK_MII_READ(unit,rtl8214fb_phy0_macid+3, 8, 19, &data);
        if (((data & 0xF) == 0xE) || ((data & 0xF) == 0x8))
            is_12b = 1;
        else
            is_12b = 0;
    }

    if(version == 0)
    {
        /* Configuration code, 2010-12-22 version for version B */
        if (is_fb)
            PRINT_PHY_INITIAL_MESSGE("RTL8214FB(Ver.B)", rtl8214fb_phy0_macid);
        else if (is_12b)
            PRINT_PHY_INITIAL_MESSGE("RTL8212B(Ver.B)", rtl8214fb_phy0_macid);
        else
            PRINT_PHY_INITIAL_MESSGE("RTL8214B(Ver.B)", rtl8214fb_phy0_macid);

        /* RTL8214FB Revision B Per-Chip */
        for (i=0; i<(sizeof(rtl8214fb_perchip_revB)/sizeof(confcode_prv_t)); i++)
        {
            rtk_portmask_t pm;
            osal_memset(&pm, 0, sizeof(rtk_portmask_t));
            RTK_PORTMASK_PORT_SET(pm, (rtl8214fb_phy0_macid + rtl8214fb_perchip_revB[i].phy));
            RTK_MII_PORTMASK_WRITE(unit, pm, max_page, \
                (int)rtl8214fb_perchip_revB[i].reg, (int)rtl8214fb_perchip_revB[i].val);
        }
    }/*end Version B*/
    else//for forward compatiblility use, so delete:::::::::: if (version == 2)
    {
        /* Configuration code, 2011-04-21 version for version C */
        if (is_fb)
            PRINT_PHY_INITIAL_MESSGE("RTL8214FB(Ver.C)", rtl8214fb_phy0_macid);
        else if (is_12b)
            PRINT_PHY_INITIAL_MESSGE("RTL8212B(Ver.C)", rtl8214fb_phy0_macid);
        else
            PRINT_PHY_INITIAL_MESSGE("RTL8214B(Ver.C)", rtl8214fb_phy0_macid);

        /* RTL8214FB Revision C Per-Chip */
#if defined(CONFIG_SDK_RTL8390)
        if (HWP_8390_50_FAMILY(unit))
        {
            for (i=0; i<(sizeof(rtl8214fb_rtl8390_perchip_revC_1)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + rtl8214fb_rtl8390_perchip_revC_1[i].phy, \
                        max_page,
                        (int)rtl8214fb_rtl8390_perchip_revC_1[i].reg,
                        (int)rtl8214fb_rtl8390_perchip_revC_1[i].val);
            }

            osal_time_mdelay(100);

            for (i=0; i<(sizeof(rtl8214fb_rtl8390_perchip_revC_2)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + rtl8214fb_rtl8390_perchip_revC_2[i].phy, \
                        max_page,
                        (int)rtl8214fb_rtl8390_perchip_revC_2[i].reg,
                        (int)rtl8214fb_rtl8390_perchip_revC_2[i].val);
            }

            osal_time_mdelay(100);

            for (i=0; i<(sizeof(rtl8214fb_rtl8390_perchip_revC_3)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + rtl8214fb_rtl8390_perchip_revC_3[i].phy, \
                        max_page,
                        (int)rtl8214fb_rtl8390_perchip_revC_3[i].reg,
                        (int)rtl8214fb_rtl8390_perchip_revC_3[i].val);
            }

            /* The configuration must be keep for 839x/5x, which isn't in the patch */
            /* Disable serdes pre-emphasis */
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid,
                    max_page, 0x1f, 0xf);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid,
                    max_page, 0x1e, 0xD);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid,
                    max_page, 0x18, 0x8088);

            //"Auto Mode Standard Register ..."
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 1,
                    max_page, 31, 8);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 1,
                    max_page, 16, 0x0000);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 1,
                    max_page, 31, 8);
            osal_time_mdelay(1000);

            //"Reset Ser-Des ..."
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 31, 8);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 28, 0xFF00);
            osal_time_mdelay(100);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 28, 0x0);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 31, 8);

            osal_time_mdelay(1000);
        }
        else
#endif
#if defined(CONFIG_SDK_RTL8380)
        if (HWP_8380_30_FAMILY(unit))
        {
            for (i=0; i<(sizeof(rtl8214fb_rtl8380_perchip_revC_1)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + rtl8214fb_rtl8380_perchip_revC_1[i].phy, \
                        max_page,
                        (int)rtl8214fb_rtl8380_perchip_revC_1[i].reg,
                        (int)rtl8214fb_rtl8380_perchip_revC_1[i].val);
            }

            osal_time_mdelay(100);

            for (i=0; i<(sizeof(rtl8214fb_rtl8380_perchip_revC_2)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + rtl8214fb_rtl8380_perchip_revC_2[i].phy, \
                        max_page,
                        (int)rtl8214fb_rtl8380_perchip_revC_2[i].reg,
                        (int)rtl8214fb_rtl8380_perchip_revC_2[i].val);
            }

            osal_time_mdelay(100);

            for (i=0; i<(sizeof(rtl8214fb_rtl8380_perchip_revC_3)/sizeof(confcode_prv_t)); i++)
            {
                RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + rtl8214fb_rtl8380_perchip_revC_3[i].phy, \
                        max_page,
                        (int)rtl8214fb_rtl8380_perchip_revC_3[i].reg,
                        (int)rtl8214fb_rtl8380_perchip_revC_3[i].val);
            }

            //"Auto Mode Standard Register ..."
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 1,
                    max_page, 31, 8);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 1,
                    max_page, 16, 0x0000);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 1,
                    max_page, 31, 8);
            osal_time_mdelay(1000);

            //"Reset Ser-Des ..."
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 31, 8);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 28, 0xFF00);
            osal_time_mdelay(100);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 28, 0x0);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid + 3,
                    max_page, 31, 8);

            osal_time_mdelay(1000);
        }
        else
#endif
        {
            /* else condition for the chips that do not need to configure */
        }

        /* Write the PHY 0-3, Page 8, Register 30 bit[7:6] = 0b00 */
        for (i=0; i<4; i++)
        {
            RTK_MII_READ(unit,rtl8214fb_phy0_macid+i, 8, 30, &val);
            val &= ~(1<<7);
            val &= ~(1<<6);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 8, 30, val);
        }

        /* power down PHY in copper & fiber media */
        for (i=0; i<4; i++)
        {
            RTK_MII_READ(unit,rtl8214fb_phy0_macid+i, 8, 30, &forceReg);    /* store the original register value */

            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 8, 30, (forceReg & ~(0x3<<12)) | (0x3<<12));
            RTK_MII_READ(unit,rtl8214fb_phy0_macid+i, 0, 0, &val);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 0, 0, (val | (0x1 << 11)));

            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 8, 30, (forceReg & ~(0x3<<12)) | (0x2<<12));
            RTK_MII_READ(unit,rtl8214fb_phy0_macid+i, 0, 0, &val);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 0, 0, (val | (0x1 << 11)));

            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 8, 30, forceReg);   /* restore the original register value */
        }

        /* power down the serdes 1 for RTL8212B */
        if (is_fb == 0 && is_12b == 1)
        {
            RTK_MII_READ(unit,rtl8214fb_phy0_macid+3, 8, 28, &val);
            val |= 0xc000;
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+3, 8, 28, val);
        }

        /* Configure option when 1000-X Nway is failure, try force mode */
        for (i=0; i<4; i++)
        {
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 8, 31, 0x000F);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 15, 30, 0x0018);
            RTK_MII_WRITE(unit,rtl8214fb_phy0_macid+i, 15, 25, 0x074D);
        }
    }
    return;
} /* end of rtl8214fb_config */

void rtl8214fb_rtl8380_config(uint32 unit, uint8 phyid)
{
    rtl8214fb_config(unit, phyid, RTK_MII_MAXPAGE8380);
}

void rtl8214fb_rtl8390_config(uint32 unit, uint8 phyid)
{
    rtl8214fb_config(unit, phyid, RTK_MII_MAXPAGE8390);
}

/* Function Name:
 *      construct_rtl8214fb_phyPowerOn
 * Description:
 *
 * Input:
 *      portid - Port number (0~28)
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void construct_rtl8214fb_phyPowerOn(uint32 unit, rtk_port_t portid)
{

    unsigned int forceReg;
    unsigned int val;

    CNSTRT_PRINT("%s()\n",__FUNCTION__);

    RTK_MII_READ(unit,portid, 8, 30, &forceReg);      /* store the original register value */
    RTK_MII_WRITE(unit,portid, 8, 30, (forceReg & ~(0x3<<12)) | (0x3<<12));
    RTK_MII_READ(unit,portid, 0, 0, &val);
    RTK_MII_WRITE(unit,portid, 0, 0, (val & ~(0x1 << 11)));

    RTK_MII_WRITE(unit,portid, 8, 30, (forceReg & ~(0x3<<12)) | (0x2<<12));
    RTK_MII_READ(unit,portid, 0, 0, &val);
    RTK_MII_WRITE(unit,portid, 0, 0, (val & ~(0x1 << 11)));

    RTK_MII_WRITE(unit,portid, 8, 30, forceReg);       /* restore the original register value */

    osal_time_mdelay(1000);
    return;
} /* end of construct_rtl8214fb_phyPowerOn */

/* Function Name:
 *      construct_rtl8214fb_phyPowerOff
 * Description:
 *      Get meida of port.
 * Input:
 *      portid - Port number (0~28)
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void construct_rtl8214fb_phyPowerOff(uint32 unit, rtk_port_t portid)
{
    unsigned int forceReg;
    unsigned int val;

    CNSTRT_PRINT("%s()\n",__FUNCTION__);

    RTK_MII_READ(unit,portid, 8, 30, &forceReg);      /* store the original register value */
    RTK_MII_WRITE(unit,portid, 8, 30, (forceReg & ~(0x3<<12)) | (0x3<<12));
    RTK_MII_READ(unit,portid, 0, 0, &val);
    RTK_MII_WRITE(unit,portid, 0, 0, (val | (0x1 << 11)));

    RTK_MII_WRITE(unit,portid, 8, 30, (forceReg & ~(0x3<<12)) | (0x2<<12));
    RTK_MII_READ(unit,portid, 0, 0, &val);
    RTK_MII_WRITE(unit,portid, 0, 0, (val | (0x1 << 11)));

    RTK_MII_WRITE(unit,portid, 8, 30, forceReg);       /* restore the original register value */
    return;
} /* end of construct_rtl8214fb_phyPowerOff */
#if defined(CONFIG_SDK_RTL8214C)
/* Function Name:
 *      _rtl8214c_indirect_read
 * Description:
 *      Get PHY register.
 * Input:
 *      portid - Port number (0~51)
 *      page   - PHY page (0~127)
 *      reg    - PHY register (0~31)
 *      val    - data to write
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
int _rtl8214c_indirect_read(uint32 unit, rtk_port_t port, int page, int reg, uint32 *val)
{
    unsigned int addr, data;

    /* bit [10:5] page; bit [4:0] register */
    addr = (page << 5) | reg;
    RTK_MII_WRITE(unit, port, 0, 29, 0x6601);
    RTK_MII_WRITE(unit, port, 0, 30, addr);

    RTK_MII_WRITE(unit, port, 0, 29, 0x6600);
    RTK_MII_WRITE(unit, port, 0, 30, 0x80);

    do
    {
        RTK_MII_WRITE(unit, port, 0, 29, 0x6600);
        RTK_MII_READ(unit, port, 0, 30, &data);
    } while (((data >> 8) & 0x1) != 0);

    RTK_MII_WRITE(unit, port, 0, 29, 0x6602);
    RTK_MII_READ(unit, port, 0, 30, val);

    return 0;
}   /* end of _rtl8214c_indirect_read */

/* Function Name:
 *      _rtl8214c_indirect_write
 * Description:
 *      Set PHY register.
 * Input:
 *      portid - Port number (0~51)
 *      page   - PHY page (0~127)
 *      reg    - PHY register (0~31)
 *      val    - data to write
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
int _rtl8214c_indirect_write(uint32 unit, rtk_port_t port, int page, int reg, uint32 val)
{
    unsigned int addr, data;

    /* bit [10:5] page; bit [4:0] register */
    addr = (page << 5) | reg;
    RTK_MII_WRITE(unit, port, 0, 29, 0x6601);
    RTK_MII_WRITE(unit, port, 0, 30, addr);

    RTK_MII_WRITE(unit, port, 0, 29, 0x6602);
    RTK_MII_WRITE(unit, port, 0, 30, val);

    RTK_MII_WRITE(unit, port, 0, 29, 0x6600);
    RTK_MII_WRITE(unit, port, 0, 30, 0xC0);

    do
    {
        RTK_MII_WRITE(unit, port, 0, 29, 0x6600);
        RTK_MII_READ(unit, port, 0, 30, &data);
    } while (((data >> 8) & 0x1) != 0);

    return 0;
}   /* end of _rtl8214c_indirect_write */

#if defined(CONFIG_SDK_RTL8380)
static void _rtl8214c_serdes_rtl8380_config(uint32 unit, rtk_port_t phy0_macid)
{
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 0, 0x84D2);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 1, 0xF995);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 2, 0x3DA1);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 3, 0x3960);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 4, 0x9728);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 5, 0xf83f);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x21, 3, 0x9D85);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x21, 4, 0xD810);

    _rtl8214c_indirect_write(unit, phy0_macid, 0x21, 2, 0xb682);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x21, 2, 0xb602);
    _rtl8214c_indirect_write(unit, phy0_macid, 0, 3, 0x7146);
    _rtl8214c_indirect_write(unit, phy0_macid, 0, 3, 0x7106);
}   /* end of _rtl8214c_serdes_rtl8380_config */
#endif  /* end of #if defined(CONFIG_SDK_RTL8380) */
static void _rtl8214c_serdes_config(uint32 unit, rtk_port_t phy0_macid)
{
    _rtl8214c_indirect_write(unit, phy0_macid, 0x2a, 2, 0x2da1);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x21, 2, 0xb682);
    _rtl8214c_indirect_write(unit, phy0_macid, 0x21, 2, 0xb602);
    _rtl8214c_indirect_write(unit, phy0_macid, 0, 3, 0x7146);
    _rtl8214c_indirect_write(unit, phy0_macid, 0, 3, 0x7106);
}   /* end of _rtl8214c_serdes_config */

/* Function Name:
 *      rtl8214c_config
 * Description:
 *      Configuration code for RTL8214c.
 * Input:
 *      macId - the macId of PHY0 of the RTL8218b
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8214c_config(uint32 unit, uint8 macId)
{
    rtk_port_t phy0_macid = HWP_PHY_BASE_MACID(unit, macId);
    uint32  val;
    uint8   sdsId;

    CNSTRT_PRINT("%s()\n", __FUNCTION__);

    #if defined(CONFIG_SDK_RTL8380)
    if (HWP_8380_30_FAMILY(unit))
    {
        _rtl8214c_serdes_rtl8380_config(unit, phy0_macid);
    }
    else
    #endif  /* end of #if defined(CONFIG_SDK_RTL8380) */
    {
        _rtl8214c_serdes_config(unit, phy0_macid);
    }

    sdsId = HWP_PORT_SDSID(unit, phy0_macid);

    _rtl8214c_indirect_read(unit, phy0_macid, 0, 0, &val);

    if (SERDES_POLARITY_CHANGE == HWP_SDS_RX_POLARITY(unit, sdsId))
    {
        val |= (1 << 9);
    }

    if (SERDES_POLARITY_CHANGE == HWP_SDS_TX_POLARITY(unit, sdsId))
    {
        val |= (1 << 8);
    }

    _rtl8214c_indirect_write(unit, phy0_macid, 0, 0, val);

    return;
} /* end of rtl8214c_config */
#endif  /* end of defined(CONFIG_SDK_RTL8214C) */

#if defined(CONFIG_SDK_RTL8226)
/* Function Name:
 *      rtl8226_config
 * Description:
 *      Configuration code for RTL8226
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8226_config(uint32 unit, uint8 macId)
{
    HANDLE  hDevice;
    BOOLEAN result;
    PHY_LINK_ABILITY phylinkability;
    BOOL    enable;
    uint32  sds_id, sds_mode;

    hDevice.unit = unit;
    hDevice.port = macId;

    // Set initial speed as 2.5G, enable all speed cap.
    osal_memset(&phylinkability, 0x0, sizeof(phylinkability));

    phylinkability.Half_10 = TRUE;
    phylinkability.Full_10 = TRUE;

    phylinkability.Half_100 = TRUE;
    phylinkability.Full_100 = TRUE;

    phylinkability.Full_1000 = TRUE;

    phylinkability.adv_2_5G = TRUE;

    phylinkability.FC = TRUE;
    phylinkability.AsyFC = TRUE;

    // We use USB RTL8156 to vevify, argument singlephy is set to FALSE.
    // If you use RTL8226, singlephy must set to TRUE.
    if ((result = Rtl8226_phy_init(hDevice, &phylinkability, TRUE)) != SUCCESS)
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 phyinit status = 0x%x", unit, macId, result);
    }

    if (HWP_PORT_PHY_MDI_PIN_SWAP(unit, macId) == 1)
    {
        enable = TRUE;
        Rtl8226_mdiSwapEnable_set(hDevice, enable);
    }

    if ((sds_id = HWP_PORT_SDSID(unit, macId)) != HWP_NONE)
    {
        sds_mode = HWP_SDS_MODE(unit, sds_id);
        if ((sds_mode == RTK_MII_HISGMII) || (sds_mode == RTK_MII_SGMII))
        {
            if ((result = Rtl8226_serdes_option_set(hDevice, 1 /* HiSGMII/SGMII */)) != SUCCESS)
            {
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 Rtl8226_serdes_option_set status = 0x%x", unit, macId, result);
            }
        }
    }

    return;
}

/* Function Name:
 *      rtl8226B_config
 * Description:
 *      Configuration code for RTL8226B
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8226B_config(uint32 unit, uint8 macId)
{
    HANDLE  hDevice;
    BOOLEAN result;
    PHY_LINK_ABILITY phylinkability;
    BOOL    enable;
    uint32  sds_id, sds_mode;
    uint32  value;

    hDevice.unit = unit;
    hDevice.port = macId;

    // Set initial speed as 2.5G, enable all speed cap.
    osal_memset(&phylinkability, 0x0, sizeof(phylinkability));

    phylinkability.Half_10 = TRUE;
    phylinkability.Full_10 = TRUE;

    phylinkability.Half_100 = TRUE;
    phylinkability.Full_100 = TRUE;

    phylinkability.Full_1000 = TRUE;

    phylinkability.adv_2_5G = TRUE;

    phylinkability.FC = TRUE;
    phylinkability.AsyFC = TRUE;

    // We use USB RTL8156 to vevify, argument singlephy is set to FALSE.
    // If you use RTL8226, singlephy must set to TRUE.
    if ((sds_id = HWP_PORT_SDSID(unit, macId)) != HWP_NONE)
    {
        sds_mode = HWP_SDS_MODE(unit, sds_id);
        if ((sds_mode == RTK_MII_HISGMII) || (sds_mode == RTK_MII_SGMII))
        {
            if ((result = MmdPhyWrite(hDevice, 30, 0x75f3, 0x2)) != SUCCESS)
            {
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 MMD30.0x75f3 MmdPhyWrite status = 0x%x", unit, macId, result);
            }
            if ((result = Rtl8226b_serdes_option_set_for_init(hDevice, 1 /* HiSGMII/SGMII */)) != SUCCESS)
            {
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 Rtl8226_serdes_option_set status = 0x%x", unit, macId, result);
            }
        }
    }

    if ((result = Rtl8226b_phy_init(hDevice, &phylinkability, TRUE)) != SUCCESS)
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 phyinit status = 0x%x", unit, macId, result);
    }

    if (HWP_PORT_PHY_MDI_PIN_SWAP(unit, macId) == 1)
    {
        enable = TRUE;
        Rtl8226b_mdiSwapEnable_set(hDevice, enable);
    }

    if ((value = HWP_PORT_PHY_MDI_PAIR_SWAP(unit, macId)) != 0)
    {
        UINT16  phydata, swapData;
        phydata = 0x81AA;
        result = MmdPhyWrite(hDevice, MMD_VEND2, 0xA436, phydata);
        if (result != SUCCESS)
            RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 set 0xA436 %x fail ", unit, macId, phydata);

        swapData = 0;
        result = MmdPhyRead(hDevice, MMD_VEND2, 0xA438, &swapData);
        if (result != SUCCESS)
        {
            RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 read 0xA438 %x fail ", unit, macId, phydata);
        }
        else
        {
            phydata = 0x81AA;
            result = MmdPhyWrite(hDevice, MMD_VEND2, 0xA436, phydata);
            if (result != SUCCESS)
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 set 0xA436 %x fail ", unit, macId, phydata);

            swapData &= (~(BIT_8 | BIT_9 | BIT_10 | BIT_11));
            swapData |= (value & RTK_PHY_CTRL_MDI_POLARITY_SWAP_CH_A)? (BIT_8) : (0);   /* channel A set 1 to enable swap */
            swapData |= (value & RTK_PHY_CTRL_MDI_POLARITY_SWAP_CH_B)? (0) :  (BIT_9);  /* channel B set 0 to enable swap */
            swapData |= (value & RTK_PHY_CTRL_MDI_POLARITY_SWAP_CH_C)? (BIT_10) : (0);  /* channel C set 1 to enable swap */
            swapData |= (value & RTK_PHY_CTRL_MDI_POLARITY_SWAP_CH_D)? (0) : (BIT_11);  /* channel D set 0 to enable swap */
            result = MmdPhyWrite(hDevice, MMD_VEND2, 0xA438, swapData);
            if (result != SUCCESS)
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u RTL8226 set 0xA438 %x fail ", unit, macId, swapData);
        }
    }

    return;
}
#endif /* end defined(CONFIG_SDK_RTL8226) */

#if defined(CONFIG_SDK_RTL8295R)
/* Function Name:
 *      rtl8295r_config_patchParam_cust
 * Description:
 *      Adopt customer's parameters
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8295r_config_patchParam_cust_init(uint32 unit, uint8 baseMacId, phy_8295r_conf_entry_t *pConf_ent)
{
    if (pConf_ent == NULL)
    {
        return;
    }

    if (pConf_ent->tx_param_cfg != NULL)
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8295r_config CUST TX_PARAM U%u,P%u 0x%p", unit, baseMacId, pConf_ent->tx_param_cfg);
        phy_8295r_txParamCfg_init(unit, baseMacId, pConf_ent->tx_param_cfg);
    }

    if (pConf_ent->rxCaliConf != NULL)
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8295r_config CUST rxCali U%u,P%u 0x%p", unit, baseMacId, pConf_ent->rxCaliConf);
        phy_8295r_rxCaliConfPort_set(unit, baseMacId, pConf_ent->rxCaliConf);
    }
}
#endif

#if defined(CONFIG_SDK_RTL8295R)
/* Function Name:
 *      rtl8295r_config_patchParam_init
 * Description:
 *      Inital patch database
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8295r_config_patchParam_init(uint32 unit, uint8 baseMacId)
{
#if defined(CONFIG_SDK_RTL8390)
    if (HWP_8390_50_FAMILY(unit))
    {
        /* tx parameters */
        phy_8295r_txParamCfg_init(unit, baseMacId, &rtl8295r_8390_tx_param_cfg);
        /* for RX-Calibration */
        phy_8295r_rxCaliConfPort_set(unit, baseMacId, &rtl8295r_8390_rxCaliConf_default);

    }
    else
#endif
#if defined(CONFIG_SDK_RTL9300)
    if(HWP_9300_FAMILY_ID(unit))
    {
        if ((HWP_CASCADE_MODE()) && (unit == HWP_CASCADE_SLAVE_UNIT_ID()) && (baseMacId == 26))
        {
            /* tx parameters */
            phy_8295r_txParamCfg_init(unit, baseMacId, &rtl8295r_93000_tx_param_cfg_CASCADE_unit1_port26);
        }
        else if ((HWP_CASCADE_MODE()) && (unit == HWP_CASCADE_SLAVE_UNIT_ID()) && (baseMacId == 27))
        {
            /* tx parameters */
            phy_8295r_txParamCfg_init(unit, baseMacId, &rtl8295r_93000_tx_param_cfg_CASCADE_unit1_port27);
        }
        else
        {
            /* tx parameters */
            phy_8295r_txParamCfg_init(unit, baseMacId, &rtl8295r_9300_tx_param_cfg);
        }

        /* for RX-Calibration */
        phy_8295r_rxCaliConfPort_set(unit, baseMacId, &rtl8295r_9300_rxCaliConf_default);
    }
    else
#endif
    {
        /* tx parameters */
        phy_8295r_txParamCfg_init(unit, baseMacId, &rtl8295r_default_tx_param_cfg);
        /* for RX-Calibration */
        phy_8295r_rxCaliConfPort_set(unit, baseMacId, &rtl8295r_default_rxCaliConf);
    }
}
#endif

#if defined(CONFIG_SDK_RTL8214QF)
/* Function Name:
 *      rtl8214qf_config_patchParam_cust_init
 * Description:
 *      Apply customer's config
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8214qf_config_patchParam_cust_init(uint32 unit, uint8 baseMacId, phy_8214qf_conf_entry_t *pConf_ent)
{

    if ((pConf_ent == NULL) || (pConf_ent->rxCaliConf == NULL))
    {
        return;
    }

    phy_8214qf_rxCaliConf_set(unit, baseMacId, pConf_ent->rxCaliConf);

}

/* Function Name:
 *      rtl8214qf_config_patchParam_init
 * Description:
 *      Inital patch database
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl8214qf_config_patchParam_init(uint32 unit, uint8 baseMacId)
{
    uint32      data = 0;
    phy_8295_phyReg_read(unit, baseMacId, 0, 17, &data);
    if ((data & 0xF) == 0xB) /* BOND_MODE_SEL is in C3 - Cascade mode */
    {
        phy_8214qf_rxCaliConf_set(unit, baseMacId, &rtl8214qf_basicSlave_rxCaliConf_default);
    }
    else
    {
        phy_8214qf_rxCaliConf_set(unit, baseMacId, &rtl8214qf_basic_rxCaliConf_default);
    }
}
#endif

#if defined(CONFIG_SDK_RTL826X)
/* Function Name:
 *      rtl826X_config
 * Description:
 *      Configuration code for RTL826X
 * Input:
 *      phyType  - phy type
 *      unit     - unit ID
 *      macId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl826X_config(phy_type_t phyType, uint32 unit, uint8 macId)
{
    uint32     i = 0, portnum = 0, ret = 0;
    uint32     pairSwap = 0;
    uint8      port = 0;
    uint32     chipver = 0;

    switch (phyType)
    {
        case RTK_PHYTYPE_RTL8261:
            portnum = 1;
            break;
        default:
            portnum = 4;
            break;
    }

    for (i = 0; i < portnum; i++)
    {
        if ((ret = hwp_get_port_by_baseport_offset(unit, macId, i, &port)) != RT_ERR_OK)
        {
            RT_LOG(LOG_MAJOR_ERR, (MOD_HAL | MOD_PHY), "U%u base port %u offset %u get port failed! ret=0x%X\n", unit, macId, i, ret);
            return;
        }

        if ((ret = _phy_826x_chip_ver_get(unit, port, &chipver)) != RT_ERR_OK)
        {
            RT_LOG(LOG_MAJOR_ERR, (MOD_HAL | MOD_PHY), "U%u P%u rtl826x get ver failed! ret=0x%X\n", unit, port, ret);
            return;
        }
        if (PHY_RTL8264_VER_A == chipver)
        {
            phy_rtl826x_patch(unit, port, i);
        }
#if !PHY_826X_CONSTRUCT_BROADCAST
        else
        {
            phy_rtl826x_patch(unit, port, i);
        }
#endif
        if (HWP_PORT_PHY_MDI_PIN_SWAP(unit, port) == 1)
        {
            phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MDI_INVERSE, 1);
        }
        if ((pairSwap = HWP_PORT_PHY_MDI_PAIR_SWAP(unit, port)) != 0)
        {
            phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MDI_POLARITY_SWAP, pairSwap);
        }
    }
}
#endif

#if defined(CONFIG_SDK_RTL826X) || defined(CONFIG_SDK_RTL826XI) || defined(CONFIG_SDK_RTL825X) || defined(CONFIG_SDK_RTL825XI) || defined(CONFIG_SDK_RTL825XL) || defined(CONFIG_SDK_RTL8224)
/* Function Name:
 *      rtl826XI_config
 * Description:
 *      Configuration code for RTL826XI/825X/825XI/825XL/8224
 * Input:
 *      phyType  - phy type
 *      unit     - unit ID
 *      macId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void rtl826XI_config(phy_type_t phyType, uint32 unit, uint8 macId)
{
    uint32     i = 0, portnum = 0, ret = 0;
    uint32     pairSwap = 0;
    uint8      port = 0;

    switch (phyType)
    {
        case RTK_PHYTYPE_RTL8261:
        case RTK_PHYTYPE_RTL8261I:
        case RTK_PHYTYPE_RTL8251:
        case RTK_PHYTYPE_RTL8251I:
        case RTK_PHYTYPE_RTL8251L:
            portnum = 1;
            break;
        default:
            portnum = 4;
            break;
    }

    for (i = 0; i < portnum; i++)
    {
        if ((ret = hwp_get_port_by_baseport_offset(unit, macId, i, &port)) != RT_ERR_OK)
        {
            RT_LOG(LOG_MAJOR_ERR, (MOD_HAL | MOD_PHY), "U%u base port %u offset %u get port failed! ret=0x%X\n", unit, macId, i, ret);
            return;
        }
#if !PHY_826X_CONSTRUCT_BROADCAST
        phy_rtl826x_patch(unit, port, i);
#endif
        if (HWP_PORT_PHY_MDI_PIN_SWAP(unit, port) == 1)
        {
            phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MDI_INVERSE, 1);
        }
        if ((pairSwap = HWP_PORT_PHY_MDI_PAIR_SWAP(unit, port)) != 0)
        {
            phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MDI_POLARITY_SWAP, pairSwap);
        }
    }
}
#endif

#if defined(CONFIG_SDK_RTL8295R)
uint32      rtl8295r_cust_conf_init = FALSE;
phy_8295r_conf_per_hwp_t  *p_rtl8295r_cust_conf = NULL;
/* Function Name:
 *      phy_8295r_cust_conf_entry_find
 * Description:
 *      Configuration code for RTL8295R.
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
phy_8295r_conf_entry_t   *
phy_8295r_cust_conf_entry_find(uint32 unit, uint8 baseMacId)
{
    int32   i;
    phy_8295r_conf_entry_t   *pConf_ent = NULL;
    if (rtl8295r_cust_conf_init == FALSE)
    {
        phy_8295r_conf_per_hwp_t **pp_phy_conf;
        /* Search if there is customer's 8295R config for current board  */
        for (pp_phy_conf = conf_rtl8295r_cust_board_list; *pp_phy_conf != NULL; pp_phy_conf++)
        {
            if ((*pp_phy_conf)->hwp_id == HWP_IDENTIFIER_ID())
            {
                p_rtl8295r_cust_conf = *pp_phy_conf;
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8295r_cust_config found");
                break;
            }
        }
        rtl8295r_cust_conf_init = TRUE;
    }

    if (p_rtl8295r_cust_conf == NULL)
    {
        return NULL;
    }

    if (unit >= RTK_MAX_NUM_OF_UNIT_LOCAL)
    {
        return NULL;
    }

    for (i = 0; i < RTK_MAX_PHY_PER_UNIT; i++)
    {
        if (p_rtl8295r_cust_conf->phy_conf_per_unit[unit]->phy_ent[i].base_mac_id_of_this_phy == PHY_8295_CONFIG_MACID_END)
        {
            break;
        }

        if (p_rtl8295r_cust_conf->phy_conf_per_unit[unit]->phy_ent[i].base_mac_id_of_this_phy == baseMacId)
        {
            pConf_ent = &p_rtl8295r_cust_conf->phy_conf_per_unit[unit]->phy_ent[i];
            RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8295r_cust_config unit=%u port=%u found", unit, baseMacId);
            break;
        }

    }
    return pConf_ent;
}
#endif

#if defined(CONFIG_SDK_RTL8295R)
/* Function Name:
 *      rtl8295R_config
 * Description:
 *      Configuration code for RTL8295R.
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void
rtl8295R_config(uint32 unit, uint8 baseMacId)
{
    phy_8295r_conf_entry_t   *pConf_ent;

    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8295r_config:U%u,P%u", unit, baseMacId);

    pConf_ent = phy_8295r_cust_conf_entry_find(unit, baseMacId);

    rtl8295r_config_patchParam_init(unit, baseMacId);
    rtl8295r_config_patchParam_cust_init(unit, baseMacId, pConf_ent);

    phy_8295r_patch_set(unit, baseMacId);
    phy_8295r_patch_cust_set(unit, baseMacId, pConf_ent);
}
#endif /* CONFIG_SDK_RTL8295R */

#if defined(CONFIG_SDK_RTL8214QF)
uint32      rtl8214qf_cust_conf_init = FALSE;
phy_8214qf_conf_per_hwp_t  *p_rtl8214qf_cust_conf = NULL;
/* Function Name:
 *      phy_8214qf_cust_conf_entry_find
 * Description:
 *      Configuration code for RTL8214QF.
 * Input:
 *      unit    - unit ID
 *      baseMacId    - base port ID
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
phy_8214qf_conf_entry_t   *
phy_8214qf_cust_conf_entry_find(uint32 unit, uint8 baseMacId)
{
    int32   i;
    phy_8214qf_conf_entry_t   *pConf_ent = NULL;

    if (rtl8214qf_cust_conf_init == FALSE)
    {
        phy_8214qf_conf_per_hwp_t **pp_phy_conf;
        /* Search if there is customer's 8295R config for current board  */
        for (pp_phy_conf = conf_rtl8214qf_cust_board_list; *pp_phy_conf != NULL; pp_phy_conf++)
        {
            RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId=%u my_id=%u profile_id=%u\n", unit, baseMacId, HWP_IDENTIFIER_ID(), (*pp_phy_conf)->hwp_id);
            if ((*pp_phy_conf)->hwp_id == HWP_IDENTIFIER_ID())
            {
                p_rtl8214qf_cust_conf = *pp_phy_conf;
                RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8214qf_cust_config found");
                break;
            }
        }
        rtl8214qf_cust_conf_init = TRUE;
    }

    if (p_rtl8214qf_cust_conf == NULL)
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u config NULL\n", unit, baseMacId);
        return NULL;
    }

    if (unit >= RTK_MAX_NUM_OF_UNIT_LOCAL)
    {
        RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u port %u wrong unit\n", unit, baseMacId);
        return NULL;
    }

    for (i = 0; i < RTK_MAX_PHY_PER_UNIT; i++)
    {
        if (p_rtl8214qf_cust_conf->phy_conf_per_unit[unit]->phy_ent[i].base_mac_id_of_this_phy == PHY_8295_CONFIG_MACID_END)
        {
            break;
        }

        if (p_rtl8214qf_cust_conf->phy_conf_per_unit[unit]->phy_ent[i].base_mac_id_of_this_phy == baseMacId)
        {
            pConf_ent = &p_rtl8214qf_cust_conf->phy_conf_per_unit[unit]->phy_ent[i];
            RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "8214qf_cust_config unit=%u port=%u found", unit, baseMacId);
            break;
        }
    }
    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "uint %u port %u config=0x%X\n", unit, baseMacId, (uint32)(uintptr)pConf_ent);
    return pConf_ent;
}
#endif

#if defined(CONFIG_SDK_RTL8214QF)
void
rtl8214QF_config(uint32 unit, uint8 baseMacId)
{
    phy_8214qf_conf_entry_t   *pConf_ent;
    int32   sdsId, i, ret;

    pConf_ent = phy_8214qf_cust_conf_entry_find(unit, baseMacId);

    rtl8214qf_config_patchParam_init(unit, baseMacId);
    rtl8214qf_config_patchParam_cust_init(unit, baseMacId, pConf_ent);

    phy_8214qf_patch_set(unit, baseMacId);
    phy_8214qf_patch_cust_set(unit, baseMacId, pConf_ent);

    if (pConf_ent != NULL)
    {
        if (pConf_ent->sds_eye_param_valid == TRUE)
        {
            /* SerDes eye parameter init */
            for (i = 0; i < RTK_MAX_SDS_PER_PHY; i++)
            {
                if ((sdsId = pConf_ent->sds_eye_param[i].sdsId) == PHY_CONFCODE_SDSID_END)
                    break;

                if ((ret = phy_8214qf_sdsEyeParam_set(unit, baseMacId, sdsId, &pConf_ent->sds_eye_param[i].eyeParam)) != RT_ERR_OK)
                {
                    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit=%u port=%u sdsId=%u 14QF CUST eye param fail:0x%X", unit, baseMacId, sdsId, ret);
                }
            }/* end for */
        }/* end if */
    }

}
#endif /* CONFIG_SDK_RTL8214QF */

uint8
_phy_construct_samePhyTypeSmiBusfirstPort_get(uint32 unit, uint8 port)
{
    uint8  macid;
    uint8  smiBus = HWP_PORT_SMI(unit,port);
    uint32 phyChip = HWP_PHY_MODEL_BY_PORT(unit, port);

    HWP_PORT_TRAVS_EXCEPT_CPU(unit, macid)
    {
        if ((HWP_PORT_SMI(unit, macid) == smiBus) &&
            (HWP_PHY_MODEL_BY_PORT(unit, macid) == phyChip) &&
            (HWP_PHY_BASE_MACID(unit, macid) == macid))
        {
            return macid;
        }

    }
    return port;
}

#if defined(CONFIG_SDK_RTL8218E)
void
_rtl8218e_sdsBasic_config(uint32 unit, uint8 phyBaseMacId)
{
    int32           ret = RT_ERR_OK;
    rt_serdesMode_t mode = RTK_MII_NONE;
    uint16          chip_rev_id = 0;

    if ((ret = phy_8218e_macIntfSerdesMode_get(unit, phyBaseMacId, &mode)) != RT_ERR_OK)
        return;

    if ((ret = phy_8218e_chipRevId_get(unit, phyBaseMacId, &chip_rev_id)) != RT_ERR_OK)
        return;

    switch (chip_rev_id)
    {
        case PHY_RTL8218E_VER_C:
            switch (mode)
            {
                case RTK_MII_XSGMII:
                    PHY_CONSTRUCT_PRV_WRITE(unit, phyBaseMacId, rtl8218e_c_xsgmii_basic_perchip);
                    break;
                case RTK_MII_QSGMII:
                    PHY_CONSTRUCT_PRV_WRITE(unit, phyBaseMacId, rtl8218e_c_qsgmii_basic_perchip);
                    break;
                case RTK_MII_OUSGMII:
                    PHY_CONSTRUCT_PRV_WRITE(unit, phyBaseMacId, rtl8218e_c_ousgmii_basic_perchip);
                    break;
                default:
                    return;
            }
            break;
        case PHY_RTL8218E_VER_D:
        default:
            switch (mode)
            {
                case RTK_MII_XSGMII:
                    PHY_CONSTRUCT_PRV_WRITE(unit, phyBaseMacId, rtl8218e_xsgmii_basic_perchip);
                    break;
                case RTK_MII_QSGMII:
                    PHY_CONSTRUCT_PRV_WRITE(unit, phyBaseMacId, rtl8218e_qsgmii_basic_perchip);
                    break;
                case RTK_MII_OUSGMII:
                    PHY_CONSTRUCT_PRV_WRITE(unit, phyBaseMacId, rtl8218e_ousgmii_basic_perchip);
                    break;
                default:
                    return;
            }
            break;
    }

    return;
}

void
rtl8218e_perPort_config(uint32 unit, uint32 phyBaseMacId, rtk_portmask_t *pPortmask)
{
    uint32  port = 0;

    RTK_PORTMASK_SCAN(*pPortmask, port)
    {
        phy_8218e_conf_perPort_init(unit, port);
    }
}

/* Function Name:
 *      rtl8218e_config
 * Description:
 *      Configuration code for RTL8218E.
 * Input:
 *      unit            - unit ID
 *      phyBaseMacId    - base port ID of the PHY
 * Output:
 *      None
 * Return:
 *      None
 * Note:
 *      None
 */
void
rtl8218e_config(uint32 unit, uint8 phyBaseMacId)
{
    int32           i;
    rtk_portmask_t  portmask;

    osal_memset(&portmask, 0, sizeof(rtk_portmask_t));

    for (i = 0; i < HWP_PHY_BASE_PHY_MAX(unit, phyBaseMacId); i++)
        RTK_PORTMASK_PORT_SET(portmask, phyBaseMacId+i);

    rtl8218e_perPort_config(unit, phyBaseMacId, &portmask);

    _rtl8218e_sdsBasic_config(unit, phyBaseMacId);
}
#endif /* defined(CONFIG_SDK_RTL8218E) */

void
_phy_construct_config_init_broadcast(uint32 unit)
{
    uint8       port, first_port;

#if (defined(PHY_826X_CONSTRUCT_BROADCAST) && PHY_826X_CONSTRUCT_BROADCAST)
    int32       ret = 0;
    uint32       chipver = 0;
    uint8       bcast_phyad;
#endif

    /*set PHYAD for broadcast*/
    HWP_PORT_TRAVS_EXCEPT_CPU(unit, port)
    {
        switch (HWP_PHY_MODEL_BY_PORT(unit, port))
        {
#if (defined(PHY_826X_CONSTRUCT_BROADCAST) && PHY_826X_CONSTRUCT_BROADCAST)
            case RTK_PHYTYPE_RTL8261:
            case RTK_PHYTYPE_RTL8264:
                if ((ret = _phy_826x_chip_ver_get(unit, port, &chipver)) != RT_ERR_OK)
                {
                    RT_LOG(LOG_MAJOR_ERR, (MOD_HAL | MOD_PHY), "U%u P%u rtl826x get ver failed! ret=0x%X\n", unit, port, ret);
                    return;
                }
                if (PHY_RTL8264_VER_A == chipver)
                    break;

                first_port = _phy_construct_samePhyTypeSmiBusfirstPort_get(unit, port);
                bcast_phyad = UNITMAP(unit)->hwp_macID2PortDescp[first_port]->phy_addr;
                phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MIIM_BCAST_PHYAD, (uint32)bcast_phyad);
                break;
            case RTK_PHYTYPE_RTL8261I:
            case RTK_PHYTYPE_RTL8264I:
            case RTK_PHYTYPE_RTL8251:
            case RTK_PHYTYPE_RTL8254:
            case RTK_PHYTYPE_RTL8251I:
            case RTK_PHYTYPE_RTL8254I:
            case RTK_PHYTYPE_RTL8251L:
            case RTK_PHYTYPE_RTL8254L:
            case RTK_PHYTYPE_RTL8224:
                first_port = _phy_construct_samePhyTypeSmiBusfirstPort_get(unit, port);
                bcast_phyad = UNITMAP(unit)->hwp_macID2PortDescp[first_port]->phy_addr;
                phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MIIM_BCAST_PHYAD, (uint32)bcast_phyad);
                break;
#endif
            default:
                break;
        }
    }
    /*enable broadcast*/
    HWP_PORT_TRAVS_EXCEPT_CPU(unit, port)
    {
        switch (HWP_PHY_MODEL_BY_PORT(unit, port))
        {
#if (defined(PHY_826X_CONSTRUCT_BROADCAST) && PHY_826X_CONSTRUCT_BROADCAST)
            case RTK_PHYTYPE_RTL8261:
            case RTK_PHYTYPE_RTL8264:
                if ((ret = _phy_826x_chip_ver_get(unit, port, &chipver)) != RT_ERR_OK)
                {
                    RT_LOG(LOG_MAJOR_ERR, (MOD_HAL | MOD_PHY), "U%u P%u rtl826x get ver failed! ret=0x%X\n", unit, port, ret);
                    return;
                }
                if (PHY_RTL8264_VER_A == chipver)
                    break;
                phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MIIM_BCAST, 1);
                break;
            case RTK_PHYTYPE_RTL8261I:
            case RTK_PHYTYPE_RTL8264I:
            case RTK_PHYTYPE_RTL8251:
            case RTK_PHYTYPE_RTL8254:
            case RTK_PHYTYPE_RTL8251I:
            case RTK_PHYTYPE_RTL8254I:
            case RTK_PHYTYPE_RTL8251L:
            case RTK_PHYTYPE_RTL8254L:
            case RTK_PHYTYPE_RTL8224:
                phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MIIM_BCAST, 1);
                break;
#endif
            default:
                break;
        }
    }
    /*apply patch and disable broadcast*/
    HWP_PORT_TRAVS_EXCEPT_CPU(unit, port)
    {
        first_port = _phy_construct_samePhyTypeSmiBusfirstPort_get(unit, port);
        if (first_port == port)
        {
            switch (HWP_PHY_MODEL_BY_PORT(unit, port))
            {
#if (defined(PHY_826X_CONSTRUCT_BROADCAST) && PHY_826X_CONSTRUCT_BROADCAST)
                case RTK_PHYTYPE_RTL8261:
                case RTK_PHYTYPE_RTL8264:
                    if ((ret = _phy_826x_chip_ver_get(unit, port, &chipver)) != RT_ERR_OK)
                    {
                        RT_LOG(LOG_MAJOR_ERR, (MOD_HAL | MOD_PHY), "U%u P%u rtl826x get ver failed! ret=0x%X\n", unit, port, ret);
                        return;
                    }
                    if (PHY_RTL8264_VER_A == chipver)
                        break;
                    phy_rtl826x_broadcast_patch(unit, port, 0);
                    phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MIIM_BCAST, 0);
                    break;
                case RTK_PHYTYPE_RTL8261I:
                case RTK_PHYTYPE_RTL8264I:
                case RTK_PHYTYPE_RTL8251:
                case RTK_PHYTYPE_RTL8254:
                case RTK_PHYTYPE_RTL8251I:
                case RTK_PHYTYPE_RTL8254I:
                case RTK_PHYTYPE_RTL8251L:
                case RTK_PHYTYPE_RTL8254L:
                case RTK_PHYTYPE_RTL8224:
                    phy_rtl826xI_broadcast_patch(unit, port, 0);
                    phy_826x_ctrl_set(unit, port, RTK_PHY_CTRL_MIIM_BCAST, 0);
                    break;
#endif
                default:
                    break;
            }
        }
    }
}

void
phy_construct_config_init(uint32 unit)
{
    uint32      i;
    uint8       baseMacId;

    CNSTRT_PRINT("%s()\n",__FUNCTION__);

    /*Broadcast patch procedure*/
    _phy_construct_config_init_broadcast(unit);

    /*Normal patch procedure*/
    HWP_PHY_TRAVS(unit,i)
    {
        baseMacId = HWP_PHY_BASE_MACID_BY_IDX(unit,i);

        switch (HWP_PHY_MODEL_BY_PORT(unit, baseMacId))
        {
          #if defined(CONFIG_SDK_RTL826X)
          case RTK_PHYTYPE_RTL8261:
          case RTK_PHYTYPE_RTL8264:
            rtl826X_config(HWP_PHY_MODEL_BY_PORT(unit, baseMacId), unit, baseMacId);
            break;
          #endif/* end of defined(CONFIG_SDK_RTL826X) */
          #if (defined(CONFIG_SDK_RTL826XI) || defined(CONFIG_SDK_RTL825X) || defined(CONFIG_SDK_RTL825XI) || defined(CONFIG_SDK_RTL825XL) || defined(CONFIG_SDK_RTL8224))
          case RTK_PHYTYPE_RTL8261I:
          case RTK_PHYTYPE_RTL8264I:
          case RTK_PHYTYPE_RTL8251:
          case RTK_PHYTYPE_RTL8254:
          case RTK_PHYTYPE_RTL8251I:
          case RTK_PHYTYPE_RTL8254I:
          case RTK_PHYTYPE_RTL8251L:
          case RTK_PHYTYPE_RTL8254L:
          case RTK_PHYTYPE_RTL8224:
            rtl826XI_config(HWP_PHY_MODEL_BY_PORT(unit, baseMacId), unit, baseMacId);
            break;
          #endif/* end of defined(CONFIG_SDK_RTL826X) */
          #if defined(CONFIG_SDK_RTL8226)
          case RTK_PHYTYPE_RTL8226:
            rtl8226_config(unit, baseMacId);
            break;
          case RTK_PHYTYPE_RTL8226B:
            rtl8226B_config(unit, baseMacId);
            break;
          #endif/* end of defined(CONFIG_SDK_RTL8226) */
          #if defined(CONFIG_SDK_RTL8295R)
          case RTK_PHYTYPE_RTL8295R_C22:
          case RTK_PHYTYPE_RTL8295R:
            rtl8295R_config(unit, baseMacId);
            break;
          #endif
          #if defined(CONFIG_SDK_RTL8214QF)
          case RTK_PHYTYPE_RTL8214QF_NC5:
          case RTK_PHYTYPE_RTL8214QF:
            rtl8214QF_config(unit, baseMacId);
            break;
          #endif /* CONFIG_SDK_RTL8214QF */
          #if (defined(CONFIG_SDK_RTL8218D))
          case RTK_PHYTYPE_RTL8218D_NMP:
          case RTK_PHYTYPE_RTL8218D:
            rtl8218d_config(unit, baseMacId);
            break;
          #endif
          #if (defined(CONFIG_SDK_RTL8218E))
          case RTK_PHYTYPE_RTL8218E:
            rtl8218e_config(unit, baseMacId);
            break;
          #endif
          #if defined(CONFIG_SDK_RTL8214C)
          case RTK_PHYTYPE_RTL8214C:
            rtl8214c_config(unit, baseMacId);
            break;
          #endif  /* CONFIG_SDK_RTL8214C */

          #if (defined(CONFIG_SDK_RTL8208D) || defined(CONFIG_SDK_RTL8208G) || defined(CONFIG_SDK_RTL8208L))
          case RTK_PHYTYPE_RTL8208D:
          case RTK_PHYTYPE_RTL8208G:
          case RTK_PHYTYPE_RTL8208L:
            #if defined(CONFIG_SDK_RTL8390)
                if (HWP_8390_50_FAMILY(unit))
                {
                    rtl8208_rtl8390_config(unit, baseMacId);
                }
                else
            #endif
            #if defined(CONFIG_SDK_RTL8380)
                if (HWP_8380_30_FAMILY(unit))
                {
                    rtl8208_rtl8380_config(unit, baseMacId);
                }
                else
            #endif
                {
                    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId %u no phy config", unit, baseMacId);
                }
            break;
          #endif
          #if (defined(CONFIG_SDK_RTL8218B))
          case RTK_PHYTYPE_RTL8218B:
            rtl8218b_config(unit, baseMacId);
            break;
          case RTK_PHYTYPE_RTL8208L_INT:
            #if defined(CONFIG_SDK_RTL8380)
                if (HWP_8380_30_FAMILY(unit))
                {
                    rtl8218b_rtl8380_config(unit, baseMacId);
                }
            #endif
                {
                    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId %u no phy config", unit, baseMacId);
                }
            break;
          #endif
          #if (defined(CONFIG_SDK_RTL8218FB))
          case RTK_PHYTYPE_RTL8218FB:
            #if defined(CONFIG_SDK_RTL8390)
                if (HWP_8390_50_FAMILY(unit))
                {
                    rtl8218fb_rtl8390_config(unit, baseMacId);
                }
                else
            #endif
            #if defined(CONFIG_SDK_RTL8380)
                if (HWP_8380_30_FAMILY(unit))
                {
                    rtl8218fb_rtl8380_config(unit, baseMacId);
                }
            #endif
                {
                    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId %u no phy config", unit, baseMacId);
                }            break;
          #endif
          #if (defined(CONFIG_SDK_RTL8214FC))
          case RTK_PHYTYPE_RTL8214FC:
            {
            #if defined(CONFIG_SDK_RTL8390)
                if (HWP_8390_50_FAMILY(unit))
                {
                    rtl8214fc_rtl8390_config(unit, baseMacId);
                }
                else
            #endif
            #if defined(CONFIG_SDK_RTL8380)
                if (HWP_8380_30_FAMILY(unit))
                {
                    rtl8214fc_rtl8380_config(unit, baseMacId);
                }
                else
            #endif
            #if defined(CONFIG_SDK_RTL9300)
                if (HWP_9300_FAMILY_ID(unit))
                {
                    rtl8214fc_rtl9300_config(unit, baseMacId);
                }
                else
            #endif
                {
                    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId %u basic config", unit, baseMacId);
                    rtl8214fc_basic_config(unit, baseMacId);
                }
            }
            break;
          #endif
          #if (defined(CONFIG_SDK_RTL8214FB) || defined(CONFIG_SDK_RTL8214B) || defined(CONFIG_SDK_RTL8212B))
          case RTK_PHYTYPE_RTL8214FB:
          case RTK_PHYTYPE_RTL8214B:
          case RTK_PHYTYPE_RTL8212B:
            #if defined(CONFIG_SDK_RTL8390)
                if (HWP_8390_50_FAMILY(unit))
                {
                    rtl8214fb_rtl8390_config(unit, baseMacId);
                }
                else
            #endif
            #if defined(CONFIG_SDK_RTL8380)
                if (HWP_8380_30_FAMILY(unit))
                {
                    rtl8214fb_rtl8380_config(unit, baseMacId);
                }
                else
            #endif
                {
                    RT_LOG(LOG_TRACE, (MOD_HAL|MOD_PORT), "unit %u baseMacId %u no phy config", unit, baseMacId);
                }
          break;
          #endif
          default:
            break;
        }/* end switch */
    } /* end HWP_PHY_TRAVS */
}

void
phy_construct_reset(uint32 unit)
{
    uint32  phy = 0;
    uint32  port = 0;

    /*per CHIP reset*/
    HWP_PHY_TRAVS(unit, phy)
    {
        port = HWP_PHY_BASE_MACID_BY_IDX(unit, phy);
        switch (HWP_PHY_MODEL_BY_PORT(unit, port))
        {
        #if defined(CONFIG_SDK_RTL8218D)
            case RTK_PHYTYPE_RTL8218D_NMP:
            case RTK_PHYTYPE_RTL8218D:
                hal_miim_write(unit, port, 0x400, 30, 8);
                hal_miim_write(unit, port, 0x262, 16, 0x1);
                hal_miim_write(unit, port, 0x400, 30, 0);
                break;
        #endif
        #if defined(CONFIG_SDK_RTL8218E)
            case RTK_PHYTYPE_RTL8218E:
                hal_miim_write(unit, port, 0x0, 30, 0x8);
                hal_miim_write(unit, port, 0x262, 16, 0x1);
                hal_miim_write(unit, port, 0x0, 30, 0x0);
                break;
        #endif
            default:
                break;
        }
    }

    /*per PORT reset*/
    HWP_PORT_TRAVS(unit, port)
    {
        switch (HWP_PHY_MODEL_BY_PORT(unit, port))
        {
            case RTK_PHYTYPE_RTL8264:
            case RTK_PHYTYPE_RTL8261:
            case RTK_PHYTYPE_RTL8261I:
            case RTK_PHYTYPE_RTL8264I:
            case RTK_PHYTYPE_RTL8251:
            case RTK_PHYTYPE_RTL8254:
            case RTK_PHYTYPE_RTL8251I:
            case RTK_PHYTYPE_RTL8254I:
            case RTK_PHYTYPE_RTL8251L:
            case RTK_PHYTYPE_RTL8254L:
            case RTK_PHYTYPE_RTL8224:
                hal_miim_mmd_write(unit, port, 30, 0x145, 0x0001);
                hal_miim_mmd_write(unit, port, 30, 0x145, 0x0000);
                break;
            default:
                break;
        }
    }
    osal_time_mdelay(500);

    return;
}
