--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 518 paths analyzed, 95 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.492ns.
--------------------------------------------------------------------------------
Slack:                  16.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_mode_selector_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.719 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_mode_selector_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y43.SR       net (fanout=19)       2.572   M_reset_cond_out
    SLICE_X6Y43.CLK      Tsrck                 0.423   a[5]
                                                       M_mode_selector_q
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.853ns logic, 2.572ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.B2       net (fanout=1)        0.838   seg/ctr/Result[12]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (1.632ns logic, 1.684ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.691ns logic, 1.603ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  16.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X0Y34.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y32.B3       net (fanout=1)        0.609   seg/ctr/Result[17]
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.815ns logic, 1.458ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  16.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X0Y30.A4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[0]
    SLICE_X0Y30.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.B2       net (fanout=1)        0.838   seg/ctr/Result[12]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.778ns logic, 1.482ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  16.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.238ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X0Y30.A4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[0]
    SLICE_X0Y30.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.837ns logic, 1.401ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  16.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X0Y30.A4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[0]
    SLICE_X0Y30.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X0Y34.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y32.B3       net (fanout=1)        0.609   seg/ctr/Result[17]
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (1.961ns logic, 1.256ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  16.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X0Y30.B5       net (fanout=2)        0.405   seg/ctr/M_ctr_q[1]
    SLICE_X0Y30.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.B2       net (fanout=1)        0.838   seg/ctr/Result[12]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (1.787ns logic, 1.384ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  16.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X0Y30.B5       net (fanout=2)        0.405   seg/ctr/M_ctr_q[1]
    SLICE_X0Y30.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.846ns logic, 1.303ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  16.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X1Y32.D3       net (fanout=2)        1.100   seg/ctr/M_ctr_q[6]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y31.D2       net (fanout=18)       0.988   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y31.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (1.062ns logic, 2.088ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.BQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X0Y30.B5       net (fanout=2)        0.405   seg/ctr/M_ctr_q[1]
    SLICE_X0Y30.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X0Y34.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y32.B3       net (fanout=1)        0.609   seg/ctr/Result[17]
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (1.970ns logic, 1.158ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  16.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X1Y32.D3       net (fanout=2)        1.100   seg/ctr/M_ctr_q[6]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X0Y29.B1       net (fanout=18)       1.014   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X0Y29.CLK      Tas                   0.339   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.028ns logic, 2.114ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X1Y32.D3       net (fanout=2)        1.100   seg/ctr/M_ctr_q[6]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y32.B1       net (fanout=18)       0.952   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.062ns logic, 2.052ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.BMUX     Tcinb                 0.310   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.C1       net (fanout=1)        0.544   seg/ctr/Result[13]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.722ns logic, 1.390ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  16.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X0Y34.AMUX     Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y32.A4       net (fanout=1)        0.537   seg/ctr/Result[16]
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.725ns logic, 1.386ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  16.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.122ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X1Y32.D3       net (fanout=2)        1.100   seg/ctr/M_ctr_q[6]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X0Y29.D4       net (fanout=18)       0.994   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X0Y29.CLK      Tas                   0.339   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.028ns logic, 2.094ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X0Y31.B4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[5]
    SLICE_X0Y31.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.B2       net (fanout=1)        0.838   seg/ctr/Result[12]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.599ns logic, 1.479ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X0Y31.B4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[5]
    SLICE_X0Y31.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.658ns logic, 1.398ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  16.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X0Y30.A4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[0]
    SLICE_X0Y30.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.BMUX     Tcinb                 0.310   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.C1       net (fanout=1)        0.544   seg/ctr/Result[13]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.868ns logic, 1.188ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  16.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.732 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.AQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X0Y30.A4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[0]
    SLICE_X0Y30.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X0Y34.AMUX     Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y32.A4       net (fanout=1)        0.537   seg/ctr/Result[16]
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.871ns logic, 1.184ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  16.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_12 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_12 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y33.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12
    SLICE_X0Y29.C2       net (fanout=2)        1.179   seg/ctr/M_ctr_q[12]
    SLICE_X0Y29.C        Tilo                  0.255   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X1Y32.C4       net (fanout=18)       0.829   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.058ns logic, 2.008ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_12 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_12 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y33.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12
    SLICE_X0Y29.C2       net (fanout=2)        1.179   seg/ctr/M_ctr_q[12]
    SLICE_X0Y29.C        Tilo                  0.255   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X1Y33.A4       net (fanout=18)       0.829   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.058ns logic, 2.008ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X0Y31.B4       net (fanout=2)        0.503   seg/ctr/M_ctr_q[5]
    SLICE_X0Y31.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X0Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X0Y34.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X1Y32.B3       net (fanout=1)        0.609   seg/ctr/Result[17]
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.782ns logic, 1.253ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  16.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.BMUX     Tcinb                 0.310   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X1Y31.C4       net (fanout=1)        0.566   seg/ctr/Result[9]
    SLICE_X1Y31.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (1.629ns logic, 1.409ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.525   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X0Y30.C2       net (fanout=2)        0.705   seg/ctr/M_ctr_q[2]
    SLICE_X0Y30.COUT     Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X0Y31.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X0Y31.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X1Y31.B3       net (fanout=1)        0.654   seg/ctr/Result[8]
    SLICE_X1Y31.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (1.539ns logic, 1.497ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  16.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.007ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X0Y31.A5       net (fanout=2)        0.441   seg/ctr/M_ctr_q[4]
    SLICE_X0Y31.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.B2       net (fanout=1)        0.838   seg/ctr/Result[12]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (1.590ns logic, 1.417ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X1Y32.D1       net (fanout=2)        0.968   seg/ctr/M_ctr_q[7]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X0Y29.B1       net (fanout=18)       1.014   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X0Y29.CLK      Tas                   0.339   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (1.028ns logic, 1.982ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X1Y32.D1       net (fanout=2)        0.968   seg/ctr/M_ctr_q[7]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y31.D2       net (fanout=18)       0.988   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y31.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.062ns logic, 1.956ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.732 - 0.761)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X0Y31.A5       net (fanout=2)        0.441   seg/ctr/M_ctr_q[4]
    SLICE_X0Y31.COUT     Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X0Y32.CIN      net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X0Y32.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X0Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X0Y33.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X1Y33.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X1Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (1.649ns logic, 1.336ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  16.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.732 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X1Y32.D1       net (fanout=2)        0.968   seg/ctr/M_ctr_q[7]
    SLICE_X1Y32.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y32.B1       net (fanout=18)       0.952   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X1Y32.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.062ns logic, 1.920ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: a[5]/SR
  Logical resource: M_mode_selector_q/SR
  Location pin: SLICE_X6Y43.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: a[5]/CLK
  Logical resource: M_mode_selector_q/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X1Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X1Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X1Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X1Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X1Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X1Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X1Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X1Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X1Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X1Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X1Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X1Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X1Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X1Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X1Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.492|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 518 paths, 0 nets, and 143 connections

Design statistics:
   Minimum period:   3.492ns{1}   (Maximum frequency: 286.369MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 23:36:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



