{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 12:11:29 2020 " "Info: Processing started: Sun Jul 19 12:11:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg:inst54\|lpm_ff:lpm_ff_component\|dffs\[17\] WBR\[4\] clock 8.579 ns register " "Info: tsu for register \"reg:inst54\|lpm_ff:lpm_ff_component\|dffs\[17\]\" (data pin = \"WBR\[4\]\", clock pin = \"clock\") is 8.579 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.973 ns + Longest pin register " "Info: + Longest pin to register delay is 10.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns WBR\[4\] 1 PIN PIN_J6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J6; Fanout = 2; PIN Node = 'WBR\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { WBR[4] } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 552 568 736 568 "WBR\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.860 ns) + CELL(0.346 ns) 6.006 ns decoder:inst66\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode287w\[2\]~0 2 COMB LCCOMB_X15_Y10_N18 16 " "Info: 2: + IC(4.860 ns) + CELL(0.346 ns) = 6.006 ns; Loc. = LCCOMB_X15_Y10_N18; Fanout = 16; COMB Node = 'decoder:inst66\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode287w\[2\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { WBR[4] decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode287w[2]~0 } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/decode_ktf.tdf" 52 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.346 ns) 6.668 ns decoder:inst66\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode317w\[3\] 3 COMB LCCOMB_X15_Y10_N12 32 " "Info: 3: + IC(0.316 ns) + CELL(0.346 ns) = 6.668 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 32; COMB Node = 'decoder:inst66\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode317w\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode287w[2]~0 decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/decode_ktf.tdf" 55 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.559 ns) + CELL(0.746 ns) 10.973 ns reg:inst54\|lpm_ff:lpm_ff_component\|dffs\[17\] 4 REG LCFF_X26_Y15_N5 2 " "Info: 4: + IC(3.559 ns) + CELL(0.746 ns) = 10.973 ns; Loc. = LCFF_X26_Y15_N5; Fanout = 2; REG Node = 'reg:inst54\|lpm_ff:lpm_ff_component\|dffs\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3] reg:inst54|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.238 ns ( 20.40 % ) " "Info: Total cell delay = 2.238 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.735 ns ( 79.60 % ) " "Info: Total interconnect delay = 8.735 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.973 ns" { WBR[4] decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode287w[2]~0 decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3] reg:inst54|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.973 ns" { WBR[4] {} WBR[4]~combout {} decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode287w[2]~0 {} decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3] {} reg:inst54|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.000ns 4.860ns 0.316ns 3.559ns } { 0.000ns 0.800ns 0.346ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns reg:inst54\|lpm_ff:lpm_ff_component\|dffs\[17\] 3 REG LCFF_X26_Y15_N5 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y15_N5; Fanout = 2; REG Node = 'reg:inst54\|lpm_ff:lpm_ff_component\|dffs\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl reg:inst54|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl reg:inst54|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst54|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.973 ns" { WBR[4] decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode287w[2]~0 decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3] reg:inst54|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.973 ns" { WBR[4] {} WBR[4]~combout {} decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode287w[2]~0 {} decoder:inst66|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3] {} reg:inst54|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.000ns 4.860ns 0.316ns 3.559ns } { 0.000ns 0.800ns 0.346ns 0.346ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl reg:inst54|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst54|lpm_ff:lpm_ff_component|dffs[17] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_out2\[28\] reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\] 10.369 ns register " "Info: tco from clock \"clock\" to destination pin \"data_out2\[28\]\" through register \"reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\]\" is 10.369 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.470 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\] 3 REG LCFF_X19_Y13_N5 2 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.805 ns + Longest register pin " "Info: + Longest register to pin delay is 7.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\] 1 REG LCFF_X19_Y13_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N5; Fanout = 2; REG Node = 'reg:inst3\|lpm_ff:lpm_ff_component\|dffs\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.272 ns) 0.834 ns reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~10 2 COMB LCCOMB_X17_Y13_N28 1 " "Info: 2: + IC(0.562 ns) + CELL(0.272 ns) = 0.834 ns; Loc. = LCCOMB_X17_Y13_N28; Fanout = 1; COMB Node = 'reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/mux_2rc.tdf" 1009 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.357 ns) 2.247 ns reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~11 3 COMB LCCOMB_X23_Y16_N14 1 " "Info: 3: + IC(1.056 ns) + CELL(0.357 ns) = 2.247 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/mux_2rc.tdf" 1009 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.228 ns) 3.500 ns reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~12 4 COMB LCCOMB_X18_Y13_N6 1 " "Info: 4: + IC(1.025 ns) + CELL(0.228 ns) = 3.500 ns; Loc. = LCCOMB_X18_Y13_N6; Fanout = 1; COMB Node = 'reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/mux_2rc.tdf" 1009 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(2.124 ns) 7.805 ns data_out2\[28\] 5 PIN PIN_R6 0 " "Info: 5: + IC(2.181 ns) + CELL(2.124 ns) = 7.805 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'data_out2\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 data_out2[28] } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 336 624 800 352 "data_out2\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.981 ns ( 38.19 % ) " "Info: Total cell delay = 2.981 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.824 ns ( 61.81 % ) " "Info: Total interconnect delay = 4.824 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 data_out2[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 {} data_out2[28] {} } { 0.000ns 0.562ns 1.056ns 1.025ns 2.181ns } { 0.000ns 0.272ns 0.357ns 0.228ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock clock~clkctrl reg:inst3|lpm_ff:lpm_ff_component|dffs[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.805 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 data_out2[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.805 ns" { reg:inst3|lpm_ff:lpm_ff_component|dffs[28] {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 {} data_out2[28] {} } { 0.000ns 0.562ns 1.056ns 1.025ns 2.181ns } { 0.000ns 0.272ns 0.357ns 0.228ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RS2\[1\] data_out2\[28\] 13.357 ns Longest " "Info: Longest tpd from source pin \"RS2\[1\]\" to destination pin \"data_out2\[28\]\" is 13.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns RS2\[1\] 1 PIN PIN_G12 160 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 160; PIN Node = 'RS2\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2[1] } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 256 400 568 272 "RS2\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.307 ns) + CELL(0.272 ns) 6.386 ns reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~10 2 COMB LCCOMB_X17_Y13_N28 1 " "Info: 2: + IC(5.307 ns) + CELL(0.272 ns) = 6.386 ns; Loc. = LCCOMB_X17_Y13_N28; Fanout = 1; COMB Node = 'reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.579 ns" { RS2[1] reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/mux_2rc.tdf" 1009 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.357 ns) 7.799 ns reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~11 3 COMB LCCOMB_X23_Y16_N14 1 " "Info: 3: + IC(1.056 ns) + CELL(0.357 ns) = 7.799 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 1; COMB Node = 'reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/mux_2rc.tdf" 1009 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.228 ns) 9.052 ns reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~12 4 COMB LCCOMB_X18_Y13_N6 1 " "Info: 4: + IC(1.025 ns) + CELL(0.228 ns) = 9.052 ns; Loc. = LCCOMB_X18_Y13_N6; Fanout = 1; COMB Node = 'reg_selector:inst100\|lpm_mux:lpm_mux_component\|mux_2rc:auto_generated\|l5_w28_n0_mux_dataout~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/db/mux_2rc.tdf" 1009 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(2.124 ns) 13.357 ns data_out2\[28\] 5 PIN PIN_R6 0 " "Info: 5: + IC(2.181 ns) + CELL(2.124 ns) = 13.357 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'data_out2\[28\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 data_out2[28] } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 336 624 800 352 "data_out2\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.788 ns ( 28.36 % ) " "Info: Total cell delay = 3.788 ns ( 28.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.569 ns ( 71.64 % ) " "Info: Total interconnect delay = 9.569 ns ( 71.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.357 ns" { RS2[1] reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 data_out2[28] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.357 ns" { RS2[1] {} RS2[1]~combout {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~10 {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~11 {} reg_selector:inst100|lpm_mux:lpm_mux_component|mux_2rc:auto_generated|l5_w28_n0_mux_dataout~12 {} data_out2[28] {} } { 0.000ns 0.000ns 5.307ns 1.056ns 1.025ns 2.181ns } { 0.000ns 0.807ns 0.272ns 0.357ns 0.228ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:inst62\|lpm_ff:lpm_ff_component\|dffs\[22\] data_in\[22\] clock -0.033 ns register " "Info: th for register \"reg:inst62\|lpm_ff:lpm_ff_component\|dffs\[22\]\" (data pin = \"data_in\[22\]\", clock pin = \"clock\") is -0.033 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1024 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1024; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 656 544 712 672 "clock" "" } { -304 1376 1409 -288 "clock" "" } { -152 1376 1409 -136 "clock" "" } { -8 1384 1417 8 "clock" "" } { 144 1384 1417 160 "clock" "" } { -296 1864 1897 -280 "clock" "" } { -144 1864 1897 -128 "clock" "" } { 0 1872 1905 16 "clock" "" } { 152 1872 1905 168 "clock" "" } { -288 2352 2385 -272 "clock" "" } { -136 2352 2385 -120 "clock" "" } { 8 2360 2393 24 "clock" "" } { 160 2360 2393 176 "clock" "" } { -280 2840 2873 -264 "clock" "" } { -128 2840 2873 -112 "clock" "" } { 16 2848 2881 32 "clock" "" } { 168 2848 2881 184 "clock" "" } { 304 1400 1433 320 "clock" "" } { 456 1400 1433 472 "clock" "" } { 600 1408 1441 616 "clock" "" } { 752 1408 1441 768 "clock" "" } { 312 1888 1921 328 "clock" "" } { 464 1888 1921 480 "clock" "" } { 608 1896 1929 624 "clock" "" } { 760 1896 1929 776 "clock" "" } { 320 2376 2409 336 "clock" "" } { 472 2376 2409 488 "clock" "" } { 616 2384 2417 632 "clock" "" } { 768 2384 2417 784 "clock" "" } { 328 2864 2897 344 "clock" "" } { 480 2864 2897 496 "clock" "" } { 624 2872 2905 640 "clock" "" } { 776 2872 2905 792 "clock" "" } { 664 712 768 676 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns reg:inst62\|lpm_ff:lpm_ff_component\|dffs\[22\] 3 REG LCFF_X18_Y11_N29 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y11_N29; Fanout = 2; REG Node = 'reg:inst62\|lpm_ff:lpm_ff_component\|dffs\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clock~clkctrl reg:inst62|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl reg:inst62|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst62|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns data_in\[22\] 1 PIN PIN_Y10 32 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 32; PIN Node = 'data_in\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[22] } "NODE_NAME" } } { "Register_File.bdf" "" { Schematic "C:/Users/Masih/Desktop/fix/FF_E_Hajabdolla-fix/CAP/Register_File.bdf" { { 624 544 712 640 "data_in\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.309 ns) 2.649 ns reg:inst62\|lpm_ff:lpm_ff_component\|dffs\[22\] 2 REG LCFF_X18_Y11_N29 2 " "Info: 2: + IC(1.541 ns) + CELL(0.309 ns) = 2.649 ns; Loc. = LCFF_X18_Y11_N29; Fanout = 2; REG Node = 'reg:inst62\|lpm_ff:lpm_ff_component\|dffs\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { data_in[22] reg:inst62|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 41.83 % ) " "Info: Total cell delay = 1.108 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.541 ns ( 58.17 % ) " "Info: Total interconnect delay = 1.541 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { data_in[22] reg:inst62|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { data_in[22] {} data_in[22]~combout {} reg:inst62|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 1.541ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clock clock~clkctrl reg:inst62|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clock {} clock~combout {} clock~clkctrl {} reg:inst62|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { data_in[22] reg:inst62|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { data_in[22] {} data_in[22]~combout {} reg:inst62|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 1.541ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 12:11:30 2020 " "Info: Processing ended: Sun Jul 19 12:11:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
