
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: /usr/local/diamond/3.12/synpbase
OS: Arch Linux
Hostname: Surchlinux
max virtual memory: unlimited (bytes)
max user processes: 31420
max stack size: unlimited (bytes)


Implementation : impl1
Synopsys HDL compiler and linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:23:04, @3930113

Modified Files: 7
FID:  path (prevtimestamp, timestamp)
0        /home/cody/Project/FPGA-ADC/oscilloscope/LED_Blink.v (N/A, 2022-02-19 23:07:08)
1        /usr/local/diamond/3.12/synpbase/lib/lucent/machxo2.v (N/A, 2022-01-25 13:21:33)
2        /usr/local/diamond/3.12/synpbase/lib/lucent/pmi_def.v (N/A, 2022-01-25 13:21:33)
3        /usr/local/diamond/3.12/synpbase/lib/vlog/hypermods.v (N/A, 2022-01-25 13:21:33)
4        /usr/local/diamond/3.12/synpbase/lib/vlog/scemi_objects.v (N/A, 2022-01-25 13:21:33)
5        /usr/local/diamond/3.12/synpbase/lib/vlog/scemi_pipes.svh (N/A, 2022-01-25 13:21:33)
6        /usr/local/diamond/3.12/synpbase/lib/vlog/umr_capim.v (N/A, 2022-01-25 13:21:33)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
0        work.template.verilog may have changed because the following files changed:
                        /home/cody/Project/FPGA-ADC/oscilloscope/LED_Blink.v (N/A, 2022-02-19 23:07:08) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
