Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 11:36:58 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (126)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (870)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (126)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (870)
--------------------------------------------------
 There are 870 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.736    -4612.220                   2580                 5215        0.055        0.000                      0                 5215        4.500        0.000                       0                  5229  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.736    -4612.220                   2580                 5215        0.055        0.000                      0                 5215        4.500        0.000                       0                  5229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2580  Failing Endpoints,  Worst Slack       -2.736ns,  Total Violation    -4612.220ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[108][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.508ns  (logic 6.600ns (52.768%)  route 5.908ns (47.232%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.769 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=52, routed)          1.181    15.950    U_sobel_heeju/g_filter_blue[2]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.303    16.253 r  U_sobel_heeju/line_buffer_1[64][2]_i_1/O
                         net (fo=64, routed)          1.361    17.614    U_sobel_heeju/line_buffer_1[64][2]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[108][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.431    14.772    U_sobel_heeju/CLK
    SLICE_X52Y79         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[108][2]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)       -0.045    14.878    U_sobel_heeju/line_buffer_1_reg[108][2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[194][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.445ns  (logic 6.527ns (52.445%)  route 5.918ns (47.555%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=3 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.245 r  U_grayscale/gray_carry__1/O[1]
                         net (fo=1, routed)           0.667    13.911    U_grayscale/C__1[9]
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.214 r  U_grayscale/gray__29_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.214    U_grayscale/gray__29_carry__1_i_3_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.761 r  U_grayscale/gray__29_carry__1/O[2]
                         net (fo=23, routed)          1.349    16.111    U_sobel_heeju/g_filter_blue[3]
    SLICE_X44Y77         LUT4 (Prop_lut4_I2_O)        0.302    16.413 r  U_sobel_heeju/line_buffer_1[192][3]_i_2/O
                         net (fo=40, routed)          1.139    17.552    U_sobel_heeju/line_buffer_1[192][3]_i_2_n_0
    SLICE_X48Y71         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[194][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.429    14.770    U_sobel_heeju/CLK
    SLICE_X48Y71         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[194][3]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)       -0.058    14.863    U_sobel_heeju/line_buffer_1_reg[194][3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -17.552    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[628][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.403ns  (logic 6.619ns (53.364%)  route 5.784ns (46.636%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.582     5.103    U_Frame_Buffer/CLK
    RAMB36_X1Y15         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.975 r  U_Frame_Buffer/mem_reg_0_15/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.041    U_Frame_Buffer/mem_reg_0_15_n_1
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.466 f  U_Frame_Buffer/mem_reg_1_15/DOBDO[0]
                         net (fo=3, routed)           1.181     9.647    U_Frame_Buffer/mem_reg_1_15_n_67
    SLICE_X40Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.771 r  U_Frame_Buffer/red_port_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           0.982    10.753    U_Frame_Buffer/mem_reg_1_15_2[0]
    SLICE_X41Y67         LUT4 (Prop_lut4_I3_O)        0.124    10.877 r  U_Frame_Buffer/gray1__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.877    U_grayscale/gray_carry_i_2_1[1]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.427 r  U_grayscale/gray1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.427    U_grayscale/gray1__0_carry_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.761 r  U_grayscale/gray1__0_carry__0/O[1]
                         net (fo=1, routed)           0.420    12.181    U_grayscale/gray1__0_carry__0_n_6
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.303    12.484 r  U_grayscale/gray_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.484    U_grayscale/gray_carry__0_i_1_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.885 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.885    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.219 r  U_grayscale/gray_carry__1/O[1]
                         net (fo=1, routed)           0.667    13.886    U_grayscale/C__1[9]
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.303    14.189 r  U_grayscale/gray__29_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.189    U_grayscale/gray__29_carry__1_i_3_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.736 r  U_grayscale/gray__29_carry__1/O[2]
                         net (fo=23, routed)          1.218    15.953    U_sobel_heeju/g_filter_blue[3]
    SLICE_X36Y75         LUT4 (Prop_lut4_I2_O)        0.302    16.255 r  U_sobel_heeju/line_buffer_1[576][3]_i_2/O
                         net (fo=64, routed)          1.251    17.507    U_sobel_heeju/line_buffer_1[576][3]_i_2_n_0
    SLICE_X29Y81         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[628][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.427    14.768    U_sobel_heeju/CLK
    SLICE_X29Y81         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[628][3]/C
                         clock pessimism              0.187    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X29Y81         FDRE (Setup_fdre_C_D)       -0.081    14.838    U_sobel_heeju/line_buffer_1_reg[628][3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.507    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.630ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[85][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 6.600ns (53.378%)  route 5.765ns (46.622%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.769 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=52, routed)          1.181    15.950    U_sobel_heeju/g_filter_blue[2]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.303    16.253 r  U_sobel_heeju/line_buffer_1[64][2]_i_1/O
                         net (fo=64, routed)          1.218    17.471    U_sobel_heeju/line_buffer_1[64][2]_i_1_n_0
    SLICE_X51Y78         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[85][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.430    14.771    U_sobel_heeju/CLK
    SLICE_X51Y78         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[85][2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X51Y78         FDRE (Setup_fdre_C_D)       -0.081    14.841    U_sobel_heeju/line_buffer_1_reg[85][2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -17.471    
  -------------------------------------------------------------------
                         slack                                 -2.630    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[81][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 6.600ns (53.401%)  route 5.759ns (46.599%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.769 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=52, routed)          1.181    15.950    U_sobel_heeju/g_filter_blue[2]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.303    16.253 r  U_sobel_heeju/line_buffer_1[64][2]_i_1/O
                         net (fo=64, routed)          1.213    17.466    U_sobel_heeju/line_buffer_1[64][2]_i_1_n_0
    SLICE_X47Y83         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[81][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.431    14.772    U_sobel_heeju/CLK
    SLICE_X47Y83         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[81][2]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.081    14.842    U_sobel_heeju/line_buffer_1_reg[81][2]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -17.466    
  -------------------------------------------------------------------
                         slack                                 -2.624    

Slack (VIOLATED) :        -2.616ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[334][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 6.484ns (52.454%)  route 5.877ns (47.546%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 RAMB36E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.657 r  U_grayscale/gray__29_carry__1/O[0]
                         net (fo=63, routed)          1.441    16.098    U_sobel_heeju/g_filter_blue[1]
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.299    16.397 r  U_sobel_heeju/line_buffer_1[320][3]_i_2/O
                         net (fo=64, routed)          1.071    17.468    U_sobel_heeju/line_buffer_1[320][3]_i_2_n_0
    SLICE_X49Y54         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[334][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.441    14.782    U_sobel_heeju/CLK
    SLICE_X49Y54         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[334][3]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)       -0.081    14.852    U_sobel_heeju/line_buffer_1_reg[334][3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                 -2.616    

Slack (VIOLATED) :        -2.611ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[102][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 6.600ns (53.457%)  route 5.746ns (46.543%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.769 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=52, routed)          1.181    15.950    U_sobel_heeju/g_filter_blue[2]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.303    16.253 r  U_sobel_heeju/line_buffer_1[64][2]_i_1/O
                         net (fo=64, routed)          1.199    17.453    U_sobel_heeju/line_buffer_1[64][2]_i_1_n_0
    SLICE_X48Y79         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[102][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.430    14.771    U_sobel_heeju/CLK
    SLICE_X48Y79         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[102][2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X48Y79         FDRE (Setup_fdre_C_D)       -0.081    14.841    U_sobel_heeju/line_buffer_1_reg[102][2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 -2.611    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[94][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.345ns  (logic 6.600ns (53.465%)  route 5.745ns (46.535%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.769 r  U_grayscale/gray__29_carry__1/O[1]
                         net (fo=52, routed)          1.181    15.950    U_sobel_heeju/g_filter_blue[2]
    SLICE_X43Y74         LUT3 (Prop_lut3_I1_O)        0.303    16.253 r  U_sobel_heeju/line_buffer_1[64][2]_i_1/O
                         net (fo=64, routed)          1.198    17.451    U_sobel_heeju/line_buffer_1[64][2]_i_1_n_0
    SLICE_X49Y80         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[94][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.430    14.771    U_sobel_heeju/CLK
    SLICE_X49Y80         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[94][2]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)       -0.081    14.841    U_sobel_heeju/line_buffer_1_reg[94][2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -17.451    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.604ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[323][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.350ns  (logic 6.484ns (52.501%)  route 5.866ns (47.499%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 RAMB36E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.657 r  U_grayscale/gray__29_carry__1/O[0]
                         net (fo=63, routed)          1.441    16.098    U_sobel_heeju/g_filter_blue[1]
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.299    16.397 r  U_sobel_heeju/line_buffer_1[320][3]_i_2/O
                         net (fo=64, routed)          1.060    17.457    U_sobel_heeju/line_buffer_1[320][3]_i_2_n_0
    SLICE_X49Y55         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[323][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.441    14.782    U_sobel_heeju/CLK
    SLICE_X49Y55         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[323][3]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)       -0.081    14.852    U_sobel_heeju/line_buffer_1_reg[323][3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -17.457    
  -------------------------------------------------------------------
                         slack                                 -2.604    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/line_buffer_1_reg[364][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.343ns  (logic 6.484ns (52.532%)  route 5.859ns (47.468%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=3 RAMB36E1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.585     5.106    U_Frame_Buffer/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.978 r  U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.044    U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.469 r  U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=4, routed)           0.728     9.197    U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X14Y75         LUT4 (Prop_lut4_I3_O)        0.124     9.321 r  U_Frame_Buffer/gray0__0_carry_i_8/O
                         net (fo=1, routed)           1.232    10.552    U_Frame_Buffer/rData[3]
    SLICE_X37Y66         LUT4 (Prop_lut4_I1_O)        0.124    10.676 r  U_Frame_Buffer/gray0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.676    U_grayscale/gray_carry_0[1]
    SLICE_X37Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.316 r  U_grayscale/gray0__0_carry/O[3]
                         net (fo=2, routed)           0.738    12.055    U_grayscale/gray0[5]
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.306    12.361 r  U_grayscale/gray_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.361    U_grayscale/gray_carry__0_i_3_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.911 r  U_grayscale/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.911    U_grayscale/gray_carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  U_grayscale/gray_carry__1/O[0]
                         net (fo=1, routed)           0.602    13.735    U_grayscale/C__1[8]
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299    14.034 r  U_grayscale/gray__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.034    U_grayscale/gray__29_carry__0_i_1_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.435 r  U_grayscale/gray__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.435    U_grayscale/gray__29_carry__0_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.657 r  U_grayscale/gray__29_carry__1/O[0]
                         net (fo=63, routed)          1.441    16.098    U_sobel_heeju/g_filter_blue[1]
    SLICE_X41Y59         LUT4 (Prop_lut4_I1_O)        0.299    16.397 r  U_sobel_heeju/line_buffer_1[320][3]_i_2/O
                         net (fo=64, routed)          1.052    17.449    U_sobel_heeju/line_buffer_1[320][3]_i_2_n_0
    SLICE_X43Y53         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[364][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        1.437    14.778    U_sobel_heeju/CLK
    SLICE_X43Y53         FDRE                                         r  U_sobel_heeju/line_buffer_1_reg[364][3]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)       -0.081    14.848    U_sobel_heeju/line_buffer_1_reg[364][3]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -17.449    
  -------------------------------------------------------------------
                         slack                                 -2.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.910%)  route 0.174ns (41.090%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X36Y49         FDRE                                         r  U_sobel_heeju/p32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p32_reg[2]/Q
                         net (fo=3, routed)           0.174     1.762    U_sobel_heeju/gy3[3]
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  U_sobel_heeju/gy[3]_i_5/O
                         net (fo=1, routed)           0.000     1.807    U_sobel_heeju/gy[3]_i_5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.870 r  U_sobel_heeju/gy_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    U_sobel_heeju/gy0[3]
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.832     1.959    U_sobel_heeju/CLK
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[3]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.815    U_sobel_heeju/gy_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.821%)  route 0.195ns (43.179%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X36Y48         FDRE                                         r  U_sobel_heeju/p11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p11_reg[0]/Q
                         net (fo=6, routed)           0.195     1.783    U_sobel_heeju/p11[0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  U_sobel_heeju/gy[3]_i_8/O
                         net (fo=1, routed)           0.000     1.828    U_sobel_heeju/gy[3]_i_8_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  U_sobel_heeju/gy_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    U_sobel_heeju/gy0[0]
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.832     1.959    U_sobel_heeju/CLK
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.815    U_sobel_heeju/gy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_sobel_heeju/valid_pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/valid_pipeline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.189ns (39.379%)  route 0.291ns (60.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.561     1.444    U_sobel_heeju/CLK
    SLICE_X28Y55         FDRE                                         r  U_sobel_heeju/valid_pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_sobel_heeju/valid_pipeline_reg[1]/Q
                         net (fo=1, routed)           0.291     1.876    U_sobel_heeju/valid_pipeline_reg_n_0_[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.048     1.924 r  U_sobel_heeju/valid_pipeline[2]_i_1/O
                         net (fo=1, routed)           0.000     1.924    U_sobel_heeju/valid_pipeline[2]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  U_sobel_heeju/valid_pipeline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.833     1.960    U_sobel_heeju/CLK
    SLICE_X31Y49         FDRE                                         r  U_sobel_heeju/valid_pipeline_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.823    U_sobel_heeju/valid_pipeline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_sobel_heeju/gx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/mag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.358ns (74.739%)  route 0.121ns (25.261%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X32Y49         FDRE                                         r  U_sobel_heeju/gx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/gx_reg[10]/Q
                         net (fo=15, routed)          0.120     1.708    U_sobel_heeju/p_3_in
    SLICE_X33Y49         LUT4 (Prop_lut4_I3_O)        0.049     1.757 r  U_sobel_heeju/mag[7]_i_2/O
                         net (fo=1, routed)           0.000     1.757    U_sobel_heeju/mag[7]_i_2_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.849 r  U_sobel_heeju/mag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.850    U_sobel_heeju/mag_reg[7]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.926 r  U_sobel_heeju/mag_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.926    U_sobel_heeju/p_0_in1_in[8]
    SLICE_X33Y50         FDRE                                         r  U_sobel_heeju/mag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.830     1.958    U_sobel_heeju/CLK
    SLICE_X33Y50         FDRE                                         r  U_sobel_heeju/mag_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.100     1.814    U_sobel_heeju/mag_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.292ns (60.016%)  route 0.195ns (39.984%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X36Y48         FDRE                                         r  U_sobel_heeju/p11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p11_reg[0]/Q
                         net (fo=6, routed)           0.195     1.783    U_sobel_heeju/p11[0]
    SLICE_X35Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  U_sobel_heeju/gy[3]_i_8/O
                         net (fo=1, routed)           0.000     1.828    U_sobel_heeju/gy[3]_i_8_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.934 r  U_sobel_heeju/gy_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.934    U_sobel_heeju/gy0[1]
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.832     1.959    U_sobel_heeju/CLK
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.815    U_sobel_heeju/gy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p23_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.251ns (50.411%)  route 0.247ns (49.589%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.562     1.445    U_sobel_heeju/CLK
    SLICE_X32Y50         FDRE                                         r  U_sobel_heeju/p23_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U_sobel_heeju/p23_reg[0]/Q
                         net (fo=3, routed)           0.247     1.833    U_sobel_heeju/gx3[1]
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.878 r  U_sobel_heeju/gx[3]_i_7/O
                         net (fo=1, routed)           0.000     1.878    U_sobel_heeju/gx[3]_i_7_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.943 r  U_sobel_heeju/gx_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    U_sobel_heeju/gx0[1]
    SLICE_X32Y48         FDRE                                         r  U_sobel_heeju/gx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.833     1.960    U_sobel_heeju/CLK
    SLICE_X32Y48         FDRE                                         r  U_sobel_heeju/gx_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.105     1.821    U_sobel_heeju/gx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.252ns (50.721%)  route 0.245ns (49.279%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X37Y48         FDRE                                         r  U_sobel_heeju/p32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p32_reg[1]/Q
                         net (fo=4, routed)           0.245     1.833    U_sobel_heeju/gy3[2]
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  U_sobel_heeju/gy[3]_i_6/O
                         net (fo=1, routed)           0.000     1.878    U_sobel_heeju/gy[3]_i_6_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.944 r  U_sobel_heeju/gy_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.944    U_sobel_heeju/gy0[2]
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.832     1.959    U_sobel_heeju/CLK
    SLICE_X35Y48         FDRE                                         r  U_sobel_heeju/gy_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.815    U_sobel_heeju/gy_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.251ns (48.410%)  route 0.267ns (51.590%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X37Y48         FDRE                                         r  U_sobel_heeju/p12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p12_reg[3]/Q
                         net (fo=3, routed)           0.267     1.856    U_sobel_heeju/p12[3]
    SLICE_X35Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.901 r  U_sobel_heeju/gy[10]_i_5/O
                         net (fo=1, routed)           0.000     1.901    U_sobel_heeju/gy[10]_i_5_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.966 r  U_sobel_heeju/gy_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    U_sobel_heeju/gy0[5]
    SLICE_X35Y49         FDRE                                         r  U_sobel_heeju/gy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.832     1.959    U_sobel_heeju/CLK
    SLICE_X35Y49         FDRE                                         r  U_sobel_heeju/gy_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.815    U_sobel_heeju/gy_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p32_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gy_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.148%)  route 0.174ns (32.852%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X36Y49         FDRE                                         r  U_sobel_heeju/p32_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p32_reg[2]/Q
                         net (fo=3, routed)           0.174     1.762    U_sobel_heeju/gy3[3]
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  U_sobel_heeju/gy[3]_i_5/O
                         net (fo=1, routed)           0.000     1.807    U_sobel_heeju/gy[3]_i_5_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.922 r  U_sobel_heeju/gy_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.922    U_sobel_heeju/gy_reg[3]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  U_sobel_heeju/gy_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    U_sobel_heeju/gy0[4]
    SLICE_X35Y49         FDRE                                         r  U_sobel_heeju/gy_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.832     1.959    U_sobel_heeju/CLK
    SLICE_X35Y49         FDRE                                         r  U_sobel_heeju/gy_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.815    U_sobel_heeju/gy_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_sobel_heeju/p31_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_heeju/gx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.252ns (47.419%)  route 0.279ns (52.581%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.564     1.447    U_sobel_heeju/CLK
    SLICE_X36Y49         FDRE                                         r  U_sobel_heeju/p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  U_sobel_heeju/p31_reg[2]/Q
                         net (fo=7, routed)           0.279     1.868    U_sobel_heeju/p31[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  U_sobel_heeju/gx[3]_i_6/O
                         net (fo=1, routed)           0.000     1.913    U_sobel_heeju/gx[3]_i_6_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.979 r  U_sobel_heeju/gx_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.979    U_sobel_heeju/gx0[2]
    SLICE_X32Y48         FDRE                                         r  U_sobel_heeju/gx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5228, routed)        0.833     1.960    U_sobel_heeju/CLK
    SLICE_X32Y48         FDRE                                         r  U_sobel_heeju/gx_reg[2]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.105     1.816    U_sobel_heeju/gx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  U_Frame_Buffer/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   U_Frame_Buffer/mem_reg_1_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  U_VGA_Controller/U_Pix_CLK_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y62  U_sobel_heeju/line_buffer_1_reg[412][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y89  U_sobel_heeju/line_buffer_2_reg[130][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y89  U_sobel_heeju/line_buffer_2_reg[130][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y89  U_sobel_heeju/line_buffer_2_reg[130][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y89  U_sobel_heeju/line_buffer_2_reg[130][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90  U_sobel_heeju/line_buffer_2_reg[131][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y90  U_sobel_heeju/line_buffer_2_reg[131][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y55  U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55  U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y62  U_sobel_heeju/line_buffer_1_reg[410][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y63  U_sobel_heeju/line_buffer_1_reg[413][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  U_sobel_heeju/line_buffer_2_reg[129][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  U_sobel_heeju/line_buffer_2_reg[129][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  U_sobel_heeju/line_buffer_2_reg[129][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  U_sobel_heeju/line_buffer_2_reg[129][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y92  U_sobel_heeju/line_buffer_2_reg[132][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y92  U_sobel_heeju/line_buffer_2_reg[132][1]/C



