#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x190b050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x190b1e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1902150 .functor NOT 1, L_0x19390f0, C4<0>, C4<0>, C4<0>;
L_0x1938e50 .functor XOR 1, L_0x1938cf0, L_0x1938db0, C4<0>, C4<0>;
L_0x1938fe0 .functor XOR 1, L_0x1938e50, L_0x1938f10, C4<0>, C4<0>;
v0x19366f0_0 .net *"_ivl_10", 0 0, L_0x1938f10;  1 drivers
v0x19367f0_0 .net *"_ivl_12", 0 0, L_0x1938fe0;  1 drivers
v0x19368d0_0 .net *"_ivl_2", 0 0, L_0x1938c50;  1 drivers
v0x1936990_0 .net *"_ivl_4", 0 0, L_0x1938cf0;  1 drivers
v0x1936a70_0 .net *"_ivl_6", 0 0, L_0x1938db0;  1 drivers
v0x1936ba0_0 .net *"_ivl_8", 0 0, L_0x1938e50;  1 drivers
v0x1936c80_0 .var "clk", 0 0;
v0x1936d20_0 .net "f_dut", 0 0, L_0x1938aa0;  1 drivers
v0x1936dc0_0 .net "f_ref", 0 0, L_0x1937f30;  1 drivers
v0x1936ef0_0 .var/2u "stats1", 159 0;
v0x1936f90_0 .var/2u "strobe", 0 0;
v0x1937030_0 .net "tb_match", 0 0, L_0x19390f0;  1 drivers
v0x19370f0_0 .net "tb_mismatch", 0 0, L_0x1902150;  1 drivers
v0x19371b0_0 .net "wavedrom_enable", 0 0, v0x19353e0_0;  1 drivers
v0x1937250_0 .net "wavedrom_title", 511 0, v0x19354a0_0;  1 drivers
v0x1937320_0 .net "x1", 0 0, v0x1935560_0;  1 drivers
v0x19373c0_0 .net "x2", 0 0, v0x1935600_0;  1 drivers
v0x1937570_0 .net "x3", 0 0, v0x19356f0_0;  1 drivers
L_0x1938c50 .concat [ 1 0 0 0], L_0x1937f30;
L_0x1938cf0 .concat [ 1 0 0 0], L_0x1937f30;
L_0x1938db0 .concat [ 1 0 0 0], L_0x1938aa0;
L_0x1938f10 .concat [ 1 0 0 0], L_0x1937f30;
L_0x19390f0 .cmp/eeq 1, L_0x1938c50, L_0x1938fe0;
S_0x190b370 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x190b1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18f7e70 .functor NOT 1, v0x19356f0_0, C4<0>, C4<0>, C4<0>;
L_0x190ba90 .functor AND 1, L_0x18f7e70, v0x1935600_0, C4<1>, C4<1>;
L_0x19021c0 .functor NOT 1, v0x1935560_0, C4<0>, C4<0>, C4<0>;
L_0x1937810 .functor AND 1, L_0x190ba90, L_0x19021c0, C4<1>, C4<1>;
L_0x19378e0 .functor NOT 1, v0x19356f0_0, C4<0>, C4<0>, C4<0>;
L_0x1937950 .functor AND 1, L_0x19378e0, v0x1935600_0, C4<1>, C4<1>;
L_0x1937a00 .functor AND 1, L_0x1937950, v0x1935560_0, C4<1>, C4<1>;
L_0x1937ac0 .functor OR 1, L_0x1937810, L_0x1937a00, C4<0>, C4<0>;
L_0x1937c20 .functor NOT 1, v0x1935600_0, C4<0>, C4<0>, C4<0>;
L_0x1937c90 .functor AND 1, v0x19356f0_0, L_0x1937c20, C4<1>, C4<1>;
L_0x1937db0 .functor AND 1, L_0x1937c90, v0x1935560_0, C4<1>, C4<1>;
L_0x1937e20 .functor OR 1, L_0x1937ac0, L_0x1937db0, C4<0>, C4<0>;
L_0x1937fa0 .functor AND 1, v0x19356f0_0, v0x1935600_0, C4<1>, C4<1>;
L_0x1938010 .functor AND 1, L_0x1937fa0, v0x1935560_0, C4<1>, C4<1>;
L_0x1937f30 .functor OR 1, L_0x1937e20, L_0x1938010, C4<0>, C4<0>;
v0x19023c0_0 .net *"_ivl_0", 0 0, L_0x18f7e70;  1 drivers
v0x1902460_0 .net *"_ivl_10", 0 0, L_0x1937950;  1 drivers
v0x18f7ee0_0 .net *"_ivl_12", 0 0, L_0x1937a00;  1 drivers
v0x1933d40_0 .net *"_ivl_14", 0 0, L_0x1937ac0;  1 drivers
v0x1933e20_0 .net *"_ivl_16", 0 0, L_0x1937c20;  1 drivers
v0x1933f50_0 .net *"_ivl_18", 0 0, L_0x1937c90;  1 drivers
v0x1934030_0 .net *"_ivl_2", 0 0, L_0x190ba90;  1 drivers
v0x1934110_0 .net *"_ivl_20", 0 0, L_0x1937db0;  1 drivers
v0x19341f0_0 .net *"_ivl_22", 0 0, L_0x1937e20;  1 drivers
v0x1934360_0 .net *"_ivl_24", 0 0, L_0x1937fa0;  1 drivers
v0x1934440_0 .net *"_ivl_26", 0 0, L_0x1938010;  1 drivers
v0x1934520_0 .net *"_ivl_4", 0 0, L_0x19021c0;  1 drivers
v0x1934600_0 .net *"_ivl_6", 0 0, L_0x1937810;  1 drivers
v0x19346e0_0 .net *"_ivl_8", 0 0, L_0x19378e0;  1 drivers
v0x19347c0_0 .net "f", 0 0, L_0x1937f30;  alias, 1 drivers
v0x1934880_0 .net "x1", 0 0, v0x1935560_0;  alias, 1 drivers
v0x1934940_0 .net "x2", 0 0, v0x1935600_0;  alias, 1 drivers
v0x1934a00_0 .net "x3", 0 0, v0x19356f0_0;  alias, 1 drivers
S_0x1934b40 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x190b1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1935320_0 .net "clk", 0 0, v0x1936c80_0;  1 drivers
v0x19353e0_0 .var "wavedrom_enable", 0 0;
v0x19354a0_0 .var "wavedrom_title", 511 0;
v0x1935560_0 .var "x1", 0 0;
v0x1935600_0 .var "x2", 0 0;
v0x19356f0_0 .var "x3", 0 0;
E_0x1905f40/0 .event negedge, v0x1935320_0;
E_0x1905f40/1 .event posedge, v0x1935320_0;
E_0x1905f40 .event/or E_0x1905f40/0, E_0x1905f40/1;
E_0x1905cf0 .event negedge, v0x1935320_0;
E_0x18f19f0 .event posedge, v0x1935320_0;
S_0x1934e20 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1934b40;
 .timescale -12 -12;
v0x1935020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1935120 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1934b40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19357f0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x190b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1938240 .functor NOT 1, v0x19356f0_0, C4<0>, C4<0>, C4<0>;
L_0x19383c0 .functor NOT 1, v0x1935600_0, C4<0>, C4<0>, C4<0>;
L_0x1938560 .functor AND 1, L_0x1938240, L_0x19383c0, C4<1>, C4<1>;
L_0x1938670 .functor NOT 1, v0x1935560_0, C4<0>, C4<0>, C4<0>;
L_0x1938820 .functor AND 1, L_0x1938560, L_0x1938670, C4<1>, C4<1>;
L_0x1938930 .functor AND 1, v0x19356f0_0, v0x1935600_0, C4<1>, C4<1>;
L_0x19389e0 .functor AND 1, L_0x1938930, v0x1935560_0, C4<1>, C4<1>;
L_0x1938aa0 .functor OR 1, L_0x1938820, L_0x19389e0, C4<0>, C4<0>;
v0x1935a00_0 .net *"_ivl_0", 0 0, L_0x1938240;  1 drivers
v0x1935ae0_0 .net *"_ivl_10", 0 0, L_0x1938930;  1 drivers
v0x1935bc0_0 .net *"_ivl_12", 0 0, L_0x19389e0;  1 drivers
v0x1935cb0_0 .net *"_ivl_2", 0 0, L_0x19383c0;  1 drivers
v0x1935d90_0 .net *"_ivl_4", 0 0, L_0x1938560;  1 drivers
v0x1935ec0_0 .net *"_ivl_6", 0 0, L_0x1938670;  1 drivers
v0x1935fa0_0 .net *"_ivl_8", 0 0, L_0x1938820;  1 drivers
v0x1936080_0 .net "f", 0 0, L_0x1938aa0;  alias, 1 drivers
v0x1936140_0 .net "x1", 0 0, v0x1935560_0;  alias, 1 drivers
v0x1936270_0 .net "x2", 0 0, v0x1935600_0;  alias, 1 drivers
v0x1936360_0 .net "x3", 0 0, v0x19356f0_0;  alias, 1 drivers
S_0x19364d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x190b1e0;
 .timescale -12 -12;
E_0x1906180 .event anyedge, v0x1936f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1936f90_0;
    %nor/r;
    %assign/vec4 v0x1936f90_0, 0;
    %wait E_0x1906180;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1934b40;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1935560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1935600_0, 0;
    %assign/vec4 v0x19356f0_0, 0;
    %wait E_0x1905cf0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18f19f0;
    %load/vec4 v0x19356f0_0;
    %load/vec4 v0x1935600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1935560_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1935560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1935600_0, 0;
    %assign/vec4 v0x19356f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1905cf0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1935120;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1905f40;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1935560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1935600_0, 0;
    %assign/vec4 v0x19356f0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x190b1e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1936c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1936f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x190b1e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1936c80_0;
    %inv;
    %store/vec4 v0x1936c80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x190b1e0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1935320_0, v0x19370f0_0, v0x1937570_0, v0x19373c0_0, v0x1937320_0, v0x1936dc0_0, v0x1936d20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x190b1e0;
T_7 ;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x190b1e0;
T_8 ;
    %wait E_0x1905f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1936ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936ef0_0, 4, 32;
    %load/vec4 v0x1937030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1936ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1936dc0_0;
    %load/vec4 v0x1936dc0_0;
    %load/vec4 v0x1936d20_0;
    %xor;
    %load/vec4 v0x1936dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1936ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1936ef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/truthtable1/iter2/response0/top_module.sv";
