\begin{tabular}{@{}p{2cm}l}
{\bf{ABI}} & {\bf:} Application Binary Interface\\
{\bf ALU} & {\bf:} Arithmetic Logic Unit\\
{\bf ASIP} & {\bf:} Application Specific Integrated Processor\\
{\bf AST} & {\bf:} Abstract Syntax Tree\\
{\bf CPU} & {\bf:} Central Processing Unit\\
{\bf DAG} & {\bf:} Directed Acyclic Graph\\
{\bf DCE} & {\bf:} Dead Code Elimination\\
{\bf DSE} & {\bf:} Dead Store Elimination\\
{\bf FPGA} & {\bf:} Field Programmable Gate Arrays\\
{\bf GCC} & {\bf:} GNU Compiler Collection\\
{\bf IR} & {\bf:} Intermediate Representation\\
{\bf ISA} & {\bf:} Instruction Set Architecture\\
{\bf IoT} & {\bf:} Internet of Things\\
{\bf LLVM} & {\bf:} Low Level Virtual Machine\\
{\bf LSB} & {\bf:} Least Significant Bit\\
{\bf MC} & {\bf:} Machine Code\\
{\bf MSB} & {\bf:} Most Significant Bit\\
{\bf RISC} & {\bf:} Reduced Instruction Set Computer\\
{\bf SSA} & {\bf:} Static Single Assignment\\
\end{tabular}

