<!doctype html><html><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="To be survived wordwidely"><link rel="shortcut icon" href=https://gwangyi.github.io/favicon.ico><link rel=stylesheet href=/css/style.min.css><title>About</title></head><body><header id=banner><h2><a href=https://gwangyi.github.io/>Worldwide gwangyi</a></h2><nav><ul><li><a href=/ title=posts>posts</a></li><li><a href=/tags/ title=tags>tags</a></li><li><a href=/about/ title=about>about</a></li></ul></nav></header><main id=content><article><header id=post-header><h1>About</h1><time>December 22, 2020</time></header><aside id=toc><h4>Table of Contents</h4><nav id=TableOfContents><ul><li><a href=#experience>Experience</a><ul><li><a href=#google>Google</a></li><li><a href=#samsung-semiconductors>Samsung Semiconductors</a></li><li><a href=#intel-corp>Intel Corp.</a></li></ul></li><li><a href=#education>Education</a><ul><li><a href=#postech>POSTECH</a></li></ul></li><li><a href=#skills>Skills</a><ul><li><a href=#programming-languages>Programming Languages</a></li><li><a href=#technology>Technology</a></li></ul></li></ul></nav></aside><p>Positive Learner, Software Engineer with HW experience</p><h2 id=experience>Experience</h2><h3 id=google>Google</h3><p><strong>Site Reliability Engineer</strong>: Dec. 2019 &ndash; Present</p><ul><li>Gerrit, git-on-borg</li><li><a href="https://cloud.google.com/blog/products/storage-data-transfer/a-peek-behind-colossus-googles-file-system?hl=en">Colossus</a></li></ul><h3 id=samsung-semiconductors>Samsung Semiconductors</h3><p><strong>Software Quality Engineer</strong>: Jan. 2016 &ndash; Nov. 2019</p><ul><li>HW accelerated NVMe SSD Controller HW/SW Co-simulator (Apr. 2019 &ndash; Nov. 2019)<ul><li>IP Functional Modeling in SystemC</li><li>Co-simulation with ARM core</li></ul></li><li>Multi-protocol SSD FW Verification Framework<ul><li>Python + C in Linux</li><li>Covers SATA, SCSI, and NVMe SSDs</li></ul></li><li>Various SSD FW Verification<ul><li>Verification on reliability managing schemes on SATA, SAS, and NVMe SSDs</li></ul></li></ul><h3 id=intel-corp>Intel Corp.</h3><p><strong>Visiting Scholar</strong>: Oct. 2011 &ndash; Nov. 2011</p><ul><li>Memory Traffic Management for Shared Memory Controller in Heterogeneous Computing System</li></ul><h2 id=education>Education</h2><h3 id=postech>POSTECH</h3><p><strong>Ph. D. Electrical Engineering</strong>: Feb. 2016</p><ul><li>Doctoral Thesis: <em>Software Design for Non-Volatile Memory</em></li><li>Research Topic: <em>SW optimization for NVM such as Phase-Change Memory</em></li></ul><p><strong>BS Electrical Engineering and Computer Science</strong>: Aug. 2009</p><h2 id=skills>Skills</h2><h3 id=programming-languages>Programming Languages</h3><dl><dt>Python, C, Go</dt><dd>★★★★☆</dd><dt>C++, JavaScript</dt><dd>★★★☆☆</dd><dt>Java, TypeScript, Ruby, SystemC</dt><dd>★★☆☆☆</dd><dt>Verilog, SystemVerilog</dt><dd>★☆☆☆☆</dd></dl><h3 id=technology>Technology</h3><ul><li>Git</li><li>TCP/IP: UDP Tunneling, VPN</li><li>Linux Kernel Drivers: ATA, NVMe driver</li><li>Jupyter, Electron, vue.js</li></ul></article></main><footer id=footer>Copyright © 2018-2023 Sungkwang Lee</footer></body></html>