# ‚öôÔ∏è KVLSI SYNERGY TEAM - 04  

## üë• Team Members  
| Name | Role | GitHub Profile |
|------|------|----------------|
| **J R Mahesh** | Team Leader | [jrmahesh2510-maker](https://github.com/jrmahesh2510-maker) |
| **Karan S** | Team Member | [karan2004s](https://github.com/karan2004s) |
| **V Thathrathrayan** | Team Member | [Thathrathrayan](https://github.com/Thathrathrayan) |
| **Dhanapal K** | Team Member | [Dhanapalgithub](https://github.com/Dhanapalgithub) |
| **Amit** | Team Member (Myself) | [amitvsuryavanshi04](https://github.com/amitvsuryavanshi04) |

---

## üß† Project Title: **I2C Protocol Verification using SystemVerilog**

![Language](https://img.shields.io/badge/Language-SystemVerilog-blue?style=for-the-badge)
![Tool](https://img.shields.io/badge/EDA%20Tool-EDA%20Playground-green?style=for-the-badge)
![Category](https://img.shields.io/badge/Domain-VLSI%20Verification-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Completed-success?style=for-the-badge)

---

## üìò Project Overview  
This project verifies the **I2C (Inter-Integrated Circuit)** protocol using **SystemVerilog** within a **UVM-based verification environment**. The main objective was to test master-slave communication, timing accuracy, acknowledgment responses, and reliable data exchange between devices.

---

## üîç Key Features  
- Designed a **UVM testbench** for functional verification of the I2C protocol.  
- Verified **start/stop conditions**, **ACK/NACK responses**, and **data transfers**.  
- Implemented **random stimulus generation** for coverage-driven testing.  
- Strengthened understanding of **waveform debugging**, **coverage analysis**, and **verification methodology**.

---

## üß∞ Tools & Technologies Used  
- **Language:** SystemVerilog  
- **Verification Methodology:** UVM  
- **Simulation Tool:** EDA Playground  
- **Waveform Analysis:** EDA Playground Integrated Viewer  

---


‚úÖ **Summary of Results**
- Most of the active test cases **PASSED** successfully.  
- The verification environment achieved **93.75% functional coverage**.  
- Verified correct data transfer, acknowledgement handling, and protocol control flow.

---

## üèÅ Conclusion  
This project provided hands-on experience with **protocol-level verification**, **UVM environment creation**, and **SystemVerilog-based testbench design**.  
The simulation results confirm the correct behaviour of the I2C master-slave communication with near-complete coverage, demonstrating a strong understanding of **industry-standard verification practices**.

---

‚≠ê **Developed by KVLSI SYNERGY TEAM - 04**  
üìç *K-VLSI Internship Program | Verification Domain*
