

================================================================
== Vitis HLS Report for 'kNN_Predict_4_Pipeline_VITIS_LOOP_121_4'
================================================================
* Date:           Wed Sep  6 02:16:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        knn_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      190|  1.900 us|  1.900 us|  190|  190|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_4  |      188|      188|        21|          4|          1|    43|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 4, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%distance_q2_t2 = alloca i32 1"   --->   Operation 24 'alloca' 'distance_q2_t2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%distance_q2_t1 = alloca i32 1"   --->   Operation 25 'alloca' 'distance_q2_t1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%distance_q2_t0 = alloca i32 1"   --->   Operation 26 'alloca' 'distance_q2_t0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%distance_q1_t3 = alloca i32 1"   --->   Operation 27 'alloca' 'distance_q1_t3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%distance_q1_t2 = alloca i32 1"   --->   Operation 28 'alloca' 'distance_q1_t2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%distance_q1_t1 = alloca i32 1"   --->   Operation 29 'alloca' 'distance_q1_t1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%distance_q1_t0 = alloca i32 1"   --->   Operation 30 'alloca' 'distance_q1_t0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%distance_q0_t3 = alloca i32 1"   --->   Operation 31 'alloca' 'distance_q0_t3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%distance_q0_t2 = alloca i32 1"   --->   Operation 32 'alloca' 'distance_q0_t2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%distance_q0_t1 = alloca i32 1"   --->   Operation 33 'alloca' 'distance_q0_t1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%distance_q0_t0 = alloca i32 1"   --->   Operation 34 'alloca' 'distance_q0_t0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%distance_q2_t3 = alloca i32 1"   --->   Operation 35 'alloca' 'distance_q2_t3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%distance_q3_t0 = alloca i32 1"   --->   Operation 36 'alloca' 'distance_q3_t0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%distance_q3_t1 = alloca i32 1"   --->   Operation 37 'alloca' 'distance_q3_t1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%distance_q3_t2 = alloca i32 1"   --->   Operation 38 'alloca' 'distance_q3_t2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%distance_q3_t3 = alloca i32 1"   --->   Operation 39 'alloca' 'distance_q3_t3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 40 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %testing_X, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mul_ln64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln64"   --->   Operation 46 'read' 'mul_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln63"   --->   Operation 47 'read' 'mul_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mul_ln62_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln62"   --->   Operation 48 'read' 'mul_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mul_ln61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln61"   --->   Operation 49 'read' 'mul_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mul_ln136_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln136"   --->   Operation 50 'read' 'mul_ln136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q3_t3"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q3_t2"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q3_t1"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q3_t0"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q2_t3"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q0_t0"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q0_t1"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q0_t2"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q0_t3"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q1_t0"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q1_t1"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q1_t2"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q1_t3"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q2_t0"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q2_t1"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %distance_q2_t2"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc214"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [knn/knn_4.cpp:121]   --->   Operation 69 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%icmp_ln121 = icmp_eq  i6 %j_1, i6 43" [knn/knn_4.cpp:121]   --->   Operation 70 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 43, i64 43, i64 43"   --->   Operation 71 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln121 = add i6 %j_1, i6 1" [knn/knn_4.cpp:121]   --->   Operation 72 'add' 'add_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc214.split, void %for.end216.exitStub" [knn/knn_4.cpp:121]   --->   Operation 73 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %j_1" [knn/knn_4.cpp:136]   --->   Operation 74 'zext' 'zext_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.85ns)   --->   "%add_ln136 = add i16 %mul_ln136_read, i16 %zext_ln136" [knn/knn_4.cpp:136]   --->   Operation 75 'add' 'add_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i16 %add_ln136" [knn/knn_4.cpp:136]   --->   Operation 76 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%training_X_0_addr = getelementptr i32 %training_X_0, i64 0, i64 %zext_ln136_1" [knn/knn_4.cpp:136]   --->   Operation 77 'getelementptr' 'training_X_0_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%training_X_1_addr = getelementptr i32 %training_X_1, i64 0, i64 %zext_ln136_1" [knn/knn_4.cpp:137]   --->   Operation 78 'getelementptr' 'training_X_1_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%training_X_2_addr = getelementptr i32 %training_X_2, i64 0, i64 %zext_ln136_1" [knn/knn_4.cpp:138]   --->   Operation 79 'getelementptr' 'training_X_2_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%training_X_3_addr = getelementptr i32 %training_X_3, i64 0, i64 %zext_ln136_1" [knn/knn_4.cpp:139]   --->   Operation 80 'getelementptr' 'training_X_3_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln124 = add i16 %mul_ln61_read, i16 %zext_ln136" [knn/knn_4.cpp:124]   --->   Operation 81 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i16 %add_ln124" [knn/knn_4.cpp:124]   --->   Operation 82 'zext' 'zext_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%testing_X_addr = getelementptr i32 %testing_X, i64 0, i64 %zext_ln124" [knn/knn_4.cpp:124]   --->   Operation 83 'getelementptr' 'testing_X_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.85ns)   --->   "%add_ln125 = add i16 %mul_ln62_read, i16 %zext_ln136" [knn/knn_4.cpp:125]   --->   Operation 84 'add' 'add_ln125' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i16 %add_ln125" [knn/knn_4.cpp:125]   --->   Operation 85 'zext' 'zext_ln125' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%testing_X_addr_1 = getelementptr i32 %testing_X, i64 0, i64 %zext_ln125" [knn/knn_4.cpp:125]   --->   Operation 86 'getelementptr' 'testing_X_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%testing_X_load = load i16 %testing_X_addr" [knn/knn_4.cpp:124]   --->   Operation 87 'load' 'testing_X_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%testing_X_load_1 = load i16 %testing_X_addr_1" [knn/knn_4.cpp:125]   --->   Operation 88 'load' 'testing_X_load_1' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%training_X_0_load = load i16 %training_X_0_addr" [knn/knn_4.cpp:136]   --->   Operation 89 'load' 'training_X_0_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%training_X_1_load = load i16 %training_X_1_addr" [knn/knn_4.cpp:137]   --->   Operation 90 'load' 'training_X_1_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%training_X_2_load = load i16 %training_X_2_addr" [knn/knn_4.cpp:138]   --->   Operation 91 'load' 'training_X_2_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%training_X_3_load = load i16 %training_X_3_addr" [knn/knn_4.cpp:139]   --->   Operation 92 'load' 'training_X_3_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln121 = store i6 %add_ln121, i6 %j" [knn/knn_4.cpp:121]   --->   Operation 93 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 94 [1/1] (0.85ns)   --->   "%add_ln126 = add i16 %mul_ln63_read, i16 %zext_ln136" [knn/knn_4.cpp:126]   --->   Operation 94 'add' 'add_ln126' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i16 %add_ln126" [knn/knn_4.cpp:126]   --->   Operation 95 'zext' 'zext_ln126' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%testing_X_addr_2 = getelementptr i32 %testing_X, i64 0, i64 %zext_ln126" [knn/knn_4.cpp:126]   --->   Operation 96 'getelementptr' 'testing_X_addr_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.85ns)   --->   "%add_ln127 = add i16 %mul_ln64_read, i16 %zext_ln136" [knn/knn_4.cpp:127]   --->   Operation 97 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i16 %add_ln127" [knn/knn_4.cpp:127]   --->   Operation 98 'zext' 'zext_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%testing_X_addr_3 = getelementptr i32 %testing_X, i64 0, i64 %zext_ln127" [knn/knn_4.cpp:127]   --->   Operation 99 'getelementptr' 'testing_X_addr_3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (1.23ns)   --->   "%testing_X_load = load i16 %testing_X_addr" [knn/knn_4.cpp:124]   --->   Operation 100 'load' 'testing_X_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%q0_feat = bitcast i32 %testing_X_load" [knn/knn_4.cpp:124]   --->   Operation 101 'bitcast' 'q0_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%testing_X_load_1 = load i16 %testing_X_addr_1" [knn/knn_4.cpp:125]   --->   Operation 102 'load' 'testing_X_load_1' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%q1_feat = bitcast i32 %testing_X_load_1" [knn/knn_4.cpp:125]   --->   Operation 103 'bitcast' 'q1_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.23ns)   --->   "%testing_X_load_2 = load i16 %testing_X_addr_2" [knn/knn_4.cpp:126]   --->   Operation 104 'load' 'testing_X_load_2' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_2 : Operation 105 [2/2] (1.23ns)   --->   "%testing_X_load_3 = load i16 %testing_X_addr_3" [knn/knn_4.cpp:127]   --->   Operation 105 'load' 'testing_X_load_3' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_2 : Operation 106 [1/2] (1.23ns)   --->   "%training_X_0_load = load i16 %training_X_0_addr" [knn/knn_4.cpp:136]   --->   Operation 106 'load' 'training_X_0_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%t0_feat = bitcast i32 %training_X_0_load" [knn/knn_4.cpp:136]   --->   Operation 107 'bitcast' 't0_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 108 [1/2] (1.23ns)   --->   "%training_X_1_load = load i16 %training_X_1_addr" [knn/knn_4.cpp:137]   --->   Operation 108 'load' 'training_X_1_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%t1_feat = bitcast i32 %training_X_1_load" [knn/knn_4.cpp:137]   --->   Operation 109 'bitcast' 't1_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (1.23ns)   --->   "%training_X_2_load = load i16 %training_X_2_addr" [knn/knn_4.cpp:138]   --->   Operation 110 'load' 'training_X_2_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%t2_feat = bitcast i32 %training_X_2_load" [knn/knn_4.cpp:138]   --->   Operation 111 'bitcast' 't2_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (1.23ns)   --->   "%training_X_3_load = load i16 %training_X_3_addr" [knn/knn_4.cpp:139]   --->   Operation 112 'load' 'training_X_3_load' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46612> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%t3_feat = bitcast i32 %training_X_3_load" [knn/knn_4.cpp:139]   --->   Operation 113 'bitcast' 't3_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%testing_X_load_2 = load i16 %testing_X_addr_2" [knn/knn_4.cpp:126]   --->   Operation 114 'load' 'testing_X_load_2' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%q2_feat = bitcast i32 %testing_X_load_2" [knn/knn_4.cpp:126]   --->   Operation 115 'bitcast' 'q2_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (1.23ns)   --->   "%testing_X_load_3 = load i16 %testing_X_addr_3" [knn/knn_4.cpp:127]   --->   Operation 116 'load' 'testing_X_load_3' <Predicate = (!icmp_ln121)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 46526> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%q3_feat = bitcast i32 %testing_X_load_3" [knn/knn_4.cpp:127]   --->   Operation 117 'bitcast' 'q3_feat' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 118 [4/4] (6.43ns)   --->   "%sub4 = fsub i32 %q0_feat, i32 %t0_feat" [knn/knn_4.cpp:141]   --->   Operation 118 'fsub' 'sub4' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [4/4] (6.43ns)   --->   "%sub5 = fsub i32 %q1_feat, i32 %t1_feat" [knn/knn_4.cpp:142]   --->   Operation 119 'fsub' 'sub5' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [4/4] (6.43ns)   --->   "%sub9 = fsub i32 %q0_feat, i32 %t1_feat" [knn/knn_4.cpp:151]   --->   Operation 120 'fsub' 'sub9' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [4/4] (6.43ns)   --->   "%sub = fsub i32 %q1_feat, i32 %t2_feat" [knn/knn_4.cpp:152]   --->   Operation 121 'fsub' 'sub' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 122 [3/4] (6.43ns)   --->   "%sub4 = fsub i32 %q0_feat, i32 %t0_feat" [knn/knn_4.cpp:141]   --->   Operation 122 'fsub' 'sub4' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [3/4] (6.43ns)   --->   "%sub5 = fsub i32 %q1_feat, i32 %t1_feat" [knn/knn_4.cpp:142]   --->   Operation 123 'fsub' 'sub5' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [4/4] (6.43ns)   --->   "%sub6 = fsub i32 %q2_feat, i32 %t2_feat" [knn/knn_4.cpp:143]   --->   Operation 124 'fsub' 'sub6' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [4/4] (6.43ns)   --->   "%sub8 = fsub i32 %q3_feat, i32 %t3_feat" [knn/knn_4.cpp:144]   --->   Operation 125 'fsub' 'sub8' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [3/4] (6.43ns)   --->   "%sub9 = fsub i32 %q0_feat, i32 %t1_feat" [knn/knn_4.cpp:151]   --->   Operation 126 'fsub' 'sub9' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [3/4] (6.43ns)   --->   "%sub = fsub i32 %q1_feat, i32 %t2_feat" [knn/knn_4.cpp:152]   --->   Operation 127 'fsub' 'sub' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [4/4] (6.43ns)   --->   "%sub1 = fsub i32 %q2_feat, i32 %t3_feat" [knn/knn_4.cpp:153]   --->   Operation 128 'fsub' 'sub1' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [4/4] (6.43ns)   --->   "%sub2 = fsub i32 %q3_feat, i32 %t0_feat" [knn/knn_4.cpp:154]   --->   Operation 129 'fsub' 'sub2' <Predicate = (!icmp_ln121)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 130 [2/4] (6.43ns)   --->   "%sub4 = fsub i32 %q0_feat, i32 %t0_feat" [knn/knn_4.cpp:141]   --->   Operation 130 'fsub' 'sub4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [2/4] (6.43ns)   --->   "%sub5 = fsub i32 %q1_feat, i32 %t1_feat" [knn/knn_4.cpp:142]   --->   Operation 131 'fsub' 'sub5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [3/4] (6.43ns)   --->   "%sub6 = fsub i32 %q2_feat, i32 %t2_feat" [knn/knn_4.cpp:143]   --->   Operation 132 'fsub' 'sub6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [3/4] (6.43ns)   --->   "%sub8 = fsub i32 %q3_feat, i32 %t3_feat" [knn/knn_4.cpp:144]   --->   Operation 133 'fsub' 'sub8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [2/4] (6.43ns)   --->   "%sub9 = fsub i32 %q0_feat, i32 %t1_feat" [knn/knn_4.cpp:151]   --->   Operation 134 'fsub' 'sub9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [2/4] (6.43ns)   --->   "%sub = fsub i32 %q1_feat, i32 %t2_feat" [knn/knn_4.cpp:152]   --->   Operation 135 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [3/4] (6.43ns)   --->   "%sub1 = fsub i32 %q2_feat, i32 %t3_feat" [knn/knn_4.cpp:153]   --->   Operation 136 'fsub' 'sub1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [3/4] (6.43ns)   --->   "%sub2 = fsub i32 %q3_feat, i32 %t0_feat" [knn/knn_4.cpp:154]   --->   Operation 137 'fsub' 'sub2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [4/4] (6.43ns)   --->   "%sub3 = fsub i32 %q0_feat, i32 %t2_feat" [knn/knn_4.cpp:161]   --->   Operation 138 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [4/4] (6.43ns)   --->   "%sub7 = fsub i32 %q1_feat, i32 %t3_feat" [knn/knn_4.cpp:162]   --->   Operation 139 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [4/4] (6.43ns)   --->   "%sub10 = fsub i32 %q2_feat, i32 %t0_feat" [knn/knn_4.cpp:163]   --->   Operation 140 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [4/4] (6.43ns)   --->   "%sub11 = fsub i32 %q3_feat, i32 %t1_feat" [knn/knn_4.cpp:164]   --->   Operation 141 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 142 [1/4] (6.43ns)   --->   "%sub4 = fsub i32 %q0_feat, i32 %t0_feat" [knn/knn_4.cpp:141]   --->   Operation 142 'fsub' 'sub4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/4] (6.43ns)   --->   "%sub5 = fsub i32 %q1_feat, i32 %t1_feat" [knn/knn_4.cpp:142]   --->   Operation 143 'fsub' 'sub5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [2/4] (6.43ns)   --->   "%sub6 = fsub i32 %q2_feat, i32 %t2_feat" [knn/knn_4.cpp:143]   --->   Operation 144 'fsub' 'sub6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [2/4] (6.43ns)   --->   "%sub8 = fsub i32 %q3_feat, i32 %t3_feat" [knn/knn_4.cpp:144]   --->   Operation 145 'fsub' 'sub8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/4] (6.43ns)   --->   "%sub9 = fsub i32 %q0_feat, i32 %t1_feat" [knn/knn_4.cpp:151]   --->   Operation 146 'fsub' 'sub9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/4] (6.43ns)   --->   "%sub = fsub i32 %q1_feat, i32 %t2_feat" [knn/knn_4.cpp:152]   --->   Operation 147 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [2/4] (6.43ns)   --->   "%sub1 = fsub i32 %q2_feat, i32 %t3_feat" [knn/knn_4.cpp:153]   --->   Operation 148 'fsub' 'sub1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [2/4] (6.43ns)   --->   "%sub2 = fsub i32 %q3_feat, i32 %t0_feat" [knn/knn_4.cpp:154]   --->   Operation 149 'fsub' 'sub2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [3/4] (6.43ns)   --->   "%sub3 = fsub i32 %q0_feat, i32 %t2_feat" [knn/knn_4.cpp:161]   --->   Operation 150 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [3/4] (6.43ns)   --->   "%sub7 = fsub i32 %q1_feat, i32 %t3_feat" [knn/knn_4.cpp:162]   --->   Operation 151 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [3/4] (6.43ns)   --->   "%sub10 = fsub i32 %q2_feat, i32 %t0_feat" [knn/knn_4.cpp:163]   --->   Operation 152 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [3/4] (6.43ns)   --->   "%sub11 = fsub i32 %q3_feat, i32 %t1_feat" [knn/knn_4.cpp:164]   --->   Operation 153 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [4/4] (6.43ns)   --->   "%sub12 = fsub i32 %q0_feat, i32 %t3_feat" [knn/knn_4.cpp:171]   --->   Operation 154 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [4/4] (6.43ns)   --->   "%sub13 = fsub i32 %q1_feat, i32 %t0_feat" [knn/knn_4.cpp:172]   --->   Operation 155 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [4/4] (6.43ns)   --->   "%sub14 = fsub i32 %q2_feat, i32 %t1_feat" [knn/knn_4.cpp:173]   --->   Operation 156 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [4/4] (6.43ns)   --->   "%sub15 = fsub i32 %q3_feat, i32 %t2_feat" [knn/knn_4.cpp:174]   --->   Operation 157 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 158 [2/2] (2.30ns)   --->   "%diff_q0_t0 = fpext i32 %sub4" [knn/knn_4.cpp:141]   --->   Operation 158 'fpext' 'diff_q0_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 159 [2/2] (2.30ns)   --->   "%diff_q1_t1 = fpext i32 %sub5" [knn/knn_4.cpp:142]   --->   Operation 159 'fpext' 'diff_q1_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 160 [1/4] (6.43ns)   --->   "%sub6 = fsub i32 %q2_feat, i32 %t2_feat" [knn/knn_4.cpp:143]   --->   Operation 160 'fsub' 'sub6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/4] (6.43ns)   --->   "%sub8 = fsub i32 %q3_feat, i32 %t3_feat" [knn/knn_4.cpp:144]   --->   Operation 161 'fsub' 'sub8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/2] (2.30ns)   --->   "%diff_q0_t1 = fpext i32 %sub9" [knn/knn_4.cpp:151]   --->   Operation 162 'fpext' 'diff_q0_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 163 [2/2] (2.30ns)   --->   "%diff_q1_t2 = fpext i32 %sub" [knn/knn_4.cpp:152]   --->   Operation 163 'fpext' 'diff_q1_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 164 [1/4] (6.43ns)   --->   "%sub1 = fsub i32 %q2_feat, i32 %t3_feat" [knn/knn_4.cpp:153]   --->   Operation 164 'fsub' 'sub1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/4] (6.43ns)   --->   "%sub2 = fsub i32 %q3_feat, i32 %t0_feat" [knn/knn_4.cpp:154]   --->   Operation 165 'fsub' 'sub2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [2/4] (6.43ns)   --->   "%sub3 = fsub i32 %q0_feat, i32 %t2_feat" [knn/knn_4.cpp:161]   --->   Operation 166 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [2/4] (6.43ns)   --->   "%sub7 = fsub i32 %q1_feat, i32 %t3_feat" [knn/knn_4.cpp:162]   --->   Operation 167 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [2/4] (6.43ns)   --->   "%sub10 = fsub i32 %q2_feat, i32 %t0_feat" [knn/knn_4.cpp:163]   --->   Operation 168 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [2/4] (6.43ns)   --->   "%sub11 = fsub i32 %q3_feat, i32 %t1_feat" [knn/knn_4.cpp:164]   --->   Operation 169 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [3/4] (6.43ns)   --->   "%sub12 = fsub i32 %q0_feat, i32 %t3_feat" [knn/knn_4.cpp:171]   --->   Operation 170 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [3/4] (6.43ns)   --->   "%sub13 = fsub i32 %q1_feat, i32 %t0_feat" [knn/knn_4.cpp:172]   --->   Operation 171 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [3/4] (6.43ns)   --->   "%sub14 = fsub i32 %q2_feat, i32 %t1_feat" [knn/knn_4.cpp:173]   --->   Operation 172 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [3/4] (6.43ns)   --->   "%sub15 = fsub i32 %q3_feat, i32 %t2_feat" [knn/knn_4.cpp:174]   --->   Operation 173 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 174 [1/2] (2.30ns)   --->   "%diff_q0_t0 = fpext i32 %sub4" [knn/knn_4.cpp:141]   --->   Operation 174 'fpext' 'diff_q0_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 175 [1/2] (2.30ns)   --->   "%diff_q1_t1 = fpext i32 %sub5" [knn/knn_4.cpp:142]   --->   Operation 175 'fpext' 'diff_q1_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 176 [2/2] (2.30ns)   --->   "%diff_q2_t2 = fpext i32 %sub6" [knn/knn_4.cpp:143]   --->   Operation 176 'fpext' 'diff_q2_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 177 [2/2] (2.30ns)   --->   "%diff_q3_t3 = fpext i32 %sub8" [knn/knn_4.cpp:144]   --->   Operation 177 'fpext' 'diff_q3_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 178 [1/2] (2.30ns)   --->   "%diff_q0_t1 = fpext i32 %sub9" [knn/knn_4.cpp:151]   --->   Operation 178 'fpext' 'diff_q0_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 179 [1/2] (2.30ns)   --->   "%diff_q1_t2 = fpext i32 %sub" [knn/knn_4.cpp:152]   --->   Operation 179 'fpext' 'diff_q1_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 180 [2/2] (2.30ns)   --->   "%diff_q2_t3 = fpext i32 %sub1" [knn/knn_4.cpp:153]   --->   Operation 180 'fpext' 'diff_q2_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 181 [2/2] (2.30ns)   --->   "%diff_q3_t0 = fpext i32 %sub2" [knn/knn_4.cpp:154]   --->   Operation 181 'fpext' 'diff_q3_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 182 [1/4] (6.43ns)   --->   "%sub3 = fsub i32 %q0_feat, i32 %t2_feat" [knn/knn_4.cpp:161]   --->   Operation 182 'fsub' 'sub3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/4] (6.43ns)   --->   "%sub7 = fsub i32 %q1_feat, i32 %t3_feat" [knn/knn_4.cpp:162]   --->   Operation 183 'fsub' 'sub7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/4] (6.43ns)   --->   "%sub10 = fsub i32 %q2_feat, i32 %t0_feat" [knn/knn_4.cpp:163]   --->   Operation 184 'fsub' 'sub10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/4] (6.43ns)   --->   "%sub11 = fsub i32 %q3_feat, i32 %t1_feat" [knn/knn_4.cpp:164]   --->   Operation 185 'fsub' 'sub11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [2/4] (6.43ns)   --->   "%sub12 = fsub i32 %q0_feat, i32 %t3_feat" [knn/knn_4.cpp:171]   --->   Operation 186 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/4] (6.43ns)   --->   "%sub13 = fsub i32 %q1_feat, i32 %t0_feat" [knn/knn_4.cpp:172]   --->   Operation 187 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [2/4] (6.43ns)   --->   "%sub14 = fsub i32 %q2_feat, i32 %t1_feat" [knn/knn_4.cpp:173]   --->   Operation 188 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [2/4] (6.43ns)   --->   "%sub15 = fsub i32 %q3_feat, i32 %t2_feat" [knn/knn_4.cpp:174]   --->   Operation 189 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 190 [1/2] (2.30ns)   --->   "%diff_q2_t2 = fpext i32 %sub6" [knn/knn_4.cpp:143]   --->   Operation 190 'fpext' 'diff_q2_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 191 [1/2] (2.30ns)   --->   "%diff_q3_t3 = fpext i32 %sub8" [knn/knn_4.cpp:144]   --->   Operation 191 'fpext' 'diff_q3_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 192 [5/5] (7.04ns)   --->   "%mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0" [knn/knn_4.cpp:146]   --->   Operation 192 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [5/5] (7.04ns)   --->   "%mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1" [knn/knn_4.cpp:147]   --->   Operation 193 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/2] (2.30ns)   --->   "%diff_q2_t3 = fpext i32 %sub1" [knn/knn_4.cpp:153]   --->   Operation 194 'fpext' 'diff_q2_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 195 [1/2] (2.30ns)   --->   "%diff_q3_t0 = fpext i32 %sub2" [knn/knn_4.cpp:154]   --->   Operation 195 'fpext' 'diff_q3_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 196 [5/5] (7.04ns)   --->   "%mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1" [knn/knn_4.cpp:156]   --->   Operation 196 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [5/5] (7.04ns)   --->   "%mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2" [knn/knn_4.cpp:157]   --->   Operation 197 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [2/2] (2.30ns)   --->   "%diff_q0_t2 = fpext i32 %sub3" [knn/knn_4.cpp:161]   --->   Operation 198 'fpext' 'diff_q0_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 199 [2/2] (2.30ns)   --->   "%diff_q1_t3 = fpext i32 %sub7" [knn/knn_4.cpp:162]   --->   Operation 199 'fpext' 'diff_q1_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 200 [2/2] (2.30ns)   --->   "%diff_q2_t0 = fpext i32 %sub10" [knn/knn_4.cpp:163]   --->   Operation 200 'fpext' 'diff_q2_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 201 [2/2] (2.30ns)   --->   "%diff_q3_t1 = fpext i32 %sub11" [knn/knn_4.cpp:164]   --->   Operation 201 'fpext' 'diff_q3_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 202 [1/4] (6.43ns)   --->   "%sub12 = fsub i32 %q0_feat, i32 %t3_feat" [knn/knn_4.cpp:171]   --->   Operation 202 'fsub' 'sub12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/4] (6.43ns)   --->   "%sub13 = fsub i32 %q1_feat, i32 %t0_feat" [knn/knn_4.cpp:172]   --->   Operation 203 'fsub' 'sub13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/4] (6.43ns)   --->   "%sub14 = fsub i32 %q2_feat, i32 %t1_feat" [knn/knn_4.cpp:173]   --->   Operation 204 'fsub' 'sub14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/4] (6.43ns)   --->   "%sub15 = fsub i32 %q3_feat, i32 %t2_feat" [knn/knn_4.cpp:174]   --->   Operation 205 'fsub' 'sub15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.04>
ST_10 : Operation 206 [4/5] (7.04ns)   --->   "%mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0" [knn/knn_4.cpp:146]   --->   Operation 206 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [4/5] (7.04ns)   --->   "%mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1" [knn/knn_4.cpp:147]   --->   Operation 207 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [5/5] (7.04ns)   --->   "%mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2" [knn/knn_4.cpp:148]   --->   Operation 208 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [5/5] (7.04ns)   --->   "%mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3" [knn/knn_4.cpp:149]   --->   Operation 209 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [4/5] (7.04ns)   --->   "%mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1" [knn/knn_4.cpp:156]   --->   Operation 210 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [4/5] (7.04ns)   --->   "%mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2" [knn/knn_4.cpp:157]   --->   Operation 211 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [5/5] (7.04ns)   --->   "%mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3" [knn/knn_4.cpp:158]   --->   Operation 212 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [5/5] (7.04ns)   --->   "%mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0" [knn/knn_4.cpp:159]   --->   Operation 213 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/2] (2.30ns)   --->   "%diff_q0_t2 = fpext i32 %sub3" [knn/knn_4.cpp:161]   --->   Operation 214 'fpext' 'diff_q0_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 215 [1/2] (2.30ns)   --->   "%diff_q1_t3 = fpext i32 %sub7" [knn/knn_4.cpp:162]   --->   Operation 215 'fpext' 'diff_q1_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 216 [1/2] (2.30ns)   --->   "%diff_q2_t0 = fpext i32 %sub10" [knn/knn_4.cpp:163]   --->   Operation 216 'fpext' 'diff_q2_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 217 [1/2] (2.30ns)   --->   "%diff_q3_t1 = fpext i32 %sub11" [knn/knn_4.cpp:164]   --->   Operation 217 'fpext' 'diff_q3_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 218 [2/2] (2.30ns)   --->   "%diff_q0_t3 = fpext i32 %sub12" [knn/knn_4.cpp:171]   --->   Operation 218 'fpext' 'diff_q0_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 219 [2/2] (2.30ns)   --->   "%diff_q1_t0 = fpext i32 %sub13" [knn/knn_4.cpp:172]   --->   Operation 219 'fpext' 'diff_q1_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 220 [2/2] (2.30ns)   --->   "%diff_q2_t1 = fpext i32 %sub14" [knn/knn_4.cpp:173]   --->   Operation 220 'fpext' 'diff_q2_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 221 [2/2] (2.30ns)   --->   "%diff_q3_t2 = fpext i32 %sub15" [knn/knn_4.cpp:174]   --->   Operation 221 'fpext' 'diff_q3_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 222 [3/5] (7.04ns)   --->   "%mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0" [knn/knn_4.cpp:146]   --->   Operation 222 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [3/5] (7.04ns)   --->   "%mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1" [knn/knn_4.cpp:147]   --->   Operation 223 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [4/5] (7.04ns)   --->   "%mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2" [knn/knn_4.cpp:148]   --->   Operation 224 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [4/5] (7.04ns)   --->   "%mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3" [knn/knn_4.cpp:149]   --->   Operation 225 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [3/5] (7.04ns)   --->   "%mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1" [knn/knn_4.cpp:156]   --->   Operation 226 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [3/5] (7.04ns)   --->   "%mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2" [knn/knn_4.cpp:157]   --->   Operation 227 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [4/5] (7.04ns)   --->   "%mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3" [knn/knn_4.cpp:158]   --->   Operation 228 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [4/5] (7.04ns)   --->   "%mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0" [knn/knn_4.cpp:159]   --->   Operation 229 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [5/5] (7.04ns)   --->   "%mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2" [knn/knn_4.cpp:166]   --->   Operation 230 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [5/5] (7.04ns)   --->   "%mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3" [knn/knn_4.cpp:167]   --->   Operation 231 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [5/5] (7.04ns)   --->   "%mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0" [knn/knn_4.cpp:168]   --->   Operation 232 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [5/5] (7.04ns)   --->   "%mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1" [knn/knn_4.cpp:169]   --->   Operation 233 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/2] (2.30ns)   --->   "%diff_q0_t3 = fpext i32 %sub12" [knn/knn_4.cpp:171]   --->   Operation 234 'fpext' 'diff_q0_t3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 235 [1/2] (2.30ns)   --->   "%diff_q1_t0 = fpext i32 %sub13" [knn/knn_4.cpp:172]   --->   Operation 235 'fpext' 'diff_q1_t0' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 236 [1/2] (2.30ns)   --->   "%diff_q2_t1 = fpext i32 %sub14" [knn/knn_4.cpp:173]   --->   Operation 236 'fpext' 'diff_q2_t1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 237 [1/2] (2.30ns)   --->   "%diff_q3_t2 = fpext i32 %sub15" [knn/knn_4.cpp:174]   --->   Operation 237 'fpext' 'diff_q3_t2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.04>
ST_12 : Operation 238 [2/5] (7.04ns)   --->   "%mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0" [knn/knn_4.cpp:146]   --->   Operation 238 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [2/5] (7.04ns)   --->   "%mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1" [knn/knn_4.cpp:147]   --->   Operation 239 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [3/5] (7.04ns)   --->   "%mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2" [knn/knn_4.cpp:148]   --->   Operation 240 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [3/5] (7.04ns)   --->   "%mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3" [knn/knn_4.cpp:149]   --->   Operation 241 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [2/5] (7.04ns)   --->   "%mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1" [knn/knn_4.cpp:156]   --->   Operation 242 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [2/5] (7.04ns)   --->   "%mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2" [knn/knn_4.cpp:157]   --->   Operation 243 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [3/5] (7.04ns)   --->   "%mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3" [knn/knn_4.cpp:158]   --->   Operation 244 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [3/5] (7.04ns)   --->   "%mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0" [knn/knn_4.cpp:159]   --->   Operation 245 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [4/5] (7.04ns)   --->   "%mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2" [knn/knn_4.cpp:166]   --->   Operation 246 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [4/5] (7.04ns)   --->   "%mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3" [knn/knn_4.cpp:167]   --->   Operation 247 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [4/5] (7.04ns)   --->   "%mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0" [knn/knn_4.cpp:168]   --->   Operation 248 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [4/5] (7.04ns)   --->   "%mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1" [knn/knn_4.cpp:169]   --->   Operation 249 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [5/5] (7.04ns)   --->   "%mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3" [knn/knn_4.cpp:176]   --->   Operation 250 'dmul' 'mul12' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [5/5] (7.04ns)   --->   "%mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0" [knn/knn_4.cpp:177]   --->   Operation 251 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [5/5] (7.04ns)   --->   "%mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1" [knn/knn_4.cpp:178]   --->   Operation 252 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [5/5] (7.04ns)   --->   "%mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2" [knn/knn_4.cpp:179]   --->   Operation 253 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 254 [1/5] (7.04ns)   --->   "%mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0" [knn/knn_4.cpp:146]   --->   Operation 254 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [1/5] (7.04ns)   --->   "%mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1" [knn/knn_4.cpp:147]   --->   Operation 255 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [2/5] (7.04ns)   --->   "%mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2" [knn/knn_4.cpp:148]   --->   Operation 256 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [2/5] (7.04ns)   --->   "%mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3" [knn/knn_4.cpp:149]   --->   Operation 257 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [1/5] (7.04ns)   --->   "%mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1" [knn/knn_4.cpp:156]   --->   Operation 258 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/5] (7.04ns)   --->   "%mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2" [knn/knn_4.cpp:157]   --->   Operation 259 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [2/5] (7.04ns)   --->   "%mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3" [knn/knn_4.cpp:158]   --->   Operation 260 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [2/5] (7.04ns)   --->   "%mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0" [knn/knn_4.cpp:159]   --->   Operation 261 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [3/5] (7.04ns)   --->   "%mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2" [knn/knn_4.cpp:166]   --->   Operation 262 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [3/5] (7.04ns)   --->   "%mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3" [knn/knn_4.cpp:167]   --->   Operation 263 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [3/5] (7.04ns)   --->   "%mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0" [knn/knn_4.cpp:168]   --->   Operation 264 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [3/5] (7.04ns)   --->   "%mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1" [knn/knn_4.cpp:169]   --->   Operation 265 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [4/5] (7.04ns)   --->   "%mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3" [knn/knn_4.cpp:176]   --->   Operation 266 'dmul' 'mul12' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [4/5] (7.04ns)   --->   "%mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0" [knn/knn_4.cpp:177]   --->   Operation 267 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [4/5] (7.04ns)   --->   "%mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1" [knn/knn_4.cpp:178]   --->   Operation 268 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [4/5] (7.04ns)   --->   "%mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2" [knn/knn_4.cpp:179]   --->   Operation 269 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%distance_q1_t2_load = load i64 %distance_q1_t2" [knn/knn_4.cpp:157]   --->   Operation 270 'load' 'distance_q1_t2_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%distance_q1_t1_load = load i64 %distance_q1_t1" [knn/knn_4.cpp:147]   --->   Operation 271 'load' 'distance_q1_t1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%distance_q0_t1_load = load i64 %distance_q0_t1" [knn/knn_4.cpp:156]   --->   Operation 272 'load' 'distance_q0_t1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%distance_q0_t0_load = load i64 %distance_q0_t0" [knn/knn_4.cpp:146]   --->   Operation 273 'load' 'distance_q0_t0_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [5/5] (5.06ns)   --->   "%distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul" [knn/knn_4.cpp:146]   --->   Operation 274 'dadd' 'distance_q0_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [5/5] (5.06ns)   --->   "%distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1" [knn/knn_4.cpp:147]   --->   Operation 275 'dadd' 'distance_q1_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [1/5] (7.04ns)   --->   "%mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2" [knn/knn_4.cpp:148]   --->   Operation 276 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/5] (7.04ns)   --->   "%mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3" [knn/knn_4.cpp:149]   --->   Operation 277 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [5/5] (5.06ns)   --->   "%distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4" [knn/knn_4.cpp:156]   --->   Operation 278 'dadd' 'distance_q0_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [5/5] (5.06ns)   --->   "%distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5" [knn/knn_4.cpp:157]   --->   Operation 279 'dadd' 'distance_q1_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/5] (7.04ns)   --->   "%mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3" [knn/knn_4.cpp:158]   --->   Operation 280 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/5] (7.04ns)   --->   "%mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0" [knn/knn_4.cpp:159]   --->   Operation 281 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [2/5] (7.04ns)   --->   "%mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2" [knn/knn_4.cpp:166]   --->   Operation 282 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [2/5] (7.04ns)   --->   "%mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3" [knn/knn_4.cpp:167]   --->   Operation 283 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [2/5] (7.04ns)   --->   "%mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0" [knn/knn_4.cpp:168]   --->   Operation 284 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [2/5] (7.04ns)   --->   "%mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1" [knn/knn_4.cpp:169]   --->   Operation 285 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [3/5] (7.04ns)   --->   "%mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3" [knn/knn_4.cpp:176]   --->   Operation 286 'dmul' 'mul12' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [3/5] (7.04ns)   --->   "%mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0" [knn/knn_4.cpp:177]   --->   Operation 287 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [3/5] (7.04ns)   --->   "%mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1" [knn/knn_4.cpp:178]   --->   Operation 288 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [3/5] (7.04ns)   --->   "%mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2" [knn/knn_4.cpp:179]   --->   Operation 289 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%distance_q2_t2_load = load i64 %distance_q2_t2" [knn/knn_4.cpp:148]   --->   Operation 290 'load' 'distance_q2_t2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%distance_q2_t3_load = load i64 %distance_q2_t3" [knn/knn_4.cpp:158]   --->   Operation 291 'load' 'distance_q2_t3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%distance_q3_t0_load = load i64 %distance_q3_t0" [knn/knn_4.cpp:159]   --->   Operation 292 'load' 'distance_q3_t0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%distance_q3_t3_load = load i64 %distance_q3_t3" [knn/knn_4.cpp:149]   --->   Operation 293 'load' 'distance_q3_t3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [4/5] (5.06ns)   --->   "%distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul" [knn/knn_4.cpp:146]   --->   Operation 294 'dadd' 'distance_q0_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [4/5] (5.06ns)   --->   "%distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1" [knn/knn_4.cpp:147]   --->   Operation 295 'dadd' 'distance_q1_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [5/5] (5.06ns)   --->   "%distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2" [knn/knn_4.cpp:148]   --->   Operation 296 'dadd' 'distance_q2_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [5/5] (5.06ns)   --->   "%distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3" [knn/knn_4.cpp:149]   --->   Operation 297 'dadd' 'distance_q3_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [4/5] (5.06ns)   --->   "%distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4" [knn/knn_4.cpp:156]   --->   Operation 298 'dadd' 'distance_q0_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [4/5] (5.06ns)   --->   "%distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5" [knn/knn_4.cpp:157]   --->   Operation 299 'dadd' 'distance_q1_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [5/5] (5.06ns)   --->   "%distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6" [knn/knn_4.cpp:158]   --->   Operation 300 'dadd' 'distance_q2_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [5/5] (5.06ns)   --->   "%distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7" [knn/knn_4.cpp:159]   --->   Operation 301 'dadd' 'distance_q3_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [1/5] (7.04ns)   --->   "%mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2" [knn/knn_4.cpp:166]   --->   Operation 302 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/5] (7.04ns)   --->   "%mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3" [knn/knn_4.cpp:167]   --->   Operation 303 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [1/5] (7.04ns)   --->   "%mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0" [knn/knn_4.cpp:168]   --->   Operation 304 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [1/5] (7.04ns)   --->   "%mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1" [knn/knn_4.cpp:169]   --->   Operation 305 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 306 [2/5] (7.04ns)   --->   "%mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3" [knn/knn_4.cpp:176]   --->   Operation 306 'dmul' 'mul12' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [2/5] (7.04ns)   --->   "%mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0" [knn/knn_4.cpp:177]   --->   Operation 307 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [2/5] (7.04ns)   --->   "%mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1" [knn/knn_4.cpp:178]   --->   Operation 308 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [2/5] (7.04ns)   --->   "%mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2" [knn/knn_4.cpp:179]   --->   Operation 309 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.04>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%distance_q2_t0_load = load i64 %distance_q2_t0" [knn/knn_4.cpp:168]   --->   Operation 310 'load' 'distance_q2_t0_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%distance_q1_t3_load = load i64 %distance_q1_t3" [knn/knn_4.cpp:167]   --->   Operation 311 'load' 'distance_q1_t3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%distance_q0_t2_load = load i64 %distance_q0_t2" [knn/knn_4.cpp:166]   --->   Operation 312 'load' 'distance_q0_t2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%distance_q3_t1_load = load i64 %distance_q3_t1" [knn/knn_4.cpp:169]   --->   Operation 313 'load' 'distance_q3_t1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [3/5] (5.06ns)   --->   "%distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul" [knn/knn_4.cpp:146]   --->   Operation 314 'dadd' 'distance_q0_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [3/5] (5.06ns)   --->   "%distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1" [knn/knn_4.cpp:147]   --->   Operation 315 'dadd' 'distance_q1_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [4/5] (5.06ns)   --->   "%distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2" [knn/knn_4.cpp:148]   --->   Operation 316 'dadd' 'distance_q2_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [4/5] (5.06ns)   --->   "%distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3" [knn/knn_4.cpp:149]   --->   Operation 317 'dadd' 'distance_q3_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [3/5] (5.06ns)   --->   "%distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4" [knn/knn_4.cpp:156]   --->   Operation 318 'dadd' 'distance_q0_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [3/5] (5.06ns)   --->   "%distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5" [knn/knn_4.cpp:157]   --->   Operation 319 'dadd' 'distance_q1_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [4/5] (5.06ns)   --->   "%distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6" [knn/knn_4.cpp:158]   --->   Operation 320 'dadd' 'distance_q2_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [4/5] (5.06ns)   --->   "%distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7" [knn/knn_4.cpp:159]   --->   Operation 321 'dadd' 'distance_q3_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [5/5] (5.06ns)   --->   "%distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8" [knn/knn_4.cpp:166]   --->   Operation 322 'dadd' 'distance_q0_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [5/5] (5.06ns)   --->   "%distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9" [knn/knn_4.cpp:167]   --->   Operation 323 'dadd' 'distance_q1_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [5/5] (5.06ns)   --->   "%distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10" [knn/knn_4.cpp:168]   --->   Operation 324 'dadd' 'distance_q2_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [5/5] (5.06ns)   --->   "%distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11" [knn/knn_4.cpp:169]   --->   Operation 325 'dadd' 'distance_q3_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/5] (7.04ns)   --->   "%mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3" [knn/knn_4.cpp:176]   --->   Operation 326 'dmul' 'mul12' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/5] (7.04ns)   --->   "%mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0" [knn/knn_4.cpp:177]   --->   Operation 327 'dmul' 'mul13' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/5] (7.04ns)   --->   "%mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1" [knn/knn_4.cpp:178]   --->   Operation 328 'dmul' 'mul14' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/5] (7.04ns)   --->   "%mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2" [knn/knn_4.cpp:179]   --->   Operation 329 'dmul' 'mul15' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.06>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%distance_q2_t1_load = load i64 %distance_q2_t1" [knn/knn_4.cpp:178]   --->   Operation 330 'load' 'distance_q2_t1_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%distance_q1_t0_load = load i64 %distance_q1_t0" [knn/knn_4.cpp:177]   --->   Operation 331 'load' 'distance_q1_t0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%distance_q0_t3_load = load i64 %distance_q0_t3" [knn/knn_4.cpp:176]   --->   Operation 332 'load' 'distance_q0_t3_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%distance_q3_t2_load = load i64 %distance_q3_t2" [knn/knn_4.cpp:179]   --->   Operation 333 'load' 'distance_q3_t2_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 334 [2/5] (5.06ns)   --->   "%distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul" [knn/knn_4.cpp:146]   --->   Operation 334 'dadd' 'distance_q0_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [2/5] (5.06ns)   --->   "%distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1" [knn/knn_4.cpp:147]   --->   Operation 335 'dadd' 'distance_q1_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [3/5] (5.06ns)   --->   "%distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2" [knn/knn_4.cpp:148]   --->   Operation 336 'dadd' 'distance_q2_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [3/5] (5.06ns)   --->   "%distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3" [knn/knn_4.cpp:149]   --->   Operation 337 'dadd' 'distance_q3_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [2/5] (5.06ns)   --->   "%distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4" [knn/knn_4.cpp:156]   --->   Operation 338 'dadd' 'distance_q0_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [2/5] (5.06ns)   --->   "%distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5" [knn/knn_4.cpp:157]   --->   Operation 339 'dadd' 'distance_q1_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [3/5] (5.06ns)   --->   "%distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6" [knn/knn_4.cpp:158]   --->   Operation 340 'dadd' 'distance_q2_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [3/5] (5.06ns)   --->   "%distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7" [knn/knn_4.cpp:159]   --->   Operation 341 'dadd' 'distance_q3_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [4/5] (5.06ns)   --->   "%distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8" [knn/knn_4.cpp:166]   --->   Operation 342 'dadd' 'distance_q0_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 343 [4/5] (5.06ns)   --->   "%distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9" [knn/knn_4.cpp:167]   --->   Operation 343 'dadd' 'distance_q1_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [4/5] (5.06ns)   --->   "%distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10" [knn/knn_4.cpp:168]   --->   Operation 344 'dadd' 'distance_q2_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [4/5] (5.06ns)   --->   "%distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11" [knn/knn_4.cpp:169]   --->   Operation 345 'dadd' 'distance_q3_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [5/5] (5.06ns)   --->   "%distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12" [knn/knn_4.cpp:176]   --->   Operation 346 'dadd' 'distance_q0_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [5/5] (5.06ns)   --->   "%distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13" [knn/knn_4.cpp:177]   --->   Operation 347 'dadd' 'distance_q1_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [5/5] (5.06ns)   --->   "%distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14" [knn/knn_4.cpp:178]   --->   Operation 348 'dadd' 'distance_q2_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [5/5] (5.06ns)   --->   "%distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15" [knn/knn_4.cpp:179]   --->   Operation 349 'dadd' 'distance_q3_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%distance_q2_t2_load_1 = load i64 %distance_q2_t2"   --->   Operation 409 'load' 'distance_q2_t2_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "%distance_q2_t1_load_1 = load i64 %distance_q2_t1"   --->   Operation 410 'load' 'distance_q2_t1_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%distance_q2_t0_load_1 = load i64 %distance_q2_t0"   --->   Operation 411 'load' 'distance_q2_t0_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%distance_q1_t3_load_1 = load i64 %distance_q1_t3"   --->   Operation 412 'load' 'distance_q1_t3_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%distance_q1_t2_load_1 = load i64 %distance_q1_t2"   --->   Operation 413 'load' 'distance_q1_t2_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "%distance_q1_t1_load_1 = load i64 %distance_q1_t1"   --->   Operation 414 'load' 'distance_q1_t1_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%distance_q1_t0_load_1 = load i64 %distance_q1_t0"   --->   Operation 415 'load' 'distance_q1_t0_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%distance_q0_t3_load_1 = load i64 %distance_q0_t3"   --->   Operation 416 'load' 'distance_q0_t3_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%distance_q0_t2_load_1 = load i64 %distance_q0_t2"   --->   Operation 417 'load' 'distance_q0_t2_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "%distance_q0_t1_load_1 = load i64 %distance_q0_t1"   --->   Operation 418 'load' 'distance_q0_t1_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "%distance_q0_t0_load_1 = load i64 %distance_q0_t0"   --->   Operation 419 'load' 'distance_q0_t0_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 420 [1/1] (0.00ns)   --->   "%distance_q2_t3_load_1 = load i64 %distance_q2_t3"   --->   Operation 420 'load' 'distance_q2_t3_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%distance_q3_t0_load_1 = load i64 %distance_q3_t0"   --->   Operation 421 'load' 'distance_q3_t0_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%distance_q3_t1_load_1 = load i64 %distance_q3_t1"   --->   Operation 422 'load' 'distance_q3_t1_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "%distance_q3_t2_load_1 = load i64 %distance_q3_t2"   --->   Operation 423 'load' 'distance_q3_t2_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%distance_q3_t3_load_1 = load i64 %distance_q3_t3"   --->   Operation 424 'load' 'distance_q3_t3_load_1' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t3_out, i64 %distance_q3_t3_load_1"   --->   Operation 425 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t2_out, i64 %distance_q3_t2_load_1"   --->   Operation 426 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t1_out, i64 %distance_q3_t1_load_1"   --->   Operation 427 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t0_out, i64 %distance_q3_t0_load_1"   --->   Operation 428 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t3_out, i64 %distance_q2_t3_load_1"   --->   Operation 429 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t0_out, i64 %distance_q0_t0_load_1"   --->   Operation 430 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t1_out, i64 %distance_q0_t1_load_1"   --->   Operation 431 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t2_out, i64 %distance_q0_t2_load_1"   --->   Operation 432 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 433 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t3_out, i64 %distance_q0_t3_load_1"   --->   Operation 433 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t0_out, i64 %distance_q1_t0_load_1"   --->   Operation 434 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t1_out, i64 %distance_q1_t1_load_1"   --->   Operation 435 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t2_out, i64 %distance_q1_t2_load_1"   --->   Operation 436 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t3_out, i64 %distance_q1_t3_load_1"   --->   Operation 437 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t0_out, i64 %distance_q2_t0_load_1"   --->   Operation 438 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t1_out, i64 %distance_q2_t1_load_1"   --->   Operation 439 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t2_out, i64 %distance_q2_t2_load_1"   --->   Operation 440 'write' 'write_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_17 : Operation 441 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 441 'ret' 'ret_ln0' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.49>
ST_18 : Operation 350 [1/5] (5.06ns)   --->   "%distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul" [knn/knn_4.cpp:146]   --->   Operation 350 'dadd' 'distance_q0_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [1/5] (5.06ns)   --->   "%distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1" [knn/knn_4.cpp:147]   --->   Operation 351 'dadd' 'distance_q1_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [2/5] (5.06ns)   --->   "%distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2" [knn/knn_4.cpp:148]   --->   Operation 352 'dadd' 'distance_q2_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 353 [2/5] (5.06ns)   --->   "%distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3" [knn/knn_4.cpp:149]   --->   Operation 353 'dadd' 'distance_q3_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/5] (5.06ns)   --->   "%distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4" [knn/knn_4.cpp:156]   --->   Operation 354 'dadd' 'distance_q0_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [1/5] (5.06ns)   --->   "%distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5" [knn/knn_4.cpp:157]   --->   Operation 355 'dadd' 'distance_q1_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 356 [2/5] (5.06ns)   --->   "%distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6" [knn/knn_4.cpp:158]   --->   Operation 356 'dadd' 'distance_q2_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [2/5] (5.06ns)   --->   "%distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7" [knn/knn_4.cpp:159]   --->   Operation 357 'dadd' 'distance_q3_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [3/5] (5.06ns)   --->   "%distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8" [knn/knn_4.cpp:166]   --->   Operation 358 'dadd' 'distance_q0_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [3/5] (5.06ns)   --->   "%distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9" [knn/knn_4.cpp:167]   --->   Operation 359 'dadd' 'distance_q1_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [3/5] (5.06ns)   --->   "%distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10" [knn/knn_4.cpp:168]   --->   Operation 360 'dadd' 'distance_q2_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [3/5] (5.06ns)   --->   "%distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11" [knn/knn_4.cpp:169]   --->   Operation 361 'dadd' 'distance_q3_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 362 [4/5] (5.06ns)   --->   "%distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12" [knn/knn_4.cpp:176]   --->   Operation 362 'dadd' 'distance_q0_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 363 [4/5] (5.06ns)   --->   "%distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13" [knn/knn_4.cpp:177]   --->   Operation 363 'dadd' 'distance_q1_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 364 [4/5] (5.06ns)   --->   "%distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14" [knn/knn_4.cpp:178]   --->   Operation 364 'dadd' 'distance_q2_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [4/5] (5.06ns)   --->   "%distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15" [knn/knn_4.cpp:179]   --->   Operation 365 'dadd' 'distance_q3_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q0_t0_1, i64 %distance_q0_t0" [knn/knn_4.cpp:121]   --->   Operation 366 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 367 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q0_t1_1, i64 %distance_q0_t1" [knn/knn_4.cpp:121]   --->   Operation 367 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 368 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q1_t1_1, i64 %distance_q1_t1" [knn/knn_4.cpp:121]   --->   Operation 368 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 369 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q1_t2_1, i64 %distance_q1_t2" [knn/knn_4.cpp:121]   --->   Operation 369 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>

State 19 <SV = 18> <Delay = 5.49>
ST_19 : Operation 370 [1/5] (5.06ns)   --->   "%distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2" [knn/knn_4.cpp:148]   --->   Operation 370 'dadd' 'distance_q2_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [1/5] (5.06ns)   --->   "%distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3" [knn/knn_4.cpp:149]   --->   Operation 371 'dadd' 'distance_q3_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [1/5] (5.06ns)   --->   "%distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6" [knn/knn_4.cpp:158]   --->   Operation 372 'dadd' 'distance_q2_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 373 [1/5] (5.06ns)   --->   "%distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7" [knn/knn_4.cpp:159]   --->   Operation 373 'dadd' 'distance_q3_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [2/5] (5.06ns)   --->   "%distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8" [knn/knn_4.cpp:166]   --->   Operation 374 'dadd' 'distance_q0_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [2/5] (5.06ns)   --->   "%distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9" [knn/knn_4.cpp:167]   --->   Operation 375 'dadd' 'distance_q1_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [2/5] (5.06ns)   --->   "%distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10" [knn/knn_4.cpp:168]   --->   Operation 376 'dadd' 'distance_q2_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [2/5] (5.06ns)   --->   "%distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11" [knn/knn_4.cpp:169]   --->   Operation 377 'dadd' 'distance_q3_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [3/5] (5.06ns)   --->   "%distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12" [knn/knn_4.cpp:176]   --->   Operation 378 'dadd' 'distance_q0_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [3/5] (5.06ns)   --->   "%distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13" [knn/knn_4.cpp:177]   --->   Operation 379 'dadd' 'distance_q1_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [3/5] (5.06ns)   --->   "%distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14" [knn/knn_4.cpp:178]   --->   Operation 380 'dadd' 'distance_q2_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [3/5] (5.06ns)   --->   "%distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15" [knn/knn_4.cpp:179]   --->   Operation 381 'dadd' 'distance_q3_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 382 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q3_t3_1, i64 %distance_q3_t3" [knn/knn_4.cpp:121]   --->   Operation 382 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 383 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q3_t0_1, i64 %distance_q3_t0" [knn/knn_4.cpp:121]   --->   Operation 383 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 384 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q2_t3_1, i64 %distance_q2_t3" [knn/knn_4.cpp:121]   --->   Operation 384 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 385 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q2_t2_1, i64 %distance_q2_t2" [knn/knn_4.cpp:121]   --->   Operation 385 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>

State 20 <SV = 19> <Delay = 5.49>
ST_20 : Operation 386 [1/5] (5.06ns)   --->   "%distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8" [knn/knn_4.cpp:166]   --->   Operation 386 'dadd' 'distance_q0_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 387 [1/5] (5.06ns)   --->   "%distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9" [knn/knn_4.cpp:167]   --->   Operation 387 'dadd' 'distance_q1_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [1/5] (5.06ns)   --->   "%distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10" [knn/knn_4.cpp:168]   --->   Operation 388 'dadd' 'distance_q2_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 389 [1/5] (5.06ns)   --->   "%distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11" [knn/knn_4.cpp:169]   --->   Operation 389 'dadd' 'distance_q3_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 390 [2/5] (5.06ns)   --->   "%distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12" [knn/knn_4.cpp:176]   --->   Operation 390 'dadd' 'distance_q0_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [2/5] (5.06ns)   --->   "%distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13" [knn/knn_4.cpp:177]   --->   Operation 391 'dadd' 'distance_q1_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 392 [2/5] (5.06ns)   --->   "%distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14" [knn/knn_4.cpp:178]   --->   Operation 392 'dadd' 'distance_q2_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [2/5] (5.06ns)   --->   "%distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15" [knn/knn_4.cpp:179]   --->   Operation 393 'dadd' 'distance_q3_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 394 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q3_t1_1, i64 %distance_q3_t1" [knn/knn_4.cpp:121]   --->   Operation 394 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 395 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q0_t2_1, i64 %distance_q0_t2" [knn/knn_4.cpp:121]   --->   Operation 395 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 396 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q1_t3_1, i64 %distance_q1_t3" [knn/knn_4.cpp:121]   --->   Operation 396 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_20 : Operation 397 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q2_t0_1, i64 %distance_q2_t0" [knn/knn_4.cpp:121]   --->   Operation 397 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>

State 21 <SV = 20> <Delay = 5.49>
ST_21 : Operation 398 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [knn/knn_4.cpp:123]   --->   Operation 398 'specpipeline' 'specpipeline_ln123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [knn/knn_4.cpp:113]   --->   Operation 399 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 400 [1/5] (5.06ns)   --->   "%distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12" [knn/knn_4.cpp:176]   --->   Operation 400 'dadd' 'distance_q0_t3_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 401 [1/5] (5.06ns)   --->   "%distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13" [knn/knn_4.cpp:177]   --->   Operation 401 'dadd' 'distance_q1_t0_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/5] (5.06ns)   --->   "%distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14" [knn/knn_4.cpp:178]   --->   Operation 402 'dadd' 'distance_q2_t1_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 403 [1/5] (5.06ns)   --->   "%distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15" [knn/knn_4.cpp:179]   --->   Operation 403 'dadd' 'distance_q3_t2_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q3_t2_1, i64 %distance_q3_t2" [knn/knn_4.cpp:121]   --->   Operation 404 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 405 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q0_t3_1, i64 %distance_q0_t3" [knn/knn_4.cpp:121]   --->   Operation 405 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 406 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q1_t0_1, i64 %distance_q1_t0" [knn/knn_4.cpp:121]   --->   Operation 406 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 407 [1/1] (0.42ns)   --->   "%store_ln121 = store i64 %distance_q2_t1_1, i64 %distance_q2_t1" [knn/knn_4.cpp:121]   --->   Operation 407 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc214" [knn/knn_4.cpp:121]   --->   Operation 408 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.09ns
The critical path consists of the following:
	'alloca' operation ('j') [43]  (0 ns)
	'load' operation ('j', knn/knn_4.cpp:121) on local variable 'j' [73]  (0 ns)
	'add' operation ('add_ln124', knn/knn_4.cpp:124) [102]  (0.853 ns)
	'getelementptr' operation ('testing_X_addr', knn/knn_4.cpp:124) [104]  (0 ns)
	'load' operation ('testing_X_load', knn/knn_4.cpp:124) on array 'testing_X' [116]  (1.24 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'add' operation ('add_ln126', knn/knn_4.cpp:126) [108]  (0.853 ns)
	'getelementptr' operation ('testing_X_addr_2', knn/knn_4.cpp:126) [110]  (0 ns)
	'load' operation ('testing_X_load_2', knn/knn_4.cpp:126) on array 'testing_X' [120]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub4', knn/knn_4.cpp:141) [132]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub4', knn/knn_4.cpp:141) [132]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub4', knn/knn_4.cpp:141) [132]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub4', knn/knn_4.cpp:141) [132]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub6', knn/knn_4.cpp:143) [136]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub3', knn/knn_4.cpp:161) [164]  (6.44 ns)

 <State 9>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul', knn/knn_4.cpp:146) [140]  (7.04 ns)

 <State 10>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul', knn/knn_4.cpp:146) [140]  (7.04 ns)

 <State 11>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul', knn/knn_4.cpp:146) [140]  (7.04 ns)

 <State 12>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul', knn/knn_4.cpp:146) [140]  (7.04 ns)

 <State 13>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul', knn/knn_4.cpp:146) [140]  (7.04 ns)

 <State 14>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul2', knn/knn_4.cpp:148) [144]  (7.04 ns)

 <State 15>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul8', knn/knn_4.cpp:166) [172]  (7.04 ns)

 <State 16>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul12', knn/knn_4.cpp:176) [188]  (7.04 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('distance_q0_t0', knn/knn_4.cpp:146) [141]  (5.07 ns)

 <State 18>: 5.5ns
The critical path consists of the following:
	'dadd' operation ('distance_q0_t0', knn/knn_4.cpp:146) [141]  (5.07 ns)
	'store' operation ('store_ln121', knn/knn_4.cpp:121) of variable 'distance_q0_t0', knn/knn_4.cpp:146 on local variable 'distance_q0_t0' [202]  (0.427 ns)

 <State 19>: 5.5ns
The critical path consists of the following:
	'dadd' operation ('distance_q3_t3', knn/knn_4.cpp:149) [147]  (5.07 ns)
	'store' operation ('store_ln121', knn/knn_4.cpp:121) of variable 'distance_q3_t3', knn/knn_4.cpp:149 on local variable 'distance_q3_t3' [197]  (0.427 ns)

 <State 20>: 5.5ns
The critical path consists of the following:
	'dadd' operation ('distance_q3_t1', knn/knn_4.cpp:169) [179]  (5.07 ns)
	'store' operation ('store_ln121', knn/knn_4.cpp:121) of variable 'distance_q3_t1', knn/knn_4.cpp:169 on local variable 'distance_q3_t1' [199]  (0.427 ns)

 <State 21>: 5.5ns
The critical path consists of the following:
	'dadd' operation ('distance_q3_t2', knn/knn_4.cpp:179) [195]  (5.07 ns)
	'store' operation ('store_ln121', knn/knn_4.cpp:121) of variable 'distance_q3_t2', knn/knn_4.cpp:179 on local variable 'distance_q3_t2' [198]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
