
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: stage_3.input_fifo._664_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._664_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_3.input_fifo._664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[115] (net)
                  0.05    0.00    0.32 ^ stage_3.input_fifo._520_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_3.input_fifo._520_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._259_ (net)
                  0.04    0.00    0.43 ^ stage_3.input_fifo._521_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.49 ^ stage_3.input_fifo._521_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._115_ (net)
                  0.03    0.00    0.49 ^ stage_3.input_fifo._664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.49   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: stage_2.input_fifo._647_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._551_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._647_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_2.input_fifo._647_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo.D_OUT[2] (net)
                  0.05    0.00    0.33 ^ stage_3.input_fifo._282_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.43 ^ stage_3.input_fifo._282_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._134_ (net)
                  0.04    0.00    0.43 ^ stage_3.input_fifo._283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.50 ^ stage_3.input_fifo._283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._002_ (net)
                  0.03    0.00    0.50 ^ stage_3.input_fifo._551_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.50   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._551_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: input_1._342_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._795_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ input_1._342_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[63] (net)
                  0.05    0.00    0.33 ^ stage_2.input_fifo._640_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.43 ^ stage_2.input_fifo._640_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._319_ (net)
                  0.04    0.00    0.43 ^ stage_2.input_fifo._641_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.50 ^ stage_2.input_fifo._641_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._150_ (net)
                  0.03    0.00    0.50 ^ stage_2.input_fifo._795_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.50   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._795_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: input_1._325_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._325_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ input_1._325_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[46] (net)
                  0.06    0.00    0.33 ^ input_1._239_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._239_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._118_ (net)
                  0.04    0.00    0.44 ^ input_1._240_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._240_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._046_ (net)
                  0.03    0.00    0.51 ^ input_1._325_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._711_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._711_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._711_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._711_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[66] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._464_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._464_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._227_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._066_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._711_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._711_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._714_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._714_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._714_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._714_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[69] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._470_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._470_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._230_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._069_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._715_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._715_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._715_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._715_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[70] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._473_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._473_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._232_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._070_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._715_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._715_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._716_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._716_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._716_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._716_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[71] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._475_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._475_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._233_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._071_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._717_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._717_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._717_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._717_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[72] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._477_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._477_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._234_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._072_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._717_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._717_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._718_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._718_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._718_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._718_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[73] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._479_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._479_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._235_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._073_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._718_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._718_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._719_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._719_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._719_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._719_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[74] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._481_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._481_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._236_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._074_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._719_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._719_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._720_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._720_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._720_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._720_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[75] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._483_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._483_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._237_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._075_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._721_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._721_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._721_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._721_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[76] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._485_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._485_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._238_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._076_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._722_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._722_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._722_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._722_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[77] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._487_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._487_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._239_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._488_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._488_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._077_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._722_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._722_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._723_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._723_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._723_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._723_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[78] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._489_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._489_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._240_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._078_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._723_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._723_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._724_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._724_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._724_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._724_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[79] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._491_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._491_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._241_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._492_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._492_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._079_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._724_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._724_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._725_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._725_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._725_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._725_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[80] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._494_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._494_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._243_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._080_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._725_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._725_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._726_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._726_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._726_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._726_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[81] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._496_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._496_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._244_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._497_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._497_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._081_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._726_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._726_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._727_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._727_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._727_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._727_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[82] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._498_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._498_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._245_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._082_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._727_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._727_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._729_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._729_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._729_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._729_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[84] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._502_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._502_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._247_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._503_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._503_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._084_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._729_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._729_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._730_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._730_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._730_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._730_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[85] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._504_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._504_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._248_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._505_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._505_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._085_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._730_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._730_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._732_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._732_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._732_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._732_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[87] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._508_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._508_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._250_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._509_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._509_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._087_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._732_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._732_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._733_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._733_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._733_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._733_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[88] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._510_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._510_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._251_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._088_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._733_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._733_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._734_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._734_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._734_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._734_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[89] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._512_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._512_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._252_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._513_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._513_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._089_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._735_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._735_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._735_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._735_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[90] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._515_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._515_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._254_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._516_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._516_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._090_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._735_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._735_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._736_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._736_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._736_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._736_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[91] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._517_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._517_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._255_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._518_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._518_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._091_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._737_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._737_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._737_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._737_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[92] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._519_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._519_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._256_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._520_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._520_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._092_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._737_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._737_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._738_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._738_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._738_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._738_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[93] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._521_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._521_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._257_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._522_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._522_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._093_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._738_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._738_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._739_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._739_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._739_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._739_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[94] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._523_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._523_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._258_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._524_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._524_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._094_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._739_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._739_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._740_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._740_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._740_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._740_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[95] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._525_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._525_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._259_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._526_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._526_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._095_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._740_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._741_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._741_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._741_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._741_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[96] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._527_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._527_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._260_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._528_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._528_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._096_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._741_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._741_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._742_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._742_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._742_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._742_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[97] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._529_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._529_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._261_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._530_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._530_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._097_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._743_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._743_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._743_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._743_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[98] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._531_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._531_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._262_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._532_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._532_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._098_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._743_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._743_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._744_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._744_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._744_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._744_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[99] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._533_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._533_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._263_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._534_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._534_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._099_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._744_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._745_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._745_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._745_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._745_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[100] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._536_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._536_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._265_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._537_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._537_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._100_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._745_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._745_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._747_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._747_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._747_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._747_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[102] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._540_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._540_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._267_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._541_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._541_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._102_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._747_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._747_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._748_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._748_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._748_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._748_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[103] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._542_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._542_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._268_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._543_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._543_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._103_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._748_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._748_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._749_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._749_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._749_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._749_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[104] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._544_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._544_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._269_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._545_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._545_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._104_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._749_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._749_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._750_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._750_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._750_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._750_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[105] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._546_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._546_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._270_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._547_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._547_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._105_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._750_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._750_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._751_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._751_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._751_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._751_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[106] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._548_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._548_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._271_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._549_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._549_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._106_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._751_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._751_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._752_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._752_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._752_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._752_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[107] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._550_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._550_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._272_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._551_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._551_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._107_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._752_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._752_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._753_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._753_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._753_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._753_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[108] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._552_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._552_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._273_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._553_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._553_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._108_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._753_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._753_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._754_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._754_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._754_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._754_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[109] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._554_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._554_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._274_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._555_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._555_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._109_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._754_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._754_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._755_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._755_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._755_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._755_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[110] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._557_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._557_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._276_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._558_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._558_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._110_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._755_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._755_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._756_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._756_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._756_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._756_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[111] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._559_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._559_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._277_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._560_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._560_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._111_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._756_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._756_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._757_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._757_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._757_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._757_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[112] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._561_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._561_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._278_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._562_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._562_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._112_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._757_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._757_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._758_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._758_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._758_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._758_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[113] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._563_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._563_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._279_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._564_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._564_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._113_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._758_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._758_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._320_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._320_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ input_1._320_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[41] (net)
                  0.06    0.00    0.33 ^ input_1._229_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._229_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._113_ (net)
                  0.04    0.00    0.44 ^ input_1._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._041_ (net)
                  0.03    0.00    0.51 ^ input_1._320_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._704_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._704_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._704_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ stage_2.input_fifo._704_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[59] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._449_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._449_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._219_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._450_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._450_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._059_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._704_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._281_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._281_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._281_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[2] (net)
                  0.06    0.00    0.33 ^ input_1._147_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._147_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._070_ (net)
                  0.04    0.00    0.44 ^ input_1._148_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._148_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._002_ (net)
                  0.03    0.00    0.51 ^ input_1._281_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._289_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._289_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._289_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[10] (net)
                  0.06    0.00    0.33 ^ input_1._164_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._164_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._079_ (net)
                  0.04    0.00    0.44 ^ input_1._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._010_ (net)
                  0.03    0.00    0.51 ^ input_1._289_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._297_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._297_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._297_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[18] (net)
                  0.06    0.00    0.33 ^ input_1._180_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._180_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._087_ (net)
                  0.04    0.00    0.44 ^ input_1._181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._018_ (net)
                  0.03    0.00    0.51 ^ input_1._297_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._317_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._317_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._317_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[38] (net)
                  0.06    0.00    0.33 ^ input_1._222_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._222_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._109_ (net)
                  0.04    0.00    0.44 ^ input_1._223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._038_ (net)
                  0.03    0.00    0.51 ^ input_1._317_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._321_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._321_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._321_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[42] (net)
                  0.06    0.00    0.33 ^ input_1._231_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._231_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._114_ (net)
                  0.04    0.00    0.44 ^ input_1._232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._042_ (net)
                  0.03    0.00    0.51 ^ input_1._321_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._281_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._281_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._281_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[2] (net)
                  0.06    0.00    0.33 ^ input_2._147_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._147_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._070_ (net)
                  0.04    0.00    0.44 ^ input_2._148_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._148_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._002_ (net)
                  0.03    0.00    0.51 ^ input_2._281_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._289_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._289_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._289_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[10] (net)
                  0.06    0.00    0.33 ^ input_2._164_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._164_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._079_ (net)
                  0.04    0.00    0.44 ^ input_2._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._010_ (net)
                  0.03    0.00    0.51 ^ input_2._289_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._293_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._293_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._293_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[14] (net)
                  0.06    0.00    0.33 ^ input_2._172_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._172_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._083_ (net)
                  0.04    0.00    0.44 ^ input_2._173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._014_ (net)
                  0.03    0.00    0.51 ^ input_2._293_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._297_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._297_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._297_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[18] (net)
                  0.06    0.00    0.33 ^ input_2._180_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._180_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._087_ (net)
                  0.04    0.00    0.44 ^ input_2._181_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._181_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._018_ (net)
                  0.03    0.00    0.51 ^ input_2._297_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._301_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._301_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._301_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[22] (net)
                  0.06    0.00    0.33 ^ input_2._189_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._189_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._092_ (net)
                  0.04    0.00    0.44 ^ input_2._190_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._190_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._022_ (net)
                  0.03    0.00    0.51 ^ input_2._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._305_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._305_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._305_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[26] (net)
                  0.06    0.00    0.33 ^ input_2._197_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._197_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._096_ (net)
                  0.04    0.00    0.44 ^ input_2._198_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._198_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._026_ (net)
                  0.03    0.00    0.51 ^ input_2._305_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._317_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._317_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._317_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[38] (net)
                  0.06    0.00    0.33 ^ input_2._222_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._222_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._109_ (net)
                  0.04    0.00    0.44 ^ input_2._223_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._223_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._038_ (net)
                  0.03    0.00    0.51 ^ input_2._317_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._321_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._321_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._321_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[42] (net)
                  0.06    0.00    0.33 ^ input_2._231_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._231_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._114_ (net)
                  0.04    0.00    0.44 ^ input_2._232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._042_ (net)
                  0.03    0.00    0.51 ^ input_2._321_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._325_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._325_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._325_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[46] (net)
                  0.06    0.00    0.33 ^ input_2._239_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._239_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._118_ (net)
                  0.04    0.00    0.44 ^ input_2._240_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._240_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._046_ (net)
                  0.03    0.00    0.51 ^ input_2._325_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._284_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._284_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._284_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[5] (net)
                  0.06    0.00    0.33 ^ input_1._153_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._153_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._073_ (net)
                  0.04    0.00    0.44 ^ input_1._154_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._154_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._005_ (net)
                  0.03    0.00    0.51 ^ input_1._284_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._288_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._288_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._288_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[9] (net)
                  0.06    0.00    0.33 ^ input_1._161_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._161_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._077_ (net)
                  0.04    0.00    0.44 ^ input_1._162_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._162_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._009_ (net)
                  0.03    0.00    0.51 ^ input_1._288_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._292_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[13] (net)
                  0.06    0.00    0.33 ^ input_1._170_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._170_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._082_ (net)
                  0.04    0.00    0.44 ^ input_1._171_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._171_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._013_ (net)
                  0.03    0.00    0.51 ^ input_1._292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._296_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._296_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._296_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[17] (net)
                  0.06    0.00    0.33 ^ input_1._178_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._178_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._086_ (net)
                  0.04    0.00    0.44 ^ input_1._179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._017_ (net)
                  0.03    0.00    0.51 ^ input_1._296_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._304_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._304_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[25] (net)
                  0.06    0.00    0.33 ^ input_1._195_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._195_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._095_ (net)
                  0.04    0.00    0.44 ^ input_1._196_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._196_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._025_ (net)
                  0.03    0.00    0.51 ^ input_1._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._308_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._308_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._308_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[29] (net)
                  0.06    0.00    0.33 ^ input_1._203_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._203_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._099_ (net)
                  0.04    0.00    0.44 ^ input_1._204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._029_ (net)
                  0.03    0.00    0.51 ^ input_1._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._316_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._316_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._316_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[37] (net)
                  0.06    0.00    0.33 ^ input_1._220_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._220_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._108_ (net)
                  0.04    0.00    0.44 ^ input_1._221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._037_ (net)
                  0.03    0.00    0.51 ^ input_1._316_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_1._324_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._324_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._324_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[45] (net)
                  0.06    0.00    0.33 ^ input_1._237_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_1._237_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._117_ (net)
                  0.04    0.00    0.44 ^ input_1._238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._045_ (net)
                  0.03    0.00    0.51 ^ input_1._324_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._280_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._280_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._280_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._280_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[1] (net)
                  0.06    0.00    0.33 ^ input_2._145_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._145_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._069_ (net)
                  0.04    0.00    0.44 ^ input_2._146_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._146_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._001_ (net)
                  0.03    0.00    0.51 ^ input_2._280_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._280_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._284_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._284_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._284_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[5] (net)
                  0.06    0.00    0.33 ^ input_2._153_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._153_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._073_ (net)
                  0.04    0.00    0.44 ^ input_2._154_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._154_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._005_ (net)
                  0.03    0.00    0.51 ^ input_2._284_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._288_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._288_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._288_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[9] (net)
                  0.06    0.00    0.33 ^ input_2._161_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._161_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._077_ (net)
                  0.04    0.00    0.44 ^ input_2._162_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._162_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._009_ (net)
                  0.03    0.00    0.51 ^ input_2._288_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._292_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[13] (net)
                  0.06    0.00    0.33 ^ input_2._170_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._170_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._082_ (net)
                  0.04    0.00    0.44 ^ input_2._171_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._171_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._013_ (net)
                  0.03    0.00    0.51 ^ input_2._292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._296_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._296_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._296_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[17] (net)
                  0.06    0.00    0.33 ^ input_2._178_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._178_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._086_ (net)
                  0.04    0.00    0.44 ^ input_2._179_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._179_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._017_ (net)
                  0.03    0.00    0.51 ^ input_2._296_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._300_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._300_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._300_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[21] (net)
                  0.06    0.00    0.33 ^ input_2._187_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._187_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._091_ (net)
                  0.04    0.00    0.44 ^ input_2._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._021_ (net)
                  0.03    0.00    0.51 ^ input_2._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._304_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._304_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[25] (net)
                  0.06    0.00    0.33 ^ input_2._195_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._195_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._095_ (net)
                  0.04    0.00    0.44 ^ input_2._196_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._196_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._025_ (net)
                  0.03    0.00    0.51 ^ input_2._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._308_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._308_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._308_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[29] (net)
                  0.06    0.00    0.33 ^ input_2._203_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._203_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._099_ (net)
                  0.04    0.00    0.44 ^ input_2._204_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._204_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._029_ (net)
                  0.03    0.00    0.51 ^ input_2._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._312_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._312_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._312_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[33] (net)
                  0.06    0.00    0.33 ^ input_2._212_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._212_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._104_ (net)
                  0.04    0.00    0.44 ^ input_2._213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._033_ (net)
                  0.03    0.00    0.51 ^ input_2._312_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._320_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._320_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._320_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[41] (net)
                  0.06    0.00    0.33 ^ input_2._229_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._229_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._113_ (net)
                  0.04    0.00    0.44 ^ input_2._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._041_ (net)
                  0.03    0.00    0.51 ^ input_2._320_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._324_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._324_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._324_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[45] (net)
                  0.06    0.00    0.33 ^ input_2._237_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._237_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._117_ (net)
                  0.04    0.00    0.44 ^ input_2._238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._045_ (net)
                  0.03    0.00    0.51 ^ input_2._324_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: input_2._328_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._328_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_2._328_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[49] (net)
                  0.06    0.00    0.33 ^ input_2._245_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ input_2._245_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._121_ (net)
                  0.04    0.00    0.44 ^ input_2._246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._049_ (net)
                  0.03    0.00    0.51 ^ input_2._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._650_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._650_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._650_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ stage_2.input_fifo._650_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[5] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._336_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._336_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._160_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._337_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._337_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._005_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._651_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._651_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._651_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ stage_2.input_fifo._651_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[6] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._338_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ stage_2.input_fifo._338_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._161_ (net)
                  0.04    0.00    0.44 ^ stage_2.input_fifo._339_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._339_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._006_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: stage_2.input_fifo._655_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._655_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._655_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._655_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[10] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._347_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._347_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._166_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._010_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._656_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._656_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._656_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._656_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[11] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._349_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._349_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._167_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._011_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._657_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._657_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._657_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._657_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[12] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._351_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._351_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._168_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._012_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._658_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._658_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._658_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._658_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[13] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._353_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._353_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._169_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._013_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._659_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._659_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._659_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._659_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[14] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._355_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._355_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._170_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._014_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._660_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._660_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._660_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._660_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[15] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._357_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._357_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._171_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._015_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._661_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._661_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._661_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._661_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[16] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._359_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._359_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._172_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._360_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._360_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._016_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._662_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._662_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._662_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._662_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[17] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._361_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._361_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._173_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._017_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._663_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._663_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._663_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._663_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[18] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._363_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._363_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._174_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._018_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._664_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._664_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[19] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._365_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._365_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._175_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._019_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._665_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._665_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._665_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._665_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[20] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._368_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._368_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._177_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._369_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._369_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._020_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._666_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._666_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._666_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._666_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[21] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._370_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._370_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._178_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._371_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._371_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._021_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._667_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._667_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._667_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._667_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[22] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._372_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._372_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._179_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._373_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._373_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._022_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._668_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._668_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._668_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._668_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[23] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._374_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._374_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._180_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._375_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._375_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._023_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._669_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._669_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._669_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._669_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[24] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._376_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._376_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._181_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._377_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._377_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._024_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._670_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._670_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._670_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._670_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[25] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._378_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._378_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._182_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._025_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._671_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._671_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._671_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._671_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[26] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._380_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._380_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._183_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._026_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._672_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._672_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._672_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._672_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[27] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._382_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._382_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._184_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._027_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._673_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._673_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._673_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._673_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[28] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._384_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._185_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._028_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._674_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._674_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._674_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._674_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[29] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._386_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._186_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._029_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._675_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._675_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._675_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._675_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[30] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._389_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._389_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._188_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._390_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._390_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._030_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._676_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._676_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._676_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._676_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[31] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._391_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._391_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._189_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._392_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._392_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._031_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._677_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[32] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._393_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._393_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._190_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._394_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._394_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._032_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._678_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._678_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._678_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._678_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[33] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._395_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._395_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._191_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._396_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._396_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._033_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._678_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._678_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._679_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._679_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._679_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._679_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[34] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._397_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._397_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._192_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._398_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._398_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._034_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._679_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._679_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._680_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._680_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._680_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._680_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[35] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._399_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._399_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._193_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._400_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._400_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._035_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._680_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._680_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._681_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._681_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._681_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._681_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[36] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._401_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._401_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._194_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._402_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._402_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._036_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._681_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._681_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._682_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._682_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._682_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._682_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[37] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._403_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._403_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._195_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._404_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._404_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._037_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._682_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._682_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._683_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._683_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._683_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._683_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[38] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._405_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._405_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._196_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._038_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._683_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._683_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._684_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._684_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._684_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._684_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[39] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._407_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._407_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._197_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._039_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._684_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._684_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._685_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._685_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._685_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._685_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[40] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._410_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._410_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._199_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._040_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._685_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._685_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._686_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._686_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._686_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._686_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[41] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._412_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._412_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._200_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._413_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._413_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._041_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._686_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._687_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._687_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._687_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._687_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[42] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._414_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._414_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._201_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._415_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._415_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._042_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._687_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._687_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._688_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._688_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._688_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._688_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[43] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._416_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._416_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._202_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._417_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._417_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._043_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._688_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._688_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._689_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._689_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._689_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._689_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[44] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._418_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._418_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._203_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._419_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._419_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._044_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._689_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._689_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._690_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._690_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._690_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._690_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[45] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._420_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._420_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._204_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._421_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._421_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._045_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._690_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._690_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._691_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._691_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._691_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._691_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[46] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._422_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._422_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._205_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._423_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._423_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._046_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._691_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._691_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._692_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._692_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._692_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._692_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[47] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._424_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._424_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._206_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._425_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._425_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._047_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._692_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._692_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._693_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._693_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._693_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._693_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[48] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._426_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._426_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._207_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._048_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._693_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._693_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._694_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._694_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._694_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._694_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[49] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._428_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._428_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._208_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._049_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._694_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._694_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._695_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._695_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._695_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._695_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[50] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._431_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._431_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._210_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._050_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._695_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._695_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._696_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._696_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._696_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._696_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[51] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._433_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._433_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._211_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._051_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._696_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._696_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._697_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._697_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._697_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._697_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[52] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._435_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._435_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._212_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._052_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._697_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._697_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._699_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._699_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._699_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._699_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[54] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._439_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._439_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._214_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._054_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._699_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._699_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._700_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._700_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._700_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._700_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[55] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._441_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._441_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._215_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._055_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._700_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._700_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._702_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._702_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._702_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._702_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[57] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._445_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._445_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._217_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._057_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._702_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._702_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._703_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._703_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._703_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._703_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[58] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._447_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._447_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._218_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._448_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._448_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._058_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._703_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._703_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._652_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._652_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._652_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._652_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[7] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._340_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._340_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._162_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._341_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._341_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._007_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._653_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._653_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._653_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._653_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[8] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._342_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._342_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._163_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._343_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._343_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._008_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._654_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._654_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._654_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._654_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[9] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._344_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._344_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._164_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._345_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._345_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._009_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._759_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._759_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._759_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._759_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[114] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._565_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._565_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._280_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._566_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._566_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._114_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._759_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._759_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._282_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._282_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._282_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[3] (net)
                  0.06    0.00    0.34 ^ input_1._149_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._149_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._071_ (net)
                  0.04    0.00    0.45 ^ input_1._150_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._003_ (net)
                  0.03    0.00    0.51 ^ input_1._282_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._286_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._286_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._286_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[7] (net)
                  0.06    0.00    0.34 ^ input_1._157_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._157_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._075_ (net)
                  0.04    0.00    0.45 ^ input_1._158_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._158_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._007_ (net)
                  0.03    0.00    0.51 ^ input_1._286_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._290_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._290_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._290_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[11] (net)
                  0.06    0.00    0.34 ^ input_1._166_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._166_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._080_ (net)
                  0.04    0.00    0.45 ^ input_1._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._011_ (net)
                  0.03    0.00    0.51 ^ input_1._290_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._294_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._294_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._294_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[15] (net)
                  0.06    0.00    0.34 ^ input_1._174_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._174_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._084_ (net)
                  0.04    0.00    0.45 ^ input_1._175_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._175_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._015_ (net)
                  0.03    0.00    0.51 ^ input_1._294_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._302_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._302_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._302_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[23] (net)
                  0.06    0.00    0.34 ^ input_1._191_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._191_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._093_ (net)
                  0.04    0.00    0.45 ^ input_1._192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._023_ (net)
                  0.03    0.00    0.51 ^ input_1._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._310_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._310_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[31] (net)
                  0.06    0.00    0.34 ^ input_1._208_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._208_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._102_ (net)
                  0.04    0.00    0.45 ^ input_1._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._031_ (net)
                  0.03    0.00    0.51 ^ input_1._310_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._318_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._318_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._318_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[39] (net)
                  0.06    0.00    0.34 ^ input_1._224_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._224_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._110_ (net)
                  0.04    0.00    0.45 ^ input_1._225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._039_ (net)
                  0.03    0.00    0.51 ^ input_1._318_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._322_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._322_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._322_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[43] (net)
                  0.06    0.00    0.34 ^ input_1._233_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._233_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._115_ (net)
                  0.04    0.00    0.45 ^ input_1._234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._043_ (net)
                  0.03    0.00    0.51 ^ input_1._322_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._326_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._326_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._326_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[47] (net)
                  0.06    0.00    0.34 ^ input_1._241_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._241_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._119_ (net)
                  0.04    0.00    0.45 ^ input_1._242_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._242_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._047_ (net)
                  0.03    0.00    0.51 ^ input_1._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._282_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._282_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._282_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[3] (net)
                  0.06    0.00    0.34 ^ input_2._149_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._149_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._071_ (net)
                  0.04    0.00    0.45 ^ input_2._150_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._003_ (net)
                  0.03    0.00    0.51 ^ input_2._282_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._290_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._290_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._290_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[11] (net)
                  0.06    0.00    0.34 ^ input_2._166_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._166_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._080_ (net)
                  0.04    0.00    0.45 ^ input_2._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._011_ (net)
                  0.03    0.00    0.51 ^ input_2._290_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._294_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._294_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._294_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[15] (net)
                  0.06    0.00    0.34 ^ input_2._174_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._174_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._084_ (net)
                  0.04    0.00    0.45 ^ input_2._175_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._175_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._015_ (net)
                  0.03    0.00    0.51 ^ input_2._294_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._298_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._298_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._298_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[19] (net)
                  0.06    0.00    0.34 ^ input_2._182_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._182_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._088_ (net)
                  0.04    0.00    0.45 ^ input_2._183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._019_ (net)
                  0.03    0.00    0.51 ^ input_2._298_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._302_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._302_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._302_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[23] (net)
                  0.06    0.00    0.34 ^ input_2._191_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._191_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._093_ (net)
                  0.04    0.00    0.45 ^ input_2._192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._023_ (net)
                  0.03    0.00    0.51 ^ input_2._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._306_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._306_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._306_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[27] (net)
                  0.06    0.00    0.34 ^ input_2._199_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._199_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._097_ (net)
                  0.04    0.00    0.45 ^ input_2._200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._027_ (net)
                  0.03    0.00    0.51 ^ input_2._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._314_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._314_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._314_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[35] (net)
                  0.06    0.00    0.34 ^ input_2._216_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._216_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._106_ (net)
                  0.04    0.00    0.45 ^ input_2._217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._035_ (net)
                  0.03    0.00    0.51 ^ input_2._314_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._318_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._318_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._318_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[39] (net)
                  0.06    0.00    0.34 ^ input_2._224_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._224_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._110_ (net)
                  0.04    0.00    0.45 ^ input_2._225_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._225_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._039_ (net)
                  0.03    0.00    0.51 ^ input_2._318_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._322_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._322_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._322_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[43] (net)
                  0.06    0.00    0.34 ^ input_2._233_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._233_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._115_ (net)
                  0.04    0.00    0.45 ^ input_2._234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._043_ (net)
                  0.03    0.00    0.51 ^ input_2._322_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._326_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._326_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._326_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[47] (net)
                  0.06    0.00    0.34 ^ input_2._241_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._241_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._119_ (net)
                  0.04    0.00    0.45 ^ input_2._242_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._242_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._047_ (net)
                  0.03    0.00    0.51 ^ input_2._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._281_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._707_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._281_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._281_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[2] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._456_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._456_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._223_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._062_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._707_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._707_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._284_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._710_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._284_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[5] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._462_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._462_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._226_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._065_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._710_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._710_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._279_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._279_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._279_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[0] (net)
                  0.06    0.00    0.34 ^ input_1._143_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._143_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._068_ (net)
                  0.04    0.00    0.45 ^ input_1._144_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._144_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._000_ (net)
                  0.03    0.00    0.51 ^ input_1._279_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._283_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._283_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[4] (net)
                  0.06    0.00    0.34 ^ input_1._151_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._151_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._072_ (net)
                  0.04    0.00    0.45 ^ input_1._152_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._152_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._004_ (net)
                  0.03    0.00    0.51 ^ input_1._283_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._287_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._287_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._287_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[8] (net)
                  0.06    0.00    0.34 ^ input_1._159_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._159_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._076_ (net)
                  0.04    0.00    0.45 ^ input_1._160_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._160_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._008_ (net)
                  0.03    0.00    0.51 ^ input_1._287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._291_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._291_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._291_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[12] (net)
                  0.06    0.00    0.34 ^ input_1._168_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._168_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._081_ (net)
                  0.04    0.00    0.45 ^ input_1._169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._012_ (net)
                  0.03    0.00    0.51 ^ input_1._291_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._295_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._295_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._295_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[16] (net)
                  0.06    0.00    0.34 ^ input_1._176_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._176_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._085_ (net)
                  0.04    0.00    0.45 ^ input_1._177_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._177_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._016_ (net)
                  0.03    0.00    0.51 ^ input_1._295_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._303_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._303_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._303_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[24] (net)
                  0.06    0.00    0.34 ^ input_1._193_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._193_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._094_ (net)
                  0.04    0.00    0.45 ^ input_1._194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._024_ (net)
                  0.03    0.00    0.51 ^ input_1._303_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._307_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._307_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._307_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[28] (net)
                  0.06    0.00    0.34 ^ input_1._201_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._201_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._098_ (net)
                  0.04    0.00    0.45 ^ input_1._202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._028_ (net)
                  0.03    0.00    0.51 ^ input_1._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._311_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._311_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._311_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[32] (net)
                  0.06    0.00    0.34 ^ input_1._210_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._210_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._103_ (net)
                  0.04    0.00    0.45 ^ input_1._211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._032_ (net)
                  0.03    0.00    0.51 ^ input_1._311_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._319_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._319_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._319_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[40] (net)
                  0.06    0.00    0.34 ^ input_1._227_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._227_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._112_ (net)
                  0.04    0.00    0.45 ^ input_1._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._040_ (net)
                  0.03    0.00    0.51 ^ input_1._319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._323_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._323_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._323_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[44] (net)
                  0.06    0.00    0.34 ^ input_1._235_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_1._235_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._116_ (net)
                  0.04    0.00    0.45 ^ input_1._236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_1._236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._044_ (net)
                  0.03    0.00    0.51 ^ input_1._323_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._279_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._279_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._279_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[0] (net)
                  0.06    0.00    0.34 ^ input_2._143_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._143_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._068_ (net)
                  0.04    0.00    0.45 ^ input_2._144_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._144_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._000_ (net)
                  0.03    0.00    0.51 ^ input_2._279_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._291_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._291_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._291_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[12] (net)
                  0.06    0.00    0.34 ^ input_2._168_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._168_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._081_ (net)
                  0.04    0.00    0.45 ^ input_2._169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._012_ (net)
                  0.03    0.00    0.51 ^ input_2._291_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._299_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._299_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._299_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[20] (net)
                  0.06    0.00    0.34 ^ input_2._185_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._185_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._090_ (net)
                  0.04    0.00    0.45 ^ input_2._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._020_ (net)
                  0.03    0.00    0.51 ^ input_2._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._303_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._303_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._303_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[24] (net)
                  0.06    0.00    0.34 ^ input_2._193_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._193_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._094_ (net)
                  0.04    0.00    0.45 ^ input_2._194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._024_ (net)
                  0.03    0.00    0.51 ^ input_2._303_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._307_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._307_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._307_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[28] (net)
                  0.06    0.00    0.34 ^ input_2._201_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._201_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._098_ (net)
                  0.04    0.00    0.45 ^ input_2._202_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._202_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._028_ (net)
                  0.03    0.00    0.51 ^ input_2._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._319_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._319_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._319_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[40] (net)
                  0.06    0.00    0.34 ^ input_2._227_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._227_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._112_ (net)
                  0.04    0.00    0.45 ^ input_2._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._040_ (net)
                  0.03    0.00    0.51 ^ input_2._319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._323_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._323_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._323_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[44] (net)
                  0.06    0.00    0.34 ^ input_2._235_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._235_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._116_ (net)
                  0.04    0.00    0.45 ^ input_2._236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._044_ (net)
                  0.03    0.00    0.51 ^ input_2._323_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._327_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._327_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._327_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[48] (net)
                  0.06    0.00    0.34 ^ input_2._243_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ input_2._243_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._120_ (net)
                  0.04    0.00    0.45 ^ input_2._244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ input_2._244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._048_ (net)
                  0.03    0.00    0.51 ^ input_2._327_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._282_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._708_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._282_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._282_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[3] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._458_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._458_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._224_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._063_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._708_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._708_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._286_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._712_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._286_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[7] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._466_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._466_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._228_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._067_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._302_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._728_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._302_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[23] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._500_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._500_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._246_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._501_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._501_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._083_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._728_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._728_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._330_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._701_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._330_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[51] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._443_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._443_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._216_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.51 ^ stage_2.input_fifo._444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._056_ (net)
                  0.03    0.00    0.51 ^ stage_2.input_fifo._701_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.51   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._701_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_2._327_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._698_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._327_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[48] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._437_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._437_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._213_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_2.input_fifo._438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._053_ (net)
                  0.03    0.00    0.52 ^ stage_2.input_fifo._698_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._698_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._279_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._705_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._279_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._279_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[0] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._452_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._452_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._221_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_2.input_fifo._453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._060_ (net)
                  0.03    0.00    0.52 ^ stage_2.input_fifo._705_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._705_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._283_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._709_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[4] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._460_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._460_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._225_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_2.input_fifo._461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._064_ (net)
                  0.03    0.00    0.52 ^ stage_2.input_fifo._709_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._709_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: input_1._287_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._713_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._287_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[8] (net)
                  0.06    0.00    0.34 ^ stage_2.input_fifo._468_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._468_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._229_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_2.input_fifo._469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._068_ (net)
                  0.03    0.00    0.52 ^ stage_2.input_fifo._713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._731_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._731_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._731_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.07    0.34    0.34 ^ stage_2.input_fifo._731_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[86] (net)
                  0.07    0.00    0.34 ^ stage_2.input_fifo._506_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._506_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._249_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._507_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_2.input_fifo._507_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._086_ (net)
                  0.03    0.00    0.52 ^ stage_2.input_fifo._731_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._731_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_2.input_fifo._746_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._746_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._746_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.07    0.34    0.34 ^ stage_2.input_fifo._746_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[101] (net)
                  0.07    0.00    0.34 ^ stage_2.input_fifo._538_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_2.input_fifo._538_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._266_ (net)
                  0.04    0.00    0.45 ^ stage_2.input_fifo._539_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_2.input_fifo._539_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._101_ (net)
                  0.03    0.00    0.52 ^ stage_2.input_fifo._746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_4.output_fifo._336_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._336_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ stage_4.output_fifo._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[52] (net)
                  0.06    0.00    0.33 ^ stage_4.output_fifo._257_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.12    0.46 ^ stage_4.output_fifo._257_/X (sky130_fd_sc_hd__mux2_4)
                                         stage_4.output_fifo._128_ (net)
                  0.03    0.00    0.46 ^ stage_4.output_fifo._258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.52 ^ stage_4.output_fifo._258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._053_ (net)
                  0.03    0.00    0.52 ^ stage_4.output_fifo._336_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: stage_3.input_fifo._608_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._608_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._608_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ stage_3.input_fifo._608_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[59] (net)
                  0.07    0.00    0.34 ^ stage_3.input_fifo._402_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ stage_3.input_fifo._402_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._197_ (net)
                  0.04    0.00    0.45 ^ stage_3.input_fifo._403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_3.input_fifo._403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._059_ (net)
                  0.03    0.00    0.52 ^ stage_3.input_fifo._608_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._608_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: stage_3.input_fifo._663_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._663_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._663_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ stage_3.input_fifo._663_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[114] (net)
                  0.07    0.00    0.34 ^ stage_3.input_fifo._518_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ stage_3.input_fifo._518_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._258_ (net)
                  0.04    0.00    0.46 ^ stage_3.input_fifo._519_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_3.input_fifo._519_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._114_ (net)
                  0.03    0.00    0.52 ^ stage_3.input_fifo._663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: stage_3.input_fifo._675_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._675_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._675_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.34    0.34 ^ stage_3.input_fifo._675_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[126] (net)
                  0.08    0.00    0.34 ^ stage_3.input_fifo._542_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.46 ^ stage_3.input_fifo._542_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._270_ (net)
                  0.04    0.00    0.46 ^ stage_3.input_fifo._543_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.52 ^ stage_3.input_fifo._543_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._126_ (net)
                  0.03    0.00    0.52 ^ stage_3.input_fifo._675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: stage_2.input_fifo._766_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._766_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._766_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.01    0.07    0.35    0.35 ^ stage_2.input_fifo._766_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[121] (net)
                  0.07    0.00    0.35 ^ stage_2.input_fifo._580_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.47 ^ stage_2.input_fifo._580_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._288_ (net)
                  0.04    0.00    0.47 ^ stage_2.input_fifo._581_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ stage_2.input_fifo._581_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._121_ (net)
                  0.03    0.00    0.53 ^ stage_2.input_fifo._766_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._766_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_3.input_fifo._612_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._612_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._612_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.07    0.35    0.35 ^ stage_3.input_fifo._612_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[63] (net)
                  0.07    0.00    0.35 ^ stage_3.input_fifo._411_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.47 ^ stage_3.input_fifo._411_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._202_ (net)
                  0.04    0.00    0.47 ^ stage_3.input_fifo._412_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ stage_3.input_fifo._412_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._063_ (net)
                  0.03    0.00    0.53 ^ stage_3.input_fifo._612_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._612_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_3.input_fifo._557_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._557_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._557_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.07    0.35    0.35 ^ stage_3.input_fifo._557_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[8] (net)
                  0.07    0.00    0.35 ^ stage_3.input_fifo._294_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.47 ^ stage_3.input_fifo._294_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._140_ (net)
                  0.04    0.00    0.47 ^ stage_3.input_fifo._295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ stage_3.input_fifo._295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._008_ (net)
                  0.03    0.00    0.53 ^ stage_3.input_fifo._557_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._557_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: input_2._331_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._331_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.08    0.35    0.35 ^ input_2._331_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[52] (net)
                  0.08    0.00    0.35 ^ input_2._252_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ input_2._252_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._125_ (net)
                  0.04    0.00    0.47 ^ input_2._253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ input_2._253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._052_ (net)
                  0.03    0.00    0.53 ^ input_2._331_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_4.input_fifo._302_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._302_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ stage_4.input_fifo._302_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[2] (net)
                  0.09    0.00    0.35 ^ stage_4.input_fifo._160_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ stage_4.input_fifo._160_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._077_ (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._161_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ stage_4.input_fifo._161_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._003_ (net)
                  0.03    0.00    0.53 ^ stage_4.input_fifo._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_3.input_fifo._567_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._567_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.35    0.35 ^ stage_3.input_fifo._567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[18] (net)
                  0.09    0.00    0.35 ^ stage_3.input_fifo._316_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ stage_3.input_fifo._316_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._152_ (net)
                  0.04    0.00    0.47 ^ stage_3.input_fifo._317_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ stage_3.input_fifo._317_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._018_ (net)
                  0.03    0.00    0.53 ^ stage_3.input_fifo._567_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._567_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_4.input_fifo._301_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._301_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ stage_4.input_fifo._301_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[1] (net)
                  0.09    0.00    0.35 ^ stage_4.input_fifo._158_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ stage_4.input_fifo._158_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._076_ (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._159_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.53 ^ stage_4.input_fifo._159_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._002_ (net)
                  0.03    0.00    0.53 ^ stage_4.input_fifo._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_2.input_fifo._764_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._764_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._764_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    0.35 ^ stage_2.input_fifo._764_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[119] (net)
                  0.09    0.00    0.35 ^ stage_2.input_fifo._575_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ stage_2.input_fifo._575_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._285_ (net)
                  0.04    0.00    0.47 ^ stage_2.input_fifo._576_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_2.input_fifo._576_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._119_ (net)
                  0.03    0.00    0.54 ^ stage_2.input_fifo._764_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._764_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_4.input_fifo._332_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._332_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.07    0.36    0.36 ^ stage_4.input_fifo._332_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[32] (net)
                  0.07    0.00    0.36 ^ stage_4.input_fifo._223_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.47 ^ stage_4.input_fifo._223_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._110_ (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._224_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_4.input_fifo._224_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._033_ (net)
                  0.03    0.00    0.54 ^ stage_4.input_fifo._332_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_4.input_fifo._328_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._328_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.01    0.08    0.36    0.36 ^ stage_4.input_fifo._328_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[28] (net)
                  0.08    0.00    0.36 ^ stage_4.input_fifo._214_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.47 ^ stage_4.input_fifo._214_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._105_ (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_4.input_fifo._215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._029_ (net)
                  0.03    0.00    0.54 ^ stage_4.input_fifo._328_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: stage_3.input_fifo._622_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._622_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._622_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._622_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[73] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._432_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._432_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._213_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._433_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._433_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._073_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._622_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._622_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._602_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._602_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._602_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._602_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[53] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._390_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._390_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._191_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._053_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._602_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._602_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._603_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._603_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._603_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._603_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[54] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._392_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._392_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._192_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._054_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._603_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._603_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._604_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._604_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._604_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._604_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[55] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._394_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._394_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._193_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._055_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._604_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._604_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._606_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._606_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._606_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._606_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[57] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._398_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._398_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._195_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._057_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._606_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._606_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._657_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._657_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._657_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._657_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[108] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._505_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._505_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._251_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._506_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._506_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._108_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._658_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._658_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._658_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._658_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[109] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._507_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._507_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._252_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._508_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._508_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._109_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._659_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._659_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._659_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._659_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[110] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._510_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._510_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._254_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._110_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._661_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._661_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._661_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._661_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[112] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._514_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._514_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._256_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._515_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._515_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._112_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._605_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._605_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._605_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._605_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[56] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._396_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._396_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._194_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._056_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._605_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._605_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._607_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._607_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._607_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._607_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[58] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._400_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._400_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._196_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._058_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._607_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._607_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._660_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._660_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._660_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._660_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[111] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._512_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._512_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._255_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._513_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._513_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._111_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._662_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._662_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._662_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._662_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[113] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._516_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._516_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._257_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._517_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._517_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._113_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._561_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._561_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._561_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._561_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[12] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._304_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._304_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._146_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._012_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._561_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._561_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._616_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._616_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._616_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._616_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[67] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._419_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._419_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._206_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._067_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._616_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._616_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._632_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._632_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._632_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.09    0.36    0.36 ^ stage_3.input_fifo._632_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[83] (net)
                  0.09    0.00    0.36 ^ stage_3.input_fifo._453_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._453_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._224_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._454_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_3.input_fifo._454_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._083_ (net)
                  0.03    0.00    0.54 ^ stage_3.input_fifo._632_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._632_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: input_2._334_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._334_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.01    0.08    0.36    0.36 ^ input_2._334_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         input_2.D_OUT[55] (net)
                  0.08    0.00    0.36 ^ input_2._258_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ input_2._258_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._128_ (net)
                  0.04    0.00    0.48 ^ input_2._259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ input_2._259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._055_ (net)
                  0.03    0.00    0.54 ^ input_2._334_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._304_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.08    0.36    0.36 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.08    0.00    0.36 ^ stage_4.input_fifo._164_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._164_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._079_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.54 ^ stage_4.input_fifo._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._005_ (net)
                  0.03    0.00    0.54 ^ stage_4.input_fifo._304_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_3.input_fifo._550_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._550_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._550_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.10    0.36    0.36 ^ stage_3.input_fifo._550_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[1] (net)
                  0.10    0.00    0.36 ^ stage_3.input_fifo._280_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_3.input_fifo._280_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._133_ (net)
                  0.04    0.00    0.48 ^ stage_3.input_fifo._281_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._281_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._001_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._550_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._550_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._367_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._367_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._367_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.36    0.36 ^ stage_4.input_fifo._367_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[67] (net)
                  0.10    0.00    0.36 ^ stage_4.input_fifo._295_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._295_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._147_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._296_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._296_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._068_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._367_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._367_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._348_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._348_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._348_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[48] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._256_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._256_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._127_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._049_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._348_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._320_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._320_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._320_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[20] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._198_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._198_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._097_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._199_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._199_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._021_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._320_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._340_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._340_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._340_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[40] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._240_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._240_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._119_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._041_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._340_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._344_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._344_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._344_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[44] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._248_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._248_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._123_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._045_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._344_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._316_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._316_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._316_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[16] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._189_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._189_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._092_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._190_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._190_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._017_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._316_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._308_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._308_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._308_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[8] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._172_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._172_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._083_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._009_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._308_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._312_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._312_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._312_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[12] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._181_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._181_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._088_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._182_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._182_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._013_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._312_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_2.input_fifo._767_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._767_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._767_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.01    0.09    0.37    0.37 ^ stage_2.input_fifo._767_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[122] (net)
                  0.09    0.00    0.37 ^ stage_2.input_fifo._582_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_2.input_fifo._582_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._289_ (net)
                  0.04    0.00    0.48 ^ stage_2.input_fifo._583_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_2.input_fifo._583_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._122_ (net)
                  0.03    0.00    0.55 ^ stage_2.input_fifo._767_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._767_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._350_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._350_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._350_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._350_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[50] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._261_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._261_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._130_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._051_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._350_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._350_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._322_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._322_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._322_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[22] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._202_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4.input_fifo._202_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._099_ (net)
                  0.04    0.00    0.48 ^ stage_4.input_fifo._203_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._203_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._023_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._322_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: stage_4.input_fifo._346_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._346_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._346_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[46] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._252_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._252_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._125_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._047_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._346_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._342_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._342_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._342_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[42] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._244_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._244_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._121_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._043_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._342_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._314_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._314_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._314_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[14] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._185_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._185_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._090_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._015_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._314_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._318_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._318_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._318_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[18] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._193_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._193_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._094_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._194_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._194_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._019_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._318_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._326_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._326_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._326_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[26] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._210_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._210_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._103_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._027_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._326_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._310_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._310_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._310_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[10] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._177_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._177_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._086_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._178_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._178_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._011_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._310_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._353_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._353_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._353_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._353_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[53] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._267_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._267_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._133_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._054_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._353_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._353_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._303_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._303_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._303_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[3] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._162_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._162_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._078_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._163_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._163_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._004_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._303_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._627_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._627_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._627_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.02    0.09    0.37    0.37 ^ stage_3.input_fifo._627_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[78] (net)
                  0.09    0.00    0.37 ^ stage_3.input_fifo._442_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._442_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._218_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._443_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._443_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._078_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._627_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._627_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_1._331_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._331_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.10    0.36    0.36 ^ input_1._331_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[52] (net)
                  0.10    0.00    0.36 ^ input_1._252_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_1._252_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._125_ (net)
                  0.04    0.00    0.49 ^ input_1._253_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ input_1._253_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._052_ (net)
                  0.03    0.00    0.55 ^ input_1._331_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._625_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._625_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._625_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_3.input_fifo._625_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[76] (net)
                  0.09    0.00    0.37 ^ stage_3.input_fifo._438_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._438_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._216_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._439_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._439_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._076_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._625_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._625_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._306_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._306_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._306_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[6] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._168_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._168_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._081_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._169_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4.input_fifo._169_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._007_ (net)
                  0.03    0.00    0.55 ^ stage_4.input_fifo._306_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._589_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._589_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._589_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.36    0.36 ^ stage_3.input_fifo._589_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[40] (net)
                  0.10    0.00    0.36 ^ stage_3.input_fifo._363_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._363_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._177_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._040_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._589_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._644_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._644_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._644_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.10    0.36    0.36 ^ stage_3.input_fifo._644_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[95] (net)
                  0.10    0.00    0.36 ^ stage_3.input_fifo._478_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._478_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._237_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._095_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._644_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._644_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._654_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._654_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._654_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.02    0.09    0.37    0.37 ^ stage_3.input_fifo._654_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[105] (net)
                  0.09    0.00    0.37 ^ stage_3.input_fifo._499_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._499_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._248_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._500_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._500_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._105_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._654_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._654_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._610_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._610_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._610_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_3.input_fifo._610_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[61] (net)
                  0.09    0.00    0.37 ^ stage_3.input_fifo._407_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._407_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._200_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.55 ^ stage_3.input_fifo._408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._061_ (net)
                  0.03    0.00    0.55 ^ stage_3.input_fifo._610_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._610_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_2.input_fifo._762_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._762_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._762_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.02    0.07    0.38    0.38 ^ stage_2.input_fifo._762_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         stage_2.input_fifo$D_OUT[117] (net)
                  0.07    0.00    0.38 ^ stage_2.input_fifo._571_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.49 ^ stage_2.input_fifo._571_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._283_ (net)
                  0.04    0.00    0.49 ^ stage_2.input_fifo._572_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.55 ^ stage_2.input_fifo._572_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._117_ (net)
                  0.03    0.00    0.55 ^ stage_2.input_fifo._762_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._762_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._611_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._611_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._611_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.02    0.07    0.38    0.38 ^ stage_3.input_fifo._611_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         stage_3.input_fifo$D_OUT[62] (net)
                  0.07    0.00    0.38 ^ stage_3.input_fifo._409_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.49 ^ stage_3.input_fifo._409_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._201_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._410_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.56 ^ stage_3.input_fifo._410_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._062_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._611_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._611_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._556_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._556_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.02    0.07    0.38    0.38 ^ stage_3.input_fifo._556_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         stage_3.input_fifo$D_OUT[7] (net)
                  0.07    0.00    0.38 ^ stage_3.input_fifo._292_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.49 ^ stage_3.input_fifo._292_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._139_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.56 ^ stage_3.input_fifo._293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._007_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._556_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._556_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._352_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._352_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._352_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._352_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[52] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._265_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._265_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._132_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._053_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._352_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._352_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_1._335_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._335_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._335_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[56] (net)
                  0.11    0.00    0.37 ^ input_1._260_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_1._260_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._129_ (net)
                  0.04    0.00    0.49 ^ input_1._261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_1._261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._056_ (net)
                  0.03    0.00    0.56 ^ input_1._335_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._577_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._577_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._577_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._577_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[28] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._337_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._337_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._163_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._338_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._338_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._028_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._577_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_1._332_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._332_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._332_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[53] (net)
                  0.11    0.00    0.37 ^ input_1._254_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_1._254_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._126_ (net)
                  0.04    0.00    0.49 ^ input_1._255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_1._255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._053_ (net)
                  0.03    0.00    0.56 ^ input_1._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_2._332_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._332_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._332_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[53] (net)
                  0.11    0.00    0.37 ^ input_2._254_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_2._254_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._126_ (net)
                  0.04    0.00    0.49 ^ input_2._255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_2._255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._053_ (net)
                  0.03    0.00    0.56 ^ input_2._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_1._333_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._333_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._333_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[54] (net)
                  0.11    0.00    0.37 ^ input_1._256_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_1._256_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._127_ (net)
                  0.04    0.00    0.49 ^ input_1._257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_1._257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._054_ (net)
                  0.03    0.00    0.56 ^ input_1._333_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_2._333_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._333_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._333_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[54] (net)
                  0.11    0.00    0.37 ^ input_2._256_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_2._256_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._127_ (net)
                  0.04    0.00    0.49 ^ input_2._257_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_2._257_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._054_ (net)
                  0.03    0.00    0.56 ^ input_2._333_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_1._336_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._336_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[57] (net)
                  0.11    0.00    0.37 ^ input_1._262_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_1._262_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._130_ (net)
                  0.04    0.00    0.49 ^ input_1._263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_1._263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._057_ (net)
                  0.03    0.00    0.56 ^ input_1._336_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_2._336_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._336_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[57] (net)
                  0.11    0.00    0.37 ^ input_2._262_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_2._262_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._130_ (net)
                  0.04    0.00    0.49 ^ input_2._263_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_2._263_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._057_ (net)
                  0.03    0.00    0.56 ^ input_2._336_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._362_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._362_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._362_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._362_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[62] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._285_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._285_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._142_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._286_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._286_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._063_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._362_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._362_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._579_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._579_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._579_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._579_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[30] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._342_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._342_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._166_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._343_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._343_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._030_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._579_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._634_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._634_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._634_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._634_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[85] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._457_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._457_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._226_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._458_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._458_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._085_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._634_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._634_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._594_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._594_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._594_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._594_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[45] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._373_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._373_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._182_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._045_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._594_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._594_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._649_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._649_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._649_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._649_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[100] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._489_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._489_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._243_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._100_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._596_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._596_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._596_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._596_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[47] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._377_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._377_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._184_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._378_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._378_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._047_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._596_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._596_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._651_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._651_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._651_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._651_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[102] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._493_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_3.input_fifo._493_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._245_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._494_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._494_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._102_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_1._338_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._338_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[59] (net)
                  0.11    0.00    0.37 ^ input_1._266_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_1._266_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._132_ (net)
                  0.04    0.00    0.49 ^ input_1._267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_1._267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._059_ (net)
                  0.03    0.00    0.56 ^ input_1._338_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: input_2._338_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._338_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[59] (net)
                  0.11    0.00    0.37 ^ input_2._266_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ input_2._266_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._132_ (net)
                  0.04    0.00    0.49 ^ input_2._267_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ input_2._267_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._059_ (net)
                  0.03    0.00    0.56 ^ input_2._338_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._330_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._330_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._330_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[30] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._219_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._219_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._108_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._220_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._220_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._031_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._330_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._324_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._324_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._324_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[24] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._206_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._206_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._101_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._025_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._324_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._620_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._620_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._620_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._620_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[71] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._428_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_3.input_fifo._428_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._211_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._071_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._620_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._620_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._336_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._336_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._336_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[36] (net)
                  0.09    0.00    0.37 ^ stage_4.input_fifo._231_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._231_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._114_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._037_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._336_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._351_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._351_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._351_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._351_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[51] (net)
                  0.10    0.00    0.37 ^ stage_4.input_fifo._263_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._263_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._131_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._052_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._351_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._351_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._355_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._355_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._355_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_4.input_fifo._355_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[55] (net)
                  0.11    0.00    0.37 ^ stage_4.input_fifo._271_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4.input_fifo._271_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._135_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._056_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._355_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._355_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_4.input_fifo._366_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._366_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._366_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._366_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[66] (net)
                  0.10    0.00    0.37 ^ stage_4.input_fifo._293_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4.input_fifo._293_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._146_ (net)
                  0.04    0.00    0.49 ^ stage_4.input_fifo._294_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._294_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._067_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._366_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._366_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._568_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._568_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._568_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._568_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[19] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._318_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_3.input_fifo._318_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._153_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._319_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._319_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._019_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._568_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._568_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._623_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._623_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._623_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._623_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[74] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._434_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_3.input_fifo._434_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._214_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._435_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._435_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._074_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._623_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._623_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._580_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._580_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._580_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._580_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[31] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._344_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_3.input_fifo._344_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._167_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._345_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._345_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._031_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._580_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_3.input_fifo._635_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._635_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._635_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.11    0.37    0.37 ^ stage_3.input_fifo._635_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[86] (net)
                  0.11    0.00    0.37 ^ stage_3.input_fifo._459_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_3.input_fifo._459_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._227_ (net)
                  0.04    0.00    0.49 ^ stage_3.input_fifo._460_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._460_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._086_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._635_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._635_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: stage_2.input_fifo._760_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._760_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_4)
     8    0.02    0.08    0.38    0.38 ^ stage_2.input_fifo._760_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         stage_2.input_fifo$D_OUT[115] (net)
                  0.08    0.00    0.38 ^ stage_2.input_fifo._567_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.50 ^ stage_2.input_fifo._567_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._281_ (net)
                  0.04    0.00    0.50 ^ stage_2.input_fifo._568_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.56 ^ stage_2.input_fifo._568_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._115_ (net)
                  0.03    0.00    0.56 ^ stage_2.input_fifo._760_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._760_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._586_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._586_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._586_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.02    0.10    0.37    0.37 ^ stage_3.input_fifo._586_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[37] (net)
                  0.10    0.00    0.37 ^ stage_3.input_fifo._356_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._356_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._173_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._357_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._357_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._037_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._586_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._586_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._333_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._333_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._333_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[33] (net)
                  0.10    0.00    0.37 ^ stage_4.input_fifo._225_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._225_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._111_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._226_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._226_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._034_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._333_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._334_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._334_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._334_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[34] (net)
                  0.10    0.00    0.37 ^ stage_4.input_fifo._227_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._227_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._112_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._035_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._334_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._677_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._677_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_3.input_fifo._677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.RDY_read_output_3 (net)
                  0.06    0.00    0.33 ^ stage_3.input_fifo._274_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.08    0.42 ^ stage_3.input_fifo._274_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_3.input_fifo._129_ (net)
                  0.03    0.00    0.42 ^ stage_3.input_fifo._275_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.06    0.08    0.50 ^ stage_3.input_fifo._275_/X (sky130_fd_sc_hd__buf_1)
                                         stage_3.RDY_feed (net)
                  0.06    0.00    0.50 ^ stage_3.input_fifo._548_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.55 v stage_3.input_fifo._548_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_3.input_fifo._128_ (net)
                  0.03    0.00    0.55 v stage_3.input_fifo._677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._638_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._638_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._638_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.02    0.10    0.38    0.38 ^ stage_3.input_fifo._638_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[89] (net)
                  0.10    0.00    0.38 ^ stage_3.input_fifo._465_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._465_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._230_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._466_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._466_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._089_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._638_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._638_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._576_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._576_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._576_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.02    0.10    0.38    0.38 ^ stage_3.input_fifo._576_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[27] (net)
                  0.10    0.00    0.38 ^ stage_3.input_fifo._335_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._335_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._162_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._336_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._336_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._027_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._576_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._576_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_2.input_fifo._796_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._796_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.RDY_read_output_2 (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._322_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.08    0.42 ^ stage_2.input_fifo._322_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_2.input_fifo._152_ (net)
                  0.03    0.00    0.42 ^ stage_2.input_fifo._323_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.06    0.08    0.50 ^ stage_2.input_fifo._323_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.RDY_feed (net)
                  0.06    0.00    0.50 ^ stage_2.input_fifo._644_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.56 v stage_2.input_fifo._644_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_2.input_fifo._151_ (net)
                  0.03    0.00    0.56 v stage_2.input_fifo._796_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._796_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._571_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._571_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._571_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.02    0.10    0.38    0.38 ^ stage_3.input_fifo._571_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[22] (net)
                  0.10    0.00    0.38 ^ stage_3.input_fifo._325_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._325_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._157_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._326_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._326_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._022_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._571_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._571_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._626_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._626_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._626_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.02    0.10    0.38    0.38 ^ stage_3.input_fifo._626_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[77] (net)
                  0.10    0.00    0.38 ^ stage_3.input_fifo._440_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._440_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._217_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._441_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._441_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._077_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._626_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._626_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._631_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._631_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._631_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.02    0.10    0.38    0.38 ^ stage_3.input_fifo._631_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[82] (net)
                  0.10    0.00    0.38 ^ stage_3.input_fifo._451_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._451_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._223_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._452_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_3.input_fifo._452_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._082_ (net)
                  0.03    0.00    0.56 ^ stage_3.input_fifo._631_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._631_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._349_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._349_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._349_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._349_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[49] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._258_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._258_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._128_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._050_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._349_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._349_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._341_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._341_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._341_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[41] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._242_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._242_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._120_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._042_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._341_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._345_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._345_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._345_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[45] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._250_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._250_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._124_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._046_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._345_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._311_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._311_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._311_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[11] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._179_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._179_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._087_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._180_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._180_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._012_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._311_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._313_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._313_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._313_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[13] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._183_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._183_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._089_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._184_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4.input_fifo._184_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._014_ (net)
                  0.03    0.00    0.56 ^ stage_4.input_fifo._313_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_2.input_fifo._765_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._765_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._765_/CLK (sky130_fd_sc_hd__dfxtp_4)
    10    0.02    0.08    0.38    0.38 ^ stage_2.input_fifo._765_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         stage_2.input_fifo$D_OUT[120] (net)
                  0.08    0.00    0.38 ^ stage_2.input_fifo._578_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_2.input_fifo._578_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._287_ (net)
                  0.04    0.00    0.50 ^ stage_2.input_fifo._579_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.56 ^ stage_2.input_fifo._579_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._120_ (net)
                  0.03    0.00    0.56 ^ stage_2.input_fifo._765_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._765_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._319_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._319_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._319_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[19] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._195_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._195_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._095_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._196_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._196_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._020_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._319_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._566_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._566_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._566_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.37    0.37 ^ stage_3.input_fifo._566_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[17] (net)
                  0.12    0.00    0.37 ^ stage_3.input_fifo._314_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.50 ^ stage_3.input_fifo._314_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._151_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._315_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._315_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._017_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._566_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._566_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._621_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._621_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._621_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.37    0.37 ^ stage_3.input_fifo._621_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[72] (net)
                  0.12    0.00    0.37 ^ stage_3.input_fifo._430_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.50 ^ stage_3.input_fifo._430_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._212_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._431_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._431_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._072_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._621_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._621_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._323_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._323_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._323_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[23] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._204_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._204_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._100_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._205_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._205_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._024_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._323_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._315_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._315_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._315_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[15] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._187_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._187_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._091_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._016_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._315_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._321_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._321_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._321_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[21] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._200_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._200_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._098_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._201_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._201_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._022_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._321_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._317_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._317_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._317_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[17] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._191_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._191_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._093_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._192_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._192_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._018_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._317_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._309_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._309_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._309_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[9] (net)
                  0.10    0.00    0.38 ^ stage_4.input_fifo._174_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4.input_fifo._174_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._084_ (net)
                  0.04    0.00    0.50 ^ stage_4.input_fifo._175_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._175_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._010_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._309_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_3.input_fifo._614_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._614_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._614_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.38    0.38 ^ stage_3.input_fifo._614_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[65] (net)
                  0.10    0.00    0.38 ^ stage_3.input_fifo._415_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_3.input_fifo._415_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._204_ (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._065_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._614_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._614_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._283_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.07    0.00    0.34 ^ stage_4.output_fifo._141_/A (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.09    0.42 ^ stage_4.output_fifo._141_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.output_fifo._066_ (net)
                  0.03    0.00    0.42 ^ stage_4.output_fifo._142_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.06    0.08    0.50 ^ stage_4.output_fifo._142_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo$FULL_N (net)
                  0.06    0.00    0.50 ^ stage_4.output_fifo._146_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.56 v stage_4.output_fifo._146_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_4.output_fifo._000_ (net)
                  0.03    0.00    0.56 v stage_4.output_fifo._283_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_2.input_fifo._763_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._763_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._763_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.10    0.38    0.38 ^ stage_2.input_fifo._763_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[118] (net)
                  0.10    0.00    0.38 ^ stage_2.input_fifo._573_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.50 ^ stage_2.input_fifo._573_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._284_ (net)
                  0.04    0.00    0.50 ^ stage_2.input_fifo._574_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_2.input_fifo._574_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._118_ (net)
                  0.03    0.00    0.57 ^ stage_2.input_fifo._763_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._763_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: input_2._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._340_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_2._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ input_2._270_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.50 ^ input_2._270_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._134_ (net)
                  0.04    0.00    0.50 ^ input_2._271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ input_2._271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._061_ (net)
                  0.03    0.00    0.57 ^ input_2._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: input_2._337_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._337_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_2._337_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[58] (net)
                  0.12    0.00    0.38 ^ input_2._264_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.50 ^ input_2._264_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._131_ (net)
                  0.04    0.00    0.50 ^ input_2._265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ input_2._265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._058_ (net)
                  0.03    0.00    0.57 ^ input_2._337_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: input_2._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._341_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.38    0.38 ^ input_2._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[62] (net)
                  0.12    0.00    0.38 ^ input_2._272_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.50 ^ input_2._272_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._135_ (net)
                  0.04    0.00    0.50 ^ input_2._273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ input_2._273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._062_ (net)
                  0.03    0.00    0.57 ^ input_2._341_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: stage_4.input_fifo._338_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._338_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.11    0.38    0.38 ^ stage_4.input_fifo._338_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[38] (net)
                  0.11    0.00    0.38 ^ stage_4.input_fifo._235_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.51 ^ stage_4.input_fifo._235_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._116_ (net)
                  0.04    0.00    0.51 ^ stage_4.input_fifo._236_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._236_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._039_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._338_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: input_1._339_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._339_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.38    0.38 ^ input_1._339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[60] (net)
                  0.12    0.00    0.38 ^ input_1._268_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ input_1._268_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._133_ (net)
                  0.04    0.00    0.51 ^ input_1._269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ input_1._269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._060_ (net)
                  0.03    0.00    0.57 ^ input_1._339_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_4.input_fifo._325_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._325_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.11    0.38    0.38 ^ stage_4.input_fifo._325_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[25] (net)
                  0.11    0.00    0.38 ^ stage_4.input_fifo._208_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.51 ^ stage_4.input_fifo._208_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._102_ (net)
                  0.04    0.00    0.51 ^ stage_4.input_fifo._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._026_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._325_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: input_1._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._340_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_1._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ input_1._270_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ input_1._270_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._134_ (net)
                  0.04    0.00    0.51 ^ input_1._271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ input_1._271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._061_ (net)
                  0.03    0.00    0.57 ^ input_1._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: input_1._337_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._337_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_1._337_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[58] (net)
                  0.12    0.00    0.38 ^ input_1._264_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ input_1._264_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._131_ (net)
                  0.04    0.00    0.51 ^ input_1._265_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ input_1._265_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._058_ (net)
                  0.03    0.00    0.57 ^ input_1._337_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._570_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._570_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._570_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.11    0.38    0.38 ^ stage_3.input_fifo._570_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[21] (net)
                  0.11    0.00    0.38 ^ stage_3.input_fifo._323_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._323_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._156_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._324_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._324_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._021_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._570_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._570_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_4.input_fifo._327_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._327_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.11    0.38    0.38 ^ stage_4.input_fifo._327_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[27] (net)
                  0.11    0.00    0.38 ^ stage_4.input_fifo._212_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_4.input_fifo._212_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._104_ (net)
                  0.04    0.00    0.51 ^ stage_4.input_fifo._213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._028_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._327_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_4.input_fifo._329_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._329_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.11    0.38    0.38 ^ stage_4.input_fifo._329_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[29] (net)
                  0.11    0.00    0.38 ^ stage_4.input_fifo._216_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_4.input_fifo._216_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._106_ (net)
                  0.04    0.00    0.51 ^ stage_4.input_fifo._217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4.input_fifo._217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._030_ (net)
                  0.03    0.00    0.57 ^ stage_4.input_fifo._329_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._581_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._581_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._581_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._581_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[32] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._346_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._346_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._168_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._347_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._347_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._032_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._581_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._585_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._585_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._585_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._585_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[36] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._354_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._354_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._172_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._355_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._355_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._036_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._585_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._591_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._591_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._591_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._591_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[42] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._367_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._367_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._179_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._042_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._591_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._636_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._636_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._636_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._636_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[87] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._461_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._461_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._228_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._462_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._462_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._087_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._636_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._636_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._640_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._640_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._640_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._640_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[91] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._470_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._470_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._233_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._091_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._640_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._640_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._646_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._646_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._646_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._646_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[97] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._482_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._482_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._239_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._483_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._483_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._097_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._630_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._630_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._630_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._630_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[81] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._449_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._449_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._222_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._450_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._450_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._081_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._630_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._630_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._637_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._637_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._637_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.11    0.38    0.38 ^ stage_3.input_fifo._637_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[88] (net)
                  0.11    0.00    0.38 ^ stage_3.input_fifo._463_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._463_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._229_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._464_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.57 ^ stage_3.input_fifo._464_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._088_ (net)
                  0.03    0.00    0.57 ^ stage_3.input_fifo._637_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._637_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._569_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._569_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._569_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._569_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[20] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._321_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._321_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._155_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._322_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._322_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._020_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._569_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._569_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._593_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._593_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._593_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._593_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[44] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._371_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._371_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._181_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._044_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._597_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._597_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._597_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._597_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[48] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._379_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._379_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._185_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._380_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._380_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._048_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._597_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._597_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._624_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._624_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._624_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._624_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[75] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._436_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._436_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._215_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._437_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._437_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._075_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._624_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._624_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._648_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._648_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._648_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._648_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[99] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._486_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._486_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._241_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._487_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._487_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._099_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._652_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._652_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._652_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._652_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[103] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._495_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._495_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._246_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._496_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._496_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._103_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._563_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._563_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._563_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._563_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[14] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._308_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._308_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._148_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._309_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._309_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._014_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._563_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._563_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._618_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._618_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._618_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._618_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[69] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._423_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._423_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._208_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._069_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._618_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._618_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._578_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._578_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._578_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._578_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[29] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._339_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._339_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._164_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._340_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._340_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._029_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._578_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._633_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._633_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._633_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._633_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[84] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._455_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._455_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._225_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._456_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._456_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._084_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._633_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._633_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._595_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._595_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._595_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._595_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[46] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._375_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._375_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._183_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._046_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._595_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._595_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._650_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._650_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._650_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._650_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[101] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._491_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._491_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._244_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._492_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._492_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._101_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._650_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._650_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_4.input_fifo._347_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._347_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.11    0.39    0.39 ^ stage_4.input_fifo._347_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[47] (net)
                  0.11    0.00    0.39 ^ stage_4.input_fifo._254_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_4.input_fifo._254_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._126_ (net)
                  0.04    0.00    0.51 ^ stage_4.input_fifo._255_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._255_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._048_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._347_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._575_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._575_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._575_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.02    0.11    0.39    0.39 ^ stage_3.input_fifo._575_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[26] (net)
                  0.11    0.00    0.39 ^ stage_3.input_fifo._333_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._333_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._161_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._334_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._334_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._026_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._575_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._575_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._588_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._588_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._588_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._588_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[39] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._360_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._360_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._175_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._361_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._361_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._039_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._588_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._643_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._643_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._643_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._643_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[94] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._476_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._476_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._236_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._094_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._643_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._643_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._564_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._564_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._564_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._564_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[15] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._310_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._310_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._149_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._311_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._311_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._015_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._564_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._564_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_3.input_fifo._619_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._619_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._619_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._619_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[70] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._426_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_3.input_fifo._426_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._210_ (net)
                  0.04    0.00    0.51 ^ stage_3.input_fifo._427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._070_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._619_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._619_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_4.input_fifo._339_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._339_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._339_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[39] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._237_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.51 ^ stage_4.input_fifo._237_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._117_ (net)
                  0.04    0.00    0.51 ^ stage_4.input_fifo._238_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._238_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._040_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._339_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: stage_4.input_fifo._331_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._331_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._331_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[31] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._221_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._221_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._109_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._222_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._222_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._032_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._331_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._573_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._573_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._573_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._573_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[24] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._329_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._329_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._159_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._330_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._330_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._024_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._573_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._573_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._628_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._628_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._628_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.13    0.38    0.38 ^ stage_3.input_fifo._628_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[79] (net)
                  0.13    0.00    0.38 ^ stage_3.input_fifo._444_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._444_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._219_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._445_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._445_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._079_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._628_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._628_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._360_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._360_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._360_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._360_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[60] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._281_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._281_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._140_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._061_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._360_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._335_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._335_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._335_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[35] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._229_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._229_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._113_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._036_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._335_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: input_2._343_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._343_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v input_2._343_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.EMPTY_N (net)
                  0.03    0.00    0.31 v input_2._139_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.13    0.44 ^ input_2._139_/X (sky130_fd_sc_hd__or2b_1)
                                         input_2._065_ (net)
                  0.03    0.00    0.44 ^ input_2._140_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.06    0.08    0.52 ^ input_2._140_/X (sky130_fd_sc_hd__buf_1)
                                         input_2.FULL_N (net)
                  0.06    0.00    0.52 ^ input_2._278_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.58 v input_2._278_/Y (sky130_fd_sc_hd__a211oi_1)
                                         input_2._064_ (net)
                  0.03    0.00    0.58 v input_2._343_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._601_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._601_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._601_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.14    0.39    0.39 ^ stage_3.input_fifo._601_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[52] (net)
                  0.14    0.00    0.39 ^ stage_3.input_fifo._388_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._388_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._190_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._052_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._601_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._601_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._656_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._656_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._656_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.14    0.39    0.39 ^ stage_3.input_fifo._656_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[107] (net)
                  0.14    0.00    0.39 ^ stage_3.input_fifo._503_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._503_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._250_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._504_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_3.input_fifo._504_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._107_ (net)
                  0.03    0.00    0.58 ^ stage_3.input_fifo._656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._299_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._299_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.input_fifo._299_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$EMPTY_N (net)
                  0.03    0.00    0.31 v stage_4.input_fifo._149_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.13    0.44 ^ stage_4.input_fifo._149_/X (sky130_fd_sc_hd__or2b_1)
                                         stage_4.input_fifo._070_ (net)
                  0.03    0.00    0.44 ^ stage_4.input_fifo._150_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.06    0.08    0.52 ^ stage_4.input_fifo._150_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.RDY_feed (net)
                  0.06    0.00    0.52 ^ stage_4.input_fifo._154_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.58 v stage_4.input_fifo._154_/Y (sky130_fd_sc_hd__a211oi_1)
                                         stage_4.input_fifo._000_ (net)
                  0.03    0.00    0.58 v stage_4.input_fifo._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: input_1._343_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._343_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v input_1._343_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.EMPTY_N (net)
                  0.03    0.00    0.31 v input_1._139_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.13    0.44 ^ input_1._139_/X (sky130_fd_sc_hd__or2b_1)
                                         input_1._065_ (net)
                  0.03    0.00    0.44 ^ input_1._140_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.06    0.08    0.52 ^ input_1._140_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1.FULL_N (net)
                  0.06    0.00    0.52 ^ input_1._278_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.58 v input_1._278_/Y (sky130_fd_sc_hd__a211oi_1)
                                         input_1._064_ (net)
                  0.03    0.00    0.58 v input_1._343_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._337_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._337_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._337_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[37] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._233_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._233_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._115_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._234_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._234_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._038_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._337_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._365_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._365_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._365_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._365_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[65] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._291_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._291_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._145_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._292_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.58 ^ stage_4.input_fifo._292_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._066_ (net)
                  0.03    0.00    0.58 ^ stage_4.input_fifo._365_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._365_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: input_2._339_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._339_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.14    0.39    0.39 ^ input_2._339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[60] (net)
                  0.14    0.00    0.39 ^ input_2._268_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ input_2._268_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._133_ (net)
                  0.04    0.00    0.52 ^ input_2._269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ input_2._269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._060_ (net)
                  0.03    0.00    0.59 ^ input_2._339_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._600_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._600_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._600_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.02    0.12    0.39    0.39 ^ stage_3.input_fifo._600_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[51] (net)
                  0.12    0.00    0.39 ^ stage_3.input_fifo._386_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._386_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._189_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._051_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._600_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._600_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._655_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._655_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._655_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.02    0.12    0.39    0.39 ^ stage_3.input_fifo._655_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[106] (net)
                  0.12    0.00    0.39 ^ stage_3.input_fifo._501_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._501_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._249_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._502_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._502_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._106_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._655_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._655_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: input_1._334_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._334_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
     8    0.01    0.14    0.39    0.39 ^ input_1._334_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[55] (net)
                  0.14    0.00    0.39 ^ input_1._258_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ input_1._258_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._128_ (net)
                  0.04    0.00    0.52 ^ input_1._259_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ input_1._259_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._055_ (net)
                  0.03    0.00    0.59 ^ input_1._334_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._609_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._609_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._609_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.12    0.39    0.39 ^ stage_3.input_fifo._609_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[60] (net)
                  0.12    0.00    0.39 ^ stage_3.input_fifo._405_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._405_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._199_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._060_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._609_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._609_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: is_valid._14_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v is_valid._14_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.EMPTY_N (net)
                  0.03    0.00    0.31 v is_valid._06_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.13    0.44 ^ is_valid._06_/X (sky130_fd_sc_hd__or2b_1)
                                         is_valid._02_ (net)
                  0.03    0.00    0.44 ^ is_valid._07_/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.06    0.08    0.52 ^ is_valid._07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         is_valid.FULL_N (net)
                  0.06    0.00    0.52 ^ is_valid._12_/A2 (sky130_fd_sc_hd__a211oi_1)
     1    0.00    0.03    0.06    0.58 v is_valid._12_/Y (sky130_fd_sc_hd__a211oi_1)
                                         is_valid._01_ (net)
                  0.03    0.00    0.58 v is_valid._14_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.58   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ is_valid._14_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._554_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._554_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._554_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.12    0.39    0.39 ^ stage_3.input_fifo._554_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[5] (net)
                  0.12    0.00    0.39 ^ stage_3.input_fifo._288_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._288_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._137_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._289_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._289_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._005_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._554_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._615_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._615_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._615_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.14    0.39    0.39 ^ stage_3.input_fifo._615_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[66] (net)
                  0.14    0.00    0.39 ^ stage_3.input_fifo._417_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._417_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._205_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._066_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._615_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._615_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._354_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._354_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._354_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.14    0.39    0.39 ^ stage_4.input_fifo._354_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[54] (net)
                  0.14    0.00    0.39 ^ stage_4.input_fifo._269_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._269_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._134_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_4.input_fifo._270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._055_ (net)
                  0.03    0.00    0.59 ^ stage_4.input_fifo._354_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._354_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._560_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._560_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._560_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.14    0.39    0.39 ^ stage_3.input_fifo._560_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[11] (net)
                  0.14    0.00    0.39 ^ stage_3.input_fifo._302_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._302_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._145_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._011_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._560_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._560_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: input_2._335_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._335_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.39    0.39 ^ input_2._335_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[56] (net)
                  0.14    0.00    0.39 ^ input_2._260_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ input_2._260_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._129_ (net)
                  0.04    0.00    0.52 ^ input_2._261_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ input_2._261_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._056_ (net)
                  0.03    0.00    0.59 ^ input_2._335_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_4.input_fifo._343_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._343_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._343_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[43] (net)
                  0.12    0.00    0.39 ^ stage_4.input_fifo._246_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4.input_fifo._246_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._122_ (net)
                  0.04    0.00    0.52 ^ stage_4.input_fifo._247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_4.input_fifo._247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._044_ (net)
                  0.03    0.00    0.59 ^ stage_4.input_fifo._343_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: stage_3.input_fifo._592_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._592_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._592_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.02    0.13    0.39    0.39 ^ stage_3.input_fifo._592_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[43] (net)
                  0.13    0.00    0.39 ^ stage_3.input_fifo._369_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._369_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._180_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._043_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._592_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._592_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._647_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._647_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._647_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.02    0.13    0.39    0.39 ^ stage_3.input_fifo._647_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[98] (net)
                  0.13    0.00    0.39 ^ stage_3.input_fifo._484_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.52 ^ stage_3.input_fifo._484_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._240_ (net)
                  0.04    0.00    0.52 ^ stage_3.input_fifo._485_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._485_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._098_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._647_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._647_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_4.input_fifo._363_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._363_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._363_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.39    0.39 ^ stage_4.input_fifo._363_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[63] (net)
                  0.14    0.00    0.39 ^ stage_4.input_fifo._287_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.53 ^ stage_4.input_fifo._287_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._143_ (net)
                  0.04    0.00    0.53 ^ stage_4.input_fifo._288_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_4.input_fifo._288_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._064_ (net)
                  0.03    0.00    0.59 ^ stage_4.input_fifo._363_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._363_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_4.input_fifo._356_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._356_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._356_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.13    0.40    0.40 ^ stage_4.input_fifo._356_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[56] (net)
                  0.13    0.00    0.40 ^ stage_4.input_fifo._273_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.53 ^ stage_4.input_fifo._273_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._136_ (net)
                  0.04    0.00    0.53 ^ stage_4.input_fifo._274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_4.input_fifo._274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._057_ (net)
                  0.03    0.00    0.59 ^ stage_4.input_fifo._356_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._356_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.15    0.39    0.39 ^ input_1._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[62] (net)
                  0.15    0.00    0.39 ^ input_1._272_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.53 ^ input_1._272_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._135_ (net)
                  0.04    0.00    0.53 ^ input_1._273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ input_1._273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._062_ (net)
                  0.03    0.00    0.59 ^ input_1._341_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._629_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._629_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._629_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.39    0.39 ^ stage_3.input_fifo._629_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[80] (net)
                  0.15    0.00    0.39 ^ stage_3.input_fifo._447_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._447_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._221_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._448_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._448_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._080_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._629_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._629_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._574_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._574_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.39    0.39 ^ stage_3.input_fifo._574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[25] (net)
                  0.15    0.00    0.39 ^ stage_3.input_fifo._331_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._331_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._160_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._332_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._332_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._025_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._574_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._562_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._562_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._562_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.13    0.40    0.40 ^ stage_3.input_fifo._562_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[13] (net)
                  0.13    0.00    0.40 ^ stage_3.input_fifo._306_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.53 ^ stage_3.input_fifo._306_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._147_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.59 ^ stage_3.input_fifo._307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._013_ (net)
                  0.03    0.00    0.59 ^ stage_3.input_fifo._562_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.59   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._565_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._565_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._565_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.39    0.39 ^ stage_3.input_fifo._565_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[16] (net)
                  0.15    0.00    0.39 ^ stage_3.input_fifo._312_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._312_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._150_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._313_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._313_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._016_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._565_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._565_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._584_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._584_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._584_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.40    0.40 ^ stage_3.input_fifo._584_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[35] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._352_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._352_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._171_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._353_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._353_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._035_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._584_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._590_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._590_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._590_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.40    0.40 ^ stage_3.input_fifo._590_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[41] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._365_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._365_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._178_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._041_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._590_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._639_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._639_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._639_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.40    0.40 ^ stage_3.input_fifo._639_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[90] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._468_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._468_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._232_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._090_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._639_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._639_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._645_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._645_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._645_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.15    0.40    0.40 ^ stage_3.input_fifo._645_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[96] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._480_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._480_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._238_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._096_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._587_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._587_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._587_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.15    0.40    0.40 ^ stage_3.input_fifo._587_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[38] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._358_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._358_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._174_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._359_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._359_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._038_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._587_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._642_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._642_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._642_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.15    0.40    0.40 ^ stage_3.input_fifo._642_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[93] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._474_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._474_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._235_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._093_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._642_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._642_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._617_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._617_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._617_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.03    0.14    0.40    0.40 ^ stage_3.input_fifo._617_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[68] (net)
                  0.14    0.00    0.40 ^ stage_3.input_fifo._421_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.53 ^ stage_3.input_fifo._421_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._207_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._068_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._617_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._617_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._572_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._572_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._572_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.02    0.15    0.40    0.40 ^ stage_3.input_fifo._572_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[23] (net)
                  0.15    0.00    0.40 ^ stage_3.input_fifo._327_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.53 ^ stage_3.input_fifo._327_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._158_ (net)
                  0.04    0.00    0.53 ^ stage_3.input_fifo._328_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._328_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._023_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._572_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._572_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: stage_3.input_fifo._599_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._599_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._599_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.02    0.16    0.40    0.40 ^ stage_3.input_fifo._599_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[50] (net)
                  0.16    0.00    0.40 ^ stage_3.input_fifo._384_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.54 ^ stage_3.input_fifo._384_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._188_ (net)
                  0.04    0.00    0.54 ^ stage_3.input_fifo._385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._050_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._599_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._599_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: stage_3.input_fifo._555_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._555_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._555_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.02    0.16    0.40    0.40 ^ stage_3.input_fifo._555_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[6] (net)
                  0.16    0.00    0.40 ^ stage_3.input_fifo._290_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.54 ^ stage_3.input_fifo._290_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._138_ (net)
                  0.04    0.00    0.54 ^ stage_3.input_fifo._291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.60 ^ stage_3.input_fifo._291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._006_ (net)
                  0.03    0.00    0.60 ^ stage_3.input_fifo._555_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._555_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: stage_3.input_fifo._653_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._653_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._653_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.03    0.15    0.41    0.41 ^ stage_3.input_fifo._653_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[104] (net)
                  0.15    0.00    0.41 ^ stage_3.input_fifo._497_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.54 ^ stage_3.input_fifo._497_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._247_ (net)
                  0.04    0.00    0.54 ^ stage_3.input_fifo._498_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ stage_3.input_fifo._498_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._104_ (net)
                  0.03    0.00    0.61 ^ stage_3.input_fifo._653_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._653_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: stage_3.input_fifo._613_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._613_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._613_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.16    0.40    0.40 ^ stage_3.input_fifo._613_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[64] (net)
                  0.16    0.00    0.40 ^ stage_3.input_fifo._413_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.54 ^ stage_3.input_fifo._413_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._203_ (net)
                  0.04    0.00    0.54 ^ stage_3.input_fifo._414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ stage_3.input_fifo._414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._064_ (net)
                  0.03    0.00    0.61 ^ stage_3.input_fifo._613_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._613_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: stage_3.input_fifo._558_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._558_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._558_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.16    0.40    0.40 ^ stage_3.input_fifo._558_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[9] (net)
                  0.16    0.00    0.40 ^ stage_3.input_fifo._296_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.54 ^ stage_3.input_fifo._296_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._141_ (net)
                  0.04    0.00    0.54 ^ stage_3.input_fifo._297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ stage_3.input_fifo._297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._009_ (net)
                  0.03    0.00    0.61 ^ stage_3.input_fifo._558_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._558_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: stage_3.input_fifo._582_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._582_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._582_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.03    0.15    0.41    0.41 ^ stage_3.input_fifo._582_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[33] (net)
                  0.15    0.00    0.41 ^ stage_3.input_fifo._348_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.55 ^ stage_3.input_fifo._348_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._169_ (net)
                  0.04    0.00    0.55 ^ stage_3.input_fifo._349_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ stage_3.input_fifo._349_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._033_ (net)
                  0.03    0.00    0.61 ^ stage_3.input_fifo._582_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._582_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: stage_3.input_fifo._641_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._641_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._641_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.17    0.41    0.41 ^ stage_3.input_fifo._641_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[92] (net)
                  0.17    0.00    0.41 ^ stage_3.input_fifo._472_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.55 ^ stage_3.input_fifo._472_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._234_ (net)
                  0.04    0.00    0.55 ^ stage_3.input_fifo._473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.61 ^ stage_3.input_fifo._473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._092_ (net)
                  0.03    0.00    0.61 ^ stage_3.input_fifo._641_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._641_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: stage_3.input_fifo._583_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._583_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._583_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.17    0.41    0.41 ^ stage_3.input_fifo._583_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[34] (net)
                  0.17    0.00    0.41 ^ stage_3.input_fifo._350_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.55 ^ stage_3.input_fifo._350_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._170_ (net)
                  0.04    0.00    0.55 ^ stage_3.input_fifo._351_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.62 ^ stage_3.input_fifo._351_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._034_ (net)
                  0.03    0.00    0.62 ^ stage_3.input_fifo._583_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: stage_4.input_fifo._357_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._337_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._357_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ stage_4.input_fifo._357_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[57] (net)
                  0.06    0.00    0.33 ^ stage_4._1324_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.12    0.45 ^ stage_4._1324_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[52] (net)
                  0.04    0.00    0.45 ^ stage_4.output_fifo._259_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.55 ^ stage_4.output_fifo._259_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._129_ (net)
                  0.04    0.00    0.55 ^ stage_4.output_fifo._260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.62 ^ stage_4.output_fifo._260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._054_ (net)
                  0.03    0.00    0.62 ^ stage_4.output_fifo._337_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: stage_3.input_fifo._598_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._598_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._598_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.03    0.16    0.42    0.42 ^ stage_3.input_fifo._598_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_3.input_fifo$D_OUT[49] (net)
                  0.16    0.00    0.42 ^ stage_3.input_fifo._381_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.55 ^ stage_3.input_fifo._381_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._186_ (net)
                  0.04    0.00    0.55 ^ stage_3.input_fifo._382_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.62 ^ stage_3.input_fifo._382_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._049_ (net)
                  0.03    0.00    0.62 ^ stage_3.input_fifo._598_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._598_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: stage_3.input_fifo._559_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._559_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._559_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.18    0.42    0.42 ^ stage_3.input_fifo._559_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[10] (net)
                  0.18    0.00    0.42 ^ stage_3.input_fifo._300_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.56 ^ stage_3.input_fifo._300_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._144_ (net)
                  0.04    0.00    0.56 ^ stage_3.input_fifo._301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.63 ^ stage_3.input_fifo._301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._010_ (net)
                  0.03    0.00    0.63 ^ stage_3.input_fifo._559_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._559_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: stage_4.input_fifo._358_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._358_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._358_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.03    0.17    0.43    0.43 ^ stage_4.input_fifo._358_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[58] (net)
                  0.17    0.00    0.43 ^ stage_4.input_fifo._277_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.57 ^ stage_4.input_fifo._277_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._138_ (net)
                  0.04    0.00    0.57 ^ stage_4.input_fifo._278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.63 ^ stage_4.input_fifo._278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._059_ (net)
                  0.03    0.00    0.63 ^ stage_4.input_fifo._358_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._358_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: stage_3.input_fifo._664_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._357_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_3.input_fifo._664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[115] (net)
                  0.05    0.00    0.32 ^ stage_3._1380_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.08    0.40 ^ stage_3._1380_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0620_ (net)
                  0.04    0.00    0.40 ^ stage_3._1381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.47 ^ stage_3._1381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.read_output_3[57] (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._275_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.57 ^ stage_4.input_fifo._275_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._137_ (net)
                  0.04    0.00    0.57 ^ stage_4.input_fifo._276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.64 ^ stage_4.input_fifo._276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._058_ (net)
                  0.03    0.00    0.64 ^ stage_4.input_fifo._357_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._357_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: input_1._331_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._783_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.10    0.36    0.36 ^ input_1._331_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[52] (net)
                  0.10    0.00    0.36 ^ _289_/B1 (sky130_fd_sc_hd__a21oi_2)
     5    0.01    0.05    0.06    0.43 v _289_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _071_ (net)
                  0.05    0.00    0.43 v _290_/A (sky130_fd_sc_hd__inv_2)
     2    0.00    0.03    0.05    0.47 ^ _290_/Y (sky130_fd_sc_hd__inv_2)
                                         stage_2.feed_output_stage_1[138] (net)
                  0.03    0.00    0.47 ^ stage_2.input_fifo._615_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.57 ^ stage_2.input_fifo._615_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._306_ (net)
                  0.04    0.00    0.57 ^ stage_2.input_fifo._616_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.64 ^ stage_2.input_fifo._616_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._138_ (net)
                  0.03    0.00    0.64 ^ stage_2.input_fifo._783_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._783_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: stage_3.input_fifo._666_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._359_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._666_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_3.input_fifo._666_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[117] (net)
                  0.05    0.00    0.32 ^ stage_3._1384_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.08    0.40 ^ stage_3._1384_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0622_ (net)
                  0.04    0.00    0.40 ^ stage_3._1385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.47 ^ stage_3._1385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.read_output_3[59] (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._279_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.58 ^ stage_4.input_fifo._279_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._139_ (net)
                  0.04    0.00    0.58 ^ stage_4.input_fifo._280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.64 ^ stage_4.input_fifo._280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._060_ (net)
                  0.03    0.00    0.64 ^ stage_4.input_fifo._359_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._359_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: stage_3.input_fifo._668_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._361_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._668_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_3.input_fifo._668_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[119] (net)
                  0.05    0.00    0.32 ^ stage_3._1388_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.08    0.40 ^ stage_3._1388_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0624_ (net)
                  0.04    0.00    0.40 ^ stage_3._1389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.47 ^ stage_3._1389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.read_output_3[61] (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._283_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.58 ^ stage_4.input_fifo._283_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._141_ (net)
                  0.04    0.00    0.58 ^ stage_4.input_fifo._284_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.64 ^ stage_4.input_fifo._284_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._062_ (net)
                  0.03    0.00    0.64 ^ stage_4.input_fifo._361_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._361_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: stage_3.input_fifo._671_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._364_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._671_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_3.input_fifo._671_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[122] (net)
                  0.05    0.00    0.32 ^ stage_3._1394_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.08    0.40 ^ stage_3._1394_/X (sky130_fd_sc_hd__or2_1)
                                         stage_3._0627_ (net)
                  0.04    0.00    0.40 ^ stage_3._1395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.47 ^ stage_3._1395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.read_output_3[64] (net)
                  0.04    0.00    0.47 ^ stage_4.input_fifo._289_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.58 ^ stage_4.input_fifo._289_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._144_ (net)
                  0.04    0.00    0.58 ^ stage_4.input_fifo._290_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.64 ^ stage_4.input_fifo._290_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._065_ (net)
                  0.03    0.00    0.64 ^ stage_4.input_fifo._364_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._364_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: stage_4.input_fifo._344_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._325_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._344_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[44] (net)
                  0.09    0.00    0.37 ^ stage_4._1218_/A1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.11    0.48 ^ stage_4._1218_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[40] (net)
                  0.03    0.00    0.48 ^ stage_4.output_fifo._234_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.58 ^ stage_4.output_fifo._234_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._116_ (net)
                  0.04    0.00    0.58 ^ stage_4.output_fifo._235_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.64 ^ stage_4.output_fifo._235_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._042_ (net)
                  0.03    0.00    0.64 ^ stage_4.output_fifo._325_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.64   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._286_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.08    0.36    0.36 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.08    0.00    0.36 ^ stage_4._0876_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._0876_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[1] (net)
                  0.04    0.00    0.49 ^ stage_4.output_fifo._152_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.59 ^ stage_4.output_fifo._152_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._073_ (net)
                  0.04    0.00    0.59 ^ stage_4.output_fifo._153_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._153_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._003_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._286_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: stage_4.input_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._285_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.08    0.36    0.36 ^ stage_4.input_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[4] (net)
                  0.08    0.00    0.36 ^ stage_4._0861_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4._0861_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[0] (net)
                  0.04    0.00    0.49 ^ stage_4.output_fifo._150_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.59 ^ stage_4.output_fifo._150_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._072_ (net)
                  0.04    0.00    0.59 ^ stage_4.output_fifo._151_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._151_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._002_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._285_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._312_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._294_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._312_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[12] (net)
                  0.09    0.00    0.37 ^ stage_4._0960_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4._0960_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[9] (net)
                  0.04    0.00    0.49 ^ stage_4.output_fifo._169_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._169_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._082_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._170_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._170_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._011_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._294_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._310_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._292_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._310_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[10] (net)
                  0.09    0.00    0.37 ^ stage_4._0945_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4._0945_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[7] (net)
                  0.04    0.00    0.49 ^ stage_4.output_fifo._164_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._164_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._079_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._165_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._165_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._009_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._292_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._306_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._288_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._306_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[6] (net)
                  0.09    0.00    0.37 ^ stage_4._0905_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0905_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[3] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._156_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._156_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._075_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._157_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._157_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._005_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._288_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._316_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._297_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._316_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[16] (net)
                  0.09    0.00    0.37 ^ stage_4._0981_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0981_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[12] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._175_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._175_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._085_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._176_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._176_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._014_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._297_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._308_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._289_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._308_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[8] (net)
                  0.09    0.00    0.37 ^ stage_4._0912_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0912_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[4] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._158_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._158_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._076_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._159_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.66 ^ stage_4.output_fifo._159_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._006_ (net)
                  0.03    0.00    0.66 ^ stage_4.output_fifo._289_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.66   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._312_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._293_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._312_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[12] (net)
                  0.09    0.00    0.37 ^ stage_4._0952_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0952_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[8] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._166_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._166_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._080_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._010_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._293_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._775_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._667_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._775_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._775_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[130] (net)
                  0.05    0.00    0.32 ^ stage_2._0609_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0609_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0007_ (net)
                  0.04    0.00    0.43 ^ stage_2._0610_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0610_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[118] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._526_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._526_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._262_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._527_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._527_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._118_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._776_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._668_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._776_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._776_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[131] (net)
                  0.05    0.00    0.32 ^ stage_2._0611_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0611_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0008_ (net)
                  0.04    0.00    0.43 ^ stage_2._0612_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0612_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[119] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._528_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._528_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._263_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._529_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._529_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._119_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._777_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._669_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._777_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._777_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[132] (net)
                  0.05    0.00    0.32 ^ stage_2._0613_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0613_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0009_ (net)
                  0.04    0.00    0.43 ^ stage_2._0614_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0614_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[120] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._530_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._530_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._264_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._531_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._531_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._120_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._778_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._670_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._778_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._778_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[133] (net)
                  0.05    0.00    0.32 ^ stage_2._0616_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0616_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0011_ (net)
                  0.04    0.00    0.43 ^ stage_2._0617_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0617_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[121] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._532_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._532_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._265_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._533_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._533_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._121_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._779_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._671_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._779_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._779_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[134] (net)
                  0.05    0.00    0.32 ^ stage_2._0618_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0618_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0012_ (net)
                  0.04    0.00    0.43 ^ stage_2._0619_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0619_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[122] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._534_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._534_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._266_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._535_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._535_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._122_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._780_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._672_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._780_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._780_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[135] (net)
                  0.05    0.00    0.32 ^ stage_2._0620_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0620_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0013_ (net)
                  0.04    0.00    0.43 ^ stage_2._0621_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0621_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[123] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._536_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._536_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._267_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._537_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._537_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._123_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._781_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._673_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._781_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._781_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[136] (net)
                  0.05    0.00    0.32 ^ stage_2._0622_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0622_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0014_ (net)
                  0.04    0.00    0.43 ^ stage_2._0623_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0623_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[124] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._538_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._538_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._268_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._539_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._539_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._124_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._782_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._674_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._782_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._782_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[137] (net)
                  0.05    0.00    0.32 ^ stage_2._0624_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0624_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0015_ (net)
                  0.04    0.00    0.43 ^ stage_2._0625_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0625_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.read_output_2[125] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._540_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._540_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._269_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._541_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._541_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._125_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._773_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._665_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._773_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._773_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[128] (net)
                  0.05    0.00    0.32 ^ stage_2._0605_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0605_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0005_ (net)
                  0.04    0.00    0.43 ^ stage_2._0606_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0606_/X (sky130_fd_sc_hd__buf_1)
                                         stage_2.read_output_2[116] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._522_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._522_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._260_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._523_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._523_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._116_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_2.input_fifo._774_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._666_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._774_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._774_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[129] (net)
                  0.05    0.00    0.32 ^ stage_2._0607_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.43 ^ stage_2._0607_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2._0006_ (net)
                  0.04    0.00    0.43 ^ stage_2._0608_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.50 ^ stage_2._0608_/X (sky130_fd_sc_hd__buf_1)
                                         stage_2.read_output_2[117] (net)
                  0.04    0.00    0.50 ^ stage_3.input_fifo._524_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_3.input_fifo._524_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._261_ (net)
                  0.04    0.00    0.60 ^ stage_3.input_fifo._525_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_3.input_fifo._525_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._117_ (net)
                  0.03    0.00    0.67 ^ stage_3.input_fifo._666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._322_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._303_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._322_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[22] (net)
                  0.09    0.00    0.37 ^ stage_4._1031_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._1031_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[18] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._187_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._187_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._091_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._020_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._303_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._314_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._295_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._314_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[14] (net)
                  0.09    0.00    0.37 ^ stage_4._0966_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0966_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[10] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._171_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._171_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._083_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._172_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._172_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._012_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._295_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._318_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._299_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._318_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[18] (net)
                  0.09    0.00    0.37 ^ stage_4._0996_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0996_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[14] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._179_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._179_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._087_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._180_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._180_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._016_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._326_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._307_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._326_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[26] (net)
                  0.09    0.00    0.37 ^ stage_4._1066_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._1066_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[22] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._196_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._196_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._096_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._197_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._197_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._024_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._310_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._291_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._310_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[10] (net)
                  0.09    0.00    0.37 ^ stage_4._0938_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0938_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[6] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._162_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._162_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._078_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._163_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._163_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._008_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._291_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._306_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._287_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._306_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[6] (net)
                  0.09    0.00    0.37 ^ stage_4._0890_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._0890_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[2] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._154_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.60 ^ stage_4.output_fifo._154_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._074_ (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._155_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._155_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._004_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: stage_4.input_fifo._362_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._342_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._362_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._362_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[62] (net)
                  0.09    0.00    0.37 ^ stage_4._1350_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._1350_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[57] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._269_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.61 ^ stage_4.output_fifo._269_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._134_ (net)
                  0.04    0.00    0.61 ^ stage_4.output_fifo._270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.67 ^ stage_4.output_fifo._270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._059_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.67   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: stage_4.input_fifo._305_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._305_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.07    0.36    0.36 ^ stage_4.input_fifo._305_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[5] (net)
                  0.07    0.00    0.36 ^ split8/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.11    0.13    0.48 ^ split8/X (sky130_fd_sc_hd__buf_1)
                                         net228 (net)
                  0.11    0.00    0.48 ^ stage_4.input_fifo._166_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.61 ^ stage_4.input_fifo._166_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._080_ (net)
                  0.04    0.00    0.61 ^ stage_4.input_fifo._167_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_4.input_fifo._167_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._006_ (net)
                  0.03    0.00    0.68 ^ stage_4.input_fifo._305_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: stage_2.input_fifo._761_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._761_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._761_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.06    0.34    0.34 ^ stage_2.input_fifo._761_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_2.input_fifo$D_OUT[116] (net)
                  0.06    0.00    0.34 ^ fanout209/A (sky130_fd_sc_hd__buf_4)
    10    0.03    0.10    0.15    0.49 ^ fanout209/X (sky130_fd_sc_hd__buf_4)
                                         net209 (net)
                  0.10    0.00    0.49 ^ stage_2.input_fifo._569_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.61 ^ stage_2.input_fifo._569_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._282_ (net)
                  0.04    0.00    0.61 ^ stage_2.input_fifo._570_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_2.input_fifo._570_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._116_ (net)
                  0.03    0.00    0.68 ^ stage_2.input_fifo._761_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._761_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: stage_4.input_fifo._364_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._344_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._364_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_4.input_fifo._364_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[64] (net)
                  0.05    0.00    0.33 ^ stage_4._1359_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.04    0.37 v stage_4._1359_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0640_ (net)
                  0.03    0.00    0.37 v stage_4._1360_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.42 ^ stage_4._1360_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0641_ (net)
                  0.04    0.00    0.42 ^ stage_4._1363_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.09    0.51 ^ stage_4._1363_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[59] (net)
                  0.03    0.00    0.51 ^ stage_4.output_fifo._273_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.61 ^ stage_4.output_fifo._273_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._136_ (net)
                  0.04    0.00    0.61 ^ stage_4.output_fifo._274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_4.output_fifo._274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._061_ (net)
                  0.03    0.00    0.68 ^ stage_4.output_fifo._344_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: stage_4.input_fifo._348_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._329_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._348_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[48] (net)
                  0.09    0.00    0.37 ^ stage_4._1256_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.03    0.13    0.49 ^ stage_4._1256_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[44] (net)
                  0.03    0.00    0.49 ^ stage_4.output_fifo._242_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.61 ^ stage_4.output_fifo._242_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._120_ (net)
                  0.03    0.00    0.61 ^ stage_4.output_fifo._243_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.68 ^ stage_4.output_fifo._243_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._046_ (net)
                  0.03    0.00    0.68 ^ stage_4.output_fifo._329_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: stage_4.input_fifo._366_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._346_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._366_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.05    0.35    0.35 v stage_4.input_fifo._366_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[66] (net)
                  0.05    0.00    0.35 v stage_4._1372_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.40 ^ stage_4._1372_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0651_ (net)
                  0.04    0.00    0.40 ^ stage_4._1375_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.11    0.51 ^ stage_4._1375_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[61] (net)
                  0.04    0.00    0.51 ^ stage_4.output_fifo._277_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.61 ^ stage_4.output_fifo._277_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._138_ (net)
                  0.04    0.00    0.61 ^ stage_4.output_fifo._278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_4.output_fifo._278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._063_ (net)
                  0.03    0.00    0.68 ^ stage_4.output_fifo._346_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: stage_4.input_fifo._350_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._331_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._350_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._350_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[50] (net)
                  0.09    0.00    0.37 ^ stage_4._1274_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._1274_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[46] (net)
                  0.04    0.00    0.50 ^ stage_4.output_fifo._246_/A1 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.12    0.62 ^ stage_4.output_fifo._246_/X (sky130_fd_sc_hd__mux2_4)
                                         stage_4.output_fifo._122_ (net)
                  0.03    0.00    0.62 ^ stage_4.output_fifo._247_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.68 ^ stage_4.output_fifo._247_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._048_ (net)
                  0.03    0.00    0.68 ^ stage_4.output_fifo._331_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: input_2._334_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._775_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.01    0.08    0.36    0.36 ^ input_2._334_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         input_2.D_OUT[55] (net)
                  0.08    0.00    0.36 ^ _273_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.44 ^ _273_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.04    0.00    0.44 ^ _274_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.51 ^ _274_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[130] (net)
                  0.04    0.00    0.51 ^ stage_2.input_fifo._599_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.62 ^ stage_2.input_fifo._599_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._298_ (net)
                  0.04    0.00    0.62 ^ stage_2.input_fifo._600_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_2.input_fifo._600_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._130_ (net)
                  0.03    0.00    0.68 ^ stage_2.input_fifo._775_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._775_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: stage_3.input_fifo._676_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._676_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._676_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_3.input_fifo._676_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[127] (net)
                  0.05    0.00    0.33 ^ fanout208/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.12    0.16    0.49 ^ fanout208/X (sky130_fd_sc_hd__buf_2)
                                         net208 (net)
                  0.12    0.00    0.49 ^ stage_3.input_fifo._544_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.62 ^ stage_3.input_fifo._544_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._271_ (net)
                  0.04    0.00    0.62 ^ stage_3.input_fifo._545_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_3.input_fifo._545_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._127_ (net)
                  0.03    0.00    0.68 ^ stage_3.input_fifo._676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: stage_4.input_fifo._367_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._347_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._367_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.05    0.33    0.33 v stage_4.input_fifo._367_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[67] (net)
                  0.05    0.00    0.33 v stage_4._1376_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.07    0.06    0.40 ^ stage_4._1376_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_4._0654_ (net)
                  0.07    0.00    0.40 ^ stage_4._1379_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.12    0.51 ^ stage_4._1379_/X (sky130_fd_sc_hd__o31a_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[62] (net)
                  0.04    0.00    0.51 ^ stage_4.output_fifo._279_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.62 ^ stage_4.output_fifo._279_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._139_ (net)
                  0.04    0.00    0.62 ^ stage_4.output_fifo._280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.68 ^ stage_4.output_fifo._280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._064_ (net)
                  0.03    0.00    0.68 ^ stage_4.output_fifo._347_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: input_1._335_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._787_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._335_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[56] (net)
                  0.11    0.00    0.37 ^ _297_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _297_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _075_ (net)
                  0.04    0.00    0.45 ^ _298_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _298_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[142] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._624_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._624_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._311_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._625_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._625_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._142_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._787_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._787_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: stage_4.input_fifo._365_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._345_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._365_/CLK (sky130_fd_sc_hd__dfxtp_2)
    10    0.02    0.06    0.36    0.36 v stage_4.input_fifo._365_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[65] (net)
                  0.06    0.00    0.36 v stage_4._1366_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.42 ^ stage_4._1366_/Y (sky130_fd_sc_hd__nand2_1)
                                         stage_4._0646_ (net)
                  0.04    0.00    0.42 ^ stage_4._1371_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.11    0.52 ^ stage_4._1371_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[60] (net)
                  0.04    0.00    0.52 ^ stage_4.output_fifo._275_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_4.output_fifo._275_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._137_ (net)
                  0.04    0.00    0.63 ^ stage_4.output_fifo._276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_4.output_fifo._276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._062_ (net)
                  0.03    0.00    0.69 ^ stage_4.output_fifo._345_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_2._332_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._773_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._332_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[53] (net)
                  0.11    0.00    0.37 ^ _269_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _269_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.04    0.00    0.45 ^ _270_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _270_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[128] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._594_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._594_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._295_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._595_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._595_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._128_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._773_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._773_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_1._332_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._784_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._332_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[53] (net)
                  0.11    0.00    0.37 ^ _291_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _291_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _072_ (net)
                  0.04    0.00    0.45 ^ _292_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _292_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[139] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._617_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._617_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._307_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._618_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._618_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._139_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._784_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._784_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: stage_4.input_fifo._341_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._323_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._341_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[41] (net)
                  0.10    0.00    0.38 ^ stage_4._1200_/B2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.05    0.07    0.44 v stage_4._1200_/Y (sky130_fd_sc_hd__a22oi_1)
                                         stage_4._0502_ (net)
                  0.05    0.00    0.44 v stage_4._1201_/C1 (sky130_fd_sc_hd__o211ai_1)
     1    0.00    0.07    0.07    0.51 ^ stage_4._1201_/Y (sky130_fd_sc_hd__o211ai_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[38] (net)
                  0.07    0.00    0.51 ^ stage_4.output_fifo._229_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.63 ^ stage_4.output_fifo._229_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._113_ (net)
                  0.04    0.00    0.63 ^ stage_4.output_fifo._230_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_4.output_fifo._230_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._040_ (net)
                  0.03    0.00    0.69 ^ stage_4.output_fifo._323_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_2._333_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._774_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._333_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[54] (net)
                  0.11    0.00    0.37 ^ _271_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _271_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.04    0.00    0.45 ^ _272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[129] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._596_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._596_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._296_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._597_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._597_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._129_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._774_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_1._333_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._785_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._333_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[54] (net)
                  0.11    0.00    0.37 ^ _293_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _293_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _073_ (net)
                  0.04    0.00    0.45 ^ _294_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _294_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[140] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._620_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._620_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._309_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._621_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._621_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._140_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._785_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._785_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_2._336_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._777_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[57] (net)
                  0.11    0.00    0.37 ^ _277_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _277_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _065_ (net)
                  0.04    0.00    0.45 ^ _278_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _278_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[132] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._603_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._603_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._300_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._604_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._604_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._132_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._777_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._777_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_1._336_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._788_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[57] (net)
                  0.11    0.00    0.37 ^ _299_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.45 ^ _299_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _076_ (net)
                  0.04    0.00    0.45 ^ _300_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _300_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[143] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._626_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._626_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._312_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._627_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._627_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._143_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._788_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._788_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_2._338_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._779_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_2._338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[59] (net)
                  0.11    0.00    0.37 ^ _281_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.46 ^ _281_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _067_ (net)
                  0.04    0.00    0.46 ^ _282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[134] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._607_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._607_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._302_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._608_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._608_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._134_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._779_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._779_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_1._338_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._790_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.11    0.37    0.37 ^ input_1._338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[59] (net)
                  0.11    0.00    0.37 ^ _303_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.46 ^ _303_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _078_ (net)
                  0.04    0.00    0.46 ^ _304_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.52 ^ _304_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[145] (net)
                  0.04    0.00    0.52 ^ stage_2.input_fifo._630_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.63 ^ stage_2.input_fifo._630_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._314_ (net)
                  0.04    0.00    0.63 ^ stage_2.input_fifo._631_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.69 ^ stage_2.input_fifo._631_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._145_ (net)
                  0.03    0.00    0.69 ^ stage_2.input_fifo._790_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._790_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: input_2._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._781_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_2._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ _285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.47 ^ _285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _069_ (net)
                  0.04    0.00    0.47 ^ _286_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _286_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[136] (net)
                  0.04    0.00    0.53 ^ stage_2.input_fifo._611_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.64 ^ stage_2.input_fifo._611_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._304_ (net)
                  0.04    0.00    0.64 ^ stage_2.input_fifo._612_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.70 ^ stage_2.input_fifo._612_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._136_ (net)
                  0.03    0.00    0.70 ^ stage_2.input_fifo._781_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._781_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: input_2._337_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._778_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_2._337_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[58] (net)
                  0.12    0.00    0.38 ^ _279_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.47 ^ _279_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _066_ (net)
                  0.04    0.00    0.47 ^ _280_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _280_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[133] (net)
                  0.04    0.00    0.53 ^ stage_2.input_fifo._605_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.64 ^ stage_2.input_fifo._605_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._301_ (net)
                  0.04    0.00    0.64 ^ stage_2.input_fifo._606_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.70 ^ stage_2.input_fifo._606_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._133_ (net)
                  0.03    0.00    0.70 ^ stage_2.input_fifo._778_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._778_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: input_2._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._782_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.38    0.38 ^ input_2._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[62] (net)
                  0.12    0.00    0.38 ^ _287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.47 ^ _287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _070_ (net)
                  0.04    0.00    0.47 ^ _288_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.53 ^ _288_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[137] (net)
                  0.04    0.00    0.53 ^ stage_2.input_fifo._613_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.64 ^ stage_2.input_fifo._613_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._305_ (net)
                  0.04    0.00    0.64 ^ stage_2.input_fifo._614_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.70 ^ stage_2.input_fifo._614_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._137_ (net)
                  0.03    0.00    0.70 ^ stage_2.input_fifo._782_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._782_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: input_1._339_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._791_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.12    0.38    0.38 ^ input_1._339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[60] (net)
                  0.12    0.00    0.38 ^ _305_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.47 ^ _305_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _079_ (net)
                  0.04    0.00    0.47 ^ _306_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _306_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[146] (net)
                  0.04    0.00    0.54 ^ stage_2.input_fifo._632_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.64 ^ stage_2.input_fifo._632_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._315_ (net)
                  0.04    0.00    0.64 ^ stage_2.input_fifo._633_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.71 ^ stage_2.input_fifo._633_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._146_ (net)
                  0.03    0.00    0.71 ^ stage_2.input_fifo._791_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._791_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: input_1._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._792_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_1._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ _307_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.47 ^ _307_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _080_ (net)
                  0.04    0.00    0.47 ^ _308_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _308_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[147] (net)
                  0.04    0.00    0.54 ^ stage_2.input_fifo._634_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.64 ^ stage_2.input_fifo._634_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._316_ (net)
                  0.04    0.00    0.64 ^ stage_2.input_fifo._635_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.71 ^ stage_2.input_fifo._635_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._147_ (net)
                  0.03    0.00    0.71 ^ stage_2.input_fifo._792_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._792_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: input_1._337_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._789_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_1._337_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[58] (net)
                  0.12    0.00    0.38 ^ _301_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.47 ^ _301_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _077_ (net)
                  0.04    0.00    0.47 ^ _302_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.54 ^ _302_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[144] (net)
                  0.04    0.00    0.54 ^ stage_2.input_fifo._628_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.64 ^ stage_2.input_fifo._628_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._313_ (net)
                  0.04    0.00    0.64 ^ stage_2.input_fifo._629_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.71 ^ stage_2.input_fifo._629_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._144_ (net)
                  0.03    0.00    0.71 ^ stage_2.input_fifo._789_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._789_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: stage_4.input_fifo._316_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._298_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._316_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[16] (net)
                  0.09    0.00    0.37 ^ stage_4._0989_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._0989_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0316_ (net)
                  0.04    0.00    0.48 ^ stage_4._0990_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4._0990_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[13] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._177_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_4.output_fifo._177_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._086_ (net)
                  0.04    0.00    0.65 ^ stage_4.output_fifo._178_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_4.output_fifo._178_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._015_ (net)
                  0.03    0.00    0.72 ^ stage_4.output_fifo._298_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: stage_4.input_fifo._308_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._290_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._308_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[8] (net)
                  0.09    0.00    0.37 ^ stage_4._0930_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._0930_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0265_ (net)
                  0.04    0.00    0.48 ^ stage_4._0931_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4._0931_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[5] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._160_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_4.output_fifo._160_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._077_ (net)
                  0.04    0.00    0.65 ^ stage_4.output_fifo._161_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_4.output_fifo._161_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._007_ (net)
                  0.03    0.00    0.72 ^ stage_4.output_fifo._290_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: input_2._339_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._780_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.14    0.39    0.39 ^ input_2._339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[60] (net)
                  0.14    0.00    0.39 ^ _283_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.48 ^ _283_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _068_ (net)
                  0.04    0.00    0.48 ^ _284_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.55 ^ _284_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[135] (net)
                  0.04    0.00    0.55 ^ stage_2.input_fifo._609_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_2.input_fifo._609_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._303_ (net)
                  0.04    0.00    0.65 ^ stage_2.input_fifo._610_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_2.input_fifo._610_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._135_ (net)
                  0.03    0.00    0.72 ^ stage_2.input_fifo._780_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._780_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: input_1._334_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._786_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
     8    0.01    0.14    0.39    0.39 ^ input_1._334_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[55] (net)
                  0.14    0.00    0.39 ^ _295_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.48 ^ _295_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _074_ (net)
                  0.04    0.00    0.48 ^ _296_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.55 ^ _296_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[141] (net)
                  0.04    0.00    0.55 ^ stage_2.input_fifo._622_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_2.input_fifo._622_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._310_ (net)
                  0.04    0.00    0.65 ^ stage_2.input_fifo._623_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_2.input_fifo._623_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._141_ (net)
                  0.03    0.00    0.72 ^ stage_2.input_fifo._786_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._786_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: stage_4.input_fifo._322_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._304_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._322_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[22] (net)
                  0.09    0.00    0.37 ^ stage_4._1039_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1039_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0360_ (net)
                  0.04    0.00    0.49 ^ stage_4._1040_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4._1040_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[19] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._190_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_4.output_fifo._190_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._093_ (net)
                  0.04    0.00    0.65 ^ stage_4.output_fifo._191_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_4.output_fifo._191_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._021_ (net)
                  0.03    0.00    0.72 ^ stage_4.output_fifo._304_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: stage_4.input_fifo._314_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._296_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._314_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[14] (net)
                  0.09    0.00    0.37 ^ stage_4._0974_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._0974_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0303_ (net)
                  0.04    0.00    0.49 ^ stage_4._0975_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4._0975_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[11] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._173_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_4.output_fifo._173_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._084_ (net)
                  0.04    0.00    0.65 ^ stage_4.output_fifo._174_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_4.output_fifo._174_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._013_ (net)
                  0.03    0.00    0.72 ^ stage_4.output_fifo._296_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: stage_4.input_fifo._318_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._300_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._318_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[18] (net)
                  0.09    0.00    0.37 ^ stage_4._1003_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1003_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0328_ (net)
                  0.04    0.00    0.49 ^ stage_4._1004_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4._1004_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[15] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._181_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_4.output_fifo._181_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._088_ (net)
                  0.04    0.00    0.65 ^ stage_4.output_fifo._182_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_4.output_fifo._182_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._017_ (net)
                  0.03    0.00    0.72 ^ stage_4.output_fifo._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: input_2._335_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._776_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.39    0.39 ^ input_2._335_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[56] (net)
                  0.14    0.00    0.39 ^ _275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.48 ^ _275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _064_ (net)
                  0.04    0.00    0.48 ^ _276_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.55 ^ _276_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[131] (net)
                  0.04    0.00    0.55 ^ stage_2.input_fifo._601_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.65 ^ stage_2.input_fifo._601_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._299_ (net)
                  0.04    0.00    0.65 ^ stage_2.input_fifo._602_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_2.input_fifo._602_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._131_ (net)
                  0.03    0.00    0.72 ^ stage_2.input_fifo._776_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._776_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: stage_4.input_fifo._328_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._310_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.01    0.08    0.36    0.36 ^ stage_4.input_fifo._328_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[28] (net)
                  0.08    0.00    0.36 ^ stage_4._1090_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._1090_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0405_ (net)
                  0.04    0.00    0.48 ^ stage_4._1092_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.08    0.55 ^ stage_4._1092_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[25] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._202_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.66 ^ stage_4.output_fifo._202_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._099_ (net)
                  0.04    0.00    0.66 ^ stage_4.output_fifo._203_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.72 ^ stage_4.output_fifo._203_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._027_ (net)
                  0.03    0.00    0.72 ^ stage_4.output_fifo._310_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._793_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.15    0.39    0.39 ^ input_1._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[62] (net)
                  0.15    0.00    0.39 ^ _309_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.09    0.49 ^ _309_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _081_ (net)
                  0.04    0.00    0.49 ^ _310_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.56 ^ _310_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[148] (net)
                  0.04    0.00    0.56 ^ stage_2.input_fifo._636_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.66 ^ stage_2.input_fifo._636_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._317_ (net)
                  0.04    0.00    0.66 ^ stage_2.input_fifo._637_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.73 ^ stage_2.input_fifo._637_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._148_ (net)
                  0.03    0.00    0.73 ^ stage_2.input_fifo._793_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._793_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: stage_4.input_fifo._320_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._301_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._320_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[20] (net)
                  0.09    0.00    0.37 ^ stage_4._1014_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4._1014_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0338_ (net)
                  0.04    0.00    0.49 ^ stage_4._1015_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4._1015_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[16] (net)
                  0.03    0.00    0.56 ^ stage_4.output_fifo._183_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.66 ^ stage_4.output_fifo._183_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._089_ (net)
                  0.04    0.00    0.66 ^ stage_4.output_fifo._184_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.73 ^ stage_4.output_fifo._184_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._018_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: stage_4.input_fifo._332_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._313_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.07    0.36    0.36 ^ stage_4.input_fifo._332_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[32] (net)
                  0.07    0.00    0.36 ^ stage_4._1113_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._1113_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0425_ (net)
                  0.04    0.00    0.48 ^ stage_4._1115_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.08    0.56 ^ stage_4._1115_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[28] (net)
                  0.03    0.00    0.56 ^ stage_4.output_fifo._208_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.66 ^ stage_4.output_fifo._208_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._102_ (net)
                  0.04    0.00    0.66 ^ stage_4.output_fifo._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.73 ^ stage_4.output_fifo._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._030_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: stage_4.input_fifo._307_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._307_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.13    0.38    0.38 ^ stage_4.input_fifo._307_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[7] (net)
                  0.13    0.00    0.38 ^ split19/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.01    0.12    0.16    0.53 ^ split19/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net239 (net)
                  0.12    0.00    0.53 ^ stage_4.input_fifo._170_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.66 ^ stage_4.input_fifo._170_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._082_ (net)
                  0.04    0.00    0.66 ^ stage_4.input_fifo._171_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.73 ^ stage_4.input_fifo._171_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._008_ (net)
                  0.03    0.00    0.73 ^ stage_4.input_fifo._307_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: stage_4.input_fifo._328_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._309_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.01    0.08    0.36    0.36 ^ stage_4.input_fifo._328_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[28] (net)
                  0.08    0.00    0.36 ^ stage_4._1082_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._1082_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0398_ (net)
                  0.04    0.00    0.48 ^ stage_4._1084_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.08    0.56 ^ stage_4._1084_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[24] (net)
                  0.03    0.00    0.56 ^ stage_4.output_fifo._200_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.66 ^ stage_4.output_fifo._200_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._098_ (net)
                  0.04    0.00    0.66 ^ stage_4.output_fifo._201_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.73 ^ stage_4.output_fifo._201_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._026_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._309_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: stage_4.input_fifo._348_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._330_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._348_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[48] (net)
                  0.09    0.00    0.37 ^ stage_4._1266_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._1266_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0561_ (net)
                  0.04    0.00    0.48 ^ stage_4._1267_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.55 ^ stage_4._1267_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[45] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._244_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.67 ^ stage_4.output_fifo._244_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._121_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._245_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.73 ^ stage_4.output_fifo._245_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._047_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._330_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: stage_4.input_fifo._320_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._302_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._320_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[20] (net)
                  0.09    0.00    0.37 ^ stage_4._1023_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._1023_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0346_ (net)
                  0.04    0.00    0.48 ^ stage_4._1024_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.55 ^ stage_4._1024_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[17] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._185_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.67 ^ stage_4.output_fifo._185_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._090_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.73 ^ stage_4.output_fifo._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._019_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._302_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: stage_4.input_fifo._353_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._335_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._353_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._353_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[53] (net)
                  0.09    0.00    0.37 ^ stage_4._1303_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1303_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0593_ (net)
                  0.04    0.00    0.49 ^ stage_4._1311_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.08    0.56 ^ stage_4._1311_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[50] (net)
                  0.03    0.00    0.56 ^ stage_4.output_fifo._255_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.67 ^ stage_4.output_fifo._255_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._127_ (net)
                  0.04    0.00    0.67 ^ stage_4.output_fifo._256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.73 ^ stage_4.output_fifo._256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._052_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._335_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: stage_4.input_fifo._350_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._332_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._350_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._350_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[50] (net)
                  0.09    0.00    0.37 ^ stage_4._1283_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1283_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0576_ (net)
                  0.04    0.00    0.49 ^ stage_4._1284_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.55 ^ stage_4._1284_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[47] (net)
                  0.03    0.00    0.55 ^ stage_4.output_fifo._248_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.67 ^ stage_4.output_fifo._248_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._123_ (net)
                  0.03    0.00    0.67 ^ stage_4.output_fifo._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.73 ^ stage_4.output_fifo._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._049_ (net)
                  0.03    0.00    0.73 ^ stage_4.output_fifo._332_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: stage_4.input_fifo._346_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._327_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._346_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[46] (net)
                  0.09    0.00    0.37 ^ stage_4._1236_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4._1236_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0534_ (net)
                  0.04    0.00    0.49 ^ stage_4._1237_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4._1237_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[42] (net)
                  0.03    0.00    0.57 ^ stage_4.output_fifo._238_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.67 ^ stage_4.output_fifo._238_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._118_ (net)
                  0.04    0.00    0.67 ^ stage_4.output_fifo._239_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.74 ^ stage_4.output_fifo._239_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._044_ (net)
                  0.03    0.00    0.74 ^ stage_4.output_fifo._327_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: input_2._331_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._772_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.08    0.35    0.35 ^ input_2._331_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[52] (net)
                  0.08    0.00    0.35 ^ _267_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.08    0.43 ^ _267_/X (sky130_fd_sc_hd__a21o_1)
                                         _060_ (net)
                  0.03    0.00    0.43 ^ _268_/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.02    0.09    0.13    0.56 ^ _268_/X (sky130_fd_sc_hd__clkbuf_2)
                                         stage_2.feed_output_stage_1[127] (net)
                  0.09    0.00    0.56 ^ stage_2.input_fifo._592_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.68 ^ stage_2.input_fifo._592_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._294_ (net)
                  0.04    0.00    0.68 ^ stage_2.input_fifo._593_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.75 ^ stage_2.input_fifo._593_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._127_ (net)
                  0.03    0.00    0.75 ^ stage_2.input_fifo._772_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._772_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: stage_4.input_fifo._323_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._305_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.38    0.38 ^ stage_4.input_fifo._323_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[23] (net)
                  0.10    0.00    0.38 ^ stage_4._1045_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4._1045_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0365_ (net)
                  0.04    0.00    0.50 ^ stage_4._1048_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.08    0.58 ^ stage_4._1048_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[20] (net)
                  0.03    0.00    0.58 ^ stage_4.output_fifo._192_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.68 ^ stage_4.output_fifo._192_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._094_ (net)
                  0.04    0.00    0.68 ^ stage_4.output_fifo._193_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.75 ^ stage_4.output_fifo._193_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._022_ (net)
                  0.03    0.00    0.75 ^ stage_4.output_fifo._305_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: stage_4.input_fifo._330_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._311_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._330_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[30] (net)
                  0.09    0.00    0.37 ^ stage_4._1094_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.13    0.50 ^ stage_4._1094_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0408_ (net)
                  0.04    0.00    0.50 ^ stage_4._1100_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.03    0.08    0.58 ^ stage_4._1100_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[26] (net)
                  0.03    0.00    0.58 ^ stage_4.output_fifo._204_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.68 ^ stage_4.output_fifo._204_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._100_ (net)
                  0.04    0.00    0.68 ^ stage_4.output_fifo._205_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.75 ^ stage_4.output_fifo._205_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._028_ (net)
                  0.03    0.00    0.75 ^ stage_4.output_fifo._311_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: stage_4.input_fifo._333_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._315_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._333_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[33] (net)
                  0.10    0.00    0.37 ^ stage_4._1129_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4._1129_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0439_ (net)
                  0.04    0.00    0.50 ^ stage_4._1130_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.08    0.58 ^ stage_4._1130_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[30] (net)
                  0.04    0.00    0.58 ^ stage_4.output_fifo._213_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.68 ^ stage_4.output_fifo._213_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._105_ (net)
                  0.04    0.00    0.68 ^ stage_4.output_fifo._214_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.75 ^ stage_4.output_fifo._214_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._032_ (net)
                  0.03    0.00    0.75 ^ stage_4.output_fifo._315_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: input_2._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._771_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.34    0.34 v input_2._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[62] (net)
                  0.06    0.00    0.34 v _311_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.04    0.06    0.40 ^ _311_/Y (sky130_fd_sc_hd__inv_2)
                                         _082_ (net)
                  0.04    0.00    0.40 ^ _312_/A (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.05    0.06    0.46 v _312_/Y (sky130_fd_sc_hd__nand2_1)
                                         _083_ (net)
                  0.05    0.00    0.46 v _429_/A1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.11    0.57 ^ _429_/Y (sky130_fd_sc_hd__o21ai_1)
                                         stage_2.feed_output_stage_1[126] (net)
                  0.06    0.00    0.57 ^ stage_2.input_fifo._590_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.68 ^ stage_2.input_fifo._590_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._293_ (net)
                  0.04    0.00    0.68 ^ stage_2.input_fifo._591_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.75 ^ stage_2.input_fifo._591_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._126_ (net)
                  0.03    0.00    0.75 ^ stage_2.input_fifo._771_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._771_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: stage_4.input_fifo._358_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._338_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._358_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.03    0.17    0.43    0.43 ^ stage_4.input_fifo._358_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[58] (net)
                  0.17    0.00    0.43 ^ stage_4._1327_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    0.58 ^ stage_4._1327_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[53] (net)
                  0.04    0.00    0.58 ^ stage_4.output_fifo._261_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.69 ^ stage_4.output_fifo._261_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._130_ (net)
                  0.04    0.00    0.69 ^ stage_4.output_fifo._262_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.75 ^ stage_4.output_fifo._262_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._055_ (net)
                  0.03    0.00    0.75 ^ stage_4.output_fifo._338_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.75   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: stage_4.input_fifo._336_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._318_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._336_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[36] (net)
                  0.09    0.00    0.37 ^ stage_4._1154_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.13    0.51 ^ stage_4._1154_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0461_ (net)
                  0.04    0.00    0.51 ^ stage_4._1155_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.08    0.59 ^ stage_4._1155_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[33] (net)
                  0.04    0.00    0.59 ^ stage_4.output_fifo._219_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.69 ^ stage_4.output_fifo._219_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._108_ (net)
                  0.04    0.00    0.69 ^ stage_4.output_fifo._220_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.76 ^ stage_4.output_fifo._220_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._035_ (net)
                  0.03    0.00    0.76 ^ stage_4.output_fifo._318_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: stage_4.input_fifo._336_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._317_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._336_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[36] (net)
                  0.09    0.00    0.37 ^ stage_4._1146_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.14    0.51 ^ stage_4._1146_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0454_ (net)
                  0.04    0.00    0.51 ^ stage_4._1147_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.08    0.59 ^ stage_4._1147_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[32] (net)
                  0.04    0.00    0.59 ^ stage_4.output_fifo._217_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.70 ^ stage_4.output_fifo._217_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._107_ (net)
                  0.04    0.00    0.70 ^ stage_4.output_fifo._218_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.76 ^ stage_4.output_fifo._218_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._034_ (net)
                  0.03    0.00    0.76 ^ stage_4.output_fifo._317_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.76   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: stage_4.input_fifo._360_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._340_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._360_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.12    0.39    0.39 ^ stage_4.input_fifo._360_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[60] (net)
                  0.12    0.00    0.39 ^ stage_4._1338_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.52 ^ stage_4._1338_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4._0623_ (net)
                  0.04    0.00    0.52 ^ stage_4._1339_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.07    0.60 ^ stage_4._1339_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[55] (net)
                  0.03    0.00    0.60 ^ stage_4.output_fifo._265_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.70 ^ stage_4.output_fifo._265_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._132_ (net)
                  0.04    0.00    0.70 ^ stage_4.output_fifo._266_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.77 ^ stage_4.output_fifo._266_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._057_ (net)
                  0.03    0.00    0.77 ^ stage_4.output_fifo._340_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: stage_4.input_fifo._363_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._343_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._363_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.14    0.39    0.39 ^ stage_4.input_fifo._363_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[63] (net)
                  0.14    0.00    0.39 ^ stage_4._1355_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.13    0.52 ^ stage_4._1355_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0637_ (net)
                  0.04    0.00    0.52 ^ stage_4._1356_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.03    0.08    0.60 ^ stage_4._1356_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[58] (net)
                  0.03    0.00    0.60 ^ stage_4.output_fifo._271_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.70 ^ stage_4.output_fifo._271_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._135_ (net)
                  0.04    0.00    0.70 ^ stage_4.output_fifo._272_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.77 ^ stage_4.output_fifo._272_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._060_ (net)
                  0.03    0.00    0.77 ^ stage_4.output_fifo._343_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: stage_4.input_fifo._338_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._320_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.11    0.38    0.38 ^ stage_4.input_fifo._338_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[38] (net)
                  0.11    0.00    0.38 ^ stage_4._1169_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.14    0.52 ^ stage_4._1169_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0474_ (net)
                  0.04    0.00    0.52 ^ stage_4._1170_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.08    0.60 ^ stage_4._1170_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[35] (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._223_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.70 ^ stage_4.output_fifo._223_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._110_ (net)
                  0.04    0.00    0.70 ^ stage_4.output_fifo._224_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.77 ^ stage_4.output_fifo._224_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._037_ (net)
                  0.03    0.00    0.77 ^ stage_4.output_fifo._320_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: stage_3.input_fifo._550_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._368_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._550_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.10    0.36    0.36 ^ stage_3.input_fifo._550_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[1] (net)
                  0.10    0.00    0.36 ^ stage_3._1372_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.49 ^ stage_3._1372_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3._0613_ (net)
                  0.04    0.00    0.49 ^ stage_3._1376_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.11    0.60 ^ stage_3._1376_/X (sky130_fd_sc_hd__o211a_1)
                                         stage_3.read_output_3[68] (net)
                  0.04    0.00    0.60 ^ stage_4.input_fifo._297_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.71 ^ stage_4.input_fifo._297_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._148_ (net)
                  0.04    0.00    0.71 ^ stage_4.input_fifo._298_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.77 ^ stage_4.input_fifo._298_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._069_ (net)
                  0.03    0.00    0.77 ^ stage_4.input_fifo._368_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._368_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: stage_4.input_fifo._338_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._319_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.11    0.38    0.38 ^ stage_4.input_fifo._338_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[38] (net)
                  0.11    0.00    0.38 ^ stage_4._1161_/A1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.14    0.52 ^ stage_4._1161_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0467_ (net)
                  0.04    0.00    0.52 ^ stage_4._1162_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.08    0.60 ^ stage_4._1162_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[34] (net)
                  0.04    0.00    0.60 ^ stage_4.output_fifo._221_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.71 ^ stage_4.output_fifo._221_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._109_ (net)
                  0.04    0.00    0.71 ^ stage_4.output_fifo._222_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.77 ^ stage_4.output_fifo._222_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._036_ (net)
                  0.03    0.00    0.77 ^ stage_4.output_fifo._319_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: stage_4.input_fifo._332_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._314_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.07    0.36    0.36 ^ stage_4.input_fifo._332_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[32] (net)
                  0.07    0.00    0.36 ^ stage_4._1121_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.47 ^ stage_4._1121_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0432_ (net)
                  0.04    0.00    0.47 ^ stage_4._1122_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.54 ^ stage_4._1122_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0433_ (net)
                  0.03    0.00    0.54 ^ stage_4._1123_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.61 ^ stage_4._1123_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[29] (net)
                  0.03    0.00    0.61 ^ stage_4.output_fifo._211_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.71 ^ stage_4.output_fifo._211_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._104_ (net)
                  0.04    0.00    0.71 ^ stage_4.output_fifo._212_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.77 ^ stage_4.output_fifo._212_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._031_ (net)
                  0.03    0.00    0.77 ^ stage_4.output_fifo._314_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.77   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: stage_4.input_fifo._340_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._322_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._340_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[40] (net)
                  0.09    0.00    0.37 ^ stage_4._1190_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.48 ^ stage_4._1190_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0493_ (net)
                  0.04    0.00    0.48 ^ stage_4._1191_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.55 ^ stage_4._1191_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0494_ (net)
                  0.03    0.00    0.55 ^ stage_4._1192_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.62 ^ stage_4._1192_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[37] (net)
                  0.03    0.00    0.62 ^ stage_4.output_fifo._227_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.72 ^ stage_4.output_fifo._227_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._112_ (net)
                  0.04    0.00    0.72 ^ stage_4.output_fifo._228_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.78 ^ stage_4.output_fifo._228_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._039_ (net)
                  0.03    0.00    0.78 ^ stage_4.output_fifo._322_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: stage_4.input_fifo._346_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._328_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._346_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[46] (net)
                  0.09    0.00    0.37 ^ stage_4._1245_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1245_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0542_ (net)
                  0.04    0.00    0.49 ^ stage_4._1246_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4._1246_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0543_ (net)
                  0.03    0.00    0.56 ^ stage_4._1247_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.62 ^ stage_4._1247_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[43] (net)
                  0.03    0.00    0.62 ^ stage_4.output_fifo._240_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.72 ^ stage_4.output_fifo._240_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._119_ (net)
                  0.04    0.00    0.72 ^ stage_4.output_fifo._241_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ stage_4.output_fifo._241_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._045_ (net)
                  0.03    0.00    0.79 ^ stage_4.output_fifo._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: stage_4.input_fifo._330_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._312_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._330_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[30] (net)
                  0.09    0.00    0.37 ^ stage_4._1106_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1106_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0419_ (net)
                  0.04    0.00    0.49 ^ stage_4._1107_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4._1107_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0420_ (net)
                  0.03    0.00    0.56 ^ stage_4._1108_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.63 ^ stage_4._1108_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[27] (net)
                  0.03    0.00    0.63 ^ stage_4.output_fifo._206_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.73 ^ stage_4.output_fifo._206_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._101_ (net)
                  0.04    0.00    0.73 ^ stage_4.output_fifo._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ stage_4.output_fifo._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._029_ (net)
                  0.03    0.00    0.79 ^ stage_4.output_fifo._312_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: stage_4.input_fifo._324_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._306_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._324_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[24] (net)
                  0.09    0.00    0.37 ^ stage_4._1057_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1057_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0376_ (net)
                  0.04    0.00    0.49 ^ stage_4._1058_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.56 ^ stage_4._1058_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0377_ (net)
                  0.03    0.00    0.56 ^ stage_4._1059_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.63 ^ stage_4._1059_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[21] (net)
                  0.03    0.00    0.63 ^ stage_4.output_fifo._194_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.73 ^ stage_4.output_fifo._194_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._095_ (net)
                  0.04    0.00    0.73 ^ stage_4.output_fifo._195_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ stage_4.output_fifo._195_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._023_ (net)
                  0.03    0.00    0.79 ^ stage_4.output_fifo._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: stage_4.input_fifo._356_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._339_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._356_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.13    0.40    0.40 ^ stage_4.input_fifo._356_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[56] (net)
                  0.13    0.00    0.40 ^ stage_4._1331_/A1 (sky130_fd_sc_hd__a21o_1)
     2    0.00    0.05    0.13    0.52 ^ stage_4._1331_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0617_ (net)
                  0.05    0.00    0.52 ^ stage_4._1333_/B1 (sky130_fd_sc_hd__a32o_1)
     1    0.00    0.04    0.10    0.62 ^ stage_4._1333_/X (sky130_fd_sc_hd__a32o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[54] (net)
                  0.04    0.00    0.62 ^ stage_4.output_fifo._263_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.73 ^ stage_4.output_fifo._263_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._131_ (net)
                  0.04    0.00    0.73 ^ stage_4.output_fifo._264_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ stage_4.output_fifo._264_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._056_ (net)
                  0.03    0.00    0.79 ^ stage_4.output_fifo._339_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: stage_4.input_fifo._334_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._316_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._334_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[34] (net)
                  0.10    0.00    0.37 ^ stage_4._1136_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.50 ^ stage_4._1136_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0445_ (net)
                  0.04    0.00    0.50 ^ stage_4._1137_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.57 ^ stage_4._1137_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4._0446_ (net)
                  0.03    0.00    0.57 ^ stage_4._1138_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.63 ^ stage_4._1138_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[31] (net)
                  0.03    0.00    0.63 ^ stage_4.output_fifo._215_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.73 ^ stage_4.output_fifo._215_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._106_ (net)
                  0.04    0.00    0.73 ^ stage_4.output_fifo._216_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ stage_4.output_fifo._216_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._033_ (net)
                  0.03    0.00    0.80 ^ stage_4.output_fifo._316_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: stage_4.input_fifo._326_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._308_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._326_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[26] (net)
                  0.09    0.00    0.37 ^ stage_4._1073_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1073_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0390_ (net)
                  0.04    0.00    0.49 ^ stage_4._1074_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.08    0.57 ^ stage_4._1074_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_4._0391_ (net)
                  0.04    0.00    0.57 ^ stage_4._1075_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.07    0.63 ^ stage_4._1075_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[23] (net)
                  0.03    0.00    0.63 ^ stage_4.output_fifo._198_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.73 ^ stage_4.output_fifo._198_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._097_ (net)
                  0.04    0.00    0.73 ^ stage_4.output_fifo._199_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ stage_4.output_fifo._199_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._025_ (net)
                  0.03    0.00    0.80 ^ stage_4.output_fifo._308_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: stage_4.input_fifo._351_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._333_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._351_/CLK (sky130_fd_sc_hd__dfxtp_2)
     9    0.02    0.10    0.37    0.37 ^ stage_4.input_fifo._351_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[51] (net)
                  0.10    0.00    0.37 ^ stage_4._1289_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1289_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0581_ (net)
                  0.04    0.00    0.49 ^ stage_4._1290_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.04    0.08    0.57 ^ stage_4._1290_/X (sky130_fd_sc_hd__a211o_1)
                                         stage_4._0582_ (net)
                  0.04    0.00    0.57 ^ stage_4._1291_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.64 ^ stage_4._1291_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[48] (net)
                  0.03    0.00    0.64 ^ stage_4.output_fifo._250_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.74 ^ stage_4.output_fifo._250_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._124_ (net)
                  0.04    0.00    0.74 ^ stage_4.output_fifo._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ stage_4.output_fifo._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._050_ (net)
                  0.03    0.00    0.80 ^ stage_4.output_fifo._333_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)


Startpoint: stage_4.input_fifo._342_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._324_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._342_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[42] (net)
                  0.09    0.00    0.37 ^ stage_4._1208_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1208_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0509_ (net)
                  0.04    0.00    0.49 ^ stage_4._1209_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.04    0.08    0.57 ^ stage_4._1209_/X (sky130_fd_sc_hd__a31o_1)
                                         stage_4._0510_ (net)
                  0.04    0.00    0.57 ^ stage_4._1210_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.63 ^ stage_4._1210_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[39] (net)
                  0.03    0.00    0.63 ^ stage_4.output_fifo._232_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.75 ^ stage_4.output_fifo._232_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._115_ (net)
                  0.03    0.00    0.75 ^ stage_4.output_fifo._233_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.81 ^ stage_4.output_fifo._233_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._041_ (net)
                  0.03    0.00    0.81 ^ stage_4.output_fifo._324_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: stage_4.input_fifo._352_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._334_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._352_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.09    0.37    0.37 ^ stage_4.input_fifo._352_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[52] (net)
                  0.09    0.00    0.37 ^ stage_4._1299_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.12    0.49 ^ stage_4._1299_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0590_ (net)
                  0.04    0.00    0.49 ^ stage_4._1300_/C1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.09    0.58 ^ stage_4._1300_/X (sky130_fd_sc_hd__a221o_1)
                                         stage_4._0591_ (net)
                  0.04    0.00    0.58 ^ stage_4._1301_/B1 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.03    0.06    0.64 ^ stage_4._1301_/X (sky130_fd_sc_hd__a21o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[49] (net)
                  0.03    0.00    0.64 ^ stage_4.output_fifo._253_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.76 ^ stage_4.output_fifo._253_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._126_ (net)
                  0.03    0.00    0.76 ^ stage_4.output_fifo._254_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.82 ^ stage_4.output_fifo._254_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._051_ (net)
                  0.03    0.00    0.82 ^ stage_4.output_fifo._334_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: stage_4.input_fifo._340_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._321_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._340_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[40] (net)
                  0.09    0.00    0.37 ^ stage_4._1177_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.13    0.49 ^ stage_4._1177_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0481_ (net)
                  0.04    0.00    0.49 ^ stage_4._1179_/B (sky130_fd_sc_hd__or3_4)
     1    0.00    0.02    0.10    0.59 ^ stage_4._1179_/X (sky130_fd_sc_hd__or3_4)
                                         stage_4._0483_ (net)
                  0.02    0.00    0.59 ^ stage_4._1180_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.65 ^ stage_4._1180_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[36] (net)
                  0.03    0.00    0.65 ^ stage_4.output_fifo._225_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.77 ^ stage_4.output_fifo._225_/X (sky130_fd_sc_hd__mux2_2)
                                         stage_4.output_fifo._111_ (net)
                  0.03    0.00    0.77 ^ stage_4.output_fifo._226_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.06    0.83 ^ stage_4.output_fifo._226_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._038_ (net)
                  0.03    0.00    0.83 ^ stage_4.output_fifo._321_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: stage_4.input_fifo._361_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._341_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._361_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_4.input_fifo._361_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[61] (net)
                  0.05    0.00    0.32 ^ fanout206/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.11    0.15    0.47 ^ fanout206/X (sky130_fd_sc_hd__buf_2)
                                         net206 (net)
                  0.11    0.00    0.47 ^ stage_4._1342_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.10    0.58 ^ stage_4._1342_/X (sky130_fd_sc_hd__or2_1)
                                         stage_4._0626_ (net)
                  0.04    0.00    0.58 ^ stage_4._1346_/A1 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.11    0.68 ^ stage_4._1346_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[56] (net)
                  0.04    0.00    0.68 ^ stage_4.output_fifo._267_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.79 ^ stage_4.output_fifo._267_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._133_ (net)
                  0.04    0.00    0.79 ^ stage_4.output_fifo._268_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ stage_4.output_fifo._268_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._058_ (net)
                  0.03    0.00    0.85 ^ stage_4.output_fifo._341_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)


Startpoint: stage_4.input_fifo._344_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._326_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_2)
     7    0.01    0.09    0.37    0.37 ^ stage_4.input_fifo._344_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         stage_4.input_fifo$D_OUT[44] (net)
                  0.09    0.00    0.37 ^ stage_4._1228_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.03    0.11    0.48 ^ stage_4._1228_/X (sky130_fd_sc_hd__a22o_1)
                                         stage_4._0527_ (net)
                  0.03    0.00    0.48 ^ stage_4._1229_/B1_N (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.03    0.12    0.59 v stage_4._1229_/X (sky130_fd_sc_hd__o21ba_1)
                                         stage_4._0528_ (net)
                  0.03    0.00    0.59 v stage_4._1230_/B1_N (sky130_fd_sc_hd__a21bo_1)
     1    0.00    0.03    0.15    0.74 ^ stage_4._1230_/X (sky130_fd_sc_hd__a21bo_1)
                                         stage_4.IF_NOT_input_fifo_first_BIT_2_AND_NOT_input_fi_ETC___d199[41] (net)
                  0.03    0.00    0.74 ^ stage_4.output_fifo._236_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.84 ^ stage_4.output_fifo._236_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._117_ (net)
                  0.04    0.00    0.84 ^ stage_4.output_fifo._237_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.91 ^ stage_4.output_fifo._237_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._043_ (net)
                  0.03    0.00    0.91 ^ stage_4.output_fifo._326_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: input_1._313_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._649_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._313_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[34] (net)
                  0.05    0.00    0.32 ^ _247_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.03    0.08    0.40 ^ _247_/X (sky130_fd_sc_hd__or4_1)
                                         _046_ (net)
                  0.03    0.00    0.40 ^ _249_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.04    0.08    0.48 ^ _249_/X (sky130_fd_sc_hd__or4_1)
                                         _048_ (net)
                  0.04    0.00    0.48 ^ _250_/D (sky130_fd_sc_hd__or4_4)
     3    0.01    0.04    0.11    0.59 ^ _250_/X (sky130_fd_sc_hd__or4_4)
                                         _049_ (net)
                  0.04    0.00    0.59 ^ _259_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.10    0.69 ^ _259_/X (sky130_fd_sc_hd__and2_1)
                                         _056_ (net)
                  0.04    0.00    0.69 ^ _260_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.76 ^ _260_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[4] (net)
                  0.04    0.00    0.76 ^ stage_2.input_fifo._334_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.86 ^ stage_2.input_fifo._334_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._159_ (net)
                  0.04    0.00    0.86 ^ stage_2.input_fifo._335_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ stage_2.input_fifo._335_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._004_ (net)
                  0.03    0.00    0.93 ^ stage_2.input_fifo._649_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._649_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: input_2._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._648_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_2._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ _228_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.05    0.15    0.53 ^ _228_/X (sky130_fd_sc_hd__and3_1)
                                         _028_ (net)
                  0.05    0.00    0.53 ^ _257_/B (sky130_fd_sc_hd__and4_1)
     1    0.00    0.05    0.16    0.69 ^ _257_/X (sky130_fd_sc_hd__and4_1)
                                         _055_ (net)
                  0.05    0.00    0.69 ^ _258_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.76 ^ _258_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[3] (net)
                  0.04    0.00    0.76 ^ stage_2.input_fifo._332_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.86 ^ stage_2.input_fifo._332_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._158_ (net)
                  0.04    0.00    0.86 ^ stage_2.input_fifo._333_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ stage_2.input_fifo._333_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._003_ (net)
                  0.03    0.00    0.93 ^ stage_2.input_fifo._648_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._648_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: input_2._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._646_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_2._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ _228_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.05    0.15    0.53 ^ _228_/X (sky130_fd_sc_hd__and3_1)
                                         _028_ (net)
                  0.05    0.00    0.53 ^ _231_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.16    0.69 ^ _231_/X (sky130_fd_sc_hd__and4b_1)
                                         _031_ (net)
                  0.05    0.00    0.69 ^ _232_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.76 ^ _232_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[1] (net)
                  0.04    0.00    0.76 ^ stage_2.input_fifo._328_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.86 ^ stage_2.input_fifo._328_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._156_ (net)
                  0.04    0.00    0.86 ^ stage_2.input_fifo._329_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.93 ^ stage_2.input_fifo._329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._001_ (net)
                  0.03    0.00    0.93 ^ stage_2.input_fifo._646_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._646_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._768_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.07    0.35    0.35 v input_1._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[62] (net)
                  0.07    0.00    0.35 v _350_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.11    0.11    0.46 ^ _350_/Y (sky130_fd_sc_hd__nor2_1)
                                         _121_ (net)
                  0.11    0.00    0.46 ^ _351_/B1 (sky130_fd_sc_hd__a21o_4)
    10    0.04    0.11    0.15    0.61 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.11    0.00    0.61 ^ _407_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.74 ^ _407_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    0.74 ^ _408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.81 ^ _408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[123] (net)
                  0.04    0.00    0.81 ^ stage_2.input_fifo._584_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.91 ^ stage_2.input_fifo._584_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._290_ (net)
                  0.04    0.00    0.91 ^ stage_2.input_fifo._585_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.98 ^ stage_2.input_fifo._585_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._123_ (net)
                  0.03    0.00    0.98 ^ stage_2.input_fifo._768_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.98   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._768_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._769_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.07    0.35    0.35 v input_1._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[62] (net)
                  0.07    0.00    0.35 v _350_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.11    0.11    0.46 ^ _350_/Y (sky130_fd_sc_hd__nor2_1)
                                         _121_ (net)
                  0.11    0.00    0.46 ^ _351_/B1 (sky130_fd_sc_hd__a21o_4)
    10    0.04    0.11    0.15    0.61 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.11    0.00    0.61 ^ _418_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.74 ^ _418_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    0.74 ^ _419_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.81 ^ _419_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[124] (net)
                  0.04    0.00    0.81 ^ stage_2.input_fifo._586_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.91 ^ stage_2.input_fifo._586_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._291_ (net)
                  0.04    0.00    0.91 ^ stage_2.input_fifo._587_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.98 ^ stage_2.input_fifo._587_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._124_ (net)
                  0.03    0.00    0.98 ^ stage_2.input_fifo._769_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.98   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._769_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: input_1._341_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._770_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.07    0.35    0.35 v input_1._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[62] (net)
                  0.07    0.00    0.35 v _350_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.11    0.11    0.46 ^ _350_/Y (sky130_fd_sc_hd__nor2_1)
                                         _121_ (net)
                  0.11    0.00    0.46 ^ _351_/B1 (sky130_fd_sc_hd__a21o_4)
    10    0.04    0.11    0.15    0.61 ^ _351_/X (sky130_fd_sc_hd__a21o_4)
                                         _122_ (net)
                  0.11    0.00    0.61 ^ _426_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.13    0.74 ^ _426_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    0.74 ^ _427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.81 ^ _427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[125] (net)
                  0.04    0.00    0.81 ^ stage_2.input_fifo._588_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.91 ^ stage_2.input_fifo._588_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._292_ (net)
                  0.04    0.00    0.91 ^ stage_2.input_fifo._589_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.98 ^ stage_2.input_fifo._589_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._125_ (net)
                  0.03    0.00    0.98 ^ stage_2.input_fifo._770_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.98   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._770_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: input_1._340_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._647_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.01    0.12    0.38    0.38 ^ input_1._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[61] (net)
                  0.12    0.00    0.38 ^ _251_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.04    0.14    0.52 ^ _251_/X (sky130_fd_sc_hd__and3_1)
                                         _050_ (net)
                  0.04    0.00    0.52 ^ _254_/A (sky130_fd_sc_hd__and3_1)
     2    0.00    0.06    0.13    0.65 ^ _254_/X (sky130_fd_sc_hd__and3_1)
                                         _053_ (net)
                  0.06    0.00    0.65 ^ _255_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.11    0.75 ^ _255_/X (sky130_fd_sc_hd__and2b_1)
                                         _054_ (net)
                  0.04    0.00    0.75 ^ _256_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.82 ^ _256_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.feed_output_stage_1[2] (net)
                  0.04    0.00    0.82 ^ stage_2.input_fifo._330_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.92 ^ stage_2.input_fifo._330_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._157_ (net)
                  0.04    0.00    0.92 ^ stage_2.input_fifo._331_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.99 ^ stage_2.input_fifo._331_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._002_ (net)
                  0.03    0.00    0.99 ^ stage_2.input_fifo._647_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.99   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._647_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: stage_3.input_fifo._549_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._549_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._549_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_3.input_fifo._549_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo.D_OUT[0] (net)
                  0.05    0.00    0.32 ^ stage_3.input_fifo._278_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.42 ^ stage_3.input_fifo._278_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._132_ (net)
                  0.03    0.00    0.42 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.92 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net349 (net)
                  0.05    0.00    0.92 ^ stage_3.input_fifo._279_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.99 ^ stage_3.input_fifo._279_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._000_ (net)
                  0.03    0.00    0.99 ^ stage_3.input_fifo._549_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.99   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._549_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_2.input_fifo._645_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._645_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._645_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ stage_2.input_fifo._645_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo.D_OUT[0] (net)
                  0.05    0.00    0.32 ^ stage_2.input_fifo._326_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.42 ^ stage_2.input_fifo._326_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._155_ (net)
                  0.03    0.00    0.42 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.92 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net256 (net)
                  0.05    0.00    0.92 ^ stage_2.input_fifo._327_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.99 ^ stage_2.input_fifo._327_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._000_ (net)
                  0.03    0.00    0.99 ^ stage_2.input_fifo._645_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.99   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._645_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: input_1._342_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._342_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ input_1._342_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[63] (net)
                  0.05    0.00    0.33 ^ hold153/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.82 ^ hold153/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net373 (net)
                  0.04    0.00    0.82 ^ input_1._274_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.93 ^ input_1._274_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._136_ (net)
                  0.04    0.00    0.93 ^ input_1._275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.99 ^ input_1._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._063_ (net)
                  0.03    0.00    0.99 ^ input_1._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.99   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_4.input_fifo._300_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.input_fifo._300_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_4.input_fifo._300_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[0] (net)
                  0.05    0.00    0.33 ^ stage_4.input_fifo._156_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.43 ^ stage_4.input_fifo._156_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.input_fifo._075_ (net)
                  0.03    0.00    0.43 ^ hold164/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.93 ^ hold164/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net384 (net)
                  0.05    0.00    0.93 ^ stage_4.input_fifo._157_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ stage_4.input_fifo._157_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.input_fifo._001_ (net)
                  0.03    0.00    1.00 ^ stage_4.input_fifo._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.input_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_4.input_fifo._300_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._284_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_4.input_fifo._300_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[0] (net)
                  0.05    0.00    0.33 ^ stage_4.output_fifo._148_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.43 ^ stage_4.output_fifo._148_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._071_ (net)
                  0.03    0.00    0.43 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.93 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net358 (net)
                  0.05    0.00    0.93 ^ stage_4.output_fifo._149_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ stage_4.output_fifo._149_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._001_ (net)
                  0.03    0.00    1.00 ^ stage_4.output_fifo._284_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: input_2._342_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._342_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.31    0.31 ^ input_2._342_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[63] (net)
                  0.03    0.00    0.31 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.82 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net276 (net)
                  0.06    0.00    0.82 ^ input_2._274_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.93 ^ input_2._274_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._136_ (net)
                  0.04    0.00    0.93 ^ input_2._275_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ input_2._275_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._063_ (net)
                  0.03    0.00    1.00 ^ input_2._342_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: is_valid._13_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: is_valid._13_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ is_valid._13_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.31    0.31 ^ is_valid._13_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         is_valid.D_OUT (net)
                  0.03    0.00    0.31 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.82 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net255 (net)
                  0.06    0.00    0.82 ^ is_valid._08_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.93 ^ is_valid._08_/X (sky130_fd_sc_hd__mux2_1)
                                         is_valid._03_ (net)
                  0.04    0.00    0.93 ^ is_valid._09_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ is_valid._09_/X (sky130_fd_sc_hd__clkbuf_1)
                                         is_valid._00_ (net)
                  0.03    0.00    1.00 ^ is_valid._13_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ is_valid._13_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_2.input_fifo._794_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._794_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._794_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.31    0.31 ^ stage_2.input_fifo._794_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo.D_OUT[149] (net)
                  0.03    0.00    0.31 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.82 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net285 (net)
                  0.06    0.00    0.82 ^ stage_2.input_fifo._638_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.93 ^ stage_2.input_fifo._638_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._318_ (net)
                  0.04    0.00    0.93 ^ stage_2.input_fifo._639_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ stage_2.input_fifo._639_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._149_ (net)
                  0.03    0.00    1.00 ^ stage_2.input_fifo._794_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._794_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_3.input_fifo._553_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._553_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._553_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_3.input_fifo._553_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[4] (net)
                  0.05    0.00    0.33 ^ hold159/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.83 ^ hold159/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net379 (net)
                  0.04    0.00    0.83 ^ stage_3.input_fifo._286_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.93 ^ stage_3.input_fifo._286_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._136_ (net)
                  0.04    0.00    0.93 ^ stage_3.input_fifo._287_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ stage_3.input_fifo._287_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._004_ (net)
                  0.03    0.00    1.00 ^ stage_3.input_fifo._553_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._553_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_4.input_fifo._368_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_4.output_fifo._348_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.input_fifo._368_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_4.input_fifo._368_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.input_fifo$D_OUT[68] (net)
                  0.05    0.00    0.33 ^ stage_4.output_fifo._281_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.43 ^ stage_4.output_fifo._281_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_4.output_fifo._140_ (net)
                  0.03    0.00    0.43 ^ hold142/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.93 ^ hold142/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net362 (net)
                  0.05    0.00    0.93 ^ stage_4.output_fifo._282_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ stage_4.output_fifo._282_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_4.output_fifo._065_ (net)
                  0.03    0.00    1.00 ^ stage_4.output_fifo._348_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_4.output_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: stage_3.input_fifo._552_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_3.input_fifo._552_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_3.input_fifo._552_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ stage_3.input_fifo._552_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_3.input_fifo$D_OUT[3] (net)
                  0.05    0.00    0.33 ^ stage_3.input_fifo._284_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.43 ^ stage_3.input_fifo._284_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_3.input_fifo._135_ (net)
                  0.03    0.00    0.43 ^ hold151/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.93 ^ hold151/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net371 (net)
                  0.05    0.00    0.93 ^ stage_3.input_fifo._285_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ stage_3.input_fifo._285_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_3.input_fifo._003_ (net)
                  0.03    0.00    1.00 ^ stage_3.input_fifo._552_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_3.input_fifo._552_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_2._309_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._309_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ input_2._309_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[30] (net)
                  0.06    0.00    0.33 ^ hold194/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold194/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net414 (net)
                  0.04    0.00    0.84 ^ input_2._206_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_2._206_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._101_ (net)
                  0.04    0.00    0.94 ^ input_2._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ input_2._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._030_ (net)
                  0.03    0.00    1.00 ^ input_2._309_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._329_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._329_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ input_1._329_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[50] (net)
                  0.06    0.00    0.33 ^ hold193/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold193/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net413 (net)
                  0.04    0.00    0.84 ^ input_1._248_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_1._248_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._123_ (net)
                  0.04    0.00    0.94 ^ input_1._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ input_1._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._050_ (net)
                  0.03    0.00    1.00 ^ input_1._329_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_2._329_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._329_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ input_2._329_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[50] (net)
                  0.06    0.00    0.33 ^ hold189/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold189/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net409 (net)
                  0.04    0.00    0.84 ^ input_2._248_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_2._248_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._123_ (net)
                  0.04    0.00    0.94 ^ input_2._249_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.00 ^ input_2._249_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._050_ (net)
                  0.03    0.00    1.00 ^ input_2._329_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.00   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: stage_2.input_fifo._706_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: stage_2.input_fifo._706_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_2.input_fifo._706_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.06    0.33    0.33 ^ stage_2.input_fifo._706_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_2.input_fifo$D_OUT[61] (net)
                  0.06    0.00    0.33 ^ stage_2.input_fifo._454_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.11    0.44 ^ stage_2.input_fifo._454_/X (sky130_fd_sc_hd__mux2_1)
                                         stage_2.input_fifo._222_ (net)
                  0.03    0.00    0.44 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.50    0.94 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net263 (net)
                  0.05    0.00    0.94 ^ stage_2.input_fifo._455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ stage_2.input_fifo._455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         stage_2.input_fifo._061_ (net)
                  0.03    0.00    1.01 ^ stage_2.input_fifo._706_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ stage_2.input_fifo._706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._285_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._285_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.33    0.33 ^ input_1._285_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[6] (net)
                  0.06    0.00    0.33 ^ hold178/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold178/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net398 (net)
                  0.04    0.00    0.84 ^ input_1._155_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_1._155_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._074_ (net)
                  0.04    0.00    0.94 ^ input_1._156_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._156_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._006_ (net)
                  0.03    0.00    1.01 ^ input_1._285_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._328_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._328_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._328_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[49] (net)
                  0.06    0.00    0.34 ^ hold184/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold184/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net404 (net)
                  0.04    0.00    0.84 ^ input_1._245_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_1._245_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._121_ (net)
                  0.04    0.00    0.94 ^ input_1._246_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._246_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._049_ (net)
                  0.03    0.00    1.01 ^ input_1._328_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._327_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._327_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._327_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[48] (net)
                  0.06    0.00    0.34 ^ hold191/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold191/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net411 (net)
                  0.04    0.00    0.84 ^ input_1._243_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_1._243_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._120_ (net)
                  0.04    0.00    0.94 ^ input_1._244_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._244_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._048_ (net)
                  0.03    0.00    1.01 ^ input_1._327_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_2._315_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._315_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._315_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[36] (net)
                  0.06    0.00    0.34 ^ hold190/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold190/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net410 (net)
                  0.04    0.00    0.84 ^ input_2._218_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_2._218_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._107_ (net)
                  0.04    0.00    0.94 ^ input_2._219_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._219_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._036_ (net)
                  0.03    0.00    1.01 ^ input_2._315_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._314_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._314_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_1._314_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[35] (net)
                  0.06    0.00    0.34 ^ hold185/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold185/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net405 (net)
                  0.04    0.00    0.84 ^ input_1._216_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_1._216_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._106_ (net)
                  0.04    0.00    0.94 ^ input_1._217_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._217_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._035_ (net)
                  0.03    0.00    1.01 ^ input_1._314_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_2._330_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._330_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.06    0.34    0.34 ^ input_2._330_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[51] (net)
                  0.06    0.00    0.34 ^ hold182/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold182/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net402 (net)
                  0.04    0.00    0.84 ^ input_2._250_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_2._250_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._124_ (net)
                  0.04    0.00    0.94 ^ input_2._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._051_ (net)
                  0.03    0.00    1.01 ^ input_2._330_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._315_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._315_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ input_1._315_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[36] (net)
                  0.07    0.00    0.34 ^ hold183/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold183/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net403 (net)
                  0.04    0.00    0.84 ^ input_1._218_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_1._218_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._107_ (net)
                  0.04    0.00    0.94 ^ input_1._219_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._219_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._036_ (net)
                  0.03    0.00    1.01 ^ input_1._315_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_2._311_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._311_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.07    0.34    0.34 ^ input_2._311_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[32] (net)
                  0.07    0.00    0.34 ^ hold179/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.04    0.50    0.84 ^ hold179/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net399 (net)
                  0.04    0.00    0.84 ^ input_2._210_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.10    0.94 ^ input_2._210_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._103_ (net)
                  0.04    0.00    0.94 ^ input_2._211_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._211_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._032_ (net)
                  0.03    0.00    1.01 ^ input_2._311_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: input_1._293_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._293_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._293_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[14] (net)
                  0.05    0.00    0.32 ^ hold177/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold177/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net397 (net)
                  0.06    0.00    0.84 ^ input_1._172_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._172_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._083_ (net)
                  0.04    0.00    0.95 ^ input_1._173_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._173_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._014_ (net)
                  0.03    0.00    1.01 ^ input_1._293_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._301_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._301_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._301_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[22] (net)
                  0.05    0.00    0.32 ^ hold168/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold168/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net388 (net)
                  0.06    0.00    0.84 ^ input_1._189_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._189_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._092_ (net)
                  0.04    0.00    0.95 ^ input_1._190_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._190_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._022_ (net)
                  0.03    0.00    1.01 ^ input_1._301_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._305_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._305_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._305_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[26] (net)
                  0.05    0.00    0.32 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net303 (net)
                  0.06    0.00    0.84 ^ input_1._197_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._197_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._096_ (net)
                  0.04    0.00    0.95 ^ input_1._198_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._198_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._026_ (net)
                  0.03    0.00    1.01 ^ input_1._305_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._309_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._309_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._309_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[30] (net)
                  0.05    0.00    0.32 ^ hold180/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold180/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net400 (net)
                  0.06    0.00    0.84 ^ input_1._206_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._206_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._101_ (net)
                  0.04    0.00    0.95 ^ input_1._207_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._207_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._030_ (net)
                  0.03    0.00    1.01 ^ input_1._309_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._313_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._313_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._313_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[34] (net)
                  0.05    0.00    0.32 ^ hold166/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold166/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net386 (net)
                  0.06    0.00    0.84 ^ input_1._214_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._214_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._105_ (net)
                  0.04    0.00    0.95 ^ input_1._215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._034_ (net)
                  0.03    0.00    1.01 ^ input_1._313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._285_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._285_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._285_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[6] (net)
                  0.05    0.00    0.32 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net245 (net)
                  0.06    0.00    0.84 ^ input_2._155_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._155_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._074_ (net)
                  0.04    0.00    0.95 ^ input_2._156_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._156_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._006_ (net)
                  0.03    0.00    1.01 ^ input_2._285_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._313_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._313_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._313_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[34] (net)
                  0.05    0.00    0.32 ^ hold171/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.51    0.84 ^ hold171/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net391 (net)
                  0.06    0.00    0.84 ^ input_2._214_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._214_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._105_ (net)
                  0.04    0.00    0.95 ^ input_2._215_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._215_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._034_ (net)
                  0.03    0.00    1.01 ^ input_2._313_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._280_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._280_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._280_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._280_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[1] (net)
                  0.05    0.00    0.32 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net262 (net)
                  0.06    0.00    0.84 ^ input_1._145_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._145_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._069_ (net)
                  0.04    0.00    0.95 ^ input_1._146_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._146_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._001_ (net)
                  0.03    0.00    1.01 ^ input_1._280_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._280_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._300_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._300_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._300_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[21] (net)
                  0.05    0.00    0.32 ^ hold167/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold167/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net387 (net)
                  0.06    0.00    0.84 ^ input_1._187_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._187_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._091_ (net)
                  0.04    0.00    0.95 ^ input_1._188_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._188_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._021_ (net)
                  0.03    0.00    1.01 ^ input_1._300_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._312_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._312_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._312_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[33] (net)
                  0.05    0.00    0.32 ^ hold181/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold181/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net401 (net)
                  0.06    0.00    0.84 ^ input_1._212_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._212_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._104_ (net)
                  0.04    0.00    0.95 ^ input_1._213_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._213_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._033_ (net)
                  0.03    0.00    1.01 ^ input_1._312_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._316_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._316_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._316_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[37] (net)
                  0.05    0.00    0.32 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net251 (net)
                  0.06    0.00    0.84 ^ input_2._220_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._220_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._108_ (net)
                  0.04    0.00    0.95 ^ input_2._221_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._221_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._037_ (net)
                  0.03    0.00    1.01 ^ input_2._316_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._298_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._298_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._298_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[19] (net)
                  0.05    0.00    0.32 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net250 (net)
                  0.06    0.00    0.84 ^ input_1._182_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._182_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._088_ (net)
                  0.04    0.00    0.95 ^ input_1._183_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._183_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._019_ (net)
                  0.03    0.00    1.01 ^ input_1._298_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._306_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._306_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._306_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[27] (net)
                  0.05    0.00    0.32 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net316 (net)
                  0.06    0.00    0.84 ^ input_1._199_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._199_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._097_ (net)
                  0.04    0.00    0.95 ^ input_1._200_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._200_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._027_ (net)
                  0.03    0.00    1.01 ^ input_1._306_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._286_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._286_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._286_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[7] (net)
                  0.05    0.00    0.32 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net248 (net)
                  0.06    0.00    0.84 ^ input_2._157_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._157_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._075_ (net)
                  0.04    0.00    0.95 ^ input_2._158_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._158_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._007_ (net)
                  0.03    0.00    1.01 ^ input_2._286_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._310_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._310_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[31] (net)
                  0.05    0.00    0.32 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net351 (net)
                  0.06    0.00    0.84 ^ input_2._208_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._208_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._102_ (net)
                  0.04    0.00    0.95 ^ input_2._209_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_2._209_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._031_ (net)
                  0.03    0.00    1.01 ^ input_2._310_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._330_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._330_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._330_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[51] (net)
                  0.05    0.00    0.32 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net261 (net)
                  0.06    0.00    0.84 ^ input_1._250_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._250_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._124_ (net)
                  0.04    0.00    0.95 ^ input_1._251_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.01 ^ input_1._251_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._051_ (net)
                  0.03    0.00    1.01 ^ input_1._330_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_1._299_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_1._299_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_1._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_1._299_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_1.D_OUT[20] (net)
                  0.05    0.00    0.32 ^ hold170/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold170/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net390 (net)
                  0.06    0.00    0.84 ^ input_1._185_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_1._185_/X (sky130_fd_sc_hd__mux2_1)
                                         input_1._090_ (net)
                  0.04    0.00    0.95 ^ input_1._186_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.02 ^ input_1._186_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_1._020_ (net)
                  0.03    0.00    1.02 ^ input_1._299_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.02   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_1._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._283_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._283_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[4] (net)
                  0.05    0.00    0.32 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net244 (net)
                  0.06    0.00    0.84 ^ input_2._151_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._151_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._072_ (net)
                  0.04    0.00    0.95 ^ input_2._152_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.02 ^ input_2._152_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._004_ (net)
                  0.03    0.00    1.02 ^ input_2._283_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.02   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._287_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._287_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._287_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[8] (net)
                  0.05    0.00    0.32 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net249 (net)
                  0.06    0.00    0.84 ^ input_2._159_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._159_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._076_ (net)
                  0.04    0.00    0.95 ^ input_2._160_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.02 ^ input_2._160_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._008_ (net)
                  0.03    0.00    1.02 ^ input_2._287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.02   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: input_2._295_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: input_2._295_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ input_2._295_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.D_OUT[16] (net)
                  0.05    0.00    0.32 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.00    0.06    0.52    0.84 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net243 (net)
                  0.06    0.00    0.84 ^ input_2._176_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.95 ^ input_2._176_/X (sky130_fd_sc_hd__mux2_1)
                                         input_2._085_ (net)
                  0.04    0.00    0.95 ^ input_2._177_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    1.02 ^ input_2._177_/X (sky130_fd_sc_hd__clkbuf_1)
                                         input_2._016_ (net)
                  0.03    0.00    1.02 ^ input_2._295_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.02   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ input_2._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: stage_4.output_fifo._283_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: RDY_read_output (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._283_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.32 v stage_4.output_fifo._283_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net133 (net)
                  0.04    0.00    0.32 v output133/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.17    0.49 v output133/X (sky130_fd_sc_hd__clkbuf_4)
                                         RDY_read_output (net)
                  0.08    0.00    0.49 v RDY_read_output (out)
                                  0.49   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: stage_4.output_fifo._299_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[15] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._299_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._299_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[15] (net)
                  0.03    0.00    0.31 v _452_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _452_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net140 (net)
                  0.02    0.00    0.39 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output140/X (sky130_fd_sc_hd__buf_2)
                                         read_output[15] (net)
                  0.09    0.00    0.55 v read_output[15] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._300_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[16] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._300_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._300_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[16] (net)
                  0.03    0.00    0.31 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net141 (net)
                  0.02    0.00    0.39 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output141/X (sky130_fd_sc_hd__buf_2)
                                         read_output[16] (net)
                  0.09    0.00    0.55 v read_output[16] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._302_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[18] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._302_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._302_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[18] (net)
                  0.03    0.00    0.31 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net143 (net)
                  0.02    0.00    0.39 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output143/X (sky130_fd_sc_hd__buf_2)
                                         read_output[18] (net)
                  0.09    0.00    0.55 v read_output[18] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._304_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[20] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._304_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._304_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[20] (net)
                  0.03    0.00    0.31 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net146 (net)
                  0.02    0.00    0.39 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output146/X (sky130_fd_sc_hd__buf_2)
                                         read_output[20] (net)
                  0.09    0.00    0.55 v read_output[20] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._307_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[23] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._307_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._307_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[23] (net)
                  0.03    0.00    0.31 v _460_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _460_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net149 (net)
                  0.02    0.00    0.39 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output149/X (sky130_fd_sc_hd__buf_2)
                                         read_output[23] (net)
                  0.09    0.00    0.55 v read_output[23] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._308_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[24] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._308_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._308_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[24] (net)
                  0.03    0.00    0.31 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net150 (net)
                  0.02    0.00    0.39 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output150/X (sky130_fd_sc_hd__buf_2)
                                         read_output[24] (net)
                  0.09    0.00    0.55 v read_output[24] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._309_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[25] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._309_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._309_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[25] (net)
                  0.03    0.00    0.31 v _462_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _462_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net151 (net)
                  0.02    0.00    0.39 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output151/X (sky130_fd_sc_hd__buf_2)
                                         read_output[25] (net)
                  0.09    0.00    0.55 v read_output[25] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._312_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[28] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._312_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._312_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[28] (net)
                  0.03    0.00    0.31 v _465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net154 (net)
                  0.02    0.00    0.39 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output154/X (sky130_fd_sc_hd__buf_2)
                                         read_output[28] (net)
                  0.09    0.00    0.55 v read_output[28] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._316_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[32] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._316_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._316_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[32] (net)
                  0.03    0.00    0.31 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net159 (net)
                  0.02    0.00    0.39 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output159/X (sky130_fd_sc_hd__buf_2)
                                         read_output[32] (net)
                  0.09    0.00    0.55 v read_output[32] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._317_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[33] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._317_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._317_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[33] (net)
                  0.03    0.00    0.31 v _470_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _470_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net160 (net)
                  0.02    0.00    0.39 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output160/X (sky130_fd_sc_hd__buf_2)
                                         read_output[33] (net)
                  0.09    0.00    0.55 v read_output[33] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._318_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[34] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._318_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._318_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[34] (net)
                  0.03    0.00    0.31 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net161 (net)
                  0.02    0.00    0.39 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output161/X (sky130_fd_sc_hd__buf_2)
                                         read_output[34] (net)
                  0.09    0.00    0.55 v read_output[34] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._320_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[36] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._320_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._320_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[36] (net)
                  0.03    0.00    0.31 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net163 (net)
                  0.02    0.00    0.39 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output163/X (sky130_fd_sc_hd__buf_2)
                                         read_output[36] (net)
                  0.09    0.00    0.55 v read_output[36] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._321_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[37] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._321_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._321_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[37] (net)
                  0.03    0.00    0.31 v _474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net164 (net)
                  0.02    0.00    0.39 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output164/X (sky130_fd_sc_hd__buf_2)
                                         read_output[37] (net)
                  0.09    0.00    0.55 v read_output[37] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._324_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[40] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._324_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._324_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[40] (net)
                  0.03    0.00    0.31 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net168 (net)
                  0.02    0.00    0.39 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output168/X (sky130_fd_sc_hd__buf_2)
                                         read_output[40] (net)
                  0.09    0.00    0.55 v read_output[40] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._329_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[45] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._329_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._329_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[45] (net)
                  0.03    0.00    0.31 v _482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net173 (net)
                  0.02    0.00    0.39 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output173/X (sky130_fd_sc_hd__buf_2)
                                         read_output[45] (net)
                  0.09    0.00    0.55 v read_output[45] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._330_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[46] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._330_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._330_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[46] (net)
                  0.03    0.00    0.31 v _483_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _483_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net174 (net)
                  0.02    0.00    0.39 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output174/X (sky130_fd_sc_hd__buf_2)
                                         read_output[46] (net)
                  0.09    0.00    0.55 v read_output[46] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._332_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[48] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._332_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._332_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[48] (net)
                  0.03    0.00    0.31 v _485_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _485_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net176 (net)
                  0.02    0.00    0.39 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output176/X (sky130_fd_sc_hd__buf_2)
                                         read_output[48] (net)
                  0.09    0.00    0.55 v read_output[48] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._337_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[53] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._337_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._337_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[53] (net)
                  0.03    0.00    0.31 v _490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net182 (net)
                  0.02    0.00    0.39 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output182/X (sky130_fd_sc_hd__buf_2)
                                         read_output[53] (net)
                  0.09    0.00    0.55 v read_output[53] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._342_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[58] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._342_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._342_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[58] (net)
                  0.03    0.00    0.31 v _495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net187 (net)
                  0.02    0.00    0.39 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output187/X (sky130_fd_sc_hd__buf_2)
                                         read_output[58] (net)
                  0.09    0.00    0.55 v read_output[58] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._345_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[61] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._345_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._345_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[61] (net)
                  0.03    0.00    0.31 v _498_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _498_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net191 (net)
                  0.02    0.00    0.39 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output191/X (sky130_fd_sc_hd__buf_2)
                                         read_output[61] (net)
                  0.09    0.00    0.55 v read_output[61] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._294_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[10] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._294_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._294_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[10] (net)
                  0.03    0.00    0.31 v _447_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _447_/X (sky130_fd_sc_hd__buf_1)
                                         net135 (net)
                  0.02    0.00    0.39 v output135/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output135/X (sky130_fd_sc_hd__buf_2)
                                         read_output[10] (net)
                  0.09    0.00    0.55 v read_output[10] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._297_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[13] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._297_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._297_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[13] (net)
                  0.03    0.00    0.31 v _450_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _450_/X (sky130_fd_sc_hd__buf_1)
                                         net138 (net)
                  0.02    0.00    0.39 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output138/X (sky130_fd_sc_hd__buf_2)
                                         read_output[13] (net)
                  0.09    0.00    0.55 v read_output[13] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._286_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[2] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._286_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._286_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[2] (net)
                  0.03    0.00    0.31 v _439_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _439_/X (sky130_fd_sc_hd__buf_1)
                                         net156 (net)
                  0.02    0.00    0.39 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output156/X (sky130_fd_sc_hd__buf_2)
                                         read_output[2] (net)
                  0.09    0.00    0.55 v read_output[2] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._287_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[3] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._287_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._287_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[3] (net)
                  0.03    0.00    0.31 v _440_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _440_/X (sky130_fd_sc_hd__buf_1)
                                         net167 (net)
                  0.02    0.00    0.39 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output167/X (sky130_fd_sc_hd__buf_2)
                                         read_output[3] (net)
                  0.09    0.00    0.55 v read_output[3] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._288_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[4] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._288_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._288_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[4] (net)
                  0.03    0.00    0.31 v _441_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _441_/X (sky130_fd_sc_hd__buf_1)
                                         net178 (net)
                  0.02    0.00    0.39 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output178/X (sky130_fd_sc_hd__buf_2)
                                         read_output[4] (net)
                  0.09    0.00    0.55 v read_output[4] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._343_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[59] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._343_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[59] (net)
                  0.03    0.00    0.31 v _496_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _496_/X (sky130_fd_sc_hd__buf_1)
                                         net188 (net)
                  0.02    0.00    0.39 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output188/X (sky130_fd_sc_hd__buf_2)
                                         read_output[59] (net)
                  0.09    0.00    0.55 v read_output[59] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._344_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[60] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._344_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._344_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[60] (net)
                  0.03    0.00    0.31 v _497_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _497_/X (sky130_fd_sc_hd__buf_1)
                                         net190 (net)
                  0.02    0.00    0.39 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output190/X (sky130_fd_sc_hd__buf_2)
                                         read_output[60] (net)
                  0.09    0.00    0.55 v read_output[60] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._290_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[6] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._290_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._290_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[6] (net)
                  0.03    0.00    0.31 v _443_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _443_/X (sky130_fd_sc_hd__buf_1)
                                         net195 (net)
                  0.02    0.00    0.39 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output195/X (sky130_fd_sc_hd__buf_2)
                                         read_output[6] (net)
                  0.09    0.00    0.55 v read_output[6] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._292_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[8] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._292_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._292_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[8] (net)
                  0.03    0.00    0.31 v _445_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _445_/X (sky130_fd_sc_hd__buf_1)
                                         net197 (net)
                  0.02    0.00    0.39 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.55 v output197/X (sky130_fd_sc_hd__buf_2)
                                         read_output[8] (net)
                  0.09    0.00    0.55 v read_output[8] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._298_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[14] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._298_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._298_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[14] (net)
                  0.03    0.00    0.31 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net139 (net)
                  0.02    0.00    0.39 v output139/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output139/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[14] (net)
                  0.08    0.00    0.55 v read_output[14] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._301_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[17] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._301_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._301_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[17] (net)
                  0.03    0.00    0.31 v _454_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _454_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net142 (net)
                  0.02    0.00    0.39 v output142/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output142/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[17] (net)
                  0.08    0.00    0.55 v read_output[17] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._303_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[19] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._303_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._303_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[19] (net)
                  0.03    0.00    0.31 v _456_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _456_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net144 (net)
                  0.02    0.00    0.39 v output144/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output144/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[19] (net)
                  0.08    0.00    0.55 v read_output[19] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._305_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[21] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._305_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._305_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[21] (net)
                  0.03    0.00    0.31 v _458_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _458_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net147 (net)
                  0.02    0.00    0.39 v output147/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output147/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[21] (net)
                  0.08    0.00    0.55 v read_output[21] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._306_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[22] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._306_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._306_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[22] (net)
                  0.03    0.00    0.31 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net148 (net)
                  0.02    0.00    0.39 v output148/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output148/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[22] (net)
                  0.08    0.00    0.55 v read_output[22] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._313_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[29] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._313_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._313_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[29] (net)
                  0.03    0.00    0.31 v _466_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _466_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net155 (net)
                  0.02    0.00    0.39 v output155/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output155/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[29] (net)
                  0.08    0.00    0.55 v read_output[29] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._315_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[31] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._315_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._315_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[31] (net)
                  0.03    0.00    0.31 v _468_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _468_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net158 (net)
                  0.02    0.00    0.39 v output158/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output158/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[31] (net)
                  0.08    0.00    0.55 v read_output[31] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._319_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[35] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._319_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._319_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[35] (net)
                  0.03    0.00    0.31 v _472_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _472_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net162 (net)
                  0.02    0.00    0.39 v output162/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output162/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[35] (net)
                  0.08    0.00    0.55 v read_output[35] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._322_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[38] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._322_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._322_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[38] (net)
                  0.03    0.00    0.31 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net165 (net)
                  0.02    0.00    0.39 v output165/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output165/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[38] (net)
                  0.08    0.00    0.55 v read_output[38] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._323_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[39] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._323_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._323_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[39] (net)
                  0.03    0.00    0.31 v _476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net166 (net)
                  0.02    0.00    0.39 v output166/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output166/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[39] (net)
                  0.08    0.00    0.55 v read_output[39] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._325_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[41] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._325_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._325_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[41] (net)
                  0.03    0.00    0.31 v _478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net169 (net)
                  0.02    0.00    0.39 v output169/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output169/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[41] (net)
                  0.08    0.00    0.55 v read_output[41] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._326_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[42] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._326_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._326_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[42] (net)
                  0.03    0.00    0.31 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net170 (net)
                  0.02    0.00    0.39 v output170/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output170/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[42] (net)
                  0.08    0.00    0.55 v read_output[42] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._327_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[43] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._327_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._327_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[43] (net)
                  0.03    0.00    0.31 v _480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net171 (net)
                  0.02    0.00    0.39 v output171/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output171/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[43] (net)
                  0.08    0.00    0.55 v read_output[43] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._328_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[44] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._328_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._328_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[44] (net)
                  0.03    0.00    0.31 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net172 (net)
                  0.02    0.00    0.39 v output172/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output172/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[44] (net)
                  0.08    0.00    0.55 v read_output[44] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._331_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[47] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._331_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._331_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[47] (net)
                  0.03    0.00    0.31 v _484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net175 (net)
                  0.02    0.00    0.39 v output175/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output175/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[47] (net)
                  0.08    0.00    0.55 v read_output[47] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._340_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[56] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._340_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._340_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[56] (net)
                  0.03    0.00    0.31 v _493_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _493_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net185 (net)
                  0.02    0.00    0.39 v output185/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output185/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[56] (net)
                  0.08    0.00    0.55 v read_output[56] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._295_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[11] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._295_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._295_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[11] (net)
                  0.03    0.00    0.31 v _448_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _448_/X (sky130_fd_sc_hd__buf_1)
                                         net136 (net)
                  0.02    0.00    0.39 v output136/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output136/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[11] (net)
                  0.08    0.00    0.55 v read_output[11] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._296_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[12] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._296_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._296_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[12] (net)
                  0.03    0.00    0.31 v _449_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _449_/X (sky130_fd_sc_hd__buf_1)
                                         net137 (net)
                  0.02    0.00    0.39 v output137/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output137/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[12] (net)
                  0.08    0.00    0.55 v read_output[12] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._285_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[1] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._285_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._285_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[1] (net)
                  0.03    0.00    0.31 v _438_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _438_/X (sky130_fd_sc_hd__buf_1)
                                         net145 (net)
                  0.02    0.00    0.39 v output145/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output145/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[1] (net)
                  0.08    0.00    0.55 v read_output[1] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._310_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[26] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[26] (net)
                  0.03    0.00    0.31 v _463_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _463_/X (sky130_fd_sc_hd__buf_1)
                                         net152 (net)
                  0.02    0.00    0.39 v output152/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output152/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[26] (net)
                  0.08    0.00    0.55 v read_output[26] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._311_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[27] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._311_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._311_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[27] (net)
                  0.03    0.00    0.31 v _464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _464_/X (sky130_fd_sc_hd__buf_1)
                                         net153 (net)
                  0.02    0.00    0.39 v output153/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output153/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[27] (net)
                  0.08    0.00    0.55 v read_output[27] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._314_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[30] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._314_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._314_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[30] (net)
                  0.03    0.00    0.31 v _467_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _467_/X (sky130_fd_sc_hd__buf_1)
                                         net157 (net)
                  0.02    0.00    0.39 v output157/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output157/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[30] (net)
                  0.08    0.00    0.55 v read_output[30] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._333_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[49] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._333_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._333_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[49] (net)
                  0.03    0.00    0.31 v _486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _486_/X (sky130_fd_sc_hd__buf_1)
                                         net177 (net)
                  0.02    0.00    0.39 v output177/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output177/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[49] (net)
                  0.08    0.00    0.55 v read_output[49] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._334_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[50] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._334_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._334_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[50] (net)
                  0.03    0.00    0.31 v _487_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _487_/X (sky130_fd_sc_hd__buf_1)
                                         net179 (net)
                  0.02    0.00    0.39 v output179/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output179/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[50] (net)
                  0.08    0.00    0.55 v read_output[50] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._335_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[51] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._335_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._335_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[51] (net)
                  0.03    0.00    0.31 v _488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _488_/X (sky130_fd_sc_hd__buf_1)
                                         net180 (net)
                  0.02    0.00    0.39 v output180/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output180/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[51] (net)
                  0.08    0.00    0.55 v read_output[51] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._338_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[54] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._338_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._338_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[54] (net)
                  0.03    0.00    0.31 v _491_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _491_/X (sky130_fd_sc_hd__buf_1)
                                         net183 (net)
                  0.02    0.00    0.39 v output183/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output183/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[54] (net)
                  0.08    0.00    0.55 v read_output[54] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._339_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[55] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._339_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._339_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[55] (net)
                  0.03    0.00    0.31 v _492_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _492_/X (sky130_fd_sc_hd__buf_1)
                                         net184 (net)
                  0.02    0.00    0.39 v output184/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output184/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[55] (net)
                  0.08    0.00    0.55 v read_output[55] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._341_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[57] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._341_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._341_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[57] (net)
                  0.03    0.00    0.31 v _494_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _494_/X (sky130_fd_sc_hd__buf_1)
                                         net186 (net)
                  0.02    0.00    0.39 v output186/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output186/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[57] (net)
                  0.08    0.00    0.55 v read_output[57] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._289_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[5] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._289_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._289_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[5] (net)
                  0.03    0.00    0.31 v _442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _442_/X (sky130_fd_sc_hd__buf_1)
                                         net189 (net)
                  0.02    0.00    0.39 v output189/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output189/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[5] (net)
                  0.08    0.00    0.55 v read_output[5] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._346_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[62] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._346_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._346_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[62] (net)
                  0.03    0.00    0.31 v _499_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _499_/X (sky130_fd_sc_hd__buf_1)
                                         net192 (net)
                  0.02    0.00    0.39 v output192/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output192/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[62] (net)
                  0.08    0.00    0.55 v read_output[62] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._347_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[63] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._347_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._347_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[63] (net)
                  0.03    0.00    0.31 v _500_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _500_/X (sky130_fd_sc_hd__buf_1)
                                         net193 (net)
                  0.02    0.00    0.39 v output193/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output193/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[63] (net)
                  0.08    0.00    0.55 v read_output[63] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._348_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[64] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._348_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._348_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[64] (net)
                  0.03    0.00    0.31 v _501_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _501_/X (sky130_fd_sc_hd__buf_1)
                                         net194 (net)
                  0.02    0.00    0.39 v output194/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output194/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[64] (net)
                  0.08    0.00    0.55 v read_output[64] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._291_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[7] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._291_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._291_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[7] (net)
                  0.03    0.00    0.31 v _444_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _444_/X (sky130_fd_sc_hd__buf_1)
                                         net196 (net)
                  0.02    0.00    0.39 v output196/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output196/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[7] (net)
                  0.08    0.00    0.55 v read_output[7] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._293_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[9] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._293_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v stage_4.output_fifo._293_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[9] (net)
                  0.03    0.00    0.31 v _446_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.07    0.39 v _446_/X (sky130_fd_sc_hd__buf_1)
                                         net198 (net)
                  0.02    0.00    0.39 v output198/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output198/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[9] (net)
                  0.08    0.00    0.55 v read_output[9] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._336_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[52] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._336_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.32 v stage_4.output_fifo._336_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[52] (net)
                  0.03    0.00    0.32 v _489_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.39 v _489_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net181 (net)
                  0.02    0.00    0.39 v output181/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.55 v output181/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[52] (net)
                  0.08    0.00    0.55 v read_output[52] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


Startpoint: stage_4.output_fifo._284_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: read_output[0] (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ stage_4.output_fifo._284_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.32 v stage_4.output_fifo._284_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         stage_4.output_fifo.D_OUT[0] (net)
                  0.03    0.00    0.32 v _437_/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.00    0.02    0.08    0.40 v _437_/X (sky130_fd_sc_hd__clkbuf_2)
                                         net134 (net)
                  0.02    0.00    0.40 v output134/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.16    0.56 v output134/X (sky130_fd_sc_hd__clkbuf_4)
                                         read_output[0] (net)
                  0.08    0.00    0.56 v read_output[0] (out)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  2.37   slack (MET)


Startpoint: input_2._343_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: RDY_feed (output port clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ input_2._343_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.31 v input_2._343_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         input_2.EMPTY_N (net)
                  0.03    0.00    0.31 v input_2._139_/B_N (sky130_fd_sc_hd__or2b_1)
     1    0.00    0.03    0.13    0.44 ^ input_2._139_/X (sky130_fd_sc_hd__or2b_1)
                                         input_2._065_ (net)
                  0.03    0.00    0.44 ^ input_2._140_/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.06    0.08    0.52 ^ input_2._140_/X (sky130_fd_sc_hd__buf_1)
                                         input_2.FULL_N (net)
                  0.06    0.00    0.52 ^ _206_/A (sky130_fd_sc_hd__and3_1)
     1    0.00    0.05    0.13    0.65 ^ _206_/X (sky130_fd_sc_hd__and3_1)
                                         _008_ (net)
                  0.05    0.00    0.65 ^ _207_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.72 ^ _207_/X (sky130_fd_sc_hd__buf_1)
                                         net132 (net)
                  0.04    0.00    0.72 ^ output132/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.89 ^ output132/X (sky130_fd_sc_hd__clkbuf_4)
                                         RDY_feed (net)
                  0.11    0.00    0.89 ^ RDY_feed (out)
                                  0.89   data arrival time

                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.06   -1.81   output external delay
                                 -1.81   data required time
-----------------------------------------------------------------------------
                                 -1.81   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)



worst slack corner Typical: 0.2568
