// Seed: 1168378113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11, id_12, id_13;
endmodule
module module_1 #(
    parameter id_5 = 32'd47
) (
    input tri id_0,
    output wire id_1,
    input wand id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 _id_5,
    output tri0 id_6,
    output wor id_7,
    output tri1 id_8,
    input supply1 id_9
);
  logic id_11 = -1;
  nor primCall (id_1, id_9, id_2, id_11, id_4, id_0);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic [id_5 : 1] id_12;
endmodule
