// Seed: 1746818888
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output tri0 id_4,
    input id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9
);
  type_12(
      id_5, 1'b0
  );
  assign id_4[1] = 1;
endmodule
