// Seed: 2059086586
module module_0 (
    output id_0
    , id_18,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output logic id_12
    , id_19,
    output id_13,
    input logic id_14,
    input logic id_15,
    input logic id_16,
    input id_17
);
  reg id_20;
  always @(1) begin
    id_3 <= id_20;
  end
  logic id_21;
endmodule
module module_1 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3
);
  assign id_2 = id_3;
endmodule
