{"url": "https://www.ics.uci.edu/~alexv/152/Win11/lectures.htm", "content": "\n<!DOCTYPE HTML SYSTEM \"htm.dtd\">\n<HTML CHARSET=\"head\">\n<HEAD>   <TITLE>Welcome to CS152</TITLE>\t</HEAD>\n\n<center>\n<font color=\"cc9876\">\n<BODY><H2> CS152 Computer Systems Architecture\n</H2> \n</font>\n</center>\n\n<A HREF=\"./HTML/L0/index.htm\"> Lecture 1 </A> Introduction and Computer Performance<BR>\n<A HREF=\"./HTML/L1/index.htm\"> Lecture 2 </A> Instruction set design and the MIPS ISA <BR>\n<A HREF=\"./HTML/L2/index.htm\"> Lecture 3 </A> More MIPS ISA <BR>\n<A HREF=\"./HTML/L3/index.htm\"> Lecture 4 </A> ALU Design, mul, div <BR>\n<A HREF=\"./HTML/L4/index.htm\"> Lecture 5 </A> F.-p. arithmetic <BR>\n<A HREF=\"./HTML/L5/index.htm\"> Lecture 6 </A> Data path design <BR>\n<A HREF=\"./HTML/L6/index.htm\"> Lecture 7-8 </A> Single-Cycle Control, multi-cycle control, implementation <BR>\n<A HREF=\"./HTML/L8/index.htm\"> Lectures 9-10 </A>  Pipelining <br>\n<A HREF=\"./HTML/L11-Cache1/index.htm\"> Lecture 11 </A> Memory Hierarchy <br>\n<A HREF=\"./HTML/L13-Cache2/index.htm\"> Lecture 13 </A> Memory Hierarchy II <br>\n<A HREF=\"./HTML/L14/index.htm\"> Lecture 14 </A> Improving cache performance, Virtual Memory <br>\n<A HREF=\"./HTML/L15_VM-ILP/index.htm\"> Lecture 15-16 </A> Virtual Memory II.  More on ILP <br>\n<A HREF=\"./HTML/L16-MP+/index.htm\"> Lecture 17 </A> Vector, multiprocessor and multithreaded architectures <br>\n<A HREF=\"./HTML/fin_rev\"> Final review </A>  <br>\n\n<BR>\n\n</BODY></HTML>\n", "encoding": "ascii"}