// Seed: 3113464001
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  always $display(1);
  wire id_3 = id_1 | 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input logic id_0,
    input tri0  id_1
);
  `define pp_3 0
  final `pp_3 <= id_0;
  assign `pp_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  supply1 id_5;
  always id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_7;
  assign id_4 = id_3;
  assign module_0.id_1 = 0;
  wire id_8;
  assign id_8 = !id_7;
endmodule
