;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	JMP 0, <32
	DJN -16, @-20
	SPL 72, #-250
	SPL 72, #-250
	SUB 12, <200
	SPL @-170, -609
	SUB #112, @0
	SPL 0, <332
	DJN <127, 0
	JMZ -16, @-20
	SUB @126, @106
	JMZ -16, @-20
	SUB 7, <-25
	DJN -1, @-20
	SUB #0, -33
	SUB #270, <1
	SPL 0, #2
	ADD <-30, 9
	DJN -1, @-20
	CMP @0, @2
	SPL 7, @-25
	SUB #13, 0
	SUB 72, @-250
	SUB @121, 106
	SPL <126, #106
	SPL <126, #106
	SPL 0, #2
	SPL 72, #-250
	SLT <300, 90
	SPL 40, #2
	SLT 20, @12
	SLT <300, 90
	SUB @126, @106
	SPL -100, -301
	SUB 3, @212
	CMP 210, @60
	MOV -1, <-20
	SPL 0, <332
	SUB #112, @0
	SPL 0, <332
	SUB 0, @332
	DJN -1, @-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
