#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec  3 20:54:03 2022
# Process ID: 38576
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/gen_withRegister5/hdl_netlist
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22096 E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\BRAM_LT_Based\BRAM16bit\gen_withRegister5\hdl_netlist\bram_stn_16bit.xpr
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/gen_withRegister5/hdl_netlist/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/gen_withRegister5/hdl_netlist\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/BRAM16bit/gen_withRegister5/hdl_netlist/bram_stn_16bit.xpr
update_compile_order -fileset sources_1
