// Seed: 2516541155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_7 = 0;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd22,
    parameter id_1 = 32'd28,
    parameter id_2 = 32'd99
) (
    input supply0 _id_0,
    input supply1 _id_1,
    input supply0 _id_2,
    input supply0 id_3[1 : 1],
    input tri1 id_4
);
  logic id_6[id_1 : -1];
  ;
  logic [7:0][id_0 : id_2] id_7, id_8;
  assign id_8 = -1 ^ id_1;
  assign id_6 = id_0;
  logic id_9;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_7
  );
  logic id_10;
  ;
endmodule
