 
****************************************
Report : resources
Design : Cgra_Hw
Version: P-2019.03
Date   : Mon Mar 25 00:54:01 2019
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Shared_PE_Hw_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Shared_PE_Hw_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw_6
****************************************

No implementations to report
 
****************************************
Design : alu_hw_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=64   | add_10004 (Cgra_Hw.v:10004) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (speed)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_1
****************************************

No implementations to report
 
****************************************
Design : Queue_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_2
****************************************

No implementations to report
 
****************************************
Design : Queue_2
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw_5
****************************************

No implementations to report
 
****************************************
Design : alu_hw_7
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=64   | add_12954 (Cgra_Hw.v:12954) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (speed)    |                |
===============================================================================

 
****************************************
Design : delay_pipe_hw_14_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_51_122_3833               |            |                            |
|                | DP_OP_51_122_3833 |         |                            |
=============================================================================

Datapath Report for DP_OP_51_122_3833
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_51_122_3833    | add_12658 (Cgra_Hw.v:12658)                         |
|                      | add_12659 (Cgra_Hw.v:12659)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:12658)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:12659)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_51_122_3833  | DP_OP_51_122_3833 | str (area)        |                |
===============================================================================

 
****************************************
Design : delay_pipe_hw_14_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_51_122_3833               |            |                            |
|                | DP_OP_51_122_3833 |         |                            |
=============================================================================

Datapath Report for DP_OP_51_122_3833
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_51_122_3833    | add_12658 (Cgra_Hw.v:12658)                         |
|                      | add_12659 (Cgra_Hw.v:12659)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:12658)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:12659)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_51_122_3833  | DP_OP_51_122_3833 | str (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw_4
****************************************

No implementations to report
 
****************************************
Design : alu_hw_6
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| div_1          | DW_div_uns     | a_width=64 | div_12208 (Cgra_Hw.v:12208) |
                |                | b_width=64 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| div_1              | DW_div_uns       | cla3               |                |
===============================================================================

 
****************************************
Design : alu_hw_6_DW_div_uns_4
****************************************


Resource Report for this hierarchy
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| u_div          | DW_div         | a_width=64 | u_div                      |
|                |                | b_width=64 |                            |
|                |                | tc_mode=0  |                            |
|                |                | rem_mode=1 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| u_div              | DW_div           | cla3               |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_3
****************************************

No implementations to report
 
****************************************
Design : Queue_3
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_4
****************************************

No implementations to report
 
****************************************
Design : Queue_4
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw_3
****************************************

No implementations to report
 
****************************************
Design : alu_hw_5
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lte_x_1        | DW_cmp         | width=64   | lte_11860 (Cgra_Hw.v:11860) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lte_x_1            | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_5
****************************************

No implementations to report
 
****************************************
Design : Queue_5
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_6
****************************************

No implementations to report
 
****************************************
Design : Queue_6
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw_2
****************************************

No implementations to report
 
****************************************
Design : alu_hw_4
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=64   | add_11343 (Cgra_Hw.v:11343) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (speed)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : alu_hw_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_7
****************************************

No implementations to report
 
****************************************
Design : Queue_7
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_8
****************************************

No implementations to report
 
****************************************
Design : Queue_8
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_9
****************************************

No implementations to report
 
****************************************
Design : Queue_9
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_10
****************************************

No implementations to report
 
****************************************
Design : Queue_10
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw_1
****************************************

No implementations to report
 
****************************************
Design : alu_hw_1_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=32   | add_10761 (Cgra_Hw.v:10761) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | pparch (area,speed)                 |
===============================================================================

 
****************************************
Design : alu_hw_1_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=32   | add_10761 (Cgra_Hw.v:10761) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | pparch (area,speed)                 |
===============================================================================

 
****************************************
Design : delay_pipe_hw_2_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_51_123_1831               |            |                            |
|                | DP_OP_51_123_1831 |         |                            |
=============================================================================

Datapath Report for DP_OP_51_123_1831
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_51_123_1831    | add_10465 (Cgra_Hw.v:10465)                         |
|                      | add_10466 (Cgra_Hw.v:10466)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_51_123_1831  | DP_OP_51_123_1831 | str (area)        |                |
===============================================================================

 
****************************************
Design : delay_pipe_hw_2_2
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_51_123_1831               |            |                            |
|                | DP_OP_51_123_1831 |         |                            |
=============================================================================

Datapath Report for DP_OP_51_123_1831
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_51_123_1831    | add_10465 (Cgra_Hw.v:10465)                         |
|                      | add_10466 (Cgra_Hw.v:10466)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_51_123_1831  | DP_OP_51_123_1831 | str (area)        |                |
===============================================================================

 
****************************************
Design : delay_pipe_hw_2_3
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_51_123_1831               |            |                            |
|                | DP_OP_51_123_1831 |         |                            |
=============================================================================

Datapath Report for DP_OP_51_123_1831
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_51_123_1831    | add_10465 (Cgra_Hw.v:10465)                         |
|                      | add_10466 (Cgra_Hw.v:10466)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_51_123_1831  | DP_OP_51_123_1831 | str (area)        |                |
===============================================================================

 
****************************************
Design : delay_pipe_hw_2_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_51_123_1831               |            |                            |
|                | DP_OP_51_123_1831 |         |                            |
=============================================================================

Datapath Report for DP_OP_51_123_1831
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_51_123_1831    | add_10465 (Cgra_Hw.v:10465)                         |
|                      | add_10466 (Cgra_Hw.v:10466)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (Cgra_Hw.v:10465)   |
| O2    | PO   | Unsigned | 4     | O1 + I2 (Cgra_Hw.v:10466)                |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_51_123_1831  | DP_OP_51_123_1831 | str (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Dedicated_PE_Hw
****************************************

No implementations to report
 
****************************************
Design : alu_hw_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=64   | add_10004 (Cgra_Hw.v:10004) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (speed)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_11
****************************************

No implementations to report
 
****************************************
Design : Queue_11
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : delay_pipe_hw_0
****************************************

No implementations to report
 
****************************************
Design : Queue_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_1         | DW_cmp         | width=4    | eq_9853 (Cgra_Hw.v:9853)   |
| add_x_2        | DW01_inc       | width=4    | add_9859 (Cgra_Hw.v:9859)  |
| add_x_3        | DW01_inc       | width=4    | add_9860 (Cgra_Hw.v:9860)  |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Router_Hw_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Router_Hw
****************************************

No implementations to report
 
****************************************
Design : VectorPort_Hw_2_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=2    | add_213 (Cgra_Hw.v:213)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : VectorPort_Hw_2_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_3        | DW01_inc       | width=2    | add_213 (Cgra_Hw.v:213)    |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : VectorPort_Hw_1
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=2    | add_47 (Cgra_Hw.v:47)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : VectorPort_Hw_0
****************************************

Resource Report for this hierarchy in file
        /home/sihao/ss-cgra-gen/verilog-output/Cgra_Hw.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=2    | add_47 (Cgra_Hw.v:47)      |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================

1
