
ubuntu-preinstalled/ssh-agent:     file format elf32-littlearm


Disassembly of section .init:

00003404 <.init>:
    3404:	push	{r3, lr}
    3408:	bl	4e1c <PEM_write_bio_PrivateKey@plt+0xd10>
    340c:	pop	{r3, pc}

Disassembly of section .plt:

00003410 <BN_div@plt-0x14>:
    3410:	push	{lr}		; (str lr, [sp, #-4]!)
    3414:	ldr	lr, [pc, #4]	; 3420 <BN_div@plt-0x4>
    3418:	add	lr, pc, lr
    341c:	ldr	pc, [lr, #8]!
    3420:	andeq	r9, r4, r4, lsr r7

00003424 <BN_div@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #299008	; 0x49000
    342c:	ldr	pc, [ip, #1844]!	; 0x734

00003430 <EVP_DigestInit_ex@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #299008	; 0x49000
    3438:	ldr	pc, [ip, #1836]!	; 0x72c

0000343c <RSA_set0_factors@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #299008	; 0x49000
    3444:	ldr	pc, [ip, #1828]!	; 0x724

00003448 <sigemptyset@plt>:
    3448:	add	ip, pc, #0, 12
    344c:	add	ip, ip, #299008	; 0x49000
    3450:	ldr	pc, [ip, #1820]!	; 0x71c

00003454 <DSA_generate_parameters_ex@plt>:
    3454:	add	ip, pc, #0, 12
    3458:	add	ip, ip, #299008	; 0x49000
    345c:	ldr	pc, [ip, #1812]!	; 0x714

00003460 <strerror@plt>:
    3460:			; <UNDEFINED> instruction: 0xe7fd4778
    3464:	add	ip, pc, #0, 12
    3468:	add	ip, ip, #299008	; 0x49000
    346c:	ldr	pc, [ip, #1800]!	; 0x708

00003470 <__ctype_toupper_loc@plt>:
    3470:	add	ip, pc, #0, 12
    3474:	add	ip, ip, #299008	; 0x49000
    3478:	ldr	pc, [ip, #1792]!	; 0x700

0000347c <mkdir@plt>:
    347c:	add	ip, pc, #0, 12
    3480:	add	ip, ip, #299008	; 0x49000
    3484:	ldr	pc, [ip, #1784]!	; 0x6f8

00003488 <localtime_r@plt>:
    3488:	add	ip, pc, #0, 12
    348c:	add	ip, ip, #299008	; 0x49000
    3490:	ldr	pc, [ip, #1776]!	; 0x6f0

00003494 <EVP_PKEY_set1_DSA@plt>:
    3494:	add	ip, pc, #0, 12
    3498:	add	ip, ip, #299008	; 0x49000
    349c:	ldr	pc, [ip, #1768]!	; 0x6e8

000034a0 <EC_KEY_free@plt>:
    34a0:	add	ip, pc, #0, 12
    34a4:	add	ip, ip, #299008	; 0x49000
    34a8:	ldr	pc, [ip, #1760]!	; 0x6e0

000034ac <d2i_ECDSA_SIG@plt>:
    34ac:	add	ip, pc, #0, 12
    34b0:	add	ip, ip, #299008	; 0x49000
    34b4:	ldr	pc, [ip, #1752]!	; 0x6d8

000034b8 <abort@plt>:
    34b8:	add	ip, pc, #0, 12
    34bc:	add	ip, ip, #299008	; 0x49000
    34c0:	ldr	pc, [ip, #1744]!	; 0x6d0

000034c4 <connect@plt>:
    34c4:	add	ip, pc, #0, 12
    34c8:	add	ip, ip, #299008	; 0x49000
    34cc:	ldr	pc, [ip, #1736]!	; 0x6c8

000034d0 <DSA_SIG_new@plt>:
    34d0:	add	ip, pc, #0, 12
    34d4:	add	ip, ip, #299008	; 0x49000
    34d8:	ldr	pc, [ip, #1728]!	; 0x6c0

000034dc <BN_set_flags@plt>:
    34dc:	add	ip, pc, #0, 12
    34e0:	add	ip, ip, #299008	; 0x49000
    34e4:	ldr	pc, [ip, #1720]!	; 0x6b8

000034e8 <EVP_CipherInit@plt>:
    34e8:	add	ip, pc, #0, 12
    34ec:	add	ip, ip, #299008	; 0x49000
    34f0:	ldr	pc, [ip, #1712]!	; 0x6b0

000034f4 <ERR_get_error@plt>:
    34f4:	add	ip, pc, #0, 12
    34f8:	add	ip, ip, #299008	; 0x49000
    34fc:	ldr	pc, [ip, #1704]!	; 0x6a8

00003500 <localtime@plt>:
    3500:	add	ip, pc, #0, 12
    3504:	add	ip, ip, #299008	; 0x49000
    3508:	ldr	pc, [ip, #1696]!	; 0x6a0

0000350c <EVP_CIPHER_CTX_iv_length@plt>:
    350c:			; <UNDEFINED> instruction: 0xe7fd4778
    3510:	add	ip, pc, #0, 12
    3514:	add	ip, ip, #299008	; 0x49000
    3518:	ldr	pc, [ip, #1684]!	; 0x694

0000351c <opendir@plt>:
    351c:	add	ip, pc, #0, 12
    3520:	add	ip, ip, #299008	; 0x49000
    3524:	ldr	pc, [ip, #1676]!	; 0x68c

00003528 <memcmp@plt>:
    3528:	add	ip, pc, #0, 12
    352c:	add	ip, ip, #299008	; 0x49000
    3530:	ldr	pc, [ip, #1668]!	; 0x684

00003534 <sysconf@plt>:
    3534:	add	ip, pc, #0, 12
    3538:	add	ip, ip, #299008	; 0x49000
    353c:	ldr	pc, [ip, #1660]!	; 0x67c

00003540 <EVP_MD_CTX_md@plt>:
    3540:	add	ip, pc, #0, 12
    3544:	add	ip, ip, #299008	; 0x49000
    3548:	ldr	pc, [ip, #1652]!	; 0x674

0000354c <EC_KEY_METHOD_get_sign@plt>:
    354c:	add	ip, pc, #0, 12
    3550:	add	ip, ip, #299008	; 0x49000
    3554:	ldr	pc, [ip, #1644]!	; 0x66c

00003558 <__libc_start_main@plt>:
    3558:	add	ip, pc, #0, 12
    355c:	add	ip, ip, #299008	; 0x49000
    3560:	ldr	pc, [ip, #1636]!	; 0x664

00003564 <BN_CTX_free@plt>:
    3564:	add	ip, pc, #0, 12
    3568:	add	ip, ip, #299008	; 0x49000
    356c:	ldr	pc, [ip, #1628]!	; 0x65c

00003570 <EVP_PKEY_get1_EC_KEY@plt>:
    3570:	add	ip, pc, #0, 12
    3574:	add	ip, ip, #299008	; 0x49000
    3578:	ldr	pc, [ip, #1620]!	; 0x654

0000357c <EVP_CIPHER_CTX_key_length@plt>:
    357c:	add	ip, pc, #0, 12
    3580:	add	ip, ip, #299008	; 0x49000
    3584:	ldr	pc, [ip, #1612]!	; 0x64c

00003588 <clock_gettime@plt>:
    3588:	add	ip, pc, #0, 12
    358c:	add	ip, ip, #299008	; 0x49000
    3590:	ldr	pc, [ip, #1604]!	; 0x644

00003594 <ECDSA_SIG_get0@plt>:
    3594:	add	ip, pc, #0, 12
    3598:	add	ip, ip, #299008	; 0x49000
    359c:	ldr	pc, [ip, #1596]!	; 0x63c

000035a0 <__gmon_start__@plt>:
    35a0:	add	ip, pc, #0, 12
    35a4:	add	ip, ip, #299008	; 0x49000
    35a8:	ldr	pc, [ip, #1588]!	; 0x634

000035ac <EC_POINT_is_at_infinity@plt>:
    35ac:	add	ip, pc, #0, 12
    35b0:	add	ip, ip, #299008	; 0x49000
    35b4:	ldr	pc, [ip, #1580]!	; 0x62c

000035b8 <DSA_SIG_set0@plt>:
    35b8:	add	ip, pc, #0, 12
    35bc:	add	ip, ip, #299008	; 0x49000
    35c0:	ldr	pc, [ip, #1572]!	; 0x624

000035c4 <strsep@plt>:
    35c4:	add	ip, pc, #0, 12
    35c8:	add	ip, ip, #299008	; 0x49000
    35cc:	ldr	pc, [ip, #1564]!	; 0x61c

000035d0 <EC_GROUP_new_by_curve_name@plt>:
    35d0:	add	ip, pc, #0, 12
    35d4:	add	ip, ip, #299008	; 0x49000
    35d8:	ldr	pc, [ip, #1556]!	; 0x614

000035dc <strptime@plt>:
    35dc:	add	ip, pc, #0, 12
    35e0:	add	ip, ip, #299008	; 0x49000
    35e4:	ldr	pc, [ip, #1548]!	; 0x60c

000035e8 <socketpair@plt>:
    35e8:	add	ip, pc, #0, 12
    35ec:	add	ip, ip, #299008	; 0x49000
    35f0:	ldr	pc, [ip, #1540]!	; 0x604

000035f4 <getenv@plt>:
    35f4:	add	ip, pc, #0, 12
    35f8:	add	ip, ip, #299008	; 0x49000
    35fc:	ldr	pc, [ip, #1532]!	; 0x5fc

00003600 <EVP_PKEY_new@plt>:
    3600:	add	ip, pc, #0, 12
    3604:	add	ip, ip, #299008	; 0x49000
    3608:	ldr	pc, [ip, #1524]!	; 0x5f4

0000360c <__printf_chk@plt>:
    360c:	add	ip, pc, #0, 12
    3610:	add	ip, ip, #299008	; 0x49000
    3614:	ldr	pc, [ip, #1516]!	; 0x5ec

00003618 <DSA_do_sign@plt>:
    3618:	add	ip, pc, #0, 12
    361c:	add	ip, ip, #299008	; 0x49000
    3620:	ldr	pc, [ip, #1508]!	; 0x5e4

00003624 <strchr@plt>:
    3624:	add	ip, pc, #0, 12
    3628:	add	ip, ip, #299008	; 0x49000
    362c:	ldr	pc, [ip, #1500]!	; 0x5dc

00003630 <strcasecmp@plt>:
    3630:	add	ip, pc, #0, 12
    3634:	add	ip, ip, #299008	; 0x49000
    3638:	ldr	pc, [ip, #1492]!	; 0x5d4

0000363c <dirname@plt>:
    363c:	add	ip, pc, #0, 12
    3640:	add	ip, ip, #299008	; 0x49000
    3644:	ldr	pc, [ip, #1484]!	; 0x5cc

00003648 <EC_KEY_get0_public_key@plt>:
    3648:	add	ip, pc, #0, 12
    364c:	add	ip, ip, #299008	; 0x49000
    3650:	ldr	pc, [ip, #1476]!	; 0x5c4

00003654 <reallocarray@plt>:
    3654:	add	ip, pc, #0, 12
    3658:	add	ip, ip, #299008	; 0x49000
    365c:	ldr	pc, [ip, #1468]!	; 0x5bc

00003660 <listen@plt>:
    3660:	add	ip, pc, #0, 12
    3664:	add	ip, ip, #299008	; 0x49000
    3668:	ldr	pc, [ip, #1460]!	; 0x5b4

0000366c <calloc@plt>:
    366c:			; <UNDEFINED> instruction: 0xe7fd4778
    3670:	add	ip, pc, #0, 12
    3674:	add	ip, ip, #299008	; 0x49000
    3678:	ldr	pc, [ip, #1448]!	; 0x5a8

0000367c <BN_set_word@plt>:
    367c:	add	ip, pc, #0, 12
    3680:	add	ip, ip, #299008	; 0x49000
    3684:	ldr	pc, [ip, #1440]!	; 0x5a0

00003688 <BN_bin2bn@plt>:
    3688:	add	ip, pc, #0, 12
    368c:	add	ip, ip, #299008	; 0x49000
    3690:	ldr	pc, [ip, #1432]!	; 0x598

00003694 <mktime@plt>:
    3694:	add	ip, pc, #0, 12
    3698:	add	ip, ip, #299008	; 0x49000
    369c:	ldr	pc, [ip, #1424]!	; 0x590

000036a0 <EC_GROUP_method_of@plt>:
    36a0:	add	ip, pc, #0, 12
    36a4:	add	ip, ip, #299008	; 0x49000
    36a8:	ldr	pc, [ip, #1416]!	; 0x588

000036ac <setegid@plt>:
    36ac:	add	ip, pc, #0, 12
    36b0:	add	ip, ip, #299008	; 0x49000
    36b4:	ldr	pc, [ip, #1408]!	; 0x580

000036b8 <EVP_CIPHER_CTX_ctrl@plt>:
    36b8:	add	ip, pc, #0, 12
    36bc:	add	ip, ip, #299008	; 0x49000
    36c0:	ldr	pc, [ip, #1400]!	; 0x578

000036c4 <memset@plt>:
    36c4:	add	ip, pc, #0, 12
    36c8:	add	ip, ip, #299008	; 0x49000
    36cc:	ldr	pc, [ip, #1392]!	; 0x570

000036d0 <gai_strerror@plt>:
    36d0:			; <UNDEFINED> instruction: 0xe7fd4778
    36d4:	add	ip, pc, #0, 12
    36d8:	add	ip, ip, #299008	; 0x49000
    36dc:	ldr	pc, [ip, #1380]!	; 0x564

000036e0 <RSA_meth_dup@plt>:
    36e0:	add	ip, pc, #0, 12
    36e4:	add	ip, ip, #299008	; 0x49000
    36e8:	ldr	pc, [ip, #1372]!	; 0x55c

000036ec <EC_GROUP_free@plt>:
    36ec:	add	ip, pc, #0, 12
    36f0:	add	ip, ip, #299008	; 0x49000
    36f4:	ldr	pc, [ip, #1364]!	; 0x554

000036f8 <EC_POINT_new@plt>:
    36f8:	add	ip, pc, #0, 12
    36fc:	add	ip, ip, #299008	; 0x49000
    3700:	ldr	pc, [ip, #1356]!	; 0x54c

00003704 <EVP_PKEY_base_id@plt>:
    3704:	add	ip, pc, #0, 12
    3708:	add	ip, ip, #299008	; 0x49000
    370c:	ldr	pc, [ip, #1348]!	; 0x544

00003710 <freeaddrinfo@plt>:
    3710:	add	ip, pc, #0, 12
    3714:	add	ip, ip, #299008	; 0x49000
    3718:	ldr	pc, [ip, #1340]!	; 0x53c

0000371c <EC_KEY_set_group@plt>:
    371c:	add	ip, pc, #0, 12
    3720:	add	ip, ip, #299008	; 0x49000
    3724:	ldr	pc, [ip, #1332]!	; 0x534

00003728 <EC_KEY_set_public_key@plt>:
    3728:	add	ip, pc, #0, 12
    372c:	add	ip, ip, #299008	; 0x49000
    3730:	ldr	pc, [ip, #1324]!	; 0x52c

00003734 <strrchr@plt>:
    3734:	add	ip, pc, #0, 12
    3738:	add	ip, ip, #299008	; 0x49000
    373c:	ldr	pc, [ip, #1316]!	; 0x524

00003740 <RSA_set0_key@plt>:
    3740:	add	ip, pc, #0, 12
    3744:	add	ip, ip, #299008	; 0x49000
    3748:	ldr	pc, [ip, #1308]!	; 0x51c

0000374c <setsid@plt>:
    374c:	add	ip, pc, #0, 12
    3750:	add	ip, ip, #299008	; 0x49000
    3754:	ldr	pc, [ip, #1300]!	; 0x514

00003758 <EVP_PKEY_get1_DSA@plt>:
    3758:	add	ip, pc, #0, 12
    375c:	add	ip, ip, #299008	; 0x49000
    3760:	ldr	pc, [ip, #1292]!	; 0x50c

00003764 <execvp@plt>:
    3764:	add	ip, pc, #0, 12
    3768:	add	ip, ip, #299008	; 0x49000
    376c:	ldr	pc, [ip, #1284]!	; 0x504

00003770 <DSA_generate_key@plt>:
    3770:	add	ip, pc, #0, 12
    3774:	add	ip, ip, #299008	; 0x49000
    3778:	ldr	pc, [ip, #1276]!	; 0x4fc

0000377c <perror@plt>:
    377c:	add	ip, pc, #0, 12
    3780:	add	ip, ip, #299008	; 0x49000
    3784:	ldr	pc, [ip, #1268]!	; 0x4f4

00003788 <BN_num_bits@plt>:
    3788:	add	ip, pc, #0, 12
    378c:	add	ip, ip, #299008	; 0x49000
    3790:	ldr	pc, [ip, #1260]!	; 0x4ec

00003794 <strtoll@plt>:
    3794:	add	ip, pc, #0, 12
    3798:	add	ip, ip, #299008	; 0x49000
    379c:	ldr	pc, [ip, #1252]!	; 0x4e4

000037a0 <execlp@plt>:
    37a0:	add	ip, pc, #0, 12
    37a4:	add	ip, ip, #299008	; 0x49000
    37a8:	ldr	pc, [ip, #1244]!	; 0x4dc

000037ac <RSA_generate_key_ex@plt>:
    37ac:	add	ip, pc, #0, 12
    37b0:	add	ip, ip, #299008	; 0x49000
    37b4:	ldr	pc, [ip, #1236]!	; 0x4d4

000037b8 <__fxstat64@plt>:
    37b8:	add	ip, pc, #0, 12
    37bc:	add	ip, ip, #299008	; 0x49000
    37c0:	ldr	pc, [ip, #1228]!	; 0x4cc

000037c4 <EVP_DigestUpdate@plt>:
    37c4:	add	ip, pc, #0, 12
    37c8:	add	ip, ip, #299008	; 0x49000
    37cc:	ldr	pc, [ip, #1220]!	; 0x4c4

000037d0 <usleep@plt>:
    37d0:	add	ip, pc, #0, 12
    37d4:	add	ip, ip, #299008	; 0x49000
    37d8:	ldr	pc, [ip, #1212]!	; 0x4bc

000037dc <BN_sub@plt>:
    37dc:	add	ip, pc, #0, 12
    37e0:	add	ip, ip, #299008	; 0x49000
    37e4:	ldr	pc, [ip, #1204]!	; 0x4b4

000037e8 <EC_KEY_get0_group@plt>:
    37e8:	add	ip, pc, #0, 12
    37ec:	add	ip, ip, #299008	; 0x49000
    37f0:	ldr	pc, [ip, #1196]!	; 0x4ac

000037f4 <OpenSSL_version_num@plt>:
    37f4:	add	ip, pc, #0, 12
    37f8:	add	ip, ip, #299008	; 0x49000
    37fc:	ldr	pc, [ip, #1188]!	; 0x4a4

00003800 <_exit@plt>:
    3800:	add	ip, pc, #0, 12
    3804:	add	ip, ip, #299008	; 0x49000
    3808:	ldr	pc, [ip, #1180]!	; 0x49c

0000380c <DSA_get0_key@plt>:
    380c:	add	ip, pc, #0, 12
    3810:	add	ip, ip, #299008	; 0x49000
    3814:	ldr	pc, [ip, #1172]!	; 0x494

00003818 <getuid@plt>:
    3818:	add	ip, pc, #0, 12
    381c:	add	ip, ip, #299008	; 0x49000
    3820:	ldr	pc, [ip, #1164]!	; 0x48c

00003824 <BN_cmp@plt>:
    3824:	add	ip, pc, #0, 12
    3828:	add	ip, ip, #299008	; 0x49000
    382c:	ldr	pc, [ip, #1156]!	; 0x484

00003830 <DSA_set0_key@plt>:
    3830:	add	ip, pc, #0, 12
    3834:	add	ip, ip, #299008	; 0x49000
    3838:	ldr	pc, [ip, #1148]!	; 0x47c

0000383c <RSA_get0_factors@plt>:
    383c:	add	ip, pc, #0, 12
    3840:	add	ip, ip, #299008	; 0x49000
    3844:	ldr	pc, [ip, #1140]!	; 0x474

00003848 <EVP_MD_block_size@plt>:
    3848:			; <UNDEFINED> instruction: 0xe7fd4778
    384c:	add	ip, pc, #0, 12
    3850:	add	ip, ip, #299008	; 0x49000
    3854:	ldr	pc, [ip, #1128]!	; 0x468

00003858 <free@plt>:
    3858:			; <UNDEFINED> instruction: 0xe7fd4778
    385c:	add	ip, pc, #0, 12
    3860:	add	ip, ip, #299008	; 0x49000
    3864:	ldr	pc, [ip, #1116]!	; 0x45c

00003868 <read@plt>:
    3868:	add	ip, pc, #0, 12
    386c:	add	ip, ip, #299008	; 0x49000
    3870:	ldr	pc, [ip, #1108]!	; 0x454

00003874 <write@plt>:
    3874:	add	ip, pc, #0, 12
    3878:	add	ip, ip, #299008	; 0x49000
    387c:	ldr	pc, [ip, #1100]!	; 0x44c

00003880 <RSA_set_method@plt>:
    3880:	add	ip, pc, #0, 12
    3884:	add	ip, ip, #299008	; 0x49000
    3888:	ldr	pc, [ip, #1092]!	; 0x444

0000388c <RSA_size@plt>:
    388c:	add	ip, pc, #0, 12
    3890:	add	ip, ip, #299008	; 0x49000
    3894:	ldr	pc, [ip, #1084]!	; 0x43c

00003898 <EVP_DigestFinal_ex@plt>:
    3898:	add	ip, pc, #0, 12
    389c:	add	ip, ip, #299008	; 0x49000
    38a0:	ldr	pc, [ip, #1076]!	; 0x434

000038a4 <access@plt>:
    38a4:	add	ip, pc, #0, 12
    38a8:	add	ip, ip, #299008	; 0x49000
    38ac:	ldr	pc, [ip, #1068]!	; 0x42c

000038b0 <EC_POINT_point2oct@plt>:
    38b0:	add	ip, pc, #0, 12
    38b4:	add	ip, ip, #299008	; 0x49000
    38b8:	ldr	pc, [ip, #1060]!	; 0x424

000038bc <openlog@plt>:
    38bc:	add	ip, pc, #0, 12
    38c0:	add	ip, ip, #299008	; 0x49000
    38c4:	ldr	pc, [ip, #1052]!	; 0x41c

000038c8 <gettimeofday@plt>:
    38c8:	add	ip, pc, #0, 12
    38cc:	add	ip, ip, #299008	; 0x49000
    38d0:	ldr	pc, [ip, #1044]!	; 0x414

000038d4 <EVP_PKEY_set1_RSA@plt>:
    38d4:	add	ip, pc, #0, 12
    38d8:	add	ip, ip, #299008	; 0x49000
    38dc:	ldr	pc, [ip, #1036]!	; 0x40c

000038e0 <EVP_PKEY_set1_EC_KEY@plt>:
    38e0:	add	ip, pc, #0, 12
    38e4:	add	ip, ip, #299008	; 0x49000
    38e8:	ldr	pc, [ip, #1028]!	; 0x404

000038ec <BN_dup@plt>:
    38ec:	add	ip, pc, #0, 12
    38f0:	add	ip, ip, #299008	; 0x49000
    38f4:	ldr	pc, [ip, #1020]!	; 0x3fc

000038f8 <__asprintf_chk@plt>:
    38f8:	add	ip, pc, #0, 12
    38fc:	add	ip, ip, #299008	; 0x49000
    3900:	ldr	pc, [ip, #1012]!	; 0x3f4

00003904 <accept@plt>:
    3904:	add	ip, pc, #0, 12
    3908:	add	ip, ip, #299008	; 0x49000
    390c:	ldr	pc, [ip, #1004]!	; 0x3ec

00003910 <EC_KEY_generate_key@plt>:
    3910:	add	ip, pc, #0, 12
    3914:	add	ip, ip, #299008	; 0x49000
    3918:	ldr	pc, [ip, #996]!	; 0x3e4

0000391c <getrlimit64@plt>:
    391c:	add	ip, pc, #0, 12
    3920:	add	ip, ip, #299008	; 0x49000
    3924:	ldr	pc, [ip, #988]!	; 0x3dc

00003928 <__memcpy_chk@plt>:
    3928:	add	ip, pc, #0, 12
    392c:	add	ip, ip, #299008	; 0x49000
    3930:	ldr	pc, [ip, #980]!	; 0x3d4

00003934 <BN_clear_free@plt>:
    3934:			; <UNDEFINED> instruction: 0xe7fd4778
    3938:	add	ip, pc, #0, 12
    393c:	add	ip, ip, #299008	; 0x49000
    3940:	ldr	pc, [ip, #968]!	; 0x3c8

00003944 <tcgetattr@plt>:
    3944:	add	ip, pc, #0, 12
    3948:	add	ip, ip, #299008	; 0x49000
    394c:	ldr	pc, [ip, #960]!	; 0x3c0

00003950 <EC_KEY_METHOD_set_sign@plt>:
    3950:	add	ip, pc, #0, 12
    3954:	add	ip, ip, #299008	; 0x49000
    3958:	ldr	pc, [ip, #952]!	; 0x3b8

0000395c <EC_KEY_set_method@plt>:
    395c:	add	ip, pc, #0, 12
    3960:	add	ip, ip, #299008	; 0x49000
    3964:	ldr	pc, [ip, #944]!	; 0x3b0

00003968 <BIO_new@plt>:
    3968:	add	ip, pc, #0, 12
    396c:	add	ip, ip, #299008	; 0x49000
    3970:	ldr	pc, [ip, #936]!	; 0x3a8

00003974 <EC_POINT_get_affine_coordinates_GFp@plt>:
    3974:	add	ip, pc, #0, 12
    3978:	add	ip, ip, #299008	; 0x49000
    397c:	ldr	pc, [ip, #928]!	; 0x3a0

00003980 <socket@plt>:
    3980:	add	ip, pc, #0, 12
    3984:	add	ip, ip, #299008	; 0x49000
    3988:	ldr	pc, [ip, #920]!	; 0x398

0000398c <umask@plt>:
    398c:	add	ip, pc, #0, 12
    3990:	add	ip, ip, #299008	; 0x49000
    3994:	ldr	pc, [ip, #912]!	; 0x390

00003998 <RSA_meth_set_priv_enc@plt>:
    3998:	add	ip, pc, #0, 12
    399c:	add	ip, ip, #299008	; 0x49000
    39a0:	ldr	pc, [ip, #904]!	; 0x388

000039a4 <getaddrinfo@plt>:
    39a4:	add	ip, pc, #0, 12
    39a8:	add	ip, ip, #299008	; 0x49000
    39ac:	ldr	pc, [ip, #896]!	; 0x380

000039b0 <fflush@plt>:
    39b0:	add	ip, pc, #0, 12
    39b4:	add	ip, ip, #299008	; 0x49000
    39b8:	ldr	pc, [ip, #888]!	; 0x378

000039bc <RSA_new@plt>:
    39bc:	add	ip, pc, #0, 12
    39c0:	add	ip, ip, #299008	; 0x49000
    39c4:	ldr	pc, [ip, #880]!	; 0x370

000039c8 <ECDSA_do_verify@plt>:
    39c8:	add	ip, pc, #0, 12
    39cc:	add	ip, ip, #299008	; 0x49000
    39d0:	ldr	pc, [ip, #872]!	; 0x368

000039d4 <ioctl@plt>:
    39d4:	add	ip, pc, #0, 12
    39d8:	add	ip, ip, #299008	; 0x49000
    39dc:	ldr	pc, [ip, #864]!	; 0x360

000039e0 <RSA_meth_set1_name@plt>:
    39e0:	add	ip, pc, #0, 12
    39e4:	add	ip, ip, #299008	; 0x49000
    39e8:	ldr	pc, [ip, #856]!	; 0x358

000039ec <isatty@plt>:
    39ec:	add	ip, pc, #0, 12
    39f0:	add	ip, ip, #299008	; 0x49000
    39f4:	ldr	pc, [ip, #848]!	; 0x350

000039f8 <DSA_set0_pqg@plt>:
    39f8:	add	ip, pc, #0, 12
    39fc:	add	ip, ip, #299008	; 0x49000
    3a00:	ldr	pc, [ip, #840]!	; 0x348

00003a04 <strsignal@plt>:
    3a04:	add	ip, pc, #0, 12
    3a08:	add	ip, ip, #299008	; 0x49000
    3a0c:	ldr	pc, [ip, #832]!	; 0x340

00003a10 <ECDSA_SIG_new@plt>:
    3a10:	add	ip, pc, #0, 12
    3a14:	add	ip, ip, #299008	; 0x49000
    3a18:	ldr	pc, [ip, #824]!	; 0x338

00003a1c <strndup@plt>:
    3a1c:	add	ip, pc, #0, 12
    3a20:	add	ip, ip, #299008	; 0x49000
    3a24:	ldr	pc, [ip, #816]!	; 0x330

00003a28 <strlen@plt>:
    3a28:	add	ip, pc, #0, 12
    3a2c:	add	ip, ip, #299008	; 0x49000
    3a30:	ldr	pc, [ip, #808]!	; 0x328

00003a34 <EC_KEY_METHOD_new@plt>:
    3a34:	add	ip, pc, #0, 12
    3a38:	add	ip, ip, #299008	; 0x49000
    3a3c:	ldr	pc, [ip, #800]!	; 0x320

00003a40 <PEM_read_bio_PrivateKey@plt>:
    3a40:	add	ip, pc, #0, 12
    3a44:	add	ip, ip, #299008	; 0x49000
    3a48:	ldr	pc, [ip, #792]!	; 0x318

00003a4c <EVP_MD_CTX_copy_ex@plt>:
    3a4c:	add	ip, pc, #0, 12
    3a50:	add	ip, ip, #299008	; 0x49000
    3a54:	ldr	pc, [ip, #784]!	; 0x310

00003a58 <unlink@plt>:
    3a58:	add	ip, pc, #0, 12
    3a5c:	add	ip, ip, #299008	; 0x49000
    3a60:	ldr	pc, [ip, #776]!	; 0x308

00003a64 <strtoul@plt>:
    3a64:	add	ip, pc, #0, 12
    3a68:	add	ip, ip, #299008	; 0x49000
    3a6c:	ldr	pc, [ip, #768]!	; 0x300

00003a70 <EC_POINT_cmp@plt>:
    3a70:	add	ip, pc, #0, 12
    3a74:	add	ip, ip, #299008	; 0x49000
    3a78:	ldr	pc, [ip, #760]!	; 0x2f8

00003a7c <BN_print_fp@plt>:
    3a7c:	add	ip, pc, #0, 12
    3a80:	add	ip, ip, #299008	; 0x49000
    3a84:	ldr	pc, [ip, #752]!	; 0x2f0

00003a88 <EC_KEY_new_by_curve_name@plt>:
    3a88:	add	ip, pc, #0, 12
    3a8c:	add	ip, ip, #299008	; 0x49000
    3a90:	ldr	pc, [ip, #744]!	; 0x2e8

00003a94 <memcpy@plt>:
    3a94:	add	ip, pc, #0, 12
    3a98:	add	ip, ip, #299008	; 0x49000
    3a9c:	ldr	pc, [ip, #736]!	; 0x2e0

00003aa0 <EC_KEY_OpenSSL@plt>:
    3aa0:	add	ip, pc, #0, 12
    3aa4:	add	ip, ip, #299008	; 0x49000
    3aa8:	ldr	pc, [ip, #728]!	; 0x2d8

00003aac <getpwuid@plt>:
    3aac:	add	ip, pc, #0, 12
    3ab0:	add	ip, ip, #299008	; 0x49000
    3ab4:	ldr	pc, [ip, #720]!	; 0x2d0

00003ab8 <__ctype_tolower_loc@plt>:
    3ab8:	add	ip, pc, #0, 12
    3abc:	add	ip, ip, #299008	; 0x49000
    3ac0:	ldr	pc, [ip, #712]!	; 0x2c8

00003ac4 <EVP_MD_CTX_new@plt>:
    3ac4:	add	ip, pc, #0, 12
    3ac8:	add	ip, ip, #299008	; 0x49000
    3acc:	ldr	pc, [ip, #704]!	; 0x2c0

00003ad0 <BIO_s_mem@plt>:
    3ad0:	add	ip, pc, #0, 12
    3ad4:	add	ip, ip, #299008	; 0x49000
    3ad8:	ldr	pc, [ip, #696]!	; 0x2b8

00003adc <feof@plt>:
    3adc:	add	ip, pc, #0, 12
    3ae0:	add	ip, ip, #299008	; 0x49000
    3ae4:	ldr	pc, [ip, #688]!	; 0x2b0

00003ae8 <getppid@plt>:
    3ae8:	add	ip, pc, #0, 12
    3aec:	add	ip, ip, #299008	; 0x49000
    3af0:	ldr	pc, [ip, #680]!	; 0x2a8

00003af4 <EC_GROUP_get_curve_name@plt>:
    3af4:	add	ip, pc, #0, 12
    3af8:	add	ip, ip, #299008	; 0x49000
    3afc:	ldr	pc, [ip, #672]!	; 0x2a0

00003b00 <RSA_public_decrypt@plt>:
    3b00:	add	ip, pc, #0, 12
    3b04:	add	ip, ip, #299008	; 0x49000
    3b08:	ldr	pc, [ip, #664]!	; 0x298

00003b0c <__explicit_bzero_chk@plt>:
    3b0c:			; <UNDEFINED> instruction: 0xe7fd4778
    3b10:	add	ip, pc, #0, 12
    3b14:	add	ip, ip, #299008	; 0x49000
    3b18:	ldr	pc, [ip, #652]!	; 0x28c

00003b1c <BN_value_one@plt>:
    3b1c:	add	ip, pc, #0, 12
    3b20:	add	ip, ip, #299008	; 0x49000
    3b24:	ldr	pc, [ip, #644]!	; 0x284

00003b28 <ENGINE_load_builtin_engines@plt>:
    3b28:	add	ip, pc, #0, 12
    3b2c:	add	ip, ip, #299008	; 0x49000
    3b30:	ldr	pc, [ip, #636]!	; 0x27c

00003b34 <strtol@plt>:
    3b34:	add	ip, pc, #0, 12
    3b38:	add	ip, ip, #299008	; 0x49000
    3b3c:	ldr	pc, [ip, #628]!	; 0x274

00003b40 <waitpid@plt>:
    3b40:	add	ip, pc, #0, 12
    3b44:	add	ip, ip, #299008	; 0x49000
    3b48:	ldr	pc, [ip, #620]!	; 0x26c

00003b4c <__vsnprintf_chk@plt>:
    3b4c:	add	ip, pc, #0, 12
    3b50:	add	ip, ip, #299008	; 0x49000
    3b54:	ldr	pc, [ip, #612]!	; 0x264

00003b58 <BN_new@plt>:
    3b58:	add	ip, pc, #0, 12
    3b5c:	add	ip, ip, #299008	; 0x49000
    3b60:	ldr	pc, [ip, #604]!	; 0x25c

00003b64 <open64@plt>:
    3b64:	add	ip, pc, #0, 12
    3b68:	add	ip, ip, #299008	; 0x49000
    3b6c:	ldr	pc, [ip, #596]!	; 0x254

00003b70 <memmem@plt>:
    3b70:	add	ip, pc, #0, 12
    3b74:	add	ip, ip, #299008	; 0x49000
    3b78:	ldr	pc, [ip, #588]!	; 0x24c

00003b7c <EVP_Digest@plt>:
    3b7c:	add	ip, pc, #0, 12
    3b80:	add	ip, ip, #299008	; 0x49000
    3b84:	ldr	pc, [ip, #580]!	; 0x244

00003b88 <raise@plt>:
    3b88:			; <UNDEFINED> instruction: 0xe7fd4778
    3b8c:	add	ip, pc, #0, 12
    3b90:	add	ip, ip, #299008	; 0x49000
    3b94:	ldr	pc, [ip, #568]!	; 0x238

00003b98 <EVP_CIPHER_CTX_iv@plt>:
    3b98:	add	ip, pc, #0, 12
    3b9c:	add	ip, ip, #299008	; 0x49000
    3ba0:	ldr	pc, [ip, #560]!	; 0x230

00003ba4 <fcntl64@plt>:
    3ba4:	add	ip, pc, #0, 12
    3ba8:	add	ip, ip, #299008	; 0x49000
    3bac:	ldr	pc, [ip, #552]!	; 0x228

00003bb0 <EVP_CIPHER_CTX_set_key_length@plt>:
    3bb0:	add	ip, pc, #0, 12
    3bb4:	add	ip, ip, #299008	; 0x49000
    3bb8:	ldr	pc, [ip, #544]!	; 0x220

00003bbc <__snprintf_chk@plt>:
    3bbc:	add	ip, pc, #0, 12
    3bc0:	add	ip, ip, #299008	; 0x49000
    3bc4:	ldr	pc, [ip, #536]!	; 0x218

00003bc8 <dirfd@plt>:
    3bc8:	add	ip, pc, #0, 12
    3bcc:	add	ip, ip, #299008	; 0x49000
    3bd0:	ldr	pc, [ip, #528]!	; 0x210

00003bd4 <bind@plt>:
    3bd4:	add	ip, pc, #0, 12
    3bd8:	add	ip, ip, #299008	; 0x49000
    3bdc:	ldr	pc, [ip, #520]!	; 0x208

00003be0 <EVP_CIPHER_CTX_new@plt>:
    3be0:	add	ip, pc, #0, 12
    3be4:	add	ip, ip, #299008	; 0x49000
    3be8:	ldr	pc, [ip, #512]!	; 0x200

00003bec <BN_CTX_new@plt>:
    3bec:	add	ip, pc, #0, 12
    3bf0:	add	ip, ip, #299008	; 0x49000
    3bf4:	ldr	pc, [ip, #504]!	; 0x1f8

00003bf8 <RSA_get_default_method@plt>:
    3bf8:	add	ip, pc, #0, 12
    3bfc:	add	ip, ip, #299008	; 0x49000
    3c00:	ldr	pc, [ip, #496]!	; 0x1f0

00003c04 <__syslog_chk@plt>:
    3c04:	add	ip, pc, #0, 12
    3c08:	add	ip, ip, #299008	; 0x49000
    3c0c:	ldr	pc, [ip, #488]!	; 0x1e8

00003c10 <EC_KEY_set_private_key@plt>:
    3c10:	add	ip, pc, #0, 12
    3c14:	add	ip, ip, #299008	; 0x49000
    3c18:	ldr	pc, [ip, #480]!	; 0x1e0

00003c1c <close@plt>:
    3c1c:			; <UNDEFINED> instruction: 0xe7fd4778
    3c20:	add	ip, pc, #0, 12
    3c24:	add	ip, ip, #299008	; 0x49000
    3c28:	ldr	pc, [ip, #468]!	; 0x1d4

00003c2c <EC_GROUP_get_order@plt>:
    3c2c:	add	ip, pc, #0, 12
    3c30:	add	ip, ip, #299008	; 0x49000
    3c34:	ldr	pc, [ip, #460]!	; 0x1cc

00003c38 <PEM_write_bio_ECPrivateKey@plt>:
    3c38:	add	ip, pc, #0, 12
    3c3c:	add	ip, ip, #299008	; 0x49000
    3c40:	ldr	pc, [ip, #452]!	; 0x1c4

00003c44 <fwrite@plt>:
    3c44:			; <UNDEFINED> instruction: 0xe7fd4778
    3c48:	add	ip, pc, #0, 12
    3c4c:	add	ip, ip, #299008	; 0x49000
    3c50:	ldr	pc, [ip, #440]!	; 0x1b8

00003c54 <EC_POINT_mul@plt>:
    3c54:	add	ip, pc, #0, 12
    3c58:	add	ip, ip, #299008	; 0x49000
    3c5c:	ldr	pc, [ip, #432]!	; 0x1b0

00003c60 <closedir@plt>:
    3c60:	add	ip, pc, #0, 12
    3c64:	add	ip, ip, #299008	; 0x49000
    3c68:	ldr	pc, [ip, #424]!	; 0x1a8

00003c6c <ERR_peek_last_error@plt>:
    3c6c:	add	ip, pc, #0, 12
    3c70:	add	ip, ip, #299008	; 0x49000
    3c74:	ldr	pc, [ip, #416]!	; 0x1a0

00003c78 <strncasecmp@plt>:
    3c78:	add	ip, pc, #0, 12
    3c7c:	add	ip, ip, #299008	; 0x49000
    3c80:	ldr	pc, [ip, #408]!	; 0x198

00003c84 <time@plt>:
    3c84:	add	ip, pc, #0, 12
    3c88:	add	ip, ip, #299008	; 0x49000
    3c8c:	ldr	pc, [ip, #400]!	; 0x190

00003c90 <ERR_peek_error@plt>:
    3c90:	add	ip, pc, #0, 12
    3c94:	add	ip, ip, #299008	; 0x49000
    3c98:	ldr	pc, [ip, #392]!	; 0x188

00003c9c <EC_KEY_up_ref@plt>:
    3c9c:	add	ip, pc, #0, 12
    3ca0:	add	ip, ip, #299008	; 0x49000
    3ca4:	ldr	pc, [ip, #384]!	; 0x180

00003ca8 <__ctype_b_loc@plt>:
    3ca8:	add	ip, pc, #0, 12
    3cac:	add	ip, ip, #299008	; 0x49000
    3cb0:	ldr	pc, [ip, #376]!	; 0x178

00003cb4 <__xstat64@plt>:
    3cb4:	add	ip, pc, #0, 12
    3cb8:	add	ip, ip, #299008	; 0x49000
    3cbc:	ldr	pc, [ip, #368]!	; 0x170

00003cc0 <EC_GROUP_cmp@plt>:
    3cc0:	add	ip, pc, #0, 12
    3cc4:	add	ip, ip, #299008	; 0x49000
    3cc8:	ldr	pc, [ip, #360]!	; 0x168

00003ccc <BIO_write@plt>:
    3ccc:	add	ip, pc, #0, 12
    3cd0:	add	ip, ip, #299008	; 0x49000
    3cd4:	ldr	pc, [ip, #352]!	; 0x160

00003cd8 <strdup@plt>:
    3cd8:			; <UNDEFINED> instruction: 0xe7fd4778
    3cdc:	add	ip, pc, #0, 12
    3ce0:	add	ip, ip, #299008	; 0x49000
    3ce4:	ldr	pc, [ip, #340]!	; 0x154

00003ce8 <malloc@plt>:
    3ce8:	add	ip, pc, #0, 12
    3cec:	add	ip, ip, #299008	; 0x49000
    3cf0:	ldr	pc, [ip, #332]!	; 0x14c

00003cf4 <EVP_aes_128_cbc@plt>:
    3cf4:	add	ip, pc, #0, 12
    3cf8:	add	ip, ip, #299008	; 0x49000
    3cfc:	ldr	pc, [ip, #324]!	; 0x144

00003d00 <__stack_chk_fail@plt>:
    3d00:	add	ip, pc, #0, 12
    3d04:	add	ip, ip, #299008	; 0x49000
    3d08:	ldr	pc, [ip, #316]!	; 0x13c

00003d0c <sigaction@plt>:
    3d0c:	add	ip, pc, #0, 12
    3d10:	add	ip, ip, #299008	; 0x49000
    3d14:	ldr	pc, [ip, #308]!	; 0x134

00003d18 <chdir@plt>:
    3d18:	add	ip, pc, #0, 12
    3d1c:	add	ip, ip, #299008	; 0x49000
    3d20:	ldr	pc, [ip, #300]!	; 0x12c

00003d24 <DSA_free@plt>:
    3d24:	add	ip, pc, #0, 12
    3d28:	add	ip, ip, #299008	; 0x49000
    3d2c:	ldr	pc, [ip, #292]!	; 0x124

00003d30 <__fprintf_chk@plt>:
    3d30:	add	ip, pc, #0, 12
    3d34:	add	ip, ip, #299008	; 0x49000
    3d38:	ldr	pc, [ip, #284]!	; 0x11c

00003d3c <RSA_up_ref@plt>:
    3d3c:	add	ip, pc, #0, 12
    3d40:	add	ip, ip, #299008	; 0x49000
    3d44:	ldr	pc, [ip, #276]!	; 0x114

00003d48 <poll@plt>:
    3d48:	add	ip, pc, #0, 12
    3d4c:	add	ip, ip, #299008	; 0x49000
    3d50:	ldr	pc, [ip, #268]!	; 0x10c

00003d54 <fputc@plt>:
    3d54:			; <UNDEFINED> instruction: 0xe7fd4778
    3d58:	add	ip, pc, #0, 12
    3d5c:	add	ip, ip, #299008	; 0x49000
    3d60:	ldr	pc, [ip, #256]!	; 0x100

00003d64 <PEM_write_bio_RSAPrivateKey@plt>:
    3d64:	add	ip, pc, #0, 12
    3d68:	add	ip, ip, #299008	; 0x49000
    3d6c:	ldr	pc, [ip, #248]!	; 0xf8

00003d70 <rmdir@plt>:
    3d70:			; <UNDEFINED> instruction: 0xe7fd4778
    3d74:	add	ip, pc, #0, 12
    3d78:	add	ip, ip, #299008	; 0x49000
    3d7c:	ldr	pc, [ip, #236]!	; 0xec

00003d80 <PEM_write_bio_DSAPrivateKey@plt>:
    3d80:	add	ip, pc, #0, 12
    3d84:	add	ip, ip, #299008	; 0x49000
    3d88:	ldr	pc, [ip, #228]!	; 0xe4

00003d8c <getgrgid@plt>:
    3d8c:	add	ip, pc, #0, 12
    3d90:	add	ip, ip, #299008	; 0x49000
    3d94:	ldr	pc, [ip, #220]!	; 0xdc

00003d98 <RSA_sign@plt>:
    3d98:	add	ip, pc, #0, 12
    3d9c:	add	ip, ip, #299008	; 0x49000
    3da0:	ldr	pc, [ip, #212]!	; 0xd4

00003da4 <DSA_SIG_get0@plt>:
    3da4:	add	ip, pc, #0, 12
    3da8:	add	ip, ip, #299008	; 0x49000
    3dac:	ldr	pc, [ip, #204]!	; 0xcc

00003db0 <memmove@plt>:
    3db0:	add	ip, pc, #0, 12
    3db4:	add	ip, ip, #299008	; 0x49000
    3db8:	ldr	pc, [ip, #196]!	; 0xc4

00003dbc <sigfillset@plt>:
    3dbc:	add	ip, pc, #0, 12
    3dc0:	add	ip, ip, #299008	; 0x49000
    3dc4:	ldr	pc, [ip, #188]!	; 0xbc

00003dc8 <EC_GROUP_set_asn1_flag@plt>:
    3dc8:	add	ip, pc, #0, 12
    3dcc:	add	ip, ip, #299008	; 0x49000
    3dd0:	ldr	pc, [ip, #180]!	; 0xb4

00003dd4 <RSA_set0_crt_params@plt>:
    3dd4:	add	ip, pc, #0, 12
    3dd8:	add	ip, ip, #299008	; 0x49000
    3ddc:	ldr	pc, [ip, #172]!	; 0xac

00003de0 <DSA_do_verify@plt>:
    3de0:	add	ip, pc, #0, 12
    3de4:	add	ip, ip, #299008	; 0x49000
    3de8:	ldr	pc, [ip, #164]!	; 0xa4

00003dec <DSA_get0_pqg@plt>:
    3dec:	add	ip, pc, #0, 12
    3df0:	add	ip, ip, #299008	; 0x49000
    3df4:	ldr	pc, [ip, #156]!	; 0x9c

00003df8 <dup2@plt>:
    3df8:	add	ip, pc, #0, 12
    3dfc:	add	ip, ip, #299008	; 0x49000
    3e00:	ldr	pc, [ip, #148]!	; 0x94

00003e04 <EC_POINT_oct2point@plt>:
    3e04:	add	ip, pc, #0, 12
    3e08:	add	ip, ip, #299008	; 0x49000
    3e0c:	ldr	pc, [ip, #140]!	; 0x8c

00003e10 <EVP_CIPHER_CTX_free@plt>:
    3e10:	add	ip, pc, #0, 12
    3e14:	add	ip, ip, #299008	; 0x49000
    3e18:	ldr	pc, [ip, #132]!	; 0x84

00003e1c <strftime@plt>:
    3e1c:	add	ip, pc, #0, 12
    3e20:	add	ip, ip, #299008	; 0x49000
    3e24:	ldr	pc, [ip, #124]!	; 0x7c

00003e28 <EVP_MD_CTX_free@plt>:
    3e28:	add	ip, pc, #0, 12
    3e2c:	add	ip, ip, #299008	; 0x49000
    3e30:	ldr	pc, [ip, #116]!	; 0x74

00003e34 <tcsetattr@plt>:
    3e34:	add	ip, pc, #0, 12
    3e38:	add	ip, ip, #299008	; 0x49000
    3e3c:	ldr	pc, [ip, #108]!	; 0x6c

00003e40 <ENGINE_register_all_complete@plt>:
    3e40:	add	ip, pc, #0, 12
    3e44:	add	ip, ip, #299008	; 0x49000
    3e48:	ldr	pc, [ip, #100]!	; 0x64

00003e4c <getpid@plt>:
    3e4c:	add	ip, pc, #0, 12
    3e50:	add	ip, ip, #299008	; 0x49000
    3e54:	ldr	pc, [ip, #92]!	; 0x5c

00003e58 <EC_POINT_free@plt>:
    3e58:	add	ip, pc, #0, 12
    3e5c:	add	ip, ip, #299008	; 0x49000
    3e60:	ldr	pc, [ip, #84]!	; 0x54

00003e64 <RAND_bytes@plt>:
    3e64:	add	ip, pc, #0, 12
    3e68:	add	ip, ip, #299008	; 0x49000
    3e6c:	ldr	pc, [ip, #76]!	; 0x4c

00003e70 <prctl@plt>:
    3e70:	add	ip, pc, #0, 12
    3e74:	add	ip, ip, #299008	; 0x49000
    3e78:	ldr	pc, [ip, #68]!	; 0x44

00003e7c <endpwent@plt>:
    3e7c:	add	ip, pc, #0, 12
    3e80:	add	ip, ip, #299008	; 0x49000
    3e84:	ldr	pc, [ip, #60]!	; 0x3c

00003e88 <EVP_Cipher@plt>:
    3e88:	add	ip, pc, #0, 12
    3e8c:	add	ip, ip, #299008	; 0x49000
    3e90:	ldr	pc, [ip, #52]!	; 0x34

00003e94 <closelog@plt>:
    3e94:			; <UNDEFINED> instruction: 0xe7fd4778
    3e98:	add	ip, pc, #0, 12
    3e9c:	add	ip, ip, #299008	; 0x49000
    3ea0:	ldr	pc, [ip, #40]!	; 0x28

00003ea4 <EVP_PKEY_free@plt>:
    3ea4:	add	ip, pc, #0, 12
    3ea8:	add	ip, ip, #299008	; 0x49000
    3eac:	ldr	pc, [ip, #32]!

00003eb0 <RSA_blinding_on@plt>:
    3eb0:	add	ip, pc, #0, 12
    3eb4:	add	ip, ip, #299008	; 0x49000
    3eb8:	ldr	pc, [ip, #24]!

00003ebc <fork@plt>:
    3ebc:	add	ip, pc, #0, 12
    3ec0:	add	ip, ip, #299008	; 0x49000
    3ec4:	ldr	pc, [ip, #16]!

00003ec8 <RSA_get0_crt_params@plt>:
    3ec8:	add	ip, pc, #0, 12
    3ecc:	add	ip, ip, #299008	; 0x49000
    3ed0:	ldr	pc, [ip, #8]!

00003ed4 <BN_bn2bin@plt>:
    3ed4:	add	ip, pc, #0, 12
    3ed8:	add	ip, ip, #299008	; 0x49000
    3edc:	ldr	pc, [ip, #0]!

00003ee0 <strspn@plt>:
    3ee0:	add	ip, pc, #0, 12
    3ee4:	add	ip, ip, #72, 20	; 0x48000
    3ee8:	ldr	pc, [ip, #4088]!	; 0xff8

00003eec <ECDSA_SIG_free@plt>:
    3eec:	add	ip, pc, #0, 12
    3ef0:	add	ip, ip, #72, 20	; 0x48000
    3ef4:	ldr	pc, [ip, #4080]!	; 0xff0

00003ef8 <__realpath_chk@plt>:
    3ef8:	add	ip, pc, #0, 12
    3efc:	add	ip, ip, #72, 20	; 0x48000
    3f00:	ldr	pc, [ip, #4072]!	; 0xfe8

00003f04 <RSA_free@plt>:
    3f04:	add	ip, pc, #0, 12
    3f08:	add	ip, ip, #72, 20	; 0x48000
    3f0c:	ldr	pc, [ip, #4064]!	; 0xfe0

00003f10 <readdir64@plt>:
    3f10:	add	ip, pc, #0, 12
    3f14:	add	ip, ip, #72, 20	; 0x48000
    3f18:	ldr	pc, [ip, #4056]!	; 0xfd8

00003f1c <BIO_ctrl@plt>:
    3f1c:	add	ip, pc, #0, 12
    3f20:	add	ip, ip, #72, 20	; 0x48000
    3f24:	ldr	pc, [ip, #4048]!	; 0xfd0

00003f28 <ECDSA_SIG_set0@plt>:
    3f28:	add	ip, pc, #0, 12
    3f2c:	add	ip, ip, #72, 20	; 0x48000
    3f30:	ldr	pc, [ip, #4040]!	; 0xfc8

00003f34 <BIO_free@plt>:
    3f34:	add	ip, pc, #0, 12
    3f38:	add	ip, ip, #72, 20	; 0x48000
    3f3c:	ldr	pc, [ip, #4032]!	; 0xfc0

00003f40 <EVP_sha512@plt>:
    3f40:	add	ip, pc, #0, 12
    3f44:	add	ip, ip, #72, 20	; 0x48000
    3f48:	ldr	pc, [ip, #4024]!	; 0xfb8

00003f4c <snprintf@plt>:
    3f4c:	add	ip, pc, #0, 12
    3f50:	add	ip, ip, #72, 20	; 0x48000
    3f54:	ldr	pc, [ip, #4016]!	; 0xfb0

00003f58 <RAND_status@plt>:
    3f58:	add	ip, pc, #0, 12
    3f5c:	add	ip, ip, #72, 20	; 0x48000
    3f60:	ldr	pc, [ip, #4008]!	; 0xfa8

00003f64 <OPENSSL_init_crypto@plt>:
    3f64:			; <UNDEFINED> instruction: 0xe7fd4778
    3f68:	add	ip, pc, #0, 12
    3f6c:	add	ip, ip, #72, 20	; 0x48000
    3f70:	ldr	pc, [ip, #3996]!	; 0xf9c

00003f74 <strcspn@plt>:
    3f74:	add	ip, pc, #0, 12
    3f78:	add	ip, ip, #72, 20	; 0x48000
    3f7c:	ldr	pc, [ip, #3988]!	; 0xf94

00003f80 <EVP_PKEY_get1_RSA@plt>:
    3f80:	add	ip, pc, #0, 12
    3f84:	add	ip, ip, #72, 20	; 0x48000
    3f88:	ldr	pc, [ip, #3980]!	; 0xf8c

00003f8c <strncmp@plt>:
    3f8c:	add	ip, pc, #0, 12
    3f90:	add	ip, ip, #72, 20	; 0x48000
    3f94:	ldr	pc, [ip, #3972]!	; 0xf84

00003f98 <ECDSA_do_sign@plt>:
    3f98:	add	ip, pc, #0, 12
    3f9c:	add	ip, ip, #72, 20	; 0x48000
    3fa0:	ldr	pc, [ip, #3964]!	; 0xf7c

00003fa4 <getpwent@plt>:
    3fa4:	add	ip, pc, #0, 12
    3fa8:	add	ip, ip, #72, 20	; 0x48000
    3fac:	ldr	pc, [ip, #3956]!	; 0xf74

00003fb0 <EC_KEY_set_asn1_flag@plt>:
    3fb0:	add	ip, pc, #0, 12
    3fb4:	add	ip, ip, #72, 20	; 0x48000
    3fb8:	ldr	pc, [ip, #3948]!	; 0xf6c

00003fbc <kill@plt>:
    3fbc:	add	ip, pc, #0, 12
    3fc0:	add	ip, ip, #72, 20	; 0x48000
    3fc4:	ldr	pc, [ip, #3940]!	; 0xf64

00003fc8 <setgid@plt>:
    3fc8:	add	ip, pc, #0, 12
    3fcc:	add	ip, ip, #72, 20	; 0x48000
    3fd0:	ldr	pc, [ip, #3932]!	; 0xf5c

00003fd4 <nanosleep@plt>:
    3fd4:	add	ip, pc, #0, 12
    3fd8:	add	ip, ip, #72, 20	; 0x48000
    3fdc:	ldr	pc, [ip, #3924]!	; 0xf54

00003fe0 <realloc@plt>:
    3fe0:	add	ip, pc, #0, 12
    3fe4:	add	ip, ip, #72, 20	; 0x48000
    3fe8:	ldr	pc, [ip, #3916]!	; 0xf4c

00003fec <setrlimit64@plt>:
    3fec:	add	ip, pc, #0, 12
    3ff0:	add	ip, ip, #72, 20	; 0x48000
    3ff4:	ldr	pc, [ip, #3908]!	; 0xf44

00003ff8 <EVP_CIPHER_CTX_iv_noconst@plt>:
    3ff8:	add	ip, pc, #0, 12
    3ffc:	add	ip, ip, #72, 20	; 0x48000
    4000:	ldr	pc, [ip, #3900]!	; 0xf3c

00004004 <getservbyname@plt>:
    4004:	add	ip, pc, #0, 12
    4008:	add	ip, ip, #72, 20	; 0x48000
    400c:	ldr	pc, [ip, #3892]!	; 0xf34

00004010 <getsockopt@plt>:
    4010:	add	ip, pc, #0, 12
    4014:	add	ip, ip, #72, 20	; 0x48000
    4018:	ldr	pc, [ip, #3884]!	; 0xf2c

0000401c <pipe@plt>:
    401c:	add	ip, pc, #0, 12
    4020:	add	ip, ip, #72, 20	; 0x48000
    4024:	ldr	pc, [ip, #3876]!	; 0xf24

00004028 <setsockopt@plt>:
    4028:	add	ip, pc, #0, 12
    402c:	add	ip, ip, #72, 20	; 0x48000
    4030:	ldr	pc, [ip, #3868]!	; 0xf1c

00004034 <getsid@plt>:
    4034:	add	ip, pc, #0, 12
    4038:	add	ip, ip, #72, 20	; 0x48000
    403c:	ldr	pc, [ip, #3860]!	; 0xf14

00004040 <strpbrk@plt>:
    4040:	add	ip, pc, #0, 12
    4044:	add	ip, ip, #72, 20	; 0x48000
    4048:	ldr	pc, [ip, #3852]!	; 0xf0c

0000404c <DSA_SIG_free@plt>:
    404c:	add	ip, pc, #0, 12
    4050:	add	ip, ip, #72, 20	; 0x48000
    4054:	ldr	pc, [ip, #3844]!	; 0xf04

00004058 <memchr@plt>:
    4058:	add	ip, pc, #0, 12
    405c:	add	ip, ip, #72, 20	; 0x48000
    4060:	ldr	pc, [ip, #3836]!	; 0xefc

00004064 <EC_METHOD_get_field_type@plt>:
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #72, 20	; 0x48000
    406c:	ldr	pc, [ip, #3828]!	; 0xef4

00004070 <setenv@plt>:
    4070:	add	ip, pc, #0, 12
    4074:	add	ip, ip, #72, 20	; 0x48000
    4078:	ldr	pc, [ip, #3820]!	; 0xeec

0000407c <strcmp@plt>:
    407c:	add	ip, pc, #0, 12
    4080:	add	ip, ip, #72, 20	; 0x48000
    4084:	ldr	pc, [ip, #3812]!	; 0xee4

00004088 <EC_KEY_get0_private_key@plt>:
    4088:	add	ip, pc, #0, 12
    408c:	add	ip, ip, #72, 20	; 0x48000
    4090:	ldr	pc, [ip, #3804]!	; 0xedc

00004094 <exit@plt>:
    4094:	add	ip, pc, #0, 12
    4098:	add	ip, ip, #72, 20	; 0x48000
    409c:	ldr	pc, [ip, #3796]!	; 0xed4

000040a0 <__vasprintf_chk@plt>:
    40a0:	add	ip, pc, #0, 12
    40a4:	add	ip, ip, #72, 20	; 0x48000
    40a8:	ldr	pc, [ip, #3788]!	; 0xecc

000040ac <__errno_location@plt>:
    40ac:	add	ip, pc, #0, 12
    40b0:	add	ip, ip, #72, 20	; 0x48000
    40b4:	ldr	pc, [ip, #3780]!	; 0xec4

000040b8 <DSA_new@plt>:
    40b8:	add	ip, pc, #0, 12
    40bc:	add	ip, ip, #72, 20	; 0x48000
    40c0:	ldr	pc, [ip, #3772]!	; 0xebc

000040c4 <RSA_get0_key@plt>:
    40c4:	add	ip, pc, #0, 12
    40c8:	add	ip, ip, #72, 20	; 0x48000
    40cc:	ldr	pc, [ip, #3764]!	; 0xeb4

000040d0 <__cxa_finalize@plt>:
    40d0:	add	ip, pc, #0, 12
    40d4:	add	ip, ip, #72, 20	; 0x48000
    40d8:	ldr	pc, [ip, #3756]!	; 0xeac

000040dc <getpwnam@plt>:
    40dc:	add	ip, pc, #0, 12
    40e0:	add	ip, ip, #72, 20	; 0x48000
    40e4:	ldr	pc, [ip, #3748]!	; 0xea4

000040e8 <getgid@plt>:
    40e8:	add	ip, pc, #0, 12
    40ec:	add	ip, ip, #72, 20	; 0x48000
    40f0:	ldr	pc, [ip, #3740]!	; 0xe9c

000040f4 <getpagesize@plt>:
    40f4:	add	ip, pc, #0, 12
    40f8:	add	ip, ip, #72, 20	; 0x48000
    40fc:	ldr	pc, [ip, #3732]!	; 0xe94

00004100 <BN_free@plt>:
    4100:	add	ip, pc, #0, 12
    4104:	add	ip, ip, #72, 20	; 0x48000
    4108:	ldr	pc, [ip, #3724]!	; 0xe8c

0000410c <PEM_write_bio_PrivateKey@plt>:
    410c:	add	ip, pc, #0, 12
    4110:	add	ip, ip, #72, 20	; 0x48000
    4114:	ldr	pc, [ip, #3716]!	; 0xe84

Disassembly of section .text:

00004118 <error@@Base-0xbea0>:
    4118:	svcmi	0x00f0e92d
    411c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    4120:	strmi	r8, [r5], -r4, lsl #22
    4124:	blcs	11424a8 <mkdtemp@@Base+0x1126e88>
    4128:	blcc	11424ac <mkdtemp@@Base+0x1126e8c>
    412c:			; <UNDEFINED> instruction: 0xf8df447a
    4130:	adcslt	r6, r7, r4, asr #22
    4134:			; <UNDEFINED> instruction: 0xf10d58d3
    4138:	ldrbtmi	r0, [lr], #-2880	; 0xfffff4c0
    413c:	teqls	r5, #1769472	; 0x1b0000
    4140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4144:	blx	ff3c0186 <mkdtemp@@Base+0xff3a4b66>
    4148:	svc	0x00cef7ff
    414c:	b	febc2150 <mkdtemp@@Base+0xfeba6b30>
    4150:	svc	0x00caf7ff
    4154:	svc	0x0038f7ff
    4158:			; <UNDEFINED> instruction: 0xf0122000
    415c:			; <UNDEFINED> instruction: 0x4659fbd7
    4160:			; <UNDEFINED> instruction: 0xf7ff2007
    4164:	ldrdcc	lr, [r1], -ip
    4168:	adchi	pc, r5, r0
    416c:			; <UNDEFINED> instruction: 0xf04f6820
    4170:			; <UNDEFINED> instruction: 0xf0150800
    4174:			; <UNDEFINED> instruction: 0xf8dffc7d
    4178:	stmib	sp, {r8, r9, fp, ip, sp}^
    417c:	strbmi	r8, [r7], -r6, lsl #16
    4180:	andshi	pc, r0, sp, asr #17
    4184:	ldmpl	r3!, {r1, r6, r7, r9, sl, lr}^
    4188:	bls	ffc4250c <mkdtemp@@Base+0xffc26eec>
    418c:	bcs	ffc42510 <mkdtemp@@Base+0xffc26ef0>
    4190:	ldrbtmi	r9, [r9], #778	; 0x30a
    4194:	andls	r4, r9, #2046820352	; 0x7a000000
    4198:			; <UNDEFINED> instruction: 0xf0116018
    419c:			; <UNDEFINED> instruction: 0xf8dffcd3
    41a0:	ldrbtmi	r3, [fp], #-2788	; 0xfffff51c
    41a4:	strbmi	r9, [sl], -r8, lsl #6
    41a8:	strtmi	r4, [r8], -r1, lsr #12
    41ac:			; <UNDEFINED> instruction: 0xfff2f016
    41b0:			; <UNDEFINED> instruction: 0xf0001c43
    41b4:	stmdacc	r4, {r0, r4, r7, pc}^
    41b8:	stmdale	pc!, {r4, r5, fp, sp}	; <UNPREDICTABLE>
    41bc:			; <UNDEFINED> instruction: 0xf000e8df
    41c0:	mcrcs	2, 1, r6, cr14, cr6, {3}
    41c4:	cdpcs	14, 2, cr2, cr14, cr14, {1}
    41c8:	cdpcs	14, 2, cr2, cr14, cr14, {1}
    41cc:	mcrcs	14, 1, r2, cr14, cr4, {2}
    41d0:	cdpcs	14, 2, cr2, cr14, cr14, {1}
    41d4:	cdpcs	14, 2, cr2, cr14, cr14, {1}
    41d8:	cdpcs	14, 2, cr2, cr14, cr14, {1}
    41dc:	strmi	r4, [lr, #-3630]!	; 0xfffff1d2
    41e0:	mcrcs	14, 1, r2, cr14, cr15, {1}
    41e4:	stmdbcc	lr!, {r1, r2, r3, r5, r9, sl, fp, sp}
    41e8:	cdpcs	14, 2, cr2, cr14, cr14, {1}
    41ec:	eorcc	r2, lr, lr, lsr #28
    41f0:			; <UNDEFINED> instruction: 0xf8df0019
    41f4:	ldmpl	r3!, {r2, r4, r7, r9, fp, ip, sp}^
    41f8:			; <UNDEFINED> instruction: 0xf00d6818
    41fc:	blls	283c50 <mkdtemp@@Base+0x268630>
    4200:	ldrdcc	r6, [r1], -r8
    4204:			; <UNDEFINED> instruction: 0xf8dfd1cf
    4208:	andscs	r3, r1, #132, 20	; 0x84000
    420c:	beq	fe042590 <mkdtemp@@Base+0xfe026f70>
    4210:	ldmpl	r3!, {r0, r8, sp}^
    4214:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4218:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    421c:	cdp2	0, 9, cr15, cr10, cr0, {0}
    4220:	blcs	2ae38 <mkdtemp@@Base+0xf818>
    4224:	stmdals	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4228:			; <UNDEFINED> instruction: 0xf0182101
    422c:	andls	pc, r6, r7, lsl #30
    4230:	stmdals	r7, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4234:			; <UNDEFINED> instruction: 0xf0182101
    4238:	andls	pc, r7, r1, lsl #30
    423c:	b	15fe110 <mkdtemp@@Base+0x15e2af0>
    4240:	mvnle	r0, sl, lsl #14
    4244:	beq	80388 <mkdtemp@@Base+0x64d68>
    4248:	blls	1be104 <mkdtemp@@Base+0x1a2ae4>
    424c:	mvnle	r2, r0, lsl #22
    4250:	tstcs	r1, r4, lsl #16
    4254:	mrc2	0, 7, pc, cr2, cr8, {0}
    4258:	str	r9, [r4, r4]!
    425c:	bcc	a425e0 <mkdtemp@@Base+0xa26fc0>
    4260:			; <UNDEFINED> instruction: 0xf8d358f3
    4264:	ldr	r8, [lr, r0]
    4268:	ldmibvs	fp, {r3, r8, r9, fp, ip, pc}
    426c:			; <UNDEFINED> instruction: 0xf0402b00
    4270:			; <UNDEFINED> instruction: 0xf8df82e7
    4274:	ldmpl	r3!, {r2, r4, r9, fp, ip, sp}^
    4278:			; <UNDEFINED> instruction: 0xf00c6818
    427c:	blls	243b48 <mkdtemp@@Base+0x228528>
    4280:			; <UNDEFINED> instruction: 0xe7906198
    4284:	bcc	42608 <mkdtemp@@Base+0x26fe8>
    4288:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    428c:			; <UNDEFINED> instruction: 0xf011930b
    4290:			; <UNDEFINED> instruction: 0xf8dfff45
    4294:	ldrbtmi	r3, [fp], #-2560	; 0xfffff600
    4298:	andcc	r6, r1, r8, lsl r0
    429c:	blls	2f88b0 <mkdtemp@@Base+0x2dd290>
    42a0:	ldmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    42a4:	ldrbtmi	r6, [r8], #-2073	; 0xfffff7e7
    42a8:	blx	ff2c02de <mkdtemp@@Base+0xff2a4cbe>
    42ac:	beq	1fec1c <mkdtemp@@Base+0x1e35fc>
    42b0:			; <UNDEFINED> instruction: 0x2701d1b4
    42b4:			; <UNDEFINED> instruction: 0xf8dfe777
    42b8:	ldmpl	r3!, {r6, r7, r8, fp, ip, sp}^
    42bc:	tstls	r4, r9, lsl r8
    42c0:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
    42c4:			; <UNDEFINED> instruction: 0xf7ff6800
    42c8:	stmdbls	r4, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    42cc:			; <UNDEFINED> instruction: 0xf8df4602
    42d0:	ldrbtmi	r0, [r8], #-2508	; 0xfffff634
    42d4:	blx	fed4030a <mkdtemp@@Base+0xfed24cea>
    42d8:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    42dc:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
    42e0:			; <UNDEFINED> instruction: 0x4619681b
    42e4:			; <UNDEFINED> instruction: 0xf018930b
    42e8:	mcrne	14, 0, pc, cr3, cr13, {5}	; <UNPREDICTABLE>
    42ec:	stcle	3, cr9, [r1, #-32]!	; 0xffffffe0
    42f0:	movwcs	lr, #27101	; 0x69dd
    42f4:	bls	114f48 <mkdtemp@@Base+0xf9928>
    42f8:	b	10d4f4c <mkdtemp@@Base+0x10b992c>
    42fc:	teqmi	fp, #671088640	; 0x28000000
    4300:	orrle	r9, fp, r9, lsl #6
    4304:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4308:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    430c:			; <UNDEFINED> instruction: 0xf0002b00
    4310:	ldmib	sp, {r0, r4, r5, r6, r9, pc}^
    4314:	blcs	cf5c <PEM_write_bio_PrivateKey@plt+0x8e50>
    4318:	bcs	2b3f40 <mkdtemp@@Base+0x298920>
    431c:	movwcs	lr, #18893	; 0x49cd
    4320:	stmdbls	sl, {r1, r5, r6, r9, ip, lr, pc}
    4324:			; <UNDEFINED> instruction: 0xf8df240a
    4328:	stmdavs	r9, {r7, r8, fp}
    432c:	strls	r4, [r0], #-1144	; 0xfffffb88
    4330:	blx	fe1c0366 <mkdtemp@@Base+0xfe1a4d46>
    4334:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4338:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    433c:			; <UNDEFINED> instruction: 0xf0002b00
    4340:	blls	124cac <mkdtemp@@Base+0x10968c>
    4344:	b	10eab64 <mkdtemp@@Base+0x10cf544>
    4348:	blls	206758 <mkdtemp@@Base+0x1eb138>
    434c:	movweq	lr, #14937	; 0x3a59
    4350:			; <UNDEFINED> instruction: 0xf0409309
    4354:			; <UNDEFINED> instruction: 0xf8df817b
    4358:	ldrbtmi	r0, [r8], #-2392	; 0xfffff6a8
    435c:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4360:	cmnlt	r8, r5, lsl #12
    4364:	bl	1842368 <mkdtemp@@Base+0x1826d48>
    4368:	stmdble	fp, {r1, fp, sp}
    436c:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4370:	strtmi	r3, [r8], #-2051	; 0xfffff7fd
    4374:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    4378:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    437c:			; <UNDEFINED> instruction: 0xf380fab0
    4380:	movwls	r0, #39259	; 0x995b
    4384:	blcs	2afa8 <mkdtemp@@Base+0xf988>
    4388:			; <UNDEFINED> instruction: 0xf8dfd0c3
    438c:	movwcs	r5, #2348	; 0x92c
    4390:	ldrbtmi	r9, [sp], #-783	; 0xfffffcf1
    4394:			; <UNDEFINED> instruction: 0xf7ff4628
    4398:	strmi	lr, [r4], -lr, lsr #18
    439c:			; <UNDEFINED> instruction: 0xf0002800
    43a0:	blge	3e4cf8 <mkdtemp@@Base+0x3c96d8>
    43a4:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    43a8:			; <UNDEFINED> instruction: 0xf04f9302
    43ac:	andcs	r0, r2, #0, 18
    43b0:	stmib	sp, {r8, r9, sp}^
    43b4:			; <UNDEFINED> instruction: 0xf0178900
    43b8:			; <UNDEFINED> instruction: 0xf8ddfc7b
    43bc:			; <UNDEFINED> instruction: 0x4607c03c
    43c0:	svceq	0x0000f1bc
    43c4:	sbcshi	pc, r3, #0
    43c8:	stmiaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    43cc:			; <UNDEFINED> instruction: 0xf8df462b
    43d0:	smlattcs	r1, ip, r8, r2
    43d4:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    43d8:			; <UNDEFINED> instruction: 0x4c00e9cd
    43dc:			; <UNDEFINED> instruction: 0xf7ff6800
    43e0:	andcs	lr, r1, r8, lsr #25
    43e4:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    43e8:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    43ec:	ldmpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    43f0:	rsbvs	r4, r8, sp, ror r4
    43f4:	svceq	0x0000f1b8
    43f8:	eorshi	pc, r5, #0
    43fc:	stmiaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4400:			; <UNDEFINED> instruction: 0xf8df2500
    4404:	strbmi	r3, [r1], -r4, asr #17
    4408:	addpl	pc, r0, #1325400064	; 0x4f000000
    440c:	andvc	r5, r5, r0, lsr r8
    4410:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    4414:			; <UNDEFINED> instruction: 0xf0174648
    4418:	rsbscs	pc, pc, r1, lsr #24
    441c:	b	fedc2420 <mkdtemp@@Base+0xfeda6e00>
    4420:	orrcs	r2, r0, r0, lsl #4
    4424:	strbmi	r4, [r8], -r0, lsl #13
    4428:			; <UNDEFINED> instruction: 0xff9cf00e
    442c:	vmull.p8	<illegal reg q8.5>, d0, d5
    4430:	strbmi	r8, [r0], -r1, lsl #4
    4434:	b	feac2438 <mkdtemp@@Base+0xfeaa6e18>
    4438:	movweq	lr, #31322	; 0x7a5a
    443c:	eorshi	pc, r6, #0
    4440:			; <UNDEFINED> instruction: 0xf1ba980a
    4444:			; <UNDEFINED> instruction: 0xf04f0f00
    4448:			; <UNDEFINED> instruction: 0xf04f0301
    444c:	svclt	0x00140202
    4450:	tstcs	r3, r7, lsl #2
    4454:			; <UNDEFINED> instruction: 0xf00b6800
    4458:	blls	2832b4 <mkdtemp@@Base+0x267c94>
    445c:			; <UNDEFINED> instruction: 0xf0402b00
    4460:			; <UNDEFINED> instruction: 0xf8df82ae
    4464:	ldrbtmi	r1, [r9], #-2152	; 0xfffff798
    4468:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    446c:	andcs	r4, r1, fp, asr #12
    4470:	stmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4474:	andls	r4, r0, #2046820352	; 0x7a000000
    4478:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    447c:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4480:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4484:	ldrbtmi	r2, [fp], #-1
    4488:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    448c:			; <UNDEFINED> instruction: 0xf7ff685a
    4490:			; <UNDEFINED> instruction: 0xf8dfe8be
    4494:	ldmpl	r3!, {r2, r3, r6, fp, ip, sp}^
    4498:			; <UNDEFINED> instruction: 0xf7ff6818
    449c:			; <UNDEFINED> instruction: 0xf7ffea8a
    44a0:			; <UNDEFINED> instruction: 0x4603ecd6
    44a4:	eorvs	r2, r3, r0
    44a8:	blx	ffcc04b8 <mkdtemp@@Base+0xffca4e98>
    44ac:	andcs	r4, r1, r9, lsr #12
    44b0:	stc2l	0, cr15, [r6, #-0]
    44b4:	blcs	2b0dc <mkdtemp@@Base+0xfabc>
    44b8:	movwhi	pc, #54080	; 0xd340	; <UNPREDICTABLE>
    44bc:	andcs	r2, r1, ip, lsl #2
    44c0:	eorvs	r2, r3, #671088640	; 0x28000000
    44c4:	stc2l	0, cr15, [sl], {12}
    44c8:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    44cc:	strmi	r2, [r3], -r0, lsl #8
    44d0:	ldmdapl	r0!, {r1, r9, sl, lr}^
    44d4:			; <UNDEFINED> instruction: 0xf8422101
    44d8:	addsvs	r4, sl, r4, lsl #30
    44dc:	andcs	r6, sp, r3
    44e0:			; <UNDEFINED> instruction: 0xf00f601c
    44e4:			; <UNDEFINED> instruction: 0xf8dffffb
    44e8:	ldrbtmi	r1, [r9], #-2048	; 0xfffff800
    44ec:	ubfxmi	pc, pc, #17, #29
    44f0:			; <UNDEFINED> instruction: 0xf00f2002
    44f4:	strdcs	pc, [r1], -r3
    44f8:	strls	r4, [r6], #-1148	; 0xfffffb84
    44fc:			; <UNDEFINED> instruction: 0xf00f4621
    4500:	stmdbls	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4504:			; <UNDEFINED> instruction: 0xf00f200f
    4508:			; <UNDEFINED> instruction: 0xf8dfffe9
    450c:	smlattcs	r0, r4, r7, r0
    4510:			; <UNDEFINED> instruction: 0xf0154478
    4514:	andcc	pc, r1, r7, asr #21
    4518:	sbchi	pc, pc, #0
    451c:			; <UNDEFINED> instruction: 0xf9f0f012
    4520:			; <UNDEFINED> instruction: 0x27d0f8df
    4524:			; <UNDEFINED> instruction: 0x37d0f8df
    4528:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    452c:	ldrbtmi	r9, [fp], #-2052	; 0xfffff7fc
    4530:	addsvc	pc, sl, #8388608	; 0x800000
    4534:	orrsvc	pc, r0, #12582912	; 0xc00000
    4538:	cfmadd32	mvax4, mvfx4, mvfx8, mvfx9
    453c:	stmdacc	sl, {r4, r7, r9, fp, sp}
    4540:	bcc	43fd6c <mkdtemp@@Base+0x42474c>
    4544:			; <UNDEFINED> instruction: 0xf8df9004
    4548:	strcs	r2, [r0, #-1972]	; 0xfffff84c
    454c:	ldrcs	r4, [r4, -fp, lsr #12]
    4550:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    4554:	strcc	r6, [r4], #-1026	; 0xfffffbfe
    4558:	blx	1fc586 <mkdtemp@@Base+0x1e0f66>
    455c:	stmiapl	r2!, {r0, r1, r9, ip, sp, lr, pc}
    4560:	lognesp	f3, f2
    4564:	vadd.i8	d2, d0, d1
    4568:	strcc	r8, [r1, #-891]	; 0xfffffc85
    456c:	adcsmi	r3, r3, #67108864	; 0x4000000
    4570:	addmi	sp, sp, #-1073741764	; 0xc000003c
    4574:	strbmi	sp, [r8], -r8
    4578:	strtmi	r2, [sl], -r8, lsl #6
    457c:	blx	ff1405e0 <mkdtemp@@Base+0xff124fc0>
    4580:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4584:	teqhi	r1, #0	; <UNPREDICTABLE>
    4588:			; <UNDEFINED> instruction: 0x3774f8df
    458c:	bleq	406d0 <mkdtemp@@Base+0x250b0>
    4590:			; <UNDEFINED> instruction: 0x6770f8df
    4594:			; <UNDEFINED> instruction: 0xf8df465c
    4598:	ldrbtmi	r8, [fp], #-1904	; 0xfffff890
    459c:	mcr	4, 0, r4, cr8, cr14, {3}
    45a0:	ldrbtmi	r3, [r8], #2576	; 0xa10
    45a4:	stmdbcs	r2, {r1, r2, r5, sp, lr, pc}
    45a8:			; <UNDEFINED> instruction: 0xf850d123
    45ac:	bl	2445dc <mkdtemp@@Base+0x228fbc>
    45b0:			; <UNDEFINED> instruction: 0xf04f07cb
    45b4:			; <UNDEFINED> instruction: 0xf44f0c00
    45b8:			; <UNDEFINED> instruction: 0xf8495180
    45bc:	ldmvs	r0!, {r0, r1, r3, r4, r5}^
    45c0:	andgt	pc, r6, r7, lsr #17
    45c4:	stmvs	r0, {r4, r6, sl, lr}
    45c8:			; <UNDEFINED> instruction: 0xff18f003
    45cc:			; <UNDEFINED> instruction: 0xf110b358
    45d0:			; <UNDEFINED> instruction: 0xf0400f09
    45d4:			; <UNDEFINED> instruction: 0xf8d8833a
    45d8:	bl	48610 <mkdtemp@@Base+0x2cff0>
    45dc:	ldmvs	r0, {r1, r3, r9}^
    45e0:	cdp2	0, 4, cr15, cr4, cr3, {0}
    45e4:	ldmhi	sl!, {r3, r4, r8, ip, sp, pc}
    45e8:	andeq	pc, r4, #66	; 0x42
    45ec:			; <UNDEFINED> instruction: 0xf10b80ba
    45f0:	strcc	r0, [r1], #-2817	; 0xfffff4ff
    45f4:	addsmi	r6, r4, #11665408	; 0xb20000
    45f8:	andscs	sp, r4, #-1342177278	; 0xb0000002
    45fc:	blx	9e9c6 <mkdtemp@@Base+0x833a6>
    4600:	bl	42e18 <mkdtemp@@Base+0x277f8>
    4604:	stmdavs	r9, {r1, r3, r8}^
    4608:	bicle	r2, ip, r1, lsl #18
    460c:	adcmi	r9, fp, #4, 22	; 0x1000
    4610:			; <UNDEFINED> instruction: 0xf850d315
    4614:	bl	244644 <mkdtemp@@Base+0x229024>
    4618:			; <UNDEFINED> instruction: 0xf84902cb
    461c:			; <UNDEFINED> instruction: 0xf10b003b
    4620:	subsvs	r0, r1, r1, lsl #22
    4624:	ldmvs	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4628:	orrcs	pc, r0, pc, asr #8
    462c:	stmiavs	r0, {r4, r6, sl, lr}^
    4630:	cdp2	0, 14, cr15, cr4, cr3, {0}
    4634:	bicle	r2, sl, r0, lsl #16
    4638:	adcshi	r2, r9, r1, lsl #2
    463c:	cdp	7, 1, cr14, cr8, cr11, {6}
    4640:			; <UNDEFINED> instruction: 0x461a0a10
    4644:			; <UNDEFINED> instruction: 0xf00b4629
    4648:	ldrb	pc, [r2, r5, lsr #27]	; <UNPREDICTABLE>
    464c:	movwls	r9, #39684	; 0x9b04
    4650:			; <UNDEFINED> instruction: 0xf000e698
    4654:	bvs	d03b50 <mkdtemp@@Base+0xce8530>
    4658:			; <UNDEFINED> instruction: 0xf0002b00
    465c:	tstlt	r0, r4, ror #1
    4660:	svclt	0x00a84283
    4664:	vmax.s8	d20, d12, d3
    4668:	vrshr.s64	d20, d11, #64
    466c:	addsmi	r0, r3, #32, 4
    4670:	ldrmi	sp, [r8], -r5, lsl #24
    4674:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    4678:	stc2	0, cr15, [r8, #-96]	; 0xffffffa0
    467c:	strtmi	r4, [r9], -r2, lsl #12
    4680:			; <UNDEFINED> instruction: 0xf7ff4648
    4684:	strmi	lr, [r4], -r2, ror #22
    4688:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    468c:			; <UNDEFINED> instruction: 0x367cf8df
    4690:	bvs	6d5884 <mkdtemp@@Base+0x6ba264>
    4694:	andls	r6, r6, r6, lsl #16
    4698:			; <UNDEFINED> instruction: 0xf0402b00
    469c:			; <UNDEFINED> instruction: 0xf0008152
    46a0:	stclne	13, cr15, [r2], #-92	; 0xffffffa4
    46a4:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    46a8:	stcle	12, cr2, [r1], {-0}
    46ac:	strb	r4, [sl, -r9, lsr #12]
    46b0:			; <UNDEFINED> instruction: 0x365cf8df
    46b4:	streq	pc, [r6, -r9, lsl #2]
    46b8:			; <UNDEFINED> instruction: 0x2658f8df
    46bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    46c0:			; <UNDEFINED> instruction: 0xf8cd447b
    46c4:	ldrbtmi	r9, [sl], #-28	; 0xffffffe4
    46c8:	ldrmi	r4, [sl], r9, lsr #13
    46cc:	bcs	43fef4 <mkdtemp@@Base+0x4248d4>
    46d0:			; <UNDEFINED> instruction: 0xf108e002
    46d4:	strcc	r0, [r8, -r1, lsl #16]
    46d8:			; <UNDEFINED> instruction: 0xf0004545
    46dc:			; <UNDEFINED> instruction: 0xf9b78144
    46e0:			; <UNDEFINED> instruction: 0xf1bbb000
    46e4:	rscsle	r0, r4, r0, lsl #30
    46e8:	ldrdcs	pc, [r8], -sl
    46ec:			; <UNDEFINED> instruction: 0xf8da2400
    46f0:			; <UNDEFINED> instruction: 0xf04f300c
    46f4:			; <UNDEFINED> instruction: 0xf8570c14
    46f8:	and	lr, sl, r6, lsl #24
    46fc:	blx	31e86a <mkdtemp@@Base+0x30324a>
    4700:	cdpne	6, 4, cr15, cr8, cr4, {0}
    4704:	stmdale	r2, {r0, fp, sp}
    4708:	strmi	r6, [r6, #2072]	; 0x818
    470c:	strcc	sp, [r1], #-11
    4710:	adcmi	r3, r2, #20, 6	; 0x50000000
    4714:	mrc	1, 0, sp, cr8, cr2, {7}
    4718:			; <UNDEFINED> instruction: 0x46721a90
    471c:	beq	43ff84 <mkdtemp@@Base+0x424964>
    4720:	mcrr2	0, 0, pc, sl, cr11	; <UNPREDICTABLE>
    4724:	stmdbcs	r1, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4728:			; <UNDEFINED> instruction: 0xf01bd06e
    472c:			; <UNDEFINED> instruction: 0xf0400f09
    4730:	ldmdahi	fp!, {r0, r1, r2, r3, r4, r5, r8, pc}
    4734:	tsteq	r4, #3	; <UNPREDICTABLE>
    4738:	sbcle	r2, sl, r0, lsl #22
    473c:	ldrblt	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4740:			; <UNDEFINED> instruction: 0xf8db44fb
    4744:	ldrtmi	r3, [r3], #-12
    4748:			; <UNDEFINED> instruction: 0xf00368d8
    474c:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    4750:			; <UNDEFINED> instruction: 0xf8dbd0bf
    4754:	ldmibne	sl, {r2, r3, ip, sp}
    4758:	ldmvs	r0, {r0, r1, r3, r4, r7, r8, fp, ip, lr}^
    475c:			; <UNDEFINED> instruction: 0xf0039309
    4760:			; <UNDEFINED> instruction: 0xf8dbfde9
    4764:	ldrtmi	r2, [r2], #-12
    4768:	ldmvs	r0, {r3, ip, pc}^
    476c:	ldc2l	0, cr15, [lr, #-12]!
    4770:	movwne	lr, #35293	; 0x89dd
    4774:	ldrmi	r4, [r8], -r2, lsl #12
    4778:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    477c:	vcge.f32	d1, d0, d1
    4780:	tstcc	r1, r0, lsr #4
    4784:	blls	1b8be0 <mkdtemp@@Base+0x19d5c0>
    4788:	stmdacs	fp, {r3, r4, fp, sp, lr}
    478c:	stmdacs	r4, {r0, r5, r7, ip, lr, pc}
    4790:			; <UNDEFINED> instruction: 0xf8dbd09f
    4794:	ldmibpl	fp, {r2, r3, ip, sp}
    4798:			; <UNDEFINED> instruction: 0xf7fe9308
    479c:	cdp	14, 1, cr14, cr9, cr4, {3}
    47a0:			; <UNDEFINED> instruction: 0x46221a10
    47a4:	andls	r9, r0, r8, lsl #22
    47a8:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    47ac:			; <UNDEFINED> instruction: 0xf00b4478
    47b0:			; <UNDEFINED> instruction: 0xf1b9fc03
    47b4:			; <UNDEFINED> instruction: 0xf0000f00
    47b8:			; <UNDEFINED> instruction: 0xf8df822e
    47bc:			; <UNDEFINED> instruction: 0xf1093564
    47c0:	ldrbtmi	r3, [fp], #-2559	; 0xfffff601
    47c4:	ldrdlt	pc, [ip], -r3
    47c8:	streq	lr, [r6], #-2827	; 0xfffff4f5
    47cc:	andeq	pc, r6, fp, asr r8	; <UNPREDICTABLE>
    47d0:	b	9c27d4 <mkdtemp@@Base+0x9a71b4>
    47d4:	mvnscc	pc, #79	; 0x4f
    47d8:	andcc	pc, r6, fp, asr #16
    47dc:	stmiavs	r0!, {r8, r9, sp}
    47e0:			; <UNDEFINED> instruction: 0xf0036063
    47e4:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    47e8:	blx	ff1c07fe <mkdtemp@@Base+0xff1a51de>
    47ec:			; <UNDEFINED> instruction: 0xf0036920
    47f0:	strb	pc, [lr, -r3, asr #23]!	; <UNPREDICTABLE>
    47f4:	streq	pc, [ip, #-2271]!	; 0xfffff721
    47f8:			; <UNDEFINED> instruction: 0xf00c4478
    47fc:			; <UNDEFINED> instruction: 0xf8dffb71
    4800:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
    4804:	ldr	r6, [ip, #408]	; 0x198
    4808:	svceq	0x0009f01b
    480c:	svcge	0x0061f43f
    4810:	adcmi	r9, sl, #4, 20	; 0x4000
    4814:	sbcshi	pc, r6, r0, lsl #1
    4818:	ldreq	pc, [r0, #-2271]	; 0xfffff721
    481c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    4820:	ldc2	0, cr15, [r8], #44	; 0x2c
    4824:			; <UNDEFINED> instruction: 0xf04fe755
    4828:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    482c:	svcge	0x0027f43f
    4830:	ldr	r4, [r8, -r3, lsl #12]
    4834:	movwcs	r2, #1
    4838:	andcc	pc, r0, r9, lsl #17
    483c:	cdp2	0, 5, cr15, cr14, cr1, {0}
    4840:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    4844:			; <UNDEFINED> instruction: 0xf00b4478
    4848:			; <UNDEFINED> instruction: 0xf8dff8fb
    484c:	strtmi	r0, [fp], -r0, asr #8
    4850:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4854:	ldmdapl	r0!, {r0, r8, sp}
    4858:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    485c:	b	1a42860 <mkdtemp@@Base+0x1a27240>
    4860:			; <UNDEFINED> instruction: 0xf7ff2001
    4864:			; <UNDEFINED> instruction: 0xf8dfec18
    4868:	vst3.16	{d19-d21}, [pc :64], ip
    486c:			; <UNDEFINED> instruction: 0xf8565180
    4870:	strbmi	r8, [r0], -r3
    4874:	ldc2	0, cr15, [r6], #56	; 0x38
    4878:			; <UNDEFINED> instruction: 0xf0164640
    487c:	stmdacs	r0, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    4880:	teqhi	lr, r0	; <UNPREDICTABLE>
    4884:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4888:	orrpl	pc, r0, #1325400064	; 0x4f000000
    488c:	ldrmi	r6, [r9], -r8, ror #16
    4890:	strtpl	pc, [r4], #2271	; 0x8df
    4894:	andls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    4898:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    489c:			; <UNDEFINED> instruction: 0xf8cd9002
    48a0:	strbmi	r8, [r8], -r4
    48a4:			; <UNDEFINED> instruction: 0xf7ff9500
    48a8:	ldr	lr, [r6, #2442]!	; 0x98a
    48ac:	bl	1c28b0 <mkdtemp@@Base+0x1a7290>
    48b0:	ldclne	6, cr4, [r8], #-28	; 0xffffffe4
    48b4:	msrhi	CPSR_fsx, r0
    48b8:			; <UNDEFINED> instruction: 0xf0002f00
    48bc:	strtmi	r8, [r8], -r4, lsr #1
    48c0:			; <UNDEFINED> instruction: 0xf7ffad31
    48c4:			; <UNDEFINED> instruction: 0xf8dfe9ae
    48c8:	movwcs	r2, #54388	; 0xd474
    48cc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    48d0:	andls	r4, r0, #26214400	; 0x1900000
    48d4:	strls	r2, [r1, -r1, lsl #4]
    48d8:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48dc:	blcs	2b504 <mkdtemp@@Base+0xfee4>
    48e0:	msrhi	CPSR_x, r0, asr #32
    48e4:	blcs	2b510 <mkdtemp@@Base+0xfef0>
    48e8:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    48ec:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    48f0:			; <UNDEFINED> instruction: 0xf8df4479
    48f4:			; <UNDEFINED> instruction: 0x464b2450
    48f8:	tstls	r4, r1
    48fc:	andls	r4, r0, #2046820352	; 0x7a000000
    4900:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4904:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4908:	strtmi	r9, [fp], -r4, lsl #18
    490c:	andcs	r4, r1, sl, ror r4
    4910:			; <UNDEFINED> instruction: 0xf7fe9200
    4914:			; <UNDEFINED> instruction: 0xf8dfee7c
    4918:			; <UNDEFINED> instruction: 0x463a1434
    491c:	ldrbtmi	r2, [r9], #-1
    4920:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    4924:			; <UNDEFINED> instruction: 0xf7ff2000
    4928:	vmovcs.16	d20[0], lr
    492c:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
    4930:			; <UNDEFINED> instruction: 0xf7fe4630
    4934:			; <UNDEFINED> instruction: 0x4601ed98
    4938:	ldreq	pc, [r4], #-2271	; 0xfffff721
    493c:			; <UNDEFINED> instruction: 0xf00b4478
    4940:			; <UNDEFINED> instruction: 0xf8dff87f
    4944:	ldrbtmi	r7, [pc], #-1040	; 494c <PEM_write_bio_PrivateKey@plt+0x840>
    4948:	movwcc	r6, #6267	; 0x187b
    494c:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    4950:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4954:	addsmi	r6, r8, #8060928	; 0x7b0000
    4958:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    495c:	blx	ff140964 <mkdtemp@@Base+0xff125344>
    4960:			; <UNDEFINED> instruction: 0xf7fe2002
    4964:			; <UNDEFINED> instruction: 0xf8ddef4e
    4968:			; <UNDEFINED> instruction: 0x4629901c
    496c:	smlattcs	pc, fp, r5, lr
    4970:	bl	942974 <mkdtemp@@Base+0x927354>
    4974:			; <UNDEFINED> instruction: 0xf0003001
    4978:	blls	264d8c <mkdtemp@@Base+0x24976c>
    497c:			; <UNDEFINED> instruction: 0xf0402b00
    4980:	ldmibmi	r5!, {r1, r2, r6, r7, pc}^
    4984:	bmi	ffd55b70 <mkdtemp@@Base+0xffd3a550>
    4988:	tstls	r4, r1
    498c:			; <UNDEFINED> instruction: 0xf7fe447a
    4990:	bmi	ffd00290 <mkdtemp@@Base+0xffce4c70>
    4994:	andcs	r9, r1, r4, lsl #18
    4998:			; <UNDEFINED> instruction: 0xf7fe447a
    499c:	ldmibmi	r1!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    49a0:	andcs	r4, r1, sl, lsr r6
    49a4:			; <UNDEFINED> instruction: 0xf7fe4479
    49a8:	andcs	lr, r0, r2, lsr lr
    49ac:	bl	1cc29b0 <mkdtemp@@Base+0x1ca7390>
    49b0:			; <UNDEFINED> instruction: 0xf0004620
    49b4:	stmdacs	r0, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
    49b8:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {1}
    49bc:	stmibmi	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    49c0:	ldrb	r4, [r1, #-1145]	; 0xfffffb87
    49c4:	bge	34cf84 <mkdtemp@@Base+0x331964>
    49c8:	ldmdbge	r5, {r0, r2, r3, r8, ip, pc}
    49cc:			; <UNDEFINED> instruction: 0xf7fe6818
    49d0:	mcrrne	15, 9, lr, r3, cr10
    49d4:			; <UNDEFINED> instruction: 0xf0004604
    49d8:	bge	3e4e68 <mkdtemp@@Base+0x3c9848>
    49dc:			; <UNDEFINED> instruction: 0xf015a90e
    49e0:	andcc	pc, r1, r3, lsl r8	; <UNPREDICTABLE>
    49e4:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    49e8:			; <UNDEFINED> instruction: 0xb12b9b0e
    49ec:	svc	0x0014f7fe
    49f0:	adcsmi	r9, r0, #14, 28	; 0xe0
    49f4:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    49f8:	andcs	r4, r2, r1, lsr #12
    49fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4a00:	blx	fefc0a08 <mkdtemp@@Base+0xfefa53e8>
    4a04:	stmdals	sl, {r0, r2, r5, r6, r9, sl, sp, lr, pc}
    4a08:	andcs	r4, r2, #61865984	; 0x3b00000
    4a0c:	stmdavs	r0, {r0, r1, r8, sp}
    4a10:			; <UNDEFINED> instruction: 0xf8b8f00b
    4a14:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    4a18:			; <UNDEFINED> instruction: 0xf0003001
    4a1c:	ldmmi	r3, {r2, r5, r7, pc}^
    4a20:			; <UNDEFINED> instruction: 0xf7ff4478
    4a24:	ldmmi	r2, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    4a28:	ldrtmi	r2, [sl], -r2, lsl #2
    4a2c:			; <UNDEFINED> instruction: 0xf7ff4478
    4a30:	mcrrne	8, 9, lr, r1, cr10
    4a34:	andle	r4, sp, r4, lsl #12
    4a38:			; <UNDEFINED> instruction: 0xf7ff4639
    4a3c:	ldrdcs	lr, [r1, -lr]
    4a40:			; <UNDEFINED> instruction: 0xf7ff4620
    4a44:	ldrdcs	lr, [r2, -sl]
    4a48:			; <UNDEFINED> instruction: 0xf7ff4620
    4a4c:			; <UNDEFINED> instruction: 0x2c02e9d6
    4a50:	adchi	pc, ip, r0, lsl #6
    4a54:	andcs	r4, r4, r9, asr r6
    4a58:	movwcs	r2, #512	; 0x200
    4a5c:	tstcs	r2, #3358720	; 0x334000
    4a60:	tstcs	r0, #3358720	; 0x334000
    4a64:	b	ff0c2a68 <mkdtemp@@Base+0xff0a7448>
    4a68:			; <UNDEFINED> instruction: 0xf0003001
    4a6c:			; <UNDEFINED> instruction: 0xf7ff8092
    4a70:			; <UNDEFINED> instruction: 0x4cc0e9ee
    4a74:			; <UNDEFINED> instruction: 0x4603447c
    4a78:	eorvs	r2, r3, r0
    4a7c:			; <UNDEFINED> instruction: 0xf808f002
    4a80:	andcs	r4, r1, r9, lsr #12
    4a84:	blx	1f40a8c <mkdtemp@@Base+0x1f2546c>
    4a88:	blcs	2b6b0 <mkdtemp@@Base+0x10090>
    4a8c:	tstcs	ip, pc, ror sp
    4a90:	eorvs	r2, r3, #671088640	; 0x28000000
    4a94:	strcs	r2, [r0], #-1
    4a98:			; <UNDEFINED> instruction: 0xf9e0f00c
    4a9c:			; <UNDEFINED> instruction: 0x46034991
    4aa0:	ldmdapl	r0!, {r1, r9, sl, lr}^
    4aa4:			; <UNDEFINED> instruction: 0xf8422101
    4aa8:	addsvs	r4, sl, r4, lsl #30
    4aac:	andcs	r6, sp, r3
    4ab0:			; <UNDEFINED> instruction: 0xf00f601c
    4ab4:	tstcs	r1, r3, lsl sp	; <UNPREDICTABLE>
    4ab8:			; <UNDEFINED> instruction: 0xf7ffe518
    4abc:	blls	2bf6a4 <mkdtemp@@Base+0x2a4084>
    4ac0:	tstls	r4, r9, lsl r8
    4ac4:			; <UNDEFINED> instruction: 0xf7fe6800
    4ac8:	stmdbls	r4, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
    4acc:	stmiami	sl!, {r1, r9, sl, lr}
    4ad0:			; <UNDEFINED> instruction: 0xf00a4478
    4ad4:			; <UNDEFINED> instruction: 0x210cffb5
    4ad8:			; <UNDEFINED> instruction: 0xf00c2001
    4adc:	stmibmi	r1, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    4ae0:	strmi	r2, [r3], -r0, lsl #8
    4ae4:	ldmdapl	r0!, {r1, r9, sl, lr}^
    4ae8:			; <UNDEFINED> instruction: 0xf8422101
    4aec:	addsvs	r4, sl, r4, lsl #30
    4af0:	andcs	r6, sp, r3
    4af4:			; <UNDEFINED> instruction: 0xf00f601c
    4af8:	stmibmi	r0!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    4afc:	ldrbt	r4, [r5], #1145	; 0x479
    4b00:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    4b04:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    4b08:			; <UNDEFINED> instruction: 0xf7ff2001
    4b0c:	ldmibmi	sp, {r2, r6, r7, r9, fp, sp, lr, pc}
    4b10:			; <UNDEFINED> instruction: 0xe7384479
    4b14:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    4b18:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    4b1c:			; <UNDEFINED> instruction: 0xf0012001
    4b20:	ldmibmi	sl, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    4b24:	uxtab	r4, r4, r9, ror #8
    4b28:			; <UNDEFINED> instruction: 0x46494899
    4b2c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    4b30:	b	fe7c2b34 <mkdtemp@@Base+0xfe7a7514>
    4b34:	eorsle	r3, sp, r1
    4b38:			; <UNDEFINED> instruction: 0x46294896
    4b3c:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    4b40:	b	fe5c2b44 <mkdtemp@@Base+0xfe5a7524>
    4b44:	eorsle	r3, r5, r1
    4b48:	ldrmi	r9, [sp], -fp, lsl #22
    4b4c:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    4b50:	orreq	lr, r3, r4, lsl #22
    4b54:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    4b58:	eoreq	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    4b5c:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4b60:			; <UNDEFINED> instruction: 0xf7ff2001
    4b64:			; <UNDEFINED> instruction: 0xf7ffea98
    4b68:	stmdavs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    4b6c:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    4b70:	stmmi	r9, {r0, r9, sl, lr}
    4b74:			; <UNDEFINED> instruction: 0xf00b4478
    4b78:	andcs	pc, r1, pc, lsl sl	; <UNPREDICTABLE>
    4b7c:	ldc2	0, cr15, [lr], #4
    4b80:	ldrbtmi	r4, [r8], #-2182	; 0xfffff77a
    4b84:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    4b88:			; <UNDEFINED> instruction: 0xf7ff2001
    4b8c:	smlabbcs	ip, r4, sl, lr
    4b90:			; <UNDEFINED> instruction: 0xf7ffe780
    4b94:	stmdavs	r0, {r2, r3, r7, r9, fp, sp, lr, pc}
    4b98:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    4b9c:	stmmi	r0, {r0, r9, sl, lr}
    4ba0:			; <UNDEFINED> instruction: 0xf00b4478
    4ba4:	andcs	pc, r1, r9, lsl #20
    4ba8:	stc2	0, cr15, [r8], #4
    4bac:			; <UNDEFINED> instruction: 0xf7ff4620
    4bb0:	smlaldx	lr, pc, r8, r8	; <UNPREDICTABLE>
    4bb4:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    4bb8:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    4bbc:			; <UNDEFINED> instruction: 0xf7ff2001
    4bc0:			; <UNDEFINED> instruction: 0xf8dbea6a
    4bc4:	ldrtmi	r3, [r3], #-12
    4bc8:			; <UNDEFINED> instruction: 0xf00368d8
    4bcc:	stmdacs	r0, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
    4bd0:	cfldrdge	mvd15, [pc, #-252]!	; 4adc <PEM_write_bio_PrivateKey@plt+0x9d0>
    4bd4:			; <UNDEFINED> instruction: 0xffa6f002
    4bd8:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
    4bdc:	orrsvc	pc, r0, r3, lsl #10
    4be0:	ldmdami	r2!, {r1, r9, sl, lr}^
    4be4:			; <UNDEFINED> instruction: 0xf00a4478
    4be8:	ldmdbmi	r1!, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    4bec:	ldrbtmi	r4, [r9], #-2161	; 0xfffff78f
    4bf0:			; <UNDEFINED> instruction: 0xf5014478
    4bf4:			; <UNDEFINED> instruction: 0xf00a7188
    4bf8:	blls	1c488c <mkdtemp@@Base+0x1a926c>
    4bfc:			; <UNDEFINED> instruction: 0xf7fe6818
    4c00:			; <UNDEFINED> instruction: 0x4621ec32
    4c04:	stmdami	ip!, {r1, r9, sl, lr}^
    4c08:			; <UNDEFINED> instruction: 0xf00b4478
    4c0c:			; <UNDEFINED> instruction: 0x4620f9d5
    4c10:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c14:	stmdami	r9!, {r0, r2, r3, r4, r6, r8, sl, sp, lr, pc}^
    4c18:			; <UNDEFINED> instruction: 0xf00a4478
    4c1c:	blls	1c4868 <mkdtemp@@Base+0x1a9248>
    4c20:			; <UNDEFINED> instruction: 0xf7fe6818
    4c24:	strmi	lr, [r1], -r0, lsr #24
    4c28:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    4c2c:			; <UNDEFINED> instruction: 0xf9c4f00b
    4c30:			; <UNDEFINED> instruction: 0xf7fee54f
    4c34:			; <UNDEFINED> instruction: 0x4631edf2
    4c38:	stmdami	r2!, {r1, r9, sl, lr}^
    4c3c:			; <UNDEFINED> instruction: 0xf00b4478
    4c40:			; <UNDEFINED> instruction: 0x4620f9bb
    4c44:	svc	0x00ecf7fe
    4c48:			; <UNDEFINED> instruction: 0xf002e543
    4c4c:	blmi	17c4a00 <mkdtemp@@Base+0x17a93e0>
    4c50:			; <UNDEFINED> instruction: 0xf503447b
    4c54:	strmi	r7, [r2], -r8, lsl #3
    4c58:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    4c5c:	cdp2	0, 15, cr15, cr0, cr10, {0}
    4c60:			; <UNDEFINED> instruction: 0x4611485b
    4c64:			; <UNDEFINED> instruction: 0xf00a4478
    4c68:	svclt	0x0000feeb
    4c6c:	andeq	r8, r4, r4, lsr #20
    4c70:	andeq	r0, r0, ip, ror r4
    4c74:	andeq	r8, r4, r6, lsl sl
    4c78:	andeq	r0, r0, r4, asr r4
    4c7c:	andeq	r9, r1, lr, ror #16
    4c80:	andeq	r8, r4, ip, asr #29
    4c84:			; <UNDEFINED> instruction: 0x00048ebe
    4c88:	andeq	r0, r0, ip, ror #8
    4c8c:	muleq	r0, r4, r4
    4c90:	ldrdeq	r9, [r1], -r8
    4c94:	andeq	r8, r4, lr, ror #26
    4c98:	andeq	r9, r1, lr, lsl #14
    4c9c:	andeq	r9, r1, lr, asr #13
    4ca0:	andeq	r0, r0, r0, lsr #9
    4ca4:	andeq	r8, r4, r8, asr sp
    4ca8:	muleq	r1, ip, r7
    4cac:	andeq	r8, r4, r8, lsr #26
    4cb0:	ldrdeq	r9, [r1], -r6
    4cb4:	andeq	r9, r1, r2, asr #13
    4cb8:	andeq	r9, r1, sl, lsr #13
    4cbc:	muleq	r1, r6, r6
    4cc0:	andeq	r8, r4, r4, lsl ip
    4cc4:	muleq	r0, ip, r4
    4cc8:	andeq	r0, r0, r0, lsl #9
    4ccc:	andeq	r9, r1, r6, lsr #10
    4cd0:	andeq	r9, r1, r8, lsr #12
    4cd4:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
    4cd8:	andeq	r8, r4, lr, ror fp
    4cdc:	andeq	r9, r1, r2, lsr #13
    4ce0:	muleq	r0, r0, r4
    4ce4:	andeq	r0, r0, r8, asr #8
    4ce8:	andeq	r0, r0, r7, asr sl
    4cec:	andeq	r0, r0, r9, asr #20
    4cf0:	andeq	r9, r1, r8, ror r6
    4cf4:	ldrdeq	r9, [r1], -lr
    4cf8:	ldrdeq	r9, [r1], -sl
    4cfc:	andeq	r8, r4, r0, lsl fp
    4d00:	andeq	r9, r1, r6, asr r6
    4d04:	andeq	r8, r4, r4, asr #21
    4d08:			; <UNDEFINED> instruction: 0x00048abe
    4d0c:	ldrdeq	r8, [r4], -r0
    4d10:	andeq	r8, r4, r0, lsr #19
    4d14:	andeq	r9, r1, sl, lsr #12
    4d18:	andeq	r8, r4, r0, lsr #18
    4d1c:	andeq	r8, r1, ip, lsr #24
    4d20:	muleq	r4, lr, r8
    4d24:	andeq	r9, r1, r8, lsl r2
    4d28:	andeq	r8, r4, lr, asr r8
    4d2c:	andeq	r9, r1, lr, lsl r4
    4d30:	andeq	r9, r1, ip, lsl #3
    4d34:	strdeq	r9, [r1], -r4
    4d38:	andeq	r9, r1, r2, lsl #5
    4d3c:	andeq	r9, r1, r2, ror r9
    4d40:	muleq	r1, ip, r0
    4d44:	andeq	r9, r1, r0, lsr #3
    4d48:	andeq	r9, r1, r0, lsr r1
    4d4c:	andeq	r9, r1, lr, lsl #4
    4d50:	strdeq	r9, [r1], -r4
    4d54:			; <UNDEFINED> instruction: 0x000486be
    4d58:	andeq	r8, r1, ip, ror #31
    4d5c:	andeq	r9, r1, r0, lsl r1
    4d60:	andeq	r9, r1, r4, lsr #1
    4d64:	andeq	r9, r1, r8, lsl #2
    4d68:			; <UNDEFINED> instruction: 0x00018fbc
    4d6c:	andeq	sl, r1, r4, ror fp
    4d70:	andeq	r9, r1, r4, lsr r1
    4d74:	andeq	r8, r4, ip, ror #11
    4d78:	ldrdeq	r9, [r1], -ip
    4d7c:	andeq	r0, r0, r5, asr #8
    4d80:	strdeq	r8, [r1], -lr
    4d84:	andeq	r8, r1, r0, asr lr
    4d88:	andeq	r9, r1, lr, lsr #32
    4d8c:	andeq	r8, r1, r8, asr lr
    4d90:	andeq	r8, r1, lr, ror #30
    4d94:	strdeq	r8, [r1], -lr
    4d98:	andeq	r8, r1, r0, ror #31
    4d9c:	andeq	r8, r1, r2, lsl pc
    4da0:	andeq	r8, r1, ip, asr #31
    4da4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    4da8:	andeq	r9, r1, lr, lsr #2
    4dac:	andeq	r8, r1, ip, ror #14
    4db0:	andeq	r9, r1, sl, lsl r1
    4db4:	andeq	r8, r1, r4, ror #31
    4db8:	andeq	r9, r1, r4, lsl #1
    4dbc:	strheq	r9, [r1], -r8
    4dc0:	andeq	r9, r1, r6, asr #32
    4dc4:	andeq	r9, r1, ip, rrx
    4dc8:	strheq	r9, [r1], -r8
    4dcc:	strdeq	r8, [r1], -r6
    4dd0:	andeq	r8, r1, r8, asr pc
    4dd4:	bleq	40f18 <mkdtemp@@Base+0x258f8>
    4dd8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    4ddc:	strbtmi	fp, [sl], -r2, lsl #24
    4de0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4de4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4de8:	ldrmi	sl, [sl], #776	; 0x308
    4dec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4df0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4df4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4df8:			; <UNDEFINED> instruction: 0xf85a4b06
    4dfc:	stmdami	r6, {r0, r1, ip, sp}
    4e00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4e04:	bl	fea42e04 <mkdtemp@@Base+0xfea277e4>
    4e08:	bl	15c2e08 <mkdtemp@@Base+0x15a77e8>
    4e0c:	andeq	r7, r4, r8, asr #26
    4e10:	andeq	r0, r0, ip, asr #8
    4e14:	andeq	r0, r0, r8, ror r4
    4e18:	andeq	r0, r0, r8, lsr #9
    4e1c:	ldr	r3, [pc, #20]	; 4e38 <PEM_write_bio_PrivateKey@plt+0xd2c>
    4e20:	ldr	r2, [pc, #20]	; 4e3c <PEM_write_bio_PrivateKey@plt+0xd30>
    4e24:	add	r3, pc, r3
    4e28:	ldr	r2, [r3, r2]
    4e2c:	cmp	r2, #0
    4e30:	bxeq	lr
    4e34:	b	35a0 <__gmon_start__@plt>
    4e38:	andeq	r7, r4, r8, lsr #26
    4e3c:	andeq	r0, r0, r8, asr r4
    4e40:	blmi	1d6e60 <mkdtemp@@Base+0x1bb840>
    4e44:	bmi	1d602c <mkdtemp@@Base+0x1baa0c>
    4e48:	addmi	r4, r3, #2063597568	; 0x7b000000
    4e4c:	andle	r4, r3, sl, ror r4
    4e50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4e54:	ldrmi	fp, [r8, -r3, lsl #2]
    4e58:	svclt	0x00004770
    4e5c:	andeq	r8, r4, r8, lsl r2
    4e60:	andeq	r8, r4, r4, lsl r2
    4e64:	andeq	r7, r4, r4, lsl #26
    4e68:	andeq	r0, r0, r0, ror #8
    4e6c:	stmdbmi	r9, {r3, fp, lr}
    4e70:	bmi	256058 <mkdtemp@@Base+0x23aa38>
    4e74:	bne	256060 <mkdtemp@@Base+0x23aa40>
    4e78:	svceq	0x00cb447a
    4e7c:			; <UNDEFINED> instruction: 0x01a1eb03
    4e80:	andle	r1, r3, r9, asr #32
    4e84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4e88:	ldrmi	fp, [r8, -r3, lsl #2]
    4e8c:	svclt	0x00004770
    4e90:	andeq	r8, r4, ip, ror #3
    4e94:	andeq	r8, r4, r8, ror #3
    4e98:	ldrdeq	r7, [r4], -r8
    4e9c:	andeq	r0, r0, r0, ror r4
    4ea0:	blmi	2b22c8 <mkdtemp@@Base+0x296ca8>
    4ea4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4ea8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4eac:	blmi	273460 <mkdtemp@@Base+0x257e40>
    4eb0:	ldrdlt	r5, [r3, -r3]!
    4eb4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4eb8:			; <UNDEFINED> instruction: 0xf7ff6818
    4ebc:			; <UNDEFINED> instruction: 0xf7ffe90a
    4ec0:	blmi	1c4dc4 <mkdtemp@@Base+0x1a97a4>
    4ec4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4ec8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    4ecc:			; <UNDEFINED> instruction: 0x000481b6
    4ed0:	andeq	r7, r4, r8, lsr #25
    4ed4:	andeq	r0, r0, r4, lsr #9
    4ed8:	andeq	r8, r4, sl, asr #2
    4edc:	muleq	r4, r6, r1
    4ee0:	svclt	0x0000e7c4
    4ee4:	andeq	r0, r0, r0
    4ee8:	cfldr32mi	mvfx11, [r0, #-224]	; 0xffffff20
    4eec:	ldrbtmi	r4, [sp], #-3088	; 0xfffff3f0
    4ef0:	stmdavs	fp!, {r2, r3, r4, r5, r6, sl, lr}
    4ef4:			; <UNDEFINED> instruction: 0xf7feb123
    4ef8:	stmdavs	fp!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4efc:			; <UNDEFINED> instruction: 0xd10d4298
    4f00:	stmdami	sp, {r2, r3, r8, fp, lr}
    4f04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4f08:			; <UNDEFINED> instruction: 0xf8f0f00b
    4f0c:	stmiapl	r0!, {r0, r1, r3, r8, r9, fp, lr}^
    4f10:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}^
    4f14:	stmiapl	r0!, {r1, r3, r8, r9, fp, lr}^
    4f18:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
    4f1c:	pop	{r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4f20:			; <UNDEFINED> instruction: 0xf7fe4038
    4f24:			; <UNDEFINED> instruction: 0xf7febf25
    4f28:			; <UNDEFINED> instruction: 0xe7f3ed98
    4f2c:	andeq	r8, r4, r2, ror r1
    4f30:	andeq	r7, r4, r0, ror #24
    4f34:	andeq	r8, r1, r4, lsl #28
    4f38:	andeq	r8, r1, r2, ror #6
    4f3c:	andeq	r0, r0, r0, lsl #9
    4f40:	muleq	r0, ip, r4
    4f44:			; <UNDEFINED> instruction: 0xf7ffb508
    4f48:			; <UNDEFINED> instruction: 0xf001ffcf
    4f4c:	andcs	pc, r2, r3, lsr #27
    4f50:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    4f54:	adccs	fp, lr, #8, 10	; 0x2000000
    4f58:	tstcs	r1, r6, lsl #22
    4f5c:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
    4f60:	ldmdbpl	fp, {r1, r2, fp, lr}
    4f64:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4f68:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4f6c:			; <UNDEFINED> instruction: 0xf7ff2001
    4f70:	svclt	0x0000e892
    4f74:	strdeq	r7, [r4], -r2
    4f78:	muleq	r0, r4, r4
    4f7c:	andeq	r8, r1, r0, lsl r3
    4f80:	mvnsmi	lr, #737280	; 0xb4000
    4f84:			; <UNDEFINED> instruction: 0xf8df4607
    4f88:	strmi	r9, [r8], -r4, lsl #2
    4f8c:			; <UNDEFINED> instruction: 0xf00c4688
    4f90:	blmi	100469c <mkdtemp@@Base+0xfe907c>
    4f94:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    4f98:	ldrdmi	lr, [r2], -r9
    4f9c:	strbmi	r6, [r2, #-2138]	; 0xfffff7a6
    4fa0:			; <UNDEFINED> instruction: 0xf8c3bfb8
    4fa4:	stccs	0, cr8, [r0], {4}
    4fa8:	strcs	sp, [r0, #-94]	; 0xffffffa2
    4fac:	strtmi	r4, [sl], -r3, lsl #12
    4fb0:	andcc	lr, r1, #5
    4fb4:	adcmi	r3, r2, #20, 10	; 0x5000000
    4fb8:	tsteq	r4, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    4fbc:	ldmdavs	lr, {r5, ip, lr, pc}^
    4fc0:	mvnsle	r2, r0, lsl #28
    4fc4:			; <UNDEFINED> instruction: 0xf8c34c33
    4fc8:	ldrbtmi	r8, [ip], #-0
    4fcc:	ldmdbne	lr, {r0, r1, r5, r6, r7, fp, sp, lr}^
    4fd0:			; <UNDEFINED> instruction: 0xff44f002
    4fd4:	stmdacs	r0, {r4, r5, r7, sp, lr}
    4fd8:	stmiavs	r3!, {r4, r6, ip, lr, pc}^
    4fdc:			; <UNDEFINED> instruction: 0xf002195e
    4fe0:	rscsvs	pc, r0, sp, lsr pc	; <UNPREDICTABLE>
    4fe4:	suble	r2, r9, r0, lsl #16
    4fe8:	ldmdbne	lr, {r0, r1, r5, r6, r7, fp, sp, lr}^
    4fec:			; <UNDEFINED> instruction: 0xff36f002
    4ff0:	stmdacs	r0, {r4, r5, r8, sp, lr}
    4ff4:	stmiavs	r3!, {r1, r6, ip, lr, pc}^
    4ff8:	rsbvs	r4, pc, sp, lsl r4	; <UNPREDICTABLE>
    4ffc:	mvnshi	lr, #12386304	; 0xbd0000
    5000:	streq	pc, [sl, #-260]	; 0xfffffefc
    5004:			; <UNDEFINED> instruction: 0x26142214
    5008:			; <UNDEFINED> instruction: 0xf00b4629
    500c:	blx	1c4d3a <mkdtemp@@Base+0x1a971a>
    5010:	blmi	882828 <mkdtemp@@Base+0x867208>
    5014:	bl	16208 <error@@Base+0x6250>
    5018:	sbcsvs	r0, r8, r6, lsl #24
    501c:	tstcs	r0, r4, lsl r2
    5020:	movweq	pc, #19202	; 0x4b02	; <UNPREDICTABLE>
    5024:	adcmi	r3, ip, #16777216	; 0x1000000
    5028:			; <UNDEFINED> instruction: 0xf1036059
    502c:	mvnsle	r0, #20, 6	; 0x50000000
    5030:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    5034:			; <UNDEFINED> instruction: 0xf8cc60a5
    5038:	stmiavs	r3!, {pc}^
    503c:			; <UNDEFINED> instruction: 0xf002199d
    5040:	adcvs	pc, r8, sp, lsl #30
    5044:	stmiavs	r3!, {r4, r6, r7, r8, ip, sp, pc}^
    5048:			; <UNDEFINED> instruction: 0xf002199d
    504c:	rscvs	pc, r8, r7, lsl #30
    5050:	stmiavs	r3!, {r5, r7, r8, ip, sp, pc}^
    5054:			; <UNDEFINED> instruction: 0xf002199d
    5058:	msrvs	(UNDEF: 56), r1
    505c:	stmiavs	r3!, {r4, r5, r6, r8, ip, sp, pc}^
    5060:	rsbsvs	r4, r7, lr, lsl r4
    5064:	mvnshi	lr, #12386304	; 0xbd0000
    5068:	tstcs	sl, r4, lsl r2
    506c:			; <UNDEFINED> instruction: 0xff18f00b
    5070:	strcs	r4, [sl, #-1574]	; 0xfffff9da
    5074:			; <UNDEFINED> instruction: 0xf8c94684
    5078:	strb	r0, [pc, ip]
    507c:	stmdami	r9, {r3, r8, fp, lr}
    5080:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5084:			; <UNDEFINED> instruction: 0xf00a3110
    5088:	svclt	0x0000fcdb
    508c:	andeq	r8, r4, ip, asr #1
    5090:	andeq	r8, r4, sl, asr #1
    5094:	muleq	r4, r6, r0
    5098:	andeq	r8, r4, ip, asr #32
    509c:	andeq	r8, r4, lr, lsr #32
    50a0:	andeq	r8, r1, r8, lsl #25
    50a4:	andeq	r8, r1, r2, lsr #5
    50a8:			; <UNDEFINED> instruction: 0x4604b510
    50ac:			; <UNDEFINED> instruction: 0xf0036880
    50b0:	stmdbvs	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    50b4:	bl	ff4c30b4 <mkdtemp@@Base+0xff4a7a94>
    50b8:			; <UNDEFINED> instruction: 0xf7fe68e0
    50bc:	stmibvs	r0!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    50c0:	bl	ff3430c0 <mkdtemp@@Base+0xff327aa0>
    50c4:	pop	{r5, r9, sl, lr}
    50c8:			; <UNDEFINED> instruction: 0xf7fe4010
    50cc:	svclt	0x0000bbc5
    50d0:	mvnsmi	lr, #737280	; 0xb4000
    50d4:	cdp2	0, 15, cr15, cr4, cr13, {0}
    50d8:	bmi	917d6c <mkdtemp@@Base+0x8fc74c>
    50dc:			; <UNDEFINED> instruction: 0xf853447b
    50e0:			; <UNDEFINED> instruction: 0xf8d88002
    50e4:	ldmdavs	ip, {ip, sp}^
    50e8:			; <UNDEFINED> instruction: 0xf8dfb1d4
    50ec:	strmi	r9, [r7], -r4, lsl #1
    50f0:	ldrbtmi	r2, [r9], #1536	; 0x600
    50f4:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
    50f8:			; <UNDEFINED> instruction: 0xb12b696b
    50fc:	lfmle	f4, 4, [r6, #-748]	; 0xfffffd14
    5100:	addsmi	fp, lr, #-2147483613	; 0x80000023
    5104:	ldrmi	fp, [lr], -r8, lsr #31
    5108:	mvnsle	r2, r0, lsl #24
    510c:	svclt	0x00182e00
    5110:	sfmle	f4, 4, [r5, #-760]	; 0xfffffd08
    5114:			; <UNDEFINED> instruction: 0x46304639
    5118:			; <UNDEFINED> instruction: 0xffa4f017
    511c:	mvnshi	lr, #12386304	; 0xbd0000
    5120:	ldmfd	sp!, {sp}
    5124:			; <UNDEFINED> instruction: 0x461e83f8
    5128:	mvnle	r2, r0, lsl #24
    512c:	stmiavs	r9!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    5130:			; <UNDEFINED> instruction: 0xf00a4648
    5134:	ldmib	r5, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5138:	orrlt	r3, fp, r0, lsl #4
    513c:	stmdavs	fp!, {r1, r3, r4, r6, sp, lr}^
    5140:	stmdavs	sl!, {r3, r5, r9, sl, lr}
    5144:			; <UNDEFINED> instruction: 0xf7ff601a
    5148:			; <UNDEFINED> instruction: 0xf8d8ffaf
    514c:			; <UNDEFINED> instruction: 0xf04f5000
    5150:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    5154:			; <UNDEFINED> instruction: 0xff72f017
    5158:	stccs	0, cr6, [r0], {40}	; 0x28
    515c:	ldrb	sp, [r5, sl, asr #3]
    5160:	ldrdcc	pc, [r0], -r8
    5164:			; <UNDEFINED> instruction: 0xe7ea609a
    5168:	andeq	r7, r4, r4, ror sl
    516c:	andeq	r0, r0, r8, asr #8
    5170:	andeq	r8, r1, sl, asr #4
    5174:	blmi	2f265c <mkdtemp@@Base+0x2d703c>
    5178:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    517c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    5180:	cmplt	ip, ip, asr r8
    5184:	and	r4, r1, r5, lsl #12
    5188:	teqlt	ip, r4, lsr #16
    518c:	strtmi	r6, [r8], -r1, lsr #17
    5190:			; <UNDEFINED> instruction: 0xf9eef004
    5194:	rscsle	r2, r7, r0, lsl #16
    5198:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    519c:	strtmi	r2, [r0], -r0, lsl #8
    51a0:	svclt	0x0000bd38
    51a4:	ldrdeq	r7, [r4], -r6
    51a8:	andeq	r0, r0, r8, asr #8
    51ac:	addlt	fp, r3, r0, lsr r5
    51b0:	stmib	sp, {r2, r9, sl, lr}^
    51b4:	mrscs	r0, (UNDEF: 17)
    51b8:	stcls	8, cr6, [r1, #-0]
    51bc:	blx	7411e8 <mkdtemp@@Base+0x725bc8>
    51c0:	vstrcs.16	s22, [r0, #-144]	; 0xffffff70	; <UNPREDICTABLE>
    51c4:	svclt	0x00146820
    51c8:	tstcs	r5, r6, lsl #2
    51cc:	blx	1c411f8 <mkdtemp@@Base+0x1c25bd8>
    51d0:	andlt	fp, r3, r8, lsl #18
    51d4:			; <UNDEFINED> instruction: 0xf002bd30
    51d8:	blmi	144474 <mkdtemp@@Base+0x128e54>
    51dc:			; <UNDEFINED> instruction: 0xf103447b
    51e0:			; <UNDEFINED> instruction: 0x4602011c
    51e4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    51e8:	stc2	0, cr15, [sl], #-40	; 0xffffffd8
    51ec:	andeq	r8, r1, ip, lsr #22
    51f0:	andeq	r8, r1, sl, ror #2
    51f4:			; <UNDEFINED> instruction: 0x4605b538
    51f8:	bmi	417e3c <mkdtemp@@Base+0x3fc81c>
    51fc:	ldmpl	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    5200:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}^
    5204:	and	fp, pc, r8, asr #18
    5208:	ldmib	r0, {r1, r3, r4, r6, sp, lr}^
    520c:	andsvs	r2, sl, r0, lsl #6
    5210:			; <UNDEFINED> instruction: 0xff4af7ff
    5214:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}^
    5218:	ldmib	r0, {r4, r5, r8, ip, sp, pc}^
    521c:	blcs	11a24 <error@@Base+0x1a6c>
    5220:	stmdavs	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    5224:			; <UNDEFINED> instruction: 0xe7f0609a
    5228:	andeq	pc, ip, r5, lsl #2
    522c:	mrscs	r2, R9_usr
    5230:	pop	{r1, r3, r4, sp, lr}
    5234:			; <UNDEFINED> instruction: 0xe7b94038
    5238:	andeq	r7, r4, r4, asr r9
    523c:	andeq	r0, r0, r8, asr #8
    5240:	svcmi	0x00f0e92d
    5244:	cfstr32	mvfx2, [sp, #-80]!	; 0xffffffb0
    5248:	blx	167e5a <mkdtemp@@Base+0x14c83a>
    524c:			; <UNDEFINED> instruction: 0xf8dff500
    5250:			; <UNDEFINED> instruction: 0xf8df1bf0
    5254:			; <UNDEFINED> instruction: 0x46062bf0
    5258:			; <UNDEFINED> instruction: 0xf8df4479
    525c:			; <UNDEFINED> instruction: 0xf5ad7bec
    5260:			; <UNDEFINED> instruction: 0xf8df5d01
    5264:	addlt	sl, r5, r8, ror #23
    5268:			; <UNDEFINED> instruction: 0xf50d588a
    526c:	ldrbtmi	r5, [pc], #-769	; 5274 <PEM_write_bio_PrivateKey@plt+0x1168>
    5270:	sbcsvs	r6, sl, r2, lsl r8
    5274:	andeq	pc, r0, #79	; 0x4f
    5278:			; <UNDEFINED> instruction: 0xf10d330c
    527c:	ldmvs	fp!, {r4, r6, fp}^
    5280:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    5284:	addpl	pc, r0, #1325400064	; 0x4f000000
    5288:	ldmdbpl	r8, {r1, r3, r4, r5, r6, r7, sl, lr}^
    528c:			; <UNDEFINED> instruction: 0xf7fe4649
    5290:	vmlsne.f32	s28, s9, s25
    5294:	stclne	12, cr13, [r3], #-136	; 0xffffff78
    5298:	sbchi	pc, r1, r0, asr #32
    529c:	svc	0x0006f7fe
    52a0:	stmdacs	r4, {fp, sp, lr}
    52a4:	stmdacs	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    52a8:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    52ac:	movthi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
    52b0:	blne	fe743634 <mkdtemp@@Base+0xfe728014>
    52b4:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    52b8:	blcs	fe24363c <mkdtemp@@Base+0xfe22801c>
    52bc:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    52c0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    52c4:	subsmi	r6, r1, sl, lsl r8
    52c8:	ldrthi	pc, [r7], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    52cc:			; <UNDEFINED> instruction: 0xf50d4620
    52d0:	andlt	r5, r5, r1, lsl #26
    52d4:	blhi	c05d0 <mkdtemp@@Base+0xa4fb0>
    52d8:	svchi	0x00f0e8bd
    52dc:			; <UNDEFINED> instruction: 0x462268fb
    52e0:	strtmi	r4, [fp], #-1609	; 0xfffff9b7
    52e4:			; <UNDEFINED> instruction: 0xf0096898
    52e8:			; <UNDEFINED> instruction: 0x4604f893
    52ec:			; <UNDEFINED> instruction: 0xf0402800
    52f0:	vst3.32	{d24-d26}, [pc :64], r2
    52f4:	strbmi	r5, [r8], -r0, lsl #5
    52f8:			; <UNDEFINED> instruction: 0xf7fe4611
    52fc:	ldmvs	fp!, {r1, r3, sl, fp, sp, lr, pc}
    5300:			; <UNDEFINED> instruction: 0xf080429e
    5304:	ldmvs	fp!, {r0, r1, r4, r7, sl, pc}^
    5308:	stmdbeq	r5, {r0, r1, r8, r9, fp, sp, lr, pc}
    530c:			; <UNDEFINED> instruction: 0xf8d99304
    5310:			; <UNDEFINED> instruction: 0xf0020008
    5314:	stmdacs	r4, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5318:			; <UNDEFINED> instruction: 0xf8d9d9ca
    531c:			; <UNDEFINED> instruction: 0xf0030008
    5320:			; <UNDEFINED> instruction: 0xf8d0f809
    5324:	blx	fe6f132c <mkdtemp@@Base+0xfe6d5d0c>
    5328:			; <UNDEFINED> instruction: 0xf5bbfb8b
    532c:	vmax.f32	d2, d16, d0
    5330:			; <UNDEFINED> instruction: 0xf8d98313
    5334:			; <UNDEFINED> instruction: 0xf10b0008
    5338:			; <UNDEFINED> instruction: 0xf0020b04
    533c:	ldrbmi	pc, [r8, #-3991]	; 0xfffff069	; <UNPREDICTABLE>
    5340:			; <UNDEFINED> instruction: 0xf8d9d3b6
    5344:			; <UNDEFINED> instruction: 0xf0020010
    5348:			; <UNDEFINED> instruction: 0xf8d9fed3
    534c:			; <UNDEFINED> instruction: 0xf8d91010
    5350:			; <UNDEFINED> instruction: 0xf0090008
    5354:	orrslt	pc, r8, r7, lsr #16
    5358:	svceq	0x0003f110
    535c:			; <UNDEFINED> instruction: 0xf110bf18
    5360:			; <UNDEFINED> instruction: 0xf0400f06
    5364:			; <UNDEFINED> instruction: 0xf0028689
    5368:			; <UNDEFINED> instruction: 0xf8dffbdd
    536c:	ldrbtmi	r1, [r9], #-2792	; 0xfffff518
    5370:			; <UNDEFINED> instruction: 0x4602313c
    5374:	beq	ff8436f8 <mkdtemp@@Base+0xff8280d8>
    5378:			; <UNDEFINED> instruction: 0xf00a4478
    537c:			; <UNDEFINED> instruction: 0xe797feb7
    5380:	bleq	7c1a28 <mkdtemp@@Base+0x7a6408>
    5384:			; <UNDEFINED> instruction: 0x0010f8d9
    5388:			; <UNDEFINED> instruction: 0xf0084659
    538c:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    5390:	blls	139b20 <mkdtemp@@Base+0x11e500>
    5394:			; <UNDEFINED> instruction: 0xf8df4632
    5398:			; <UNDEFINED> instruction: 0xf8df1ac4
    539c:	ldmdbpl	fp, {r2, r6, r7, r9, fp}^
    53a0:			; <UNDEFINED> instruction: 0xf8184479
    53a4:	ldrbtmi	r5, [r8], #-3102	; 0xfffff3e2
    53a8:	strls	r3, [r0, #-316]	; 0xfffffec4
    53ac:	cdp2	0, 9, cr15, cr14, cr10, {0}
    53b0:			; <UNDEFINED> instruction: 0xf89b693b
    53b4:			; <UNDEFINED> instruction: 0xb3abb000
    53b8:	svceq	0x0017f1bb
    53bc:	sbcshi	pc, lr, #64	; 0x40
    53c0:	movweq	pc, #33192	; 0x81a8	; <UNPREDICTABLE>
    53c4:	streq	pc, [ip, -r8, lsr #3]
    53c8:			; <UNDEFINED> instruction: 0x0010f8d9
    53cc:			; <UNDEFINED> instruction: 0x4639461a
    53d0:			; <UNDEFINED> instruction: 0xf0089304
    53d4:	strmi	pc, [r5], -r1, lsl #31
    53d8:			; <UNDEFINED> instruction: 0xf0402800
    53dc:			; <UNDEFINED> instruction: 0xf8588658
    53e0:	stmdbcs	r0, {r3, sl, fp, ip}
    53e4:			; <UNDEFINED> instruction: 0x83abf000
    53e8:	bvs	1e4376c <mkdtemp@@Base+0x1e2814c>
    53ec:	ldmdbvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    53f0:			; <UNDEFINED> instruction: 0xf0402b00
    53f4:			; <UNDEFINED> instruction: 0xf1bb83a9
    53f8:			; <UNDEFINED> instruction: 0xf0000f16
    53fc:	ldmdb	r8, {r2, r5, r6, sl, pc}^
    5400:			; <UNDEFINED> instruction: 0xf04f0103
    5404:			; <UNDEFINED> instruction: 0xf7fe32ff
    5408:			; <UNDEFINED> instruction: 0xf858eb84
    540c:			; <UNDEFINED> instruction: 0xf7fe0c0c
    5410:			; <UNDEFINED> instruction: 0xf109ea26
    5414:	strtmi	r0, [r9], -ip
    5418:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    541c:			; <UNDEFINED> instruction: 0xf04fe748
    5420:			; <UNDEFINED> instruction: 0xe74534ff
    5424:	movweq	pc, #37291	; 0x91ab	; <UNPREDICTABLE>
    5428:	stmdale	r9!, {r0, r4, r8, r9, fp, sp}
    542c:			; <UNDEFINED> instruction: 0xf852a202
    5430:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    5434:	svclt	0x00004710
    5438:	andeq	r0, r0, r9, rrx
    543c:	andeq	r0, r0, r9, asr #32
    5440:			; <UNDEFINED> instruction: 0x000003b7
    5444:	andeq	r0, r0, r9, asr #32
    5448:	andeq	r0, r0, r1, asr r2
    544c:	andeq	r0, r0, r9, asr #32
    5450:	andeq	r0, r0, r9, asr #32
    5454:	andeq	r0, r0, r9, asr #32
    5458:	andeq	r0, r0, r7, lsr #2
    545c:	andeq	r0, r0, r7, ror #3
    5460:	andeq	r0, r0, r9, rrx
    5464:	andeq	r0, r0, r1, ror r0
    5468:	andeq	r0, r0, fp, lsr r4
    546c:			; <UNDEFINED> instruction: 0xffffff89
    5470:			; <UNDEFINED> instruction: 0xffffff89
    5474:	andeq	r0, r0, r9, asr #32
    5478:	andeq	r0, r0, r7, lsr #2
    547c:	andeq	r0, r0, r1, ror r0
    5480:	stmibeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5484:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    5488:	ldc2	0, cr15, [r6, #40]	; 0x28
    548c:			; <UNDEFINED> instruction: 0x0010f8d9
    5490:	cdp2	0, 2, cr15, cr14, cr2, {0}
    5494:	andeq	pc, ip, r9, lsl #2
    5498:			; <UNDEFINED> instruction: 0xf7ff2100
    549c:	str	pc, [r7, -r7, lsl #29]
    54a0:			; <UNDEFINED> instruction: 0xf7ff4648
    54a4:	str	pc, [r3, -r7, lsr #29]
    54a8:			; <UNDEFINED> instruction: 0xf1a82200
    54ac:	stmdb	r8, {r3, r4, r8}^
    54b0:			; <UNDEFINED> instruction: 0xf1a82206
    54b4:			; <UNDEFINED> instruction: 0xf8480614
    54b8:			; <UNDEFINED> instruction: 0xf8482c10
    54bc:			; <UNDEFINED> instruction: 0xf8d92c08
    54c0:			; <UNDEFINED> instruction: 0xf0080010
    54c4:	strmi	pc, [r5], -r9, lsl #30
    54c8:			; <UNDEFINED> instruction: 0xf0402800
    54cc:	strmi	r8, [r2], -r8, lsr #6
    54d0:			; <UNDEFINED> instruction: 0xf8d94631
    54d4:			; <UNDEFINED> instruction: 0xf0080010
    54d8:			; <UNDEFINED> instruction: 0x4605feff
    54dc:			; <UNDEFINED> instruction: 0xf0402800
    54e0:			; <UNDEFINED> instruction: 0xf1a8831e
    54e4:	stmib	sp, {r2, r3, r4, r8, r9, sl}^
    54e8:			; <UNDEFINED> instruction: 0xf8d90004
    54ec:			; <UNDEFINED> instruction: 0xf0020010
    54f0:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    54f4:	ldrthi	pc, [r9], #-0	; <UNPREDICTABLE>
    54f8:			; <UNDEFINED> instruction: 0x0010f8d9
    54fc:			; <UNDEFINED> instruction: 0xf0084639
    5500:	strmi	pc, [r6], -r3, ror #26
    5504:			; <UNDEFINED> instruction: 0xf0402800
    5508:	ldmdavc	sl!, {r1, r3, r4, r6, r9, sl, pc}
    550c:			; <UNDEFINED> instruction: 0xf0002a01
    5510:	bcs	a62a8 <mkdtemp@@Base+0x8ac88>
    5514:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    5518:	rscle	r9, r6, r5, lsl #6
    551c:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5520:			; <UNDEFINED> instruction: 0xf8df4635
    5524:	ldrbtmi	r0, [fp], #-2380	; 0xfffff6b4
    5528:			; <UNDEFINED> instruction: 0xf1034478
    552c:			; <UNDEFINED> instruction: 0xf00a01d4
    5530:			; <UNDEFINED> instruction: 0xf858fd43
    5534:			; <UNDEFINED> instruction: 0xf7fe0c14
    5538:			; <UNDEFINED> instruction: 0xf858e992
    553c:			; <UNDEFINED> instruction: 0xf7fe0c18
    5540:			; <UNDEFINED> instruction: 0xf858e98e
    5544:			; <UNDEFINED> instruction: 0xf7fe0c08
    5548:			; <UNDEFINED> instruction: 0xf858e98a
    554c:			; <UNDEFINED> instruction: 0xf7fe0c10
    5550:			; <UNDEFINED> instruction: 0xf109e986
    5554:	strtmi	r0, [r9], -ip
    5558:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    555c:			; <UNDEFINED> instruction: 0xf1a8e6a8
    5560:	movwls	r0, #21256	; 0x5308
    5564:	ldreq	pc, [r4], -r8, lsr #3
    5568:	movwcs	r4, #1561	; 0x619
    556c:	ldccc	8, cr15, [r4], {72}	; 0x48
    5570:	movwcc	lr, #18760	; 0x4948
    5574:	stccc	8, cr15, [r8], {72}	; 0x48
    5578:			; <UNDEFINED> instruction: 0x0010f8d9
    557c:	blx	feb4159c <mkdtemp@@Base+0xfeb25f7c>
    5580:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5584:	addshi	pc, sl, #64	; 0x40
    5588:	stccc	8, cr15, [r8], {88}	; 0x58
    558c:			; <UNDEFINED> instruction: 0xf0002b00
    5590:			; <UNDEFINED> instruction: 0x46028295
    5594:			; <UNDEFINED> instruction: 0xf8d94631
    5598:			; <UNDEFINED> instruction: 0xf0080010
    559c:			; <UNDEFINED> instruction: 0x4605fe9d
    55a0:			; <UNDEFINED> instruction: 0xf0402800
    55a4:			; <UNDEFINED> instruction: 0xf8df828b
    55a8:	strmi	r3, [r6], -ip, asr #17
    55ac:	stmiavc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    55b0:	andls	r4, r4, fp, ror r4
    55b4:	mcr	4, 0, r4, cr8, cr15, {3}
    55b8:			; <UNDEFINED> instruction: 0x37a43a10
    55bc:	bleq	781c64 <mkdtemp@@Base+0x766644>
    55c0:	blcs	bd5dc <mkdtemp@@Base+0xa1fbc>
    55c4:	andeq	pc, r1, #79	; 0x4f
    55c8:			; <UNDEFINED> instruction: 0xf0409204
    55cc:			; <UNDEFINED> instruction: 0xf8d98337
    55d0:			; <UNDEFINED> instruction: 0xf0020010
    55d4:	stmdacs	r0, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    55d8:	strthi	pc, [r4], -r0
    55dc:			; <UNDEFINED> instruction: 0x0010f8d9
    55e0:			; <UNDEFINED> instruction: 0xf0084659
    55e4:			; <UNDEFINED> instruction: 0x4602fcf1
    55e8:			; <UNDEFINED> instruction: 0xf0402800
    55ec:			; <UNDEFINED> instruction: 0xf89b86fe
    55f0:	blcs	d15f8 <mkdtemp@@Base+0xb5fd8>
    55f4:	msrhi	CPSR_fxc, #0
    55f8:	mvnhi	pc, r0, lsl #4
    55fc:	mvnle	r2, r1, lsl #22
    5600:			; <UNDEFINED> instruction: 0x0010f8d9
    5604:	tsteq	ip, r8, lsr #3	; <UNPREDICTABLE>
    5608:	ldc2	0, cr15, [r4], #32
    560c:			; <UNDEFINED> instruction: 0xf0402800
    5610:			; <UNDEFINED> instruction: 0xf00d8549
    5614:			; <UNDEFINED> instruction: 0xf858fc55
    5618:	stmiane	r6, {r2, r3, r4, sl, fp, ip, sp}^
    561c:			; <UNDEFINED> instruction: 0xf1a8e7ce
    5620:	strcs	r0, [r0], -r8, lsl #2
    5624:	stcvs	8, cr15, [r8], {72}	; 0x48
    5628:			; <UNDEFINED> instruction: 0x0010f8d9
    562c:			; <UNDEFINED> instruction: 0xf9e2f006
    5630:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5634:	rschi	pc, r1, #64	; 0x40
    5638:	stceq	8, cr15, [r8], {88}	; 0x58
    563c:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    5640:			; <UNDEFINED> instruction: 0xf0002800
    5644:			; <UNDEFINED> instruction: 0xf8df832e
    5648:			; <UNDEFINED> instruction: 0xf85a3834
    564c:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    5650:	bcs	1f6c0 <mkdtemp@@Base+0x40a0>
    5654:	ldrbhi	pc, [r2, #832]	; 0x340	; <UNPREDICTABLE>
    5658:	andne	lr, r0, #208, 18	; 0x340000
    565c:			; <UNDEFINED> instruction: 0xf0002900
    5660:	subvs	r8, sl, r7, lsl r3
    5664:	movwcs	lr, #2512	; 0x9d0
    5668:	andsvs	r2, sl, r1, lsl #10
    566c:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    5670:			; <UNDEFINED> instruction: 0xf04f683e
    5674:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    5678:	stc2l	0, cr15, [r0], #92	; 0x5c
    567c:			; <UNDEFINED> instruction: 0xf8586030
    5680:			; <UNDEFINED> instruction: 0xf0030c08
    5684:	strb	pc, [r4], r3, lsl #26	; <UNPREDICTABLE>
    5688:			; <UNDEFINED> instruction: 0xf8482300
    568c:			; <UNDEFINED> instruction: 0xf8483c18
    5690:			; <UNDEFINED> instruction: 0xf1a83c10
    5694:			; <UNDEFINED> instruction: 0xf8480708
    5698:			; <UNDEFINED> instruction: 0xf0023c08
    569c:	pkhtbmi	pc, r2, pc, asr #23	; <UNPREDICTABLE>
    56a0:			; <UNDEFINED> instruction: 0xf0002800
    56a4:			; <UNDEFINED> instruction: 0xf8d9851a
    56a8:			; <UNDEFINED> instruction: 0x46390010
    56ac:			; <UNDEFINED> instruction: 0xf9a2f006
    56b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    56b4:	bicshi	pc, r4, r0, asr #32
    56b8:			; <UNDEFINED> instruction: 0x0010f8d9
    56bc:	andseq	pc, r4, #168, 2	; 0x2a
    56c0:	tsteq	ip, r8, lsr #3	; <UNPREDICTABLE>
    56c4:	stc2	0, cr15, [sl, #32]
    56c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    56cc:	bichi	pc, r8, r0, asr #32
    56d0:			; <UNDEFINED> instruction: 0x0010f8d9
    56d4:	smlatbeq	ip, r8, r1, pc	; <UNPREDICTABLE>
    56d8:	mcrr2	0, 0, pc, ip, cr8	; <UNPREDICTABLE>
    56dc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    56e0:			; <UNDEFINED> instruction: 0x81bef040
    56e4:			; <UNDEFINED> instruction: 0xf7ff6838
    56e8:	strmi	pc, [r6], -r5, asr #26
    56ec:			; <UNDEFINED> instruction: 0xf0002800
    56f0:	stmibvs	r3, {r0, r2, r5, r6, r7, sl, pc}
    56f4:			; <UNDEFINED> instruction: 0xf8dfb1c3
    56f8:	strtmi	r3, [sl], -r8, lsl #15
    56fc:	ldrbtmi	r6, [fp], #-2176	; 0xfffff780
    5700:			; <UNDEFINED> instruction: 0xf0046819
    5704:			; <UNDEFINED> instruction: 0x4605f81b
    5708:			; <UNDEFINED> instruction: 0xf0002800
    570c:	strmi	r8, [r2], -sp, ror #9
    5710:			; <UNDEFINED> instruction: 0x0770f8df
    5714:	ldrbtmi	r6, [r8], #-2289	; 0xfffff70f
    5718:			; <UNDEFINED> instruction: 0xf9d2f00b
    571c:			; <UNDEFINED> instruction: 0xf0002800
    5720:	strtmi	r8, [r8], -r3, ror #9
    5724:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5728:			; <UNDEFINED> instruction: 0xf00368b0
    572c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5730:	rscshi	pc, fp, #0
    5734:			; <UNDEFINED> instruction: 0xf89068b0
    5738:			; <UNDEFINED> instruction: 0xf0133038
    573c:			; <UNDEFINED> instruction: 0xf0400301
    5740:	ldrmi	r8, [sp], -r5, ror #9
    5744:			; <UNDEFINED> instruction: 0xf858461f
    5748:			; <UNDEFINED> instruction: 0xf8582c08
    574c:			; <UNDEFINED> instruction: 0xf8583c1c
    5750:			; <UNDEFINED> instruction: 0xf8d21c14
    5754:			; <UNDEFINED> instruction: 0xf858c000
    5758:			; <UNDEFINED> instruction: 0xf1bc2c0c
    575c:			; <UNDEFINED> instruction: 0xf0400f00
    5760:			; <UNDEFINED> instruction: 0xf01282d4
    5764:			; <UNDEFINED> instruction: 0xf0400f02
    5768:			; <UNDEFINED> instruction: 0xf01284cc
    576c:			; <UNDEFINED> instruction: 0xf0000204
    5770:			; <UNDEFINED> instruction: 0xf8df8515
    5774:	ldrbtmi	ip, [ip], #1812	; 0x714
    5778:	andls	r2, r3, #0, 4
    577c:			; <UNDEFINED> instruction: 0xf1a869f2
    5780:			; <UNDEFINED> instruction: 0xf1a80b18
    5784:	tstls	r0, r0, lsl r6
    5788:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
    578c:	ldrtmi	ip, [r2], -r1, lsl #4
    5790:	ldc2	0, cr15, [r4, #-28]!	; 0xffffffe4
    5794:			; <UNDEFINED> instruction: 0xf0402800
    5798:			; <UNDEFINED> instruction: 0x462884f5
    579c:	blx	7417d2 <mkdtemp@@Base+0x7261b2>
    57a0:	stceq	8, cr15, [r8], {88}	; 0x58
    57a4:	ldc2l	0, cr15, [r2], #-12
    57a8:			; <UNDEFINED> instruction: 0xf7fe4638
    57ac:	tstcs	lr, r8, asr r8
    57b0:			; <UNDEFINED> instruction: 0xf0084650
    57b4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    57b8:	ldrbhi	pc, [r9], #64	; 0x40	; <UNPREDICTABLE>
    57bc:			; <UNDEFINED> instruction: 0x46506832
    57c0:	ldrdne	pc, [r0], -fp
    57c4:			; <UNDEFINED> instruction: 0xf88af009
    57c8:			; <UNDEFINED> instruction: 0xf0402800
    57cc:			; <UNDEFINED> instruction: 0xf8d984d0
    57d0:	ldrbmi	r0, [r1], -ip
    57d4:			; <UNDEFINED> instruction: 0xf8d4f009
    57d8:			; <UNDEFINED> instruction: 0xf0402800
    57dc:			; <UNDEFINED> instruction: 0x465084bd
    57e0:	blx	ff2c17f2 <mkdtemp@@Base+0xff2a61d2>
    57e4:	ldceq	8, cr15, [r8], {88}	; 0x58
    57e8:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57ec:			; <UNDEFINED> instruction: 0xf002e560
    57f0:			; <UNDEFINED> instruction: 0x4605fb35
    57f4:			; <UNDEFINED> instruction: 0xf0002800
    57f8:	tstcs	ip, r8, lsr r4
    57fc:			; <UNDEFINED> instruction: 0xff58f008
    5800:			; <UNDEFINED> instruction: 0xf0402800
    5804:			; <UNDEFINED> instruction: 0xf8df8427
    5808:			; <UNDEFINED> instruction: 0x46283674
    580c:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5810:	ldmdavs	r9, {r0, r1, r4, r5, fp, sp, lr}
    5814:	cdp2	0, 15, cr15, cr0, cr8, {0}
    5818:			; <UNDEFINED> instruction: 0xf0402800
    581c:	ldmdavs	r3!, {r0, r1, r3, r4, sl, pc}
    5820:	ldrdhi	pc, [r4], -r3
    5824:	svceq	0x0000f1b8
    5828:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    582c:			; <UNDEFINED> instruction: 0x665cf8df
    5830:			; <UNDEFINED> instruction: 0xf8df4623
    5834:			; <UNDEFINED> instruction: 0x4644765c
    5838:			; <UNDEFINED> instruction: 0x4698447e
    583c:	sxtab16cc	r4, r8, pc, ror #8	; <UNPREDICTABLE>
    5840:	stmiavs	r1!, {r3, sp, lr, pc}^
    5844:			; <UNDEFINED> instruction: 0xf0094628
    5848:	ldmdblt	r0, {r0, r1, r3, r7, fp, ip, sp, lr, pc}^
    584c:	stccs	8, cr6, [r0], {36}	; 0x24
    5850:	rscshi	pc, r1, r0
    5854:	rscscs	r6, lr, #160, 16	; 0xa00000
    5858:			; <UNDEFINED> instruction: 0xf0034629
    585c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5860:			; <UNDEFINED> instruction: 0xf002d0ef
    5864:			; <UNDEFINED> instruction: 0x4631f95f
    5868:	ldrtmi	r4, [r8], -r2, lsl #12
    586c:	blx	fe94189e <mkdtemp@@Base+0xfe92627e>
    5870:			; <UNDEFINED> instruction: 0xf1a8e7ec
    5874:	andcs	r0, r0, #12, 12	; 0xc00000
    5878:	andcs	lr, r3, #72, 18	; 0x120000
    587c:	streq	pc, [r8, -r8, lsr #3]
    5880:			; <UNDEFINED> instruction: 0x0010f8d9
    5884:			; <UNDEFINED> instruction: 0xf0084631
    5888:	strmi	pc, [r5], -r7, lsr #26
    588c:			; <UNDEFINED> instruction: 0xf0402800
    5890:			; <UNDEFINED> instruction: 0x46028138
    5894:			; <UNDEFINED> instruction: 0xf8d94639
    5898:			; <UNDEFINED> instruction: 0xf0080010
    589c:			; <UNDEFINED> instruction: 0x4605fd1d
    58a0:			; <UNDEFINED> instruction: 0xf0402800
    58a4:			; <UNDEFINED> instruction: 0xf50d812e
    58a8:	ldmdavs	r8!, {r1, r7, r8, r9, fp, ip, lr}
    58ac:	bleq	341ce0 <mkdtemp@@Base+0x3266c0>
    58b0:	svc	0x00d4f7fd
    58b4:	vst2.8	{d22-d23}, [pc :256], r0
    58b8:	ldrbmi	r5, [r9], -r0, lsl #5
    58bc:	bl	7438bc <mkdtemp@@Base+0x72829c>
    58c0:			; <UNDEFINED> instruction: 0xf0002800
    58c4:			; <UNDEFINED> instruction: 0xf8df8236
    58c8:	ldrbmi	r1, [sl], -ip, asr #11
    58cc:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    58d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    58d4:			; <UNDEFINED> instruction: 0xf00a31f0
    58d8:			; <UNDEFINED> instruction: 0xf8dffc09
    58dc:			; <UNDEFINED> instruction: 0xf85a35a0
    58e0:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    58e4:	mcrcs	8, 0, r6, cr0, cr14, {2}
    58e8:	bicshi	pc, r4, r0
    58ec:	ldmdavs	r6!, {r1, r4, r5, r7, r9, sl, lr}
    58f0:			; <UNDEFINED> instruction: 0x1010f8da
    58f4:	rscsle	r2, r6, r0, lsl #18
    58f8:			; <UNDEFINED> instruction: 0xf7fe4658
    58fc:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
    5900:			; <UNDEFINED> instruction: 0xf8dad1f1
    5904:	cdpcs	0, 0, cr3, cr0, cr4, {0}
    5908:			; <UNDEFINED> instruction: 0x81bff000
    590c:			; <UNDEFINED> instruction: 0xf8da6073
    5910:	ldrbmi	r3, [r0], -r4
    5914:	ldrdcs	pc, [r0], -sl
    5918:			; <UNDEFINED> instruction: 0xf7ff601a
    591c:			; <UNDEFINED> instruction: 0xf8d7fbc5
    5920:			; <UNDEFINED> instruction: 0xf04fa000
    5924:			; <UNDEFINED> instruction: 0xf8da31ff
    5928:			; <UNDEFINED> instruction: 0xf0170000
    592c:			; <UNDEFINED> instruction: 0xf8cafb87
    5930:	ldrb	r0, [r8, r0]
    5934:	ldmdbpl	fp, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}^
    5938:			; <UNDEFINED> instruction: 0xf7fd9304
    593c:			; <UNDEFINED> instruction: 0xf8dfed94
    5940:			; <UNDEFINED> instruction: 0x4632155c
    5944:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    5948:	andls	r3, r0, r8, lsr #2
    594c:	ldrbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5950:			; <UNDEFINED> instruction: 0xf00a4478
    5954:	strt	pc, [fp], #2865	; 0xb31
    5958:			; <UNDEFINED> instruction: 0xf44f9b04
    595c:			; <UNDEFINED> instruction: 0xf8df2080
    5960:	ldrtmi	r1, [r2], -r4, asr #10
    5964:	ldrbtmi	r5, [r9], #-2395	; 0xfffff6a5
    5968:	teqcc	ip, r1
    596c:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
    5970:	andlt	pc, r0, sp, asr #17
    5974:			; <UNDEFINED> instruction: 0xf00a4478
    5978:	ldr	pc, [r9], #3001	; 0xbb9
    597c:			; <UNDEFINED> instruction: 0x0010f8d9
    5980:	blx	fedc1992 <mkdtemp@@Base+0xfeda6372>
    5984:	ldccc	8, cr15, [lr], {24}
    5988:			; <UNDEFINED> instruction: 0xf47f2b0b
    598c:			; <UNDEFINED> instruction: 0xf002ad83
    5990:	strmi	pc, [r5], -r5, ror #20
    5994:			; <UNDEFINED> instruction: 0xf0002800
    5998:	tstcs	ip, sl, lsr #8
    599c:	cdp2	0, 8, cr15, cr8, cr8, {0}
    59a0:			; <UNDEFINED> instruction: 0xf0402800
    59a4:			; <UNDEFINED> instruction: 0x46018419
    59a8:			; <UNDEFINED> instruction: 0xf0084628
    59ac:	stmdacs	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    59b0:	ldrhi	pc, [r2], #-64	; 0xffffffc0
    59b4:	ldrdeq	pc, [ip], -r9
    59b8:			; <UNDEFINED> instruction: 0xf0084629
    59bc:	stmdacs	r0, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    59c0:	strhi	pc, [sl], #-64	; 0xffffffc0
    59c4:			; <UNDEFINED> instruction: 0xf0024628
    59c8:	ldrbt	pc, [r1], #-2775	; 0xfffff529	; <UNPREDICTABLE>
    59cc:			; <UNDEFINED> instruction: 0xf0402bff
    59d0:			; <UNDEFINED> instruction: 0xf1a88135
    59d4:			; <UNDEFINED> instruction: 0xf8d90b10
    59d8:			; <UNDEFINED> instruction: 0x46590010
    59dc:	ldc2l	0, cr15, [ip], #-32	; 0xffffffe0
    59e0:			; <UNDEFINED> instruction: 0xf0402800
    59e4:	mrc	1, 0, r8, cr8, cr11, {7}
    59e8:			; <UNDEFINED> instruction: 0x46390a10
    59ec:	ldccs	8, cr15, [r0], {88}	; 0x58
    59f0:	blx	1f41a22 <mkdtemp@@Base+0x1f26402>
    59f4:	ldccs	8, cr15, [r0], {88}	; 0x58
    59f8:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    59fc:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    5a00:			; <UNDEFINED> instruction: 0xf7fe9206
    5a04:	bls	1c06fc <mkdtemp@@Base+0x1a50dc>
    5a08:			; <UNDEFINED> instruction: 0xf0402800
    5a0c:			; <UNDEFINED> instruction: 0xf85881e1
    5a10:			; <UNDEFINED> instruction: 0xf1a83c0c
    5a14:	blcs	5e4c <PEM_write_bio_PrivateKey@plt+0x1d40>
    5a18:	bicshi	pc, r4, r0, asr #32
    5a1c:			; <UNDEFINED> instruction: 0x0010f8d9
    5a20:			; <UNDEFINED> instruction: 0xf008461a
    5a24:	stmdacs	r0, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    5a28:			; <UNDEFINED> instruction: 0x81bff040
    5a2c:	ldrdeq	pc, [r0], -fp
    5a30:	svc	0x0014f7fd
    5a34:	strbmi	lr, [r4], -r2, asr #11
    5a38:	ldrdeq	pc, [ip], -r9
    5a3c:			; <UNDEFINED> instruction: 0xf0084629
    5a40:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5a44:			; <UNDEFINED> instruction: 0xf002d0be
    5a48:			; <UNDEFINED> instruction: 0xf8dff86d
    5a4c:	ldrbtmi	r3, [fp], #-1124	; 0xfffffb9c
    5a50:	orreq	pc, r8, r3, lsl #2
    5a54:			; <UNDEFINED> instruction: 0xf8df4602
    5a58:	ldrbtmi	r0, [r8], #-1116	; 0xfffffba4
    5a5c:			; <UNDEFINED> instruction: 0xfff0f009
    5a60:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    5a64:			; <UNDEFINED> instruction: 0xf85ef002
    5a68:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5a6c:	ldrbtmi	r4, [fp], #-1583	; 0xfffff9d1
    5a70:	cmneq	r0, r3, lsl #2	; <UNPREDICTABLE>
    5a74:			; <UNDEFINED> instruction: 0xf8df4602
    5a78:	ldrbtmi	r0, [r8], #-1092	; 0xfffffbbc
    5a7c:	blx	fe741aac <mkdtemp@@Base+0xfe72648c>
    5a80:			; <UNDEFINED> instruction: 0xf00b4628
    5a84:			; <UNDEFINED> instruction: 0xf858f9a9
    5a88:			; <UNDEFINED> instruction: 0xf0030c08
    5a8c:			; <UNDEFINED> instruction: 0x4638faff
    5a90:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    5a94:	ldrbmi	r2, [r0], -r5, lsl #2
    5a98:	cdp2	0, 0, cr15, cr10, cr8, {0}
    5a9c:			; <UNDEFINED> instruction: 0xf43f2800
    5aa0:			; <UNDEFINED> instruction: 0xf002ae96
    5aa4:			; <UNDEFINED> instruction: 0xf8dff83f
    5aa8:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
    5aac:	cmneq	r0, r3, lsl #2	; <UNPREDICTABLE>
    5ab0:			; <UNDEFINED> instruction: 0xf8df4602
    5ab4:	ldrbtmi	r0, [r8], #-1040	; 0xfffffbf0
    5ab8:			; <UNDEFINED> instruction: 0xffc2f009
    5abc:			; <UNDEFINED> instruction: 0xf0024628
    5ac0:			; <UNDEFINED> instruction: 0xf8dff831
    5ac4:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    5ac8:			; <UNDEFINED> instruction: 0x01a4f103
    5acc:	ldmmi	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    5ad0:			; <UNDEFINED> instruction: 0xf00a4478
    5ad4:			; <UNDEFINED> instruction: 0xf858fa71
    5ad8:	strcs	r0, [r0, #-3084]	; 0xfffff3f4
    5adc:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    5ae0:	ldceq	8, cr15, [r0], {88}	; 0x58
    5ae4:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    5ae8:			; <UNDEFINED> instruction: 0x0010f8d9
    5aec:	blx	41afe <mkdtemp@@Base+0x264de>
    5af0:	ldceq	8, cr15, [r4], {88}	; 0x58
    5af4:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    5af8:	stceq	8, cr15, [r8], {88}	; 0x58
    5afc:	blx	ff1c1b10 <mkdtemp@@Base+0xff1a64f0>
    5b00:	strtmi	lr, [r8], -r7, lsl #9
    5b04:			; <UNDEFINED> instruction: 0xf0022500
    5b08:	blmi	ffc83b44 <mkdtemp@@Base+0xffc68524>
    5b0c:			; <UNDEFINED> instruction: 0xf103447b
    5b10:			; <UNDEFINED> instruction: 0x460201f0
    5b14:	ldrbtmi	r4, [r8], #-2287	; 0xfffff711
    5b18:	blx	13c1b48 <mkdtemp@@Base+0x13a6528>
    5b1c:			; <UNDEFINED> instruction: 0x4628e475
    5b20:			; <UNDEFINED> instruction: 0xf0012500
    5b24:	blmi	ffb45b28 <mkdtemp@@Base+0xffb2a508>
    5b28:			; <UNDEFINED> instruction: 0xf103447b
    5b2c:			; <UNDEFINED> instruction: 0x460201d4
    5b30:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
    5b34:	blx	1041b64 <mkdtemp@@Base+0x1026544>
    5b38:			; <UNDEFINED> instruction: 0xf7fee4fb
    5b3c:	stmiami	r8!, {r1, r5, r6, r7, fp, sp, lr, pc}^
    5b40:			; <UNDEFINED> instruction: 0xf00a4478
    5b44:	ldrb	pc, [sl], #-2771	; 0xfffff52d	; <UNPREDICTABLE>
    5b48:	svceq	0x0016f1bb
    5b4c:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    5b50:			; <UNDEFINED> instruction: 0xf50d4be4
    5b54:	ldmdavs	r8!, {r1, r7, r8, r9, fp, ip, lr}
    5b58:			; <UNDEFINED> instruction: 0xf10b2201
    5b5c:	strcs	r0, [r0, -ip, lsl #22]!
    5b60:	andgt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5b64:	stmib	sp, {r4, r8, r9, sp}^
    5b68:			; <UNDEFINED> instruction: 0xf8cd7201
    5b6c:	strbtmi	fp, [r2], -r0
    5b70:	blx	fe8c1bc8 <mkdtemp@@Base+0xfe8a65a8>
    5b74:	vmlal.s8	q9, d0, d0
    5b78:	blmi	ff6e5e90 <mkdtemp@@Base+0xff6ca870>
    5b7c:			; <UNDEFINED> instruction: 0x4658463a
    5b80:	andge	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5b84:			; <UNDEFINED> instruction: 0xf0164651
    5b88:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    5b8c:	rschi	pc, r0, r0
    5b90:	vldr.16	s12, [pc, #230]	; 5c7e <PEM_write_bio_PrivateKey@plt+0x1b72>
    5b94:	blcs	18e4a40 <mkdtemp@@Base+0x18c9420>
    5b98:	svclt	0x009c48d4
    5b9c:	cmnvs	r3, r1, lsl #6
    5ba0:	vpadd.i8	q10, q12, <illegal reg q1.5>
    5ba4:	vsubhn.i16	d22, q8, q8
    5ba8:	ldrbtmi	r0, [r8], #-1537	; 0xfffff9ff
    5bac:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5bb0:			; <UNDEFINED> instruction: 0xf603fb06
    5bb4:	bvs	fe4413d4 <mkdtemp@@Base+0xfe425db4>
    5bb8:	blvs	ff9c16a0 <mkdtemp@@Base+0xff9a6080>
    5bbc:	blvc	2015dc <mkdtemp@@Base+0x1e5fbc>
    5bc0:	blcs	600d14 <mkdtemp@@Base+0x5e56f4>
    5bc4:	blx	fe4c1bf4 <mkdtemp@@Base+0xfe4a65d4>
    5bc8:			; <UNDEFINED> instruction: 0xf7fd4630
    5bcc:	eorcs	lr, r0, #2, 28
    5bd0:			; <UNDEFINED> instruction: 0x46114658
    5bd4:	svc	0x009cf7fd
    5bd8:			; <UNDEFINED> instruction: 0xf8d9e411
    5bdc:			; <UNDEFINED> instruction: 0xf1a80010
    5be0:			; <UNDEFINED> instruction: 0xf008010c
    5be4:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    5be8:	sbcshi	pc, fp, #64	; 0x40
    5bec:			; <UNDEFINED> instruction: 0xf968f00d
    5bf0:	stccc	8, cr15, [ip], {88}	; 0x58
    5bf4:	movwls	r1, #18627	; 0x48c3
    5bf8:			; <UNDEFINED> instruction: 0xf001e477
    5bfc:	blmi	fef85a50 <mkdtemp@@Base+0xfef6a430>
    5c00:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
    5c04:			; <UNDEFINED> instruction: 0x01bcf103
    5c08:	ldmmi	fp!, {r1, r9, sl, lr}
    5c0c:			; <UNDEFINED> instruction: 0xf00a4478
    5c10:			; <UNDEFINED> instruction: 0xf7fff9d3
    5c14:			; <UNDEFINED> instruction: 0xf001bbfe
    5c18:	blmi	fee45a34 <mkdtemp@@Base+0xfee2a414>
    5c1c:			; <UNDEFINED> instruction: 0xf103447b
    5c20:	strmi	r0, [r2], -r8, lsr #2
    5c24:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
    5c28:			; <UNDEFINED> instruction: 0xff0af009
    5c2c:			; <UNDEFINED> instruction: 0x463249b5
    5c30:	ldrbtmi	r4, [r9], #-2229	; 0xfffff74b
    5c34:	teqcc	ip, r8, ror r4
    5c38:			; <UNDEFINED> instruction: 0xff02f009
    5c3c:			; <UNDEFINED> instruction: 0x461a49b3
    5c40:	ldrbtmi	r4, [r9], #-2227	; 0xfffff74d
    5c44:			; <UNDEFINED> instruction: 0x31a44478
    5c48:			; <UNDEFINED> instruction: 0xf9b6f00a
    5c4c:			; <UNDEFINED> instruction: 0xf8d9e743
    5c50:			; <UNDEFINED> instruction: 0xf1a80010
    5c54:			; <UNDEFINED> instruction: 0xf0080118
    5c58:	stmdacs	r0, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    5c5c:	sbcshi	pc, r6, #64	; 0x40
    5c60:			; <UNDEFINED> instruction: 0xf8589b05
    5c64:	ldmdavs	r8, {r3, r4, sl, fp, ip}
    5c68:			; <UNDEFINED> instruction: 0xf8f0f008
    5c6c:			; <UNDEFINED> instruction: 0xf43f2800
    5c70:			; <UNDEFINED> instruction: 0xf001aca5
    5c74:	blmi	fea059d8 <mkdtemp@@Base+0xfe9ea3b8>
    5c78:			; <UNDEFINED> instruction: 0xf103447b
    5c7c:	strmi	r0, [r2], -r4, lsr #3
    5c80:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    5c84:			; <UNDEFINED> instruction: 0xf998f00a
    5c88:	ldmdavs	sl!, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    5c8c:			; <UNDEFINED> instruction: 0xe63e6093
    5c90:	strbt	r6, [r7], #154	; 0x9a
    5c94:			; <UNDEFINED> instruction: 0xf0014658
    5c98:	ldmdblt	r8, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
    5c9c:			; <UNDEFINED> instruction: 0xf7ff2501
    5ca0:	ldmibmi	lr, {r2, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    5ca4:	ldrbtmi	r4, [r9], #-2206	; 0xfffff762
    5ca8:			; <UNDEFINED> instruction: 0x31bc4478
    5cac:	blx	7c1cdc <mkdtemp@@Base+0x7a66bc>
    5cb0:	bllt	fec03cb4 <mkdtemp@@Base+0xfebe8694>
    5cb4:	ldmmi	ip, {r0, r1, r3, r4, r7, r8, fp, lr}
    5cb8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5cbc:			; <UNDEFINED> instruction: 0xf00a31f0
    5cc0:			; <UNDEFINED> instruction: 0xf7fff97b
    5cc4:	ldmmi	r9, {r1, r5, r7, r8, r9, fp, ip, sp, pc}
    5cc8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    5ccc:	blx	3c1cfc <mkdtemp@@Base+0x3a66dc>
    5cd0:	teqvs	r5, r4, lsl #23
    5cd4:			; <UNDEFINED> instruction: 0xf85a2110
    5cd8:	ldrtmi	r6, [r0], -r3
    5cdc:	ldc2	0, cr15, [sl, #76]	; 0x4c
    5ce0:	strls	r4, [r2, #-2945]	; 0xfffff47f
    5ce4:	stmdbls	r4, {r5, r9, sp}
    5ce8:	ldrtmi	r9, [r2], -r1, lsl #4
    5cec:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5cf0:	stmdavs	r9, {r4, r8, r9, sp}
    5cf4:			; <UNDEFINED> instruction: 0x96006838
    5cf8:			; <UNDEFINED> instruction: 0xf9def014
    5cfc:			; <UNDEFINED> instruction: 0xf6bf2800
    5d00:	stmmi	fp, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, pc}
    5d04:			; <UNDEFINED> instruction: 0xf0094478
    5d08:			; <UNDEFINED> instruction: 0xf1bcfe9b
    5d0c:			; <UNDEFINED> instruction: 0xf0400f04
    5d10:			; <UNDEFINED> instruction: 0xf0128218
    5d14:			; <UNDEFINED> instruction: 0xf0400f02
    5d18:			; <UNDEFINED> instruction: 0xf012820f
    5d1c:			; <UNDEFINED> instruction: 0xf0000204
    5d20:			; <UNDEFINED> instruction: 0xf8df823d
    5d24:	ldrbtmi	ip, [ip], #528	; 0x210
    5d28:	strmi	lr, [r5], -r6, lsr #10
    5d2c:			; <UNDEFINED> instruction: 0x462f68b0
    5d30:			; <UNDEFINED> instruction: 0xf7fee509
    5d34:	ldmdavs	r1!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    5d38:	stmdavs	r0, {r2, r8, ip, pc}
    5d3c:	bl	fe4c3d38 <mkdtemp@@Base+0xfe4a8718>
    5d40:	strmi	r9, [r2], -r4, lsl #18
    5d44:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    5d48:			; <UNDEFINED> instruction: 0xf9a6f00a
    5d4c:	bllt	1783d50 <mkdtemp@@Base+0x1768730>
    5d50:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    5d54:			; <UNDEFINED> instruction: 0xf9caf00a
    5d58:			; <UNDEFINED> instruction: 0x463a4650
    5d5c:	stmib	r6, {r0, r3, r4, r5, r9, sl, lr}^
    5d60:	strcs	r5, [r1, #-1284]	; 0xfffffafc
    5d64:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    5d68:			; <UNDEFINED> instruction: 0xf50de731
    5d6c:	andls	r5, r6, r2, lsl #23
    5d70:	bleq	3421a4 <mkdtemp@@Base+0x326b84>
    5d74:	ldceq	8, cr15, [r8], {88}	; 0x58
    5d78:	addpl	pc, r0, #1325400064	; 0x4f000000
    5d7c:			; <UNDEFINED> instruction: 0xf7fe4659
    5d80:	blls	1c0078 <mkdtemp@@Base+0x1a4a58>
    5d84:			; <UNDEFINED> instruction: 0xf0002800
    5d88:	lgnmiem	f0, f1
    5d8c:			; <UNDEFINED> instruction: 0x4658461a
    5d90:	ldmibvs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
    5d94:	blx	fe541dc4 <mkdtemp@@Base+0xfe5267a4>
    5d98:	eorle	r2, fp, r1, lsl #16
    5d9c:	ldrbmi	r4, [r9], -r9, ror #16
    5da0:			; <UNDEFINED> instruction: 0xf00a4478
    5da4:			; <UNDEFINED> instruction: 0xf7fff979
    5da8:			; <UNDEFINED> instruction: 0xf8dbbbc4
    5dac:	andls	r2, r4, #0
    5db0:	cdp2	0, 11, cr15, cr8, cr1, {0}
    5db4:	ldrtmi	r9, [r9], -r4, lsl #20
    5db8:	stmdami	r3!, {r0, r1, r9, sl, lr}^
    5dbc:			; <UNDEFINED> instruction: 0xf00a4478
    5dc0:			; <UNDEFINED> instruction: 0xe688f8fb
    5dc4:	ldrmi	r4, [r1], -r1, ror #16
    5dc8:			; <UNDEFINED> instruction: 0xf00a4478
    5dcc:			; <UNDEFINED> instruction: 0xe682f8f5
    5dd0:			; <UNDEFINED> instruction: 0x4639485f
    5dd4:			; <UNDEFINED> instruction: 0xf00a4478
    5dd8:	ldrbt	pc, [ip], -pc, ror #17	; <UNPREDICTABLE>
    5ddc:	cdp2	0, 10, cr15, cr2, cr1, {0}
    5de0:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    5de4:			; <UNDEFINED> instruction: 0x01a4f103
    5de8:	ldmdami	fp, {r1, r9, sl, lr}^
    5dec:			; <UNDEFINED> instruction: 0xf00a4478
    5df0:	ldrbt	pc, [r0], -r3, ror #17	; <UNPREDICTABLE>
    5df4:			; <UNDEFINED> instruction: 0x465a4959
    5df8:	ldrbtmi	r4, [r9], #-2137	; 0xfffff7a7
    5dfc:	bicscc	r4, r4, r8, ror r4
    5e00:			; <UNDEFINED> instruction: 0xf974f00a
    5e04:			; <UNDEFINED> instruction: 0xb11b69f3
    5e08:	blcs	2ca20 <mkdtemp@@Base+0x11400>
    5e0c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    5e10:	andeq	pc, r8, #168, 2	; 0x2a
    5e14:	tsteq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
    5e18:	ldcne	8, cr15, [r4], {88}	; 0x58
    5e1c:			; <UNDEFINED> instruction: 0x46174658
    5e20:			; <UNDEFINED> instruction: 0xf0009306
    5e24:	strcs	pc, [r0], -r1, asr #28
    5e28:	stmdami	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5e2c:	strls	r4, [r7, #-1752]	; 0xfffff928
    5e30:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, sl, lr}^
    5e34:	adc	r0, r4, r8, lsl #18
    5e38:	andeq	r0, r0, r0
    5e3c:	smlawbmi	lr, r0, r4, r8
    5e40:	strdeq	r7, [r4], -r8
    5e44:	andeq	r0, r0, ip, ror r4
    5e48:	strdeq	r7, [r4], -r2
    5e4c:	andeq	r7, r4, r8, asr #17
    5e50:	muleq	r4, r2, r8
    5e54:	muleq	r1, sl, r9
    5e58:	ldrdeq	r7, [r1], -r8
    5e5c:	andeq	r8, r1, r8, ror #18
    5e60:	strheq	r8, [r1], -r2
    5e64:	andeq	r7, r4, r4, ror ip
    5e68:	andeq	r8, r1, lr, lsr #9
    5e6c:	andeq	r8, r1, r2, ror #15
    5e70:	andeq	r8, r1, ip, lsr r3
    5e74:	andeq	r8, r1, r8, lsr #1
    5e78:	andeq	r8, r1, r4, asr r7
    5e7c:	andeq	r0, r0, r8, asr #8
    5e80:	andeq	r7, r4, r6, lsl #18
    5e84:	andeq	r7, r1, r2, lsl lr
    5e88:	strdeq	r7, [r1], -r2
    5e8c:	ldrdeq	r8, [r1], -r0
    5e90:	andeq	r7, r1, r8, ror #26
    5e94:	andeq	r8, r1, r8, lsr r4
    5e98:	andeq	r8, r1, lr, lsr #32
    5e9c:	andeq	r8, r1, r2, asr #7
    5ea0:	andeq	r7, r1, r8, lsl #21
    5ea4:	andeq	r8, r1, r2, lsr #7
    5ea8:			; <UNDEFINED> instruction: 0x00017ab4
    5eac:	andeq	r7, r1, r2, ror ip
    5eb0:			; <UNDEFINED> instruction: 0x000182ba
    5eb4:	strdeq	r7, [r1], -r6
    5eb8:	muleq	r1, sl, r2
    5ebc:	andeq	r7, r1, r6, ror sl
    5ec0:	andeq	r8, r1, lr, asr r2
    5ec4:	muleq	r1, sl, r8
    5ec8:	andeq	r8, r1, r2, asr #4
    5ecc:	andeq	r7, r1, ip, ror #21
    5ed0:	strdeq	r8, [r1], -ip
    5ed4:	andeq	r7, r1, sl, lsr r8
    5ed8:	andeq	r8, r1, r0, ror #3
    5edc:	andeq	r7, r1, lr, lsl r8
    5ee0:	andeq	r7, r1, r8, lsr r9
    5ee4:	andeq	r0, r0, ip, lsl #9
    5ee8:	andeq	r0, r0, r4, lsl #9
    5eec:	andeq	r7, r1, lr, lsl #18
    5ef0:			; <UNDEFINED> instruction: 0x000474b4
    5ef4:	andeq	r8, r1, r6, lsl #2
    5ef8:	andeq	r7, r1, r4, lsl ip
    5efc:	andeq	r8, r1, ip, ror #1
    5f00:	andeq	r7, r1, sl, lsr #14
    5f04:	ldrdeq	r8, [r1], -r6
    5f08:	andeq	r7, r1, ip, asr #15
    5f0c:	andeq	r8, r1, r6, asr #1
    5f10:	andeq	r7, r1, ip, lsl #21
    5f14:	muleq	r1, r0, r0
    5f18:	muleq	r1, r6, r9
    5f1c:	andeq	r8, r1, r2, rrx
    5f20:	andeq	r7, r1, r8, lsl #23
    5f24:	andeq	r8, r1, r0, asr r0
    5f28:	andeq	r7, r1, sl, asr ip
    5f2c:	andeq	r7, r1, r6, lsl r8
    5f30:	muleq	r1, r4, r7
    5f34:	andeq	r7, r1, r6, lsl #13
    5f38:	andeq	r7, r1, lr, lsr fp
    5f3c:	andeq	r7, r1, r6, asr r7
    5f40:	ldrdeq	r7, [r4], -r0
    5f44:	andeq	r7, r1, r4, lsl fp
    5f48:	ldrdeq	r7, [r1], -ip
    5f4c:	andeq	r7, r1, r0, asr #17
    5f50:	ldrdeq	r7, [r1], -ip
    5f54:	andeq	r7, r1, r6, lsr #30
    5f58:	andeq	r7, r1, ip, asr #16
    5f5c:	andeq	r7, r1, lr, lsl #30
    5f60:	strdeq	r7, [r1], -r4
    5f64:	ldrdcc	pc, [r0], -fp
    5f68:			; <UNDEFINED> instruction: 0xf00359d8
    5f6c:	blls	1c41b0 <mkdtemp@@Base+0x1a8b90>
    5f70:	ldmibpl	r8, {r0, r1, r3, r4, fp, sp, lr}^
    5f74:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    5f78:	tstcs	r1, r0, lsr r6
    5f7c:			; <UNDEFINED> instruction: 0xf85ef017
    5f80:	blls	2177a0 <mkdtemp@@Base+0x1fc180>
    5f84:	lfmle	f4, 2, [r8, #-716]	; 0xfffffd34
    5f88:	ldrdcc	pc, [r0], -fp
    5f8c:			; <UNDEFINED> instruction: 0xf85300b7
    5f90:	strtmi	r4, [r0], -r6, lsr #32
    5f94:			; <UNDEFINED> instruction: 0xf8eef7ff
    5f98:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5f9c:			; <UNDEFINED> instruction: 0x2120d1e2
    5fa0:			; <UNDEFINED> instruction: 0xf00a2001
    5fa4:	pkhtbmi	pc, r1, fp, asr #30	; <UNPREDICTABLE>
    5fa8:			; <UNDEFINED> instruction: 0xf8c94640
    5fac:			; <UNDEFINED> instruction: 0xf8db4008
    5fb0:			; <UNDEFINED> instruction: 0xf8411000
    5fb4:			; <UNDEFINED> instruction: 0xf00a5026
    5fb8:	blls	1c5e0c <mkdtemp@@Base+0x1aa7ec>
    5fbc:	andseq	pc, r0, r9, asr #17
    5fc0:			; <UNDEFINED> instruction: 0xf8516819
    5fc4:	stmdavc	r4, {r1, r2, r5}
    5fc8:	eorsle	r2, sp, r0, lsl #24
    5fcc:	andeq	pc, ip, r9, asr #17
    5fd0:	blls	11a70c <mkdtemp@@Base+0xff0ec>
    5fd4:			; <UNDEFINED> instruction: 0xf8df2101
    5fd8:			; <UNDEFINED> instruction: 0xf8c9243c
    5fdc:	blls	152034 <mkdtemp@@Base+0x136a14>
    5fe0:	andscc	pc, r8, r9, asr #17
    5fe4:			; <UNDEFINED> instruction: 0xf8c92300
    5fe8:			; <UNDEFINED> instruction: 0xf85a3000
    5fec:	tstls	r7, r2
    5ff0:	stmvs	r0, {r4, fp, sp, lr}
    5ff4:	andeq	pc, r4, r9, asr #17
    5ff8:	andls	pc, r0, r0, asr #17
    5ffc:	stmdavs	r0!, {r2, r4, fp, sp, lr}
    6000:	andls	pc, r8, r4, asr #17
    6004:			; <UNDEFINED> instruction: 0xf81af017
    6008:	str	r6, [fp, r0, lsr #32]!
    600c:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6010:	ldcne	8, cr15, [r8], {88}	; 0x58
    6014:	stmdavs	r0, {r2, r8, ip, pc}
    6018:	b	944014 <mkdtemp@@Base+0x9289f4>
    601c:	strmi	r9, [r2], -r4, lsl #18
    6020:	ldrbtmi	r4, [r8], #-2301	; 0xfffff703
    6024:			; <UNDEFINED> instruction: 0xf838f00a
    6028:	blt	fe10402c <mkdtemp@@Base+0xfe0e8a0c>
    602c:			; <UNDEFINED> instruction: 0xff48f00c
    6030:			; <UNDEFINED> instruction: 0xf01769f1
    6034:	andls	pc, r4, r3, lsl #16
    6038:			; <UNDEFINED> instruction: 0xf8dde6ea
    603c:	stcls	0, cr9, [r7, #-144]	; 0xffffff70
    6040:	stmdami	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    6044:	blt	1d84048 <mkdtemp@@Base+0x1d68a28>
    6048:			; <UNDEFINED> instruction: 0xf00a4640
    604c:			; <UNDEFINED> instruction: 0xf8c9ff49
    6050:	ldr	r0, [lr, ip]!
    6054:	stc2l	0, cr15, [r6, #-4]!
    6058:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
    605c:	orreq	pc, r8, r3, lsl #2
    6060:	stmiami	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    6064:			; <UNDEFINED> instruction: 0xf0094478
    6068:	stmibmi	lr!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    606c:	ldrbtmi	r4, [r9], #-2286	; 0xfffff712
    6070:	orrcc	r4, r8, r8, ror r4
    6074:	stc2l	0, cr15, [r4], #36	; 0x24
    6078:	ldc2l	0, cr15, [r4, #-4]
    607c:	ldrbtmi	r4, [fp], #-3051	; 0xfffff415
    6080:	teqeq	ip, r3, lsl #2	; <UNPREDICTABLE>
    6084:	stmiami	sl!, {r1, r9, sl, lr}^
    6088:			; <UNDEFINED> instruction: 0xf0094478
    608c:			; <UNDEFINED> instruction: 0xf001fcd9
    6090:	blmi	ffa455bc <mkdtemp@@Base+0xffa29f9c>
    6094:			; <UNDEFINED> instruction: 0xf103447b
    6098:			; <UNDEFINED> instruction: 0x4602015c
    609c:	ldrbtmi	r4, [r8], #-2278	; 0xfffff71a
    60a0:	stc2l	0, cr15, [lr], {9}
    60a4:	ldc2	0, cr15, [lr, #-4]!
    60a8:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
    60ac:			; <UNDEFINED> instruction: 0x01a4f103
    60b0:	stmiami	r3!, {r1, r9, sl, lr}^
    60b4:			; <UNDEFINED> instruction: 0xf0094478
    60b8:	str	pc, [ip, #-3967]	; 0xfffff081
    60bc:			; <UNDEFINED> instruction: 0x46356838
    60c0:	stc2l	0, cr15, [sl, #-8]
    60c4:			; <UNDEFINED> instruction: 0x46374bdf
    60c8:			; <UNDEFINED> instruction: 0xf103447b
    60cc:			; <UNDEFINED> instruction: 0x46020170
    60d0:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
    60d4:			; <UNDEFINED> instruction: 0xffe0f009
    60d8:	ldmibmi	ip, {r1, r4, r6, r7, sl, sp, lr, pc}^
    60dc:	ldrbtmi	r4, [r9], #-2268	; 0xfffff724
    60e0:	cmncc	r0, r8, ror r4
    60e4:	stc2	0, cr15, [ip], #36	; 0x24
    60e8:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    60ec:	bl	fedc40e8 <mkdtemp@@Base+0xfeda8ac8>
    60f0:	ldmmi	r9, {r3, r4, r6, r7, r8, fp, lr}^
    60f4:	ldrbtmi	r4, [r9], #-1583	; 0xfffff9d1
    60f8:	cmncc	r0, r8, ror r4
    60fc:			; <UNDEFINED> instruction: 0xffccf009
    6100:			; <UNDEFINED> instruction: 0xf8dfe4be
    6104:	ldrbtmi	ip, [ip], #856	; 0x358
    6108:	bllt	dc410c <mkdtemp@@Base+0xda8aec>
    610c:	stceq	8, cr15, [r8], {88}	; 0x58
    6110:	mrscs	r2, R10_usr
    6114:	blx	4c212a <mkdtemp@@Base+0x4a6b0a>
    6118:	lslslt	r4, r7, #12
    611c:			; <UNDEFINED> instruction: 0xf00268b0
    6120:	stmibmi	pc, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6124:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
    6128:	andcs	r4, r0, r2, lsl #12
    612c:	ldc2	0, cr15, [sl, #-40]	; 0xffffffd8
    6130:	ldmvs	r0!, {r0, r2, r9, sl, lr}
    6134:	bllt	204138 <mkdtemp@@Base+0x1e8b18>
    6138:	msrgt	CPSR_f, #14614528	; 0xdf0000
    613c:			; <UNDEFINED> instruction: 0xf7ff44fc
    6140:			; <UNDEFINED> instruction: 0xf04fbb1b
    6144:			; <UNDEFINED> instruction: 0xf7ff0c00
    6148:	stmibmi	r7, {r0, r1, r2, r4, r8, r9, fp, ip, sp, pc}^
    614c:	ldrbtmi	r4, [r9], #-2247	; 0xfffff739
    6150:	cmncc	r0, r8, ror r4
    6154:	ldc2l	0, cr15, [r4], #-36	; 0xffffffdc
    6158:	stc2l	0, cr15, [r4], #4
    615c:	ldrbtmi	r4, [fp], #-3012	; 0xfffff43c
    6160:	cmneq	r0, r3, lsl #2	; <UNPREDICTABLE>
    6164:	stmiami	r3, {r1, r9, sl, lr}^
    6168:			; <UNDEFINED> instruction: 0xf0094478
    616c:			; <UNDEFINED> instruction: 0xf001fc69
    6170:	blmi	ff0854dc <mkdtemp@@Base+0xff069ebc>
    6174:			; <UNDEFINED> instruction: 0xf103447b
    6178:			; <UNDEFINED> instruction: 0x46020170
    617c:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
    6180:	mrrc2	0, 0, pc, lr, cr9	; <UNPREDICTABLE>
    6184:	stc2l	0, cr15, [lr], {1}
    6188:	ldrbtmi	r4, [fp], #-3005	; 0xfffff443
    618c:	cmneq	r0, r3, lsl #2	; <UNPREDICTABLE>
    6190:	ldmmi	ip!, {r1, r9, sl, lr}
    6194:			; <UNDEFINED> instruction: 0xf0094478
    6198:	ldrbt	pc, [r1], #-3855	; 0xfffff0f1	; <UNPREDICTABLE>
    619c:			; <UNDEFINED> instruction: 0xf7ff4694
    61a0:			; <UNDEFINED> instruction: 0xf001baeb
    61a4:	blmi	fee454a8 <mkdtemp@@Base+0xfee29e88>
    61a8:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
    61ac:	bicseq	pc, r4, r3, lsl #2
    61b0:	ldmmi	r6!, {r1, r9, sl, lr}
    61b4:			; <UNDEFINED> instruction: 0xf0094478
    61b8:			; <UNDEFINED> instruction: 0xf7fffeff
    61bc:			; <UNDEFINED> instruction: 0xf001b9ba
    61c0:	blmi	fed0548c <mkdtemp@@Base+0xfece9e6c>
    61c4:			; <UNDEFINED> instruction: 0xf103447b
    61c8:			; <UNDEFINED> instruction: 0x460201d4
    61cc:	ldrbtmi	r4, [r8], #-2225	; 0xfffff74f
    61d0:	cdp2	0, 15, cr15, cr2, cr9, {0}
    61d4:	stmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61d8:	stc2	0, cr15, [r4], #4
    61dc:	ldrbtmi	r4, [fp], #-2990	; 0xfffff452
    61e0:	cmpeq	ip, r3, lsl #2	; <UNPREDICTABLE>
    61e4:	stmiami	sp!, {r1, r9, sl, lr}
    61e8:			; <UNDEFINED> instruction: 0xf0094478
    61ec:	stmibmi	ip!, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
    61f0:	ldrbtmi	r4, [r9], #-2220	; 0xfffff754
    61f4:	hvccc	50248	; 0xc448
    61f8:	stc2	0, cr15, [r2], #-36	; 0xffffffdc
    61fc:	stmiami	fp!, {r1, r3, r5, r7, r8, r9, fp, lr}
    6200:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    6204:			; <UNDEFINED> instruction: 0x01bcf103
    6208:	ldc2	0, cr15, [sl], {9}
    620c:	stc2	0, cr15, [sl], {1}
    6210:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    6214:			; <UNDEFINED> instruction: 0x01a4f103
    6218:	stmiami	r6!, {r1, r9, sl, lr}
    621c:			; <UNDEFINED> instruction: 0xf0094478
    6220:	ldrb	pc, [r8], #-3787	; 0xfffff135	; <UNPREDICTABLE>
    6224:	stccc	8, cr15, [ip], {88}	; 0x58
    6228:	streq	pc, [ip, -r8, lsr #3]
    622c:	biclt	r4, fp, r3, lsl #13
    6230:	stceq	8, cr15, [r8], {88}	; 0x58
    6234:	cdp2	0, 7, cr15, cr8, cr2, {0}
    6238:	stmdacs	r0, {r0, r1, r9, sl, lr}
    623c:	adcshi	pc, r4, r0
    6240:	ldmibmi	sp, {r0, r1, r3, r4, r5, fp, sp, lr}
    6244:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    6248:			; <UNDEFINED> instruction: 0xf7fd9305
    624c:	blls	180a1c <mkdtemp@@Base+0x1653fc>
    6250:			; <UNDEFINED> instruction: 0xf0402800
    6254:	ldmibmi	r9, {r1, r7, pc}
    6258:	ldrbtmi	r4, [r9], #-2201	; 0xfffff767
    625c:			; <UNDEFINED> instruction: 0x31a44478
    6260:			; <UNDEFINED> instruction: 0xff44f009
    6264:	stceq	8, cr15, [r8], {88}	; 0x58
    6268:	stc2	0, cr15, [ip], {6}
    626c:	cmple	r7, r0, lsl #16
    6270:	ldrbtmi	r4, [sp], #-3476	; 0xfffff26c
    6274:	tstlt	r3, fp, ror #19
    6278:			; <UNDEFINED> instruction: 0xf0002e00
    627c:			; <UNDEFINED> instruction: 0xf85880c3
    6280:			; <UNDEFINED> instruction: 0xf7fe0c08
    6284:			; <UNDEFINED> instruction: 0x4605ff77
    6288:	subsle	r2, r0, r0, lsl #16
    628c:			; <UNDEFINED> instruction: 0xf0026880
    6290:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    6294:	b	ff8c4290 <mkdtemp@@Base+0xff8a8c70>
    6298:			; <UNDEFINED> instruction: 0xf7fd69e8
    629c:			; <UNDEFINED> instruction: 0xf858eae0
    62a0:	andcs	r0, r0, #8, 24	; 0x800
    62a4:	adcvs	r2, r8, r2, lsl #2
    62a8:	ldccc	8, cr15, [r4], {88}	; 0x58
    62ac:	adflssz	f6, f4, #0.5
    62b0:			; <UNDEFINED> instruction: 0x61ae60eb
    62b4:	stccc	8, cr15, [ip], {88}	; 0x58
    62b8:			; <UNDEFINED> instruction: 0xf00361eb
    62bc:			; <UNDEFINED> instruction: 0x4606fa3f
    62c0:			; <UNDEFINED> instruction: 0xf858b370
    62c4:			; <UNDEFINED> instruction: 0xf0020c08
    62c8:			; <UNDEFINED> instruction: 0xf858fc6b
    62cc:			; <UNDEFINED> instruction: 0xf8583c0c
    62d0:			; <UNDEFINED> instruction: 0x46025c1c
    62d4:	ldceq	8, cr15, [r4], {88}	; 0x58
    62d8:	svcls	0x0004b1fb
    62dc:	andls	r4, r0, sl, ror r9
    62e0:	ldrbtmi	r4, [r9], #-2170	; 0xfffff786
    62e4:			; <UNDEFINED> instruction: 0x31a49303
    62e8:	ldrbtmi	r9, [r8], #-1281	; 0xfffffaff
    62ec:	smladxls	r2, r3, r6, r4
    62f0:	cdp2	0, 15, cr15, cr12, cr9, {0}
    62f4:	strcs	r4, [r1, #-1584]	; 0xfffff9d0
    62f8:	b	fec442f4 <mkdtemp@@Base+0xfec28cd4>
    62fc:	stmlt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6300:	ldc2	0, cr15, [r0], {1}
    6304:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
    6308:			; <UNDEFINED> instruction: 0x01a4f103
    630c:	ldmdami	r1!, {r1, r9, sl, lr}^
    6310:			; <UNDEFINED> instruction: 0xf0094478
    6314:			; <UNDEFINED> instruction: 0xf7fffe51
    6318:	blmi	1bf5298 <mkdtemp@@Base+0x1bd9c78>
    631c:			; <UNDEFINED> instruction: 0xe7dc447b
    6320:	stmdami	pc!, {r1, r2, r3, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    6324:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6328:			; <UNDEFINED> instruction: 0xf00931a4
    632c:	smlawbcs	r0, r9, fp, pc	; <UNPREDICTABLE>
    6330:			; <UNDEFINED> instruction: 0xf00a2001
    6334:	blmi	e05988 <mkdtemp@@Base+0xdea368>
    6338:	mrscs	r2, R9_usr
    633c:	strmi	r6, [r5], -r2
    6340:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6344:	ldmvs	r2, {r1, r3, r4, fp, sp, lr}
    6348:	andsvs	r6, r0, r2, asr #32
    634c:	adcsvs	r6, r8, pc, lsl r8
    6350:			; <UNDEFINED> instruction: 0xf0166838
    6354:	eorsvs	pc, r8, r3, ror lr	; <UNPREDICTABLE>
    6358:			; <UNDEFINED> instruction: 0xf50de7a1
    635c:	ldrmi	r5, [r8], -r2, lsl #3
    6360:	vst4.8	{d19,d21,d23,d25}, [pc], ip
    6364:	smlabbls	r5, r0, r2, r5
    6368:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    636c:	cmplt	r0, #81920	; 0x14000
    6370:	tstls	r5, r8, lsr r8
    6374:	b	1cc4370 <mkdtemp@@Base+0x1ca8d50>
    6378:	strmi	r9, [r8], -r5, lsl #18
    637c:	ldc2	0, cr15, [r0, #40]!	; 0x28
    6380:			; <UNDEFINED> instruction: 0x465a4b58
    6384:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6388:			; <UNDEFINED> instruction: 0xf0096038
    638c:	stmdacs	r1, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6390:	svcge	0x0068f43f
    6394:	ldmdavs	r9!, {r2, r4, r6, fp, lr}
    6398:			; <UNDEFINED> instruction: 0xf0094478
    639c:	ldmdavs	r8!, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    63a0:	b	174439c <mkdtemp@@Base+0x1728d7c>
    63a4:	ldmdalt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    63a8:	stceq	8, cr15, [r8], {88}	; 0x58
    63ac:			; <UNDEFINED> instruction: 0xf002461d
    63b0:			; <UNDEFINED> instruction: 0x4601fbd3
    63b4:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    63b8:	ldc2l	0, cr15, [lr, #36]!	; 0x24
    63bc:			; <UNDEFINED> instruction: 0xf7fd6838
    63c0:			; <UNDEFINED> instruction: 0xf7ffea4e
    63c4:			; <UNDEFINED> instruction: 0xf7fdb826
    63c8:	ldmdavs	r9!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    63cc:	stmdavs	r0, {r2, r8, ip, pc}
    63d0:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    63d4:	strmi	r9, [r2], -r4, lsl #18
    63d8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    63dc:	cdp2	0, 5, cr15, cr12, cr9, {0}
    63e0:			; <UNDEFINED> instruction: 0xf7fd6838
    63e4:			; <UNDEFINED> instruction: 0xf7ffea3c
    63e8:			; <UNDEFINED> instruction: 0xf001b814
    63ec:	blmi	1085260 <mkdtemp@@Base+0x1069c40>
    63f0:			; <UNDEFINED> instruction: 0xf103447b
    63f4:	strmi	r0, [r2], -r4, lsr #3
    63f8:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    63fc:	ldc2l	0, cr15, [ip, #36]	; 0x24
    6400:	bllt	1a84404 <mkdtemp@@Base+0x1a68de4>
    6404:	ldc2l	0, cr15, [ip, #-48]	; 0xffffffd0
    6408:			; <UNDEFINED> instruction: 0xf01669e9
    640c:			; <UNDEFINED> instruction: 0x4606fe17
    6410:	svclt	0x0000e735
    6414:	andeq	r0, r0, r8, asr #8
    6418:	andeq	r7, r1, r2, ror #16
    641c:	andeq	r7, r1, lr, lsr #25
    6420:	andeq	r7, r1, ip, ror #5
    6424:	muleq	r1, sl, ip
    6428:			; <UNDEFINED> instruction: 0x000172b4
    642c:	andeq	r7, r1, sl, lsl #25
    6430:	andeq	r7, r1, r8, asr #5
    6434:	andeq	r7, r1, r4, ror ip
    6438:			; <UNDEFINED> instruction: 0x000172b2
    643c:	andeq	r7, r1, lr, asr ip
    6440:	andeq	r7, r1, r4, lsr #10
    6444:	andeq	r7, r1, r0, asr #24
    6448:	andeq	r7, r1, lr, lsr r4
    644c:	andeq	r7, r1, sl, lsr #24
    6450:	andeq	r7, r1, r4, asr #4
    6454:	andeq	r7, r1, r2, lsl ip
    6458:	andeq	r7, r1, r0, asr r8
    645c:	muleq	r1, r6, r2
    6460:	andeq	r7, r1, r6, asr #8
    6464:	andeq	r7, r1, ip, lsr r2
    6468:			; <UNDEFINED> instruction: 0x00017bba
    646c:	andeq	r7, r1, r4, lsl #8
    6470:	andeq	r7, r1, sl, lsr #23
    6474:	andeq	r7, r1, r8, ror #3
    6478:	muleq	r1, r4, fp
    647c:	ldrdeq	r7, [r1], -r2
    6480:	andeq	r7, r1, lr, ror fp
    6484:	strdeq	r7, [r1], -ip
    6488:	andeq	r7, r1, lr, asr fp
    648c:	muleq	r1, ip, r1
    6490:	andeq	r7, r1, r4, asr #22
    6494:	andeq	r7, r1, r2, lsl #3
    6498:	andeq	r7, r1, sl, lsr #22
    649c:	andeq	r7, r1, r8, ror #2
    64a0:	andeq	r7, r1, r6, lsl fp
    64a4:	andeq	r7, r1, r0, lsr r1
    64a8:	andeq	r7, r1, r8, lsl #22
    64ac:	andeq	r7, r1, r2, asr #12
    64b0:	strdeq	r7, [r1], -r6
    64b4:	ldrdeq	r7, [r1], -ip
    64b8:	andeq	r7, r1, r2, ror #9
    64bc:	andeq	r7, r1, lr, lsr #21
    64c0:	ldrdeq	r7, [r1], -r8
    64c4:	andeq	r6, r4, lr, ror #27
    64c8:	andeq	r7, r1, r6, lsr #20
    64cc:	strdeq	r7, [r1], -r6
    64d0:	andeq	r7, r1, r2, lsl #20
    64d4:	muleq	r1, r4, r4
    64d8:	strheq	r7, [r1], -r4
    64dc:	andeq	r7, r1, r4, ror #19
    64e0:	muleq	r1, sl, r4
    64e4:	ldrdeq	r6, [r4], -ip
    64e8:	ldrdeq	r7, [r1], -ip
    64ec:	andeq	r7, r1, r6, lsr r3
    64f0:	andeq	r7, r1, r2, ror r3
    64f4:	andeq	r7, r1, r8, lsl r9
    64f8:	andeq	r6, r1, r6, asr pc
    64fc:	addlt	fp, r3, r0, lsl #10
    6500:			; <UNDEFINED> instruction: 0xf7fe9001
    6504:	stmdals	r1, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6508:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    650c:	blmi	a98db8 <mkdtemp@@Base+0xa7d798>
    6510:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6514:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    6518:	cfmadda32mi	mvax0, mvax4, mvfx8, mvfx4
    651c:	movwls	r6, #14363	; 0x381b
    6520:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6524:	cdp2	0, 10, cr15, cr2, cr1, {0}
    6528:	ldrbtmi	r4, [lr], #-2597	; 0xfffff5db
    652c:	ldrbtmi	r4, [pc], #-3877	; 6534 <PEM_write_bio_PrivateKey@plt+0x2428>
    6530:	blt	e061c <mkdtemp@@Base+0xc4ffc>
    6534:	movwls	r4, #9733	; 0x2605
    6538:	ldmpl	r6!, {r4, r5, r9, sl, lr}
    653c:	bge	8f154 <mkdtemp@@Base+0x73b34>
    6540:			; <UNDEFINED> instruction: 0xf00b4630
    6544:	stmdacs	r4, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    6548:	ldmdami	pc, {r1, r4, ip, lr, pc}	; <UNPREDICTABLE>
    654c:			; <UNDEFINED> instruction: 0xf0094478
    6550:			; <UNDEFINED> instruction: 0x4629fd33
    6554:			; <UNDEFINED> instruction: 0xf0014620
    6558:	bllt	2464e4 <mkdtemp@@Base+0x22aec4>
    655c:	blmi	598dd0 <mkdtemp@@Base+0x57d7b0>
    6560:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6564:	blls	e05d4 <mkdtemp@@Base+0xc4fb4>
    6568:	tstle	r7, sl, asr r0
    656c:	ldcllt	0, cr11, [r0, #20]!
    6570:			; <UNDEFINED> instruction: 0x46206839
    6574:			; <UNDEFINED> instruction: 0xf0019101
    6578:	andls	pc, r0, fp, lsl #30
    657c:			; <UNDEFINED> instruction: 0xf0014620
    6580:	ldmib	sp, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    6584:	strmi	r2, [r3], -r0, lsl #2
    6588:			; <UNDEFINED> instruction: 0xf00b4630
    658c:	strmi	pc, [r6], -sp, asr #17
    6590:			; <UNDEFINED> instruction: 0xf0014620
    6594:	addmi	pc, r6, #1712	; 0x6b0
    6598:			; <UNDEFINED> instruction: 0xe7dad1d7
    659c:	bl	fec44598 <mkdtemp@@Base+0xfec28f78>
    65a0:	blx	ff0425ac <mkdtemp@@Base+0xff026f8c>
    65a4:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    65a8:	stmdami	sl, {r1, r9, sl, lr}
    65ac:			; <UNDEFINED> instruction: 0xf0094478
    65b0:	svclt	0x0000fa47
    65b4:	andeq	r6, r4, r0, asr #12
    65b8:	andeq	r0, r0, ip, ror r4
    65bc:	andeq	r6, r4, r6, lsr #12
    65c0:	andeq	r0, r0, r8, ror #8
    65c4:	ldrdeq	r6, [r4], -lr
    65c8:	strdeq	r7, [r1], -ip
    65cc:	strdeq	r6, [r4], -r0
    65d0:	andeq	r7, r1, r2, ror sl
    65d4:	andeq	r6, r1, r4, lsr #27
    65d8:	blmi	1018edc <mkdtemp@@Base+0xffd8bc>
    65dc:	stmdbmi	r0, {r1, r3, r4, r5, r6, sl, lr}^
    65e0:	mvnsmi	lr, #737280	; 0xb4000
    65e4:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    65e8:	mcrge	8, 0, r5, cr1, cr3, {6}
    65ec:			; <UNDEFINED> instruction: 0x46074c3d
    65f0:			; <UNDEFINED> instruction: 0xf8cd681b
    65f4:			; <UNDEFINED> instruction: 0xf04f3404
    65f8:			; <UNDEFINED> instruction: 0xf8df0300
    65fc:	ldrbtmi	r8, [ip], #-236	; 0xffffff14
    6600:	ldrbtmi	r4, [r8], #1586	; 0x632
    6604:			; <UNDEFINED> instruction: 0xf8542304
    6608:			; <UNDEFINED> instruction: 0xf8d89001
    660c:	strbmi	r1, [r8], -r0
    6610:			; <UNDEFINED> instruction: 0xf88af00b
    6614:	teqle	fp, r4, lsl #16
    6618:	blt	b606f4 <mkdtemp@@Base+0xb450d4>
    661c:	svccs	0x0080f5b5
    6620:	ldrtmi	sp, [r8], -r8, asr #16
    6624:	stc2l	0, cr15, [r4, #-4]!
    6628:	eor	fp, r8, r5, asr #18
    662c:	ldrtmi	r4, [r1], -r2, lsr #12
    6630:			; <UNDEFINED> instruction: 0xf0074638
    6634:	bllt	fe4461f0 <mkdtemp@@Base+0xfe42abd0>
    6638:	eorle	r1, r0, sp, lsr #22
    663c:	svcvs	0x0080f5b5
    6640:			; <UNDEFINED> instruction: 0xf8d8462c
    6644:	ldrtmi	r1, [r2], -r0
    6648:			; <UNDEFINED> instruction: 0xf44fbf28
    664c:	strbmi	r6, [r8], -r0, lsl #9
    6650:			; <UNDEFINED> instruction: 0xf00b4623
    6654:	addmi	pc, r4, #6881280	; 0x690000
    6658:	stmdami	r4!, {r3, r5, r6, r7, ip, lr, pc}
    665c:			; <UNDEFINED> instruction: 0xf0094478
    6660:	andcs	pc, r0, fp, lsr #25
    6664:	blmi	758ef4 <mkdtemp@@Base+0x73d8d4>
    6668:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    666c:			; <UNDEFINED> instruction: 0xf8dd681a
    6670:	subsmi	r3, sl, r4, lsl #8
    6674:	vrhadd.s8	d13, d13, d19
    6678:	pop	{r2, r3, r8, sl, fp, lr}
    667c:			; <UNDEFINED> instruction: 0xf10d83f0
    6680:	ldrtmi	r0, [r8], -r3, lsl #8
    6684:			; <UNDEFINED> instruction: 0xf0074621
    6688:	ldmiblt	r0, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
    668c:	strb	r7, [r9, r0, lsr #16]!
    6690:	ldmdami	r8, {r0, r9, sl, lr}
    6694:			; <UNDEFINED> instruction: 0xf0094478
    6698:	andcs	pc, r0, pc, lsl #25
    669c:			; <UNDEFINED> instruction: 0xf001e7e2
    66a0:	blmi	584fac <mkdtemp@@Base+0x56998c>
    66a4:			; <UNDEFINED> instruction: 0xf103447b
    66a8:	strmi	r0, [r2], -ip, lsl #2
    66ac:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    66b0:			; <UNDEFINED> instruction: 0xf9c6f009
    66b4:			; <UNDEFINED> instruction: 0x46294812
    66b8:			; <UNDEFINED> instruction: 0xf0094478
    66bc:			; <UNDEFINED> instruction: 0xf7fdf9c1
    66c0:			; <UNDEFINED> instruction: 0xf001eb20
    66c4:	blmi	404f88 <mkdtemp@@Base+0x3e9968>
    66c8:			; <UNDEFINED> instruction: 0xf103447b
    66cc:	strmi	r0, [r2], -ip, lsl #2
    66d0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    66d4:			; <UNDEFINED> instruction: 0xf9b4f009
    66d8:	andeq	r6, r4, r4, ror r5
    66dc:	andeq	r0, r0, ip, ror r4
    66e0:	andeq	r0, r0, r4, ror #8
    66e4:	andeq	r6, r4, r2, asr r5
    66e8:	andeq	r6, r4, sl, lsl #20
    66ec:	andeq	r7, r1, r8, lsr r8
    66f0:	andeq	r6, r4, r8, ror #9
    66f4:	andeq	r7, r1, ip, asr #15
    66f8:	andeq	r7, r1, r4, ror r9
    66fc:	andeq	r6, r1, r2, lsr #25
    6700:	andeq	r7, r1, r4, asr #15
    6704:	andeq	r7, r1, r0, asr r9
    6708:	andeq	r6, r1, lr, ror ip
    670c:	mvnsmi	lr, #737280	; 0xb4000
    6710:	bmi	1858158 <mkdtemp@@Base+0x183cb38>
    6714:	blmi	1857f90 <mkdtemp@@Base+0x183c970>
    6718:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    671c:	stmib	sp, {sl, sp}^
    6720:	ldmpl	r3, {r8}^
    6724:	movwls	r6, #30747	; 0x781b
    6728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    672c:	stmib	sp, {r4, r8, r9, fp, ip, pc}^
    6730:	blcs	57744 <mkdtemp@@Base+0x3c124>
    6734:	cmnle	r1, r6, lsl #8
    6738:	andcs	r4, pc, r7, lsl #12
    673c:			; <UNDEFINED> instruction: 0xf002460e
    6740:	pkhtbmi	pc, r1, r3, asr #26	; <UNPREDICTABLE>
    6744:	rsbsle	r2, ip, r0, lsl #16
    6748:	strtmi	r6, [r8], -r4
    674c:	b	ffdc4748 <mkdtemp@@Base+0xffda9128>
    6750:	stmdbge	r3, {r0, r2, r9, fp, sp, pc}
    6754:			; <UNDEFINED> instruction: 0xf8c94648
    6758:			; <UNDEFINED> instruction: 0xf0025008
    675c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6760:			; <UNDEFINED> instruction: 0xf001d161
    6764:			; <UNDEFINED> instruction: 0x4604fb7b
    6768:			; <UNDEFINED> instruction: 0xf0002800
    676c:	smlabbcs	sp, r1, r0, r8
    6770:			; <UNDEFINED> instruction: 0xff9ef007
    6774:	cmnle	r0, r0, lsl #16
    6778:	strtmi	r9, [r0], -r5, lsl #20
    677c:			; <UNDEFINED> instruction: 0xf0089903
    6780:	stmdacs	r0, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    6784:	ldrtmi	sp, [sl], -r9, ror #2
    6788:			; <UNDEFINED> instruction: 0x46204631
    678c:			; <UNDEFINED> instruction: 0xf8a6f008
    6790:	cmnle	r2, r0, lsl #16
    6794:	strtmi	r4, [r0], -r1, lsl #12
    6798:			; <UNDEFINED> instruction: 0xff2ef007
    679c:	cmple	ip, r0, lsl #16
    67a0:			; <UNDEFINED> instruction: 0xf7ff4620
    67a4:			; <UNDEFINED> instruction: 0x4620feb3
    67a8:	stc2	0, cr15, [r2], #4
    67ac:			; <UNDEFINED> instruction: 0xf7ff4620
    67b0:	stmdacs	lr, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    67b4:	stmdals	r3, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    67b8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    67bc:	bge	1bac14 <mkdtemp@@Base+0x19f5f4>
    67c0:	strtmi	sl, [r0], -r4, lsl #18
    67c4:	stc2l	0, cr15, [r6, #-28]	; 0xffffffe4
    67c8:	cmple	sl, r0, lsl #16
    67cc:			; <UNDEFINED> instruction: 0xf7fd4628
    67d0:	bls	1c0950 <mkdtemp@@Base+0x1a5330>
    67d4:	addsmi	r9, r0, #4, 26	; 0x100
    67d8:			; <UNDEFINED> instruction: 0xf04fbf38
    67dc:	andsle	r3, r7, #267386880	; 0xff00000
    67e0:			; <UNDEFINED> instruction: 0xf7fd4628
    67e4:	stmdals	r3, {r2, r3, r4, r5, fp, sp, lr, pc}
    67e8:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67ec:			; <UNDEFINED> instruction: 0xf0024648
    67f0:	strtmi	pc, [r0], -sp, asr #24
    67f4:	blx	ff042802 <mkdtemp@@Base+0xff0271e2>
    67f8:	blmi	a190a4 <mkdtemp@@Base+0x9fda84>
    67fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6800:	blls	1e0870 <mkdtemp@@Base+0x1c5250>
    6804:	teqle	sl, sl, asr r0
    6808:	andlt	r4, r9, r0, lsr r6
    680c:	mvnshi	lr, #12386304	; 0xbd0000
    6810:	strtmi	r4, [r9], -r0, asr #12
    6814:			; <UNDEFINED> instruction: 0xf7fd4616
    6818:			; <UNDEFINED> instruction: 0xe7e1e93e
    681c:			; <UNDEFINED> instruction: 0xf04f4620
    6820:			; <UNDEFINED> instruction: 0x46a136ff
    6824:			; <UNDEFINED> instruction: 0xf001e7e0
    6828:	ldmdbmi	lr, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    682c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6830:	tstcc	r8, r9, ror r4
    6834:	ldmdami	ip, {r1, r9, sl, lr}
    6838:			; <UNDEFINED> instruction: 0xf0094478
    683c:	stmdals	r3, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6840:	ldmdbmi	sl, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6844:	ldmdami	sl, {r2, r9, sl, lr}
    6848:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    684c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6850:			; <UNDEFINED> instruction: 0xf0093118
    6854:	stmdals	r3, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6858:			; <UNDEFINED> instruction: 0xf001e7c6
    685c:	blmi	584df0 <mkdtemp@@Base+0x5697d0>
    6860:			; <UNDEFINED> instruction: 0xf103447b
    6864:			; <UNDEFINED> instruction: 0x46020118
    6868:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    686c:			; <UNDEFINED> instruction: 0xf8e8f009
    6870:	ldmdami	r3, {r1, r4, r8, fp, lr}
    6874:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6878:			; <UNDEFINED> instruction: 0xf0093118
    687c:			; <UNDEFINED> instruction: 0xf7fdf8e1
    6880:			; <UNDEFINED> instruction: 0xf001ea40
    6884:	blmi	404dc8 <mkdtemp@@Base+0x3e97a8>
    6888:			; <UNDEFINED> instruction: 0xf103447b
    688c:			; <UNDEFINED> instruction: 0x46020118
    6890:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    6894:			; <UNDEFINED> instruction: 0xf8d4f009
    6898:	andeq	r6, r4, r6, lsr r4
    689c:	andeq	r0, r0, ip, ror r4
    68a0:	andeq	r6, r4, r4, asr r3
    68a4:	andeq	r7, r1, r8, ror #15
    68a8:	muleq	r1, r4, r6
    68ac:	andeq	r7, r1, ip, asr #15
    68b0:	andeq	r7, r1, r6, ror #12
    68b4:			; <UNDEFINED> instruction: 0x000177b8
    68b8:	andeq	r6, r1, r6, ror #21
    68bc:	andeq	r7, r1, r4, lsr #15
    68c0:	andeq	r6, r1, lr, lsr #21
    68c4:	muleq	r1, r0, r7
    68c8:			; <UNDEFINED> instruction: 0x00016abe
    68cc:	mvnsmi	lr, #737280	; 0xb4000
    68d0:	bmi	1832afc <mkdtemp@@Base+0x18174dc>
    68d4:	blmi	18180f8 <mkdtemp@@Base+0x17fcad8>
    68d8:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    68dc:	ldrdls	pc, [r0], #-141	; 0xffffff73
    68e0:	ldmpl	r3, {r3, r7, r9, sl, lr}^
    68e4:	ldmdavs	fp, {r3, r6, r9, sl, lr}
    68e8:			; <UNDEFINED> instruction: 0xf04f9307
    68ec:	stmib	sp, {r8, r9}^
    68f0:	strls	r4, [r6], #-1027	; 0xfffffbfd
    68f4:	blx	fea42908 <mkdtemp@@Base+0xfea272e8>
    68f8:	blle	1dce118 <mkdtemp@@Base+0x1db2af8>
    68fc:			; <UNDEFINED> instruction: 0xf002200f
    6900:			; <UNDEFINED> instruction: 0x4605fc73
    6904:	rsbsle	r2, fp, r0, lsl #16
    6908:	andsls	pc, r4, r0, asr #17
    690c:	strbmi	r2, [r8], -r2, lsl #6
    6910:	eorvs	r6, fp, lr, lsr #2
    6914:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6918:	stmdbge	r3, {r0, r2, r9, fp, sp, pc}
    691c:			; <UNDEFINED> instruction: 0xf0024628
    6920:	stmdacs	r0, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    6924:			; <UNDEFINED> instruction: 0xf001d156
    6928:			; <UNDEFINED> instruction: 0x4606fa99
    692c:	rsbsle	r2, pc, r0, lsl #16
    6930:			; <UNDEFINED> instruction: 0xf007210d
    6934:			; <UNDEFINED> instruction: 0x4604febd
    6938:	cmnle	fp, r0, lsl #16
    693c:	ldrtmi	r9, [r0], -r5, lsl #20
    6940:			; <UNDEFINED> instruction: 0xf0079903
    6944:	strmi	pc, [r4], -fp, asr #31
    6948:	cmnle	r3, r0, lsl #16
    694c:	ldrtmi	r4, [r9], -r2, asr #12
    6950:			; <UNDEFINED> instruction: 0xf0074630
    6954:	strmi	pc, [r4], -r3, asr #31
    6958:	cmple	fp, r0, lsl #16
    695c:	ldrtmi	r4, [r0], -r1, lsl #12
    6960:	cdp2	0, 4, cr15, cr10, cr7, {0}
    6964:	andls	r4, r1, r4, lsl #12
    6968:	cmple	r3, r0, lsl #16
    696c:			; <UNDEFINED> instruction: 0xf7ff4630
    6970:	ldrtmi	pc, [r0], -sp, asr #27	; <UNPREDICTABLE>
    6974:	blx	fef42982 <mkdtemp@@Base+0xfef27362>
    6978:			; <UNDEFINED> instruction: 0xf7ff4630
    697c:	stmdacs	lr, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    6980:	stmdals	r3, {r2, r4, ip, lr, pc}
    6984:	svc	0x006af7fc
    6988:			; <UNDEFINED> instruction: 0xf0024628
    698c:			; <UNDEFINED> instruction: 0x4630fb7f
    6990:	blx	ffcc299c <mkdtemp@@Base+0xffca737c>
    6994:	blmi	c19260 <mkdtemp@@Base+0xbfdc40>
    6998:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    699c:	blls	1e0a0c <mkdtemp@@Base+0x1c53ec>
    69a0:	qdaddle	r4, sl, r3
    69a4:	andlt	r4, r9, r0, lsr #12
    69a8:	mvnshi	lr, #12386304	; 0xbd0000
    69ac:	stmdbge	r4, {r1, r2, r9, fp, sp, pc}
    69b0:			; <UNDEFINED> instruction: 0xf0074630
    69b4:	andls	pc, r1, pc, asr #24
    69b8:	cmple	r0, r0, lsl #16
    69bc:	stmdbge	r2, {r2, r8, r9, fp, ip, pc}
    69c0:	andcs	r9, r0, r6, lsl #20
    69c4:			; <UNDEFINED> instruction: 0xf7fc9302
    69c8:			; <UNDEFINED> instruction: 0x4604ed72
    69cc:			; <UNDEFINED> instruction: 0xf7fc9804
    69d0:	ldrb	lr, [r6, r6, asr #30]
    69d4:			; <UNDEFINED> instruction: 0xf8a6f001
    69d8:	strtmi	r4, [r6], -r1, lsr #18
    69dc:			; <UNDEFINED> instruction: 0x31244479
    69e0:	stmdami	r0!, {r1, r9, sl, lr}
    69e4:			; <UNDEFINED> instruction: 0xf0094478
    69e8:	strb	pc, [sl, r7, ror #21]	; <UNPREDICTABLE>
    69ec:			; <UNDEFINED> instruction: 0x4626491e
    69f0:			; <UNDEFINED> instruction: 0x4625481e
    69f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    69f8:			; <UNDEFINED> instruction: 0xf0093124
    69fc:			; <UNDEFINED> instruction: 0xe7c0fadd
    6a00:			; <UNDEFINED> instruction: 0x4604491b
    6a04:			; <UNDEFINED> instruction: 0x462e481b
    6a08:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6a0c:			; <UNDEFINED> instruction: 0xf0093124
    6a10:	sbfx	pc, r3, #21, #23
    6a14:			; <UNDEFINED> instruction: 0xf0014620
    6a18:	ldmdbmi	r7, {r0, r2, r7, fp, ip, sp, lr, pc}
    6a1c:			; <UNDEFINED> instruction: 0x31244479
    6a20:	andls	r4, r1, r2, lsl #12
    6a24:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    6a28:			; <UNDEFINED> instruction: 0xf80af009
    6a2c:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a30:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    6a34:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6a38:			; <UNDEFINED> instruction: 0xf0093124
    6a3c:			; <UNDEFINED> instruction: 0xf001f801
    6a40:	ldmdbmi	r1, {r0, r4, r5, r6, fp, ip, sp, lr, pc}
    6a44:			; <UNDEFINED> instruction: 0x31244479
    6a48:	andls	r4, r1, r2, lsl #12
    6a4c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    6a50:			; <UNDEFINED> instruction: 0xfff6f008
    6a54:	andeq	r6, r4, r6, ror r2
    6a58:	andeq	r0, r0, ip, ror r4
    6a5c:			; <UNDEFINED> instruction: 0x000461b8
    6a60:	andeq	r7, r1, ip, lsr r6
    6a64:	andeq	r7, r1, r8, ror #9
    6a68:	andeq	r7, r1, r4, lsr #12
    6a6c:	andeq	r7, r1, lr, ror #9
    6a70:	andeq	r7, r1, r0, lsl r6
    6a74:	andeq	r7, r1, sl, lsr #9
    6a78:	strdeq	r7, [r1], -ip
    6a7c:	andeq	r6, r1, sl, lsr #18
    6a80:	andeq	r7, r1, r4, ror #11
    6a84:	andeq	r6, r1, lr, ror #17
    6a88:	ldrdeq	r7, [r1], -r4
    6a8c:	andeq	r6, r1, r2, lsl #18
    6a90:	ldrbmi	r2, [r0, -r0]!
    6a94:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    6a98:	stmdacs	r0, {r3, r4, fp, sp, lr}
    6a9c:	ldrbmi	sp, [r0, -r0, lsl #20]!
    6aa0:	ldmlt	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6aa4:	andeq	r6, r4, r6, ror r5
    6aa8:	svcmi	0x00f0e92d
    6aac:	stclmi	6, cr4, [sp], #92	; 0x5c
    6ab0:	bmi	ffb58330 <mkdtemp@@Base+0xffb3cd10>
    6ab4:	ldrbtmi	r4, [ip], #-1665	; 0xfffff97f
    6ab8:	ldrbtmi	r4, [sl], #-3052	; 0xfffff414
    6abc:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, sl, fp, lr}
    6ac0:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    6ac4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    6ac8:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    6acc:			; <UNDEFINED> instruction: 0xf04f930b
    6ad0:	blle	f076d8 <mkdtemp@@Base+0xeec0b8>
    6ad4:			; <UNDEFINED> instruction: 0xf9c2f001
    6ad8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6adc:			; <UNDEFINED> instruction: 0x81a7f000
    6ae0:			; <UNDEFINED> instruction: 0xf0072114
    6ae4:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6ae8:	orrshi	pc, r6, r0, asr #32
    6aec:	strtmi	r4, [r8], -r9, asr #12
    6af0:			; <UNDEFINED> instruction: 0xff36f007
    6af4:			; <UNDEFINED> instruction: 0xf0402800
    6af8:	strbmi	r8, [r1], -pc, lsl #3
    6afc:			; <UNDEFINED> instruction: 0xf0074628
    6b00:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6b04:	orrhi	pc, r8, r0, asr #32
    6b08:			; <UNDEFINED> instruction: 0xf7ff4628
    6b0c:			; <UNDEFINED> instruction: 0x4628fcff
    6b10:	blx	ffbc2b1c <mkdtemp@@Base+0xffba74fc>
    6b14:			; <UNDEFINED> instruction: 0xf7ff4628
    6b18:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    6b1c:	sbchi	pc, fp, r0
    6b20:			; <UNDEFINED> instruction: 0xf000281e
    6b24:			; <UNDEFINED> instruction: 0xf04f812e
    6b28:	movwls	r3, #33791	; 0x83ff
    6b2c:			; <UNDEFINED> instruction: 0xf0014628
    6b30:			; <UNDEFINED> instruction: 0x9c08fa23
    6b34:	blmi	ff359678 <mkdtemp@@Base+0xff33e058>
    6b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b3c:	blls	2e0bac <mkdtemp@@Base+0x2c558c>
    6b40:			; <UNDEFINED> instruction: 0xf040405a
    6b44:	strtmi	r8, [r0], -r2, lsl #3
    6b48:	pop	{r0, r2, r3, ip, sp, pc}
    6b4c:			; <UNDEFINED> instruction: 0xf0088ff0
    6b50:	stmdacs	r4, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6b54:			; <UNDEFINED> instruction: 0xf04fbfd8
    6b58:	vstrle	s0, [r2, #-0]
    6b5c:	tstge	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    6b60:	cfstrdmi	mvd4, [r6], {250}	; 0xfa
    6b64:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
    6b68:	rsble	r2, lr, r0, lsl #18
    6b6c:	andcs	r2, r0, #1073741824	; 0x40000000
    6b70:	strmi	sl, [r8], -r9, lsl #22
    6b74:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    6b78:	strmi	r1, [r4], -r2, asr #24
    6b7c:	msrhi	CPSR_f, r0
    6b80:	ldmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b84:	strmi	r1, [r4], -r3, asr #24
    6b88:	teqhi	r4, r0	; <UNPREDICTABLE>
    6b8c:	stmiblt	r4!, {r1, r3, fp, ip, pc}^
    6b90:			; <UNDEFINED> instruction: 0xf7fd4621
    6b94:	andcc	lr, r1, r2, lsr r9
    6b98:	stmdals	sl, {r0, r2, ip, lr, pc}
    6b9c:			; <UNDEFINED> instruction: 0xf7fd2101
    6ba0:	andcc	lr, r1, ip, lsr #18
    6ba4:	blmi	fedbb00c <mkdtemp@@Base+0xfed9f9ec>
    6ba8:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6bac:	b	1fc4ba8 <mkdtemp@@Base+0x1fa9588>
    6bb0:			; <UNDEFINED> instruction: 0xf7fc6800
    6bb4:	bmi	fed01d1c <mkdtemp@@Base+0xfece66fc>
    6bb8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6bbc:	strtmi	r4, [r0], -r3, lsl #12
    6bc0:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bc4:			; <UNDEFINED> instruction: 0xf7fc2001
    6bc8:			; <UNDEFINED> instruction: 0xf7fdee1c
    6bcc:	blmi	febc0c7c <mkdtemp@@Base+0xfeba565c>
    6bd0:	ldrbtmi	r9, [fp], #-2569	; 0xfffff5f7
    6bd4:			; <UNDEFINED> instruction: 0xe77d601a
    6bd8:			; <UNDEFINED> instruction: 0xf7fd9809
    6bdc:	stmdals	sl, {r1, r5, fp, sp, lr, pc}
    6be0:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6be4:	ldrbtmi	r4, [r8], #-2217	; 0xfffff757
    6be8:	stc	7, cr15, [r4, #-1008]	; 0xfffffc10
    6bec:	stmdacs	r0, {r2, r9, sl, lr}
    6bf0:	sbcshi	pc, r2, r0
    6bf4:	blcs	24c08 <mkdtemp@@Base+0x95e8>
    6bf8:	sbchi	pc, fp, r0
    6bfc:			; <UNDEFINED> instruction: 0xf1ba4653
    6c00:			; <UNDEFINED> instruction: 0xf0000f00
    6c04:	stmibmi	r2!, {r2, r3, r6, r7, pc}
    6c08:	stmiami	r2!, {r1, r5, r9, sl, lr}
    6c0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6c10:			; <UNDEFINED> instruction: 0xf0093150
    6c14:	ldrbmi	pc, [r2], -fp, ror #20	; <UNPREDICTABLE>
    6c18:	movwcs	r4, #1569	; 0x621
    6c1c:			; <UNDEFINED> instruction: 0xf7fc4620
    6c20:	blmi	fe602328 <mkdtemp@@Base+0xfe5e6d08>
    6c24:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6c28:	b	1044c24 <mkdtemp@@Base+0x1029604>
    6c2c:			; <UNDEFINED> instruction: 0xf7fc6800
    6c30:			; <UNDEFINED> instruction: 0x4623ec1a
    6c34:	strmi	r2, [r2], -r1, lsl #2
    6c38:	bmi	fe5eb440 <mkdtemp@@Base+0xfe5cfe20>
    6c3c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    6c40:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c44:			; <UNDEFINED> instruction: 0xf7fc2001
    6c48:			; <UNDEFINED> instruction: 0xf8d4eddc
    6c4c:	tstls	r8, r4
    6c50:	svceq	0x0000f1bb
    6c54:			; <UNDEFINED> instruction: 0xf7fcd18a
    6c58:			; <UNDEFINED> instruction: 0xf7fcef24
    6c5c:	rsbvs	lr, r0, ip, ror #29
    6c60:			; <UNDEFINED> instruction: 0xf0002800
    6c64:	stmdbge	r8, {r6, r7, pc}
    6c68:			; <UNDEFINED> instruction: 0x465a465b
    6c6c:	stcl	7, cr15, [lr], #-1008	; 0xfffffc10
    6c70:	stmdbls	r8, {r1, r3, r7, r8, r9, fp, lr}
    6c74:	ldrbtmi	r4, [fp], #-1626	; 0xfffff9a6
    6c78:			; <UNDEFINED> instruction: 0xf7fc6860
    6c7c:			; <UNDEFINED> instruction: 0xf7fcee6a
    6c80:			; <UNDEFINED> instruction: 0xf7fcefbc
    6c84:	eorvs	lr, r0, lr, lsr #26
    6c88:			; <UNDEFINED> instruction: 0xf0002800
    6c8c:	stmibmi	r4, {r0, r1, r2, r4, r6, r7, pc}
    6c90:			; <UNDEFINED> instruction: 0xf7fc4479
    6c94:	teqlt	r8, r6, lsr #29
    6c98:	stmdavs	r0!, {r1, r7, r8, fp, lr}
    6c9c:			; <UNDEFINED> instruction: 0xf7fc4479
    6ca0:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    6ca4:	svcge	0x0062f47f
    6ca8:	stmmi	r0, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}
    6cac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6cb0:			; <UNDEFINED> instruction: 0xf0083134
    6cb4:	stmdbge	r8, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6cb8:			; <UNDEFINED> instruction: 0xf0074628
    6cbc:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    6cc0:	sbchi	pc, r5, r0, asr #32
    6cc4:	tstcs	r4, r8, lsl #16
    6cc8:			; <UNDEFINED> instruction: 0xf8c8f00a
    6ccc:			; <UNDEFINED> instruction: 0xb1266038
    6cd0:	tstcs	r4, r8, lsl #16
    6cd4:			; <UNDEFINED> instruction: 0xf8c2f00a
    6cd8:	blls	21eda0 <mkdtemp@@Base+0x203780>
    6cdc:			; <UNDEFINED> instruction: 0xf43f2b00
    6ce0:			; <UNDEFINED> instruction: 0xf8dfaf25
    6ce4:			; <UNDEFINED> instruction: 0xf10db1cc
    6ce8:	blmi	1c89560 <mkdtemp@@Base+0x1c6df40>
    6cec:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    6cf0:			; <UNDEFINED> instruction: 0xf10d44fb
    6cf4:	ldrbtmi	r0, [fp], #-2072	; 0xfffff7e8
    6cf8:	movwls	r2, #13312	; 0x3400
    6cfc:	bcs	bed68 <mkdtemp@@Base+0xa3748>
    6d00:	addhi	pc, r3, r0, asr #32
    6d04:			; <UNDEFINED> instruction: 0xf8db6958
    6d08:			; <UNDEFINED> instruction: 0xf7fc1004
    6d0c:	bls	1425b4 <mkdtemp@@Base+0x126f94>
    6d10:			; <UNDEFINED> instruction: 0xf843683b
    6d14:	cdpcs	0, 0, cr2, cr0, cr4, {1}
    6d18:	bls	1baddc <mkdtemp@@Base+0x19f7bc>
    6d1c:			; <UNDEFINED> instruction: 0xf8436833
    6d20:	stmdals	r5, {r2, r5, sp}
    6d24:			; <UNDEFINED> instruction: 0xf7fc3401
    6d28:	blls	242398 <mkdtemp@@Base+0x226d78>
    6d2c:			; <UNDEFINED> instruction: 0xf67f42a3
    6d30:			; <UNDEFINED> instruction: 0x4652aefd
    6d34:	strtmi	r4, [r8], -r9, asr #12
    6d38:	blx	fe342d5c <mkdtemp@@Base+0xfe32773c>
    6d3c:	teqle	r1, r0, lsl #16
    6d40:	strbmi	r4, [r1], -r2, lsl #12
    6d44:			; <UNDEFINED> instruction: 0xf0074628
    6d48:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    6d4c:	stmdbls	r7, {r1, r3, r5, r8, ip, lr, pc}
    6d50:	stmdals	r5, {r2, r9, fp, sp, pc}
    6d54:	stc2	0, cr15, [r8], #16
    6d58:			; <UNDEFINED> instruction: 0xd12e2800
    6d5c:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
    6d60:	bicle	r2, ip, r0, lsl #20
    6d64:	blls	e0fcc <mkdtemp@@Base+0xc59ac>
    6d68:			; <UNDEFINED> instruction: 0xf7fc6819
    6d6c:	bls	14239c <mkdtemp@@Base+0x126d7c>
    6d70:			; <UNDEFINED> instruction: 0xf843683b
    6d74:	cdpcs	0, 0, cr2, cr0, cr4, {1}
    6d78:	stmdals	r6, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    6d7c:	stcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    6d80:	stmdbge	r8, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6d84:			; <UNDEFINED> instruction: 0xf0074628
    6d88:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    6d8c:	mcrge	4, 6, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    6d90:	mcrrmi	6, 12, lr, r9, cr9
    6d94:			; <UNDEFINED> instruction: 0xe731447c
    6d98:	ldrbtmi	r4, [ip], #-3144	; 0xfffff3b8
    6d9c:	blmi	1240a5c <mkdtemp@@Base+0x122543c>
    6da0:			; <UNDEFINED> instruction: 0xe730447b
    6da4:	cdp2	0, 11, cr15, cr14, cr0, {0}
    6da8:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    6dac:	msreq	SPSR_s, r3, lsl #2
    6db0:	stmdami	r5, {r1, r9, sl, lr}^
    6db4:			; <UNDEFINED> instruction: 0xf0084478
    6db8:			; <UNDEFINED> instruction: 0xf000fe43
    6dbc:	blmi	1106890 <mkdtemp@@Base+0x10eb270>
    6dc0:			; <UNDEFINED> instruction: 0xf103447b
    6dc4:	strmi	r0, [r2], -r4, ror #2
    6dc8:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    6dcc:	cdp2	0, 3, cr15, cr8, cr8, {0}
    6dd0:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6dd4:			; <UNDEFINED> instruction: 0xf7fc6800
    6dd8:	strmi	lr, [r1], -r6, asr #22
    6ddc:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    6de0:			; <UNDEFINED> instruction: 0xf8eaf009
    6de4:	ldmdami	ip!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
    6de8:	ldrbtcc	pc, [pc], #79	; 6df0 <PEM_write_bio_PrivateKey@plt+0x2ce4>	; <UNPREDICTABLE>
    6dec:			; <UNDEFINED> instruction: 0xf0094478
    6df0:	ldr	pc, [pc], r3, ror #17
    6df4:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6df8:			; <UNDEFINED> instruction: 0xf7fc6800
    6dfc:			; <UNDEFINED> instruction: 0x4601eb34
    6e00:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    6e04:			; <UNDEFINED> instruction: 0xf8d8f009
    6e08:	ldmdbmi	r5!, {r2, r4, r7, r9, sl, sp, lr, pc}
    6e0c:	ldrbtmi	r4, [r9], #-2101	; 0xfffff7cb
    6e10:	cmncc	r8, r8, ror r4
    6e14:	cdp2	0, 1, cr15, cr4, cr8, {0}
    6e18:	cdp2	0, 8, cr15, cr4, cr0, {0}
    6e1c:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    6e20:	msreq	SPSR_s, r3, lsl #2
    6e24:	ldmdami	r1!, {r1, r9, sl, lr}
    6e28:			; <UNDEFINED> instruction: 0xf0084478
    6e2c:	ldmdbmi	r0!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
    6e30:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
    6e34:	smccc	17480	; 0x4448
    6e38:	cdp2	0, 0, cr15, cr2, cr8, {0}
    6e3c:	stmdami	pc!, {r1, r2, r3, r5, r8, fp, lr}	; <UNPREDICTABLE>
    6e40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6e44:			; <UNDEFINED> instruction: 0xf0083134
    6e48:			; <UNDEFINED> instruction: 0xf7fcfdfb
    6e4c:			; <UNDEFINED> instruction: 0xf000ef5a
    6e50:	blmi	b067fc <mkdtemp@@Base+0xaeb1dc>
    6e54:			; <UNDEFINED> instruction: 0xf103447b
    6e58:	strmi	r0, [r2], -r4, ror #2
    6e5c:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    6e60:	stc2l	0, cr15, [lr, #32]!
    6e64:	andeq	r6, r4, r6, asr r5
    6e68:	muleq	r4, r6, r0
    6e6c:	andeq	r0, r0, ip, ror r4
    6e70:	andeq	r6, r4, ip, lsl #1
    6e74:	andeq	r6, r4, r8, lsl r0
    6e78:	andeq	r7, r1, r0, lsr #7
    6e7c:	andeq	r6, r4, r0, lsr #10
    6e80:	muleq	r0, r4, r4
    6e84:	strdeq	r7, [r1], -r2
    6e88:	andeq	r6, r4, sl, lsr r4
    6e8c:	ldrdeq	r7, [r1], -r2
    6e90:	andeq	r7, r1, ip, lsl #8
    6e94:			; <UNDEFINED> instruction: 0x000173be
    6e98:	andeq	r7, r1, r2, lsr #7
    6e9c:			; <UNDEFINED> instruction: 0xfffffc53
    6ea0:			; <UNDEFINED> instruction: 0x000172b4
    6ea4:			; <UNDEFINED> instruction: 0xfffffa6d
    6ea8:	andeq	r7, r1, ip, ror #6
    6eac:	andeq	r7, r1, sl, lsr #5
    6eb0:	muleq	r4, r4, r3
    6eb4:	andeq	r6, r4, lr, lsl #7
    6eb8:	andeq	r7, r1, r4, ror r1
    6ebc:	andeq	r7, r1, lr, ror #2
    6ec0:			; <UNDEFINED> instruction: 0x000188b8
    6ec4:	andeq	r7, r1, lr, ror #4
    6ec8:	muleq	r1, ip, r5
    6ecc:	andeq	r7, r1, r8, asr r2
    6ed0:	andeq	r7, r1, r6, lsr #4
    6ed4:			; <UNDEFINED> instruction: 0x000171be
    6ed8:	andeq	r7, r1, ip, lsl #3
    6edc:	andeq	r8, r1, lr, ror #9
    6ee0:	andeq	r7, r1, sl, lsl #4
    6ee4:	strdeq	r7, [r1], -r0
    6ee8:	strdeq	r7, [r1], -sl
    6eec:	andeq	r6, r1, r8, lsr #10
    6ef0:	andeq	r7, r1, r6, ror #3
    6ef4:	strdeq	r6, [r1], -r0
    6ef8:	ldrdeq	r7, [r1], -r8
    6efc:	andeq	r7, r1, sl, ror #1
    6f00:	andeq	r7, r1, r4, asr #3
    6f04:	strdeq	r6, [r1], -r2
    6f08:			; <UNDEFINED> instruction: 0x4605b538
    6f0c:			; <UNDEFINED> instruction: 0xffa6f000
    6f10:	tstcs	r5, r0, ror r3
    6f14:			; <UNDEFINED> instruction: 0xf0074604
    6f18:	ldmiblt	r0!, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    6f1c:	strtmi	r4, [r0], -r9, lsr #12
    6f20:	ldc2	0, cr15, [lr, #-28]	; 0xffffffe4
    6f24:	ldmdbmi	r6, {r3, r6, r7, r8, fp, ip, sp, pc}
    6f28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6f2c:	ldc2	0, cr15, [r8, #-28]	; 0xffffffe4
    6f30:			; <UNDEFINED> instruction: 0x4620b998
    6f34:	blx	ffac4f38 <mkdtemp@@Base+0xffaa9918>
    6f38:			; <UNDEFINED> instruction: 0xf0014620
    6f3c:			; <UNDEFINED> instruction: 0x4620f8d9
    6f40:	blx	12c4f46 <mkdtemp@@Base+0x12a9926>
    6f44:	strtmi	r4, [r0], -r3, lsl #12
    6f48:			; <UNDEFINED> instruction: 0xf001461c
    6f4c:	svcne	0x00a0f815
    6f50:	andcs	fp, r1, r8, lsl pc
    6f54:			; <UNDEFINED> instruction: 0xf8a4f016
    6f58:			; <UNDEFINED> instruction: 0xf000bd38
    6f5c:	blmi	2866f0 <mkdtemp@@Base+0x26b0d0>
    6f60:			; <UNDEFINED> instruction: 0xf103447b
    6f64:	strmi	r0, [r2], -r4, lsl #3
    6f68:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    6f6c:	stc2l	0, cr15, [r8, #-32]!	; 0xffffffe0
    6f70:	stmdami	r7, {r1, r2, r8, fp, lr}
    6f74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6f78:			; <UNDEFINED> instruction: 0xf0083184
    6f7c:	svclt	0x0000fd61
    6f80:	andeq	r8, r1, lr, lsr #14
    6f84:	strheq	r7, [r1], -r8
    6f88:	andeq	r6, r1, r6, ror #7
    6f8c:	andeq	r7, r1, r4, lsr #1
    6f90:	andeq	r6, r1, lr, lsr #7
    6f94:	svcmi	0x00f0e92d
    6f98:			; <UNDEFINED> instruction: 0xf8df460d
    6f9c:			; <UNDEFINED> instruction: 0x46801438
    6fa0:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fa4:	ldrbtmi	fp, [r9], #-141	; 0xffffff73
    6fa8:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fac:	stmiapl	fp, {r0, r1, r2, r4, r9, sl, lr}^
    6fb0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6fb4:			; <UNDEFINED> instruction: 0xf04f930b
    6fb8:	movwcs	r0, #768	; 0x300
    6fbc:			; <UNDEFINED> instruction: 0xf7fc602b
    6fc0:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    6fc4:	sbcshi	pc, pc, r0
    6fc8:	strmi	r7, [r1], r3, lsl #16
    6fcc:			; <UNDEFINED> instruction: 0xf0002b00
    6fd0:	smlabbcs	r1, r8, r0, r8
    6fd4:			; <UNDEFINED> instruction: 0xf7fc4648
    6fd8:	strmi	lr, [r4], -r6, ror #24
    6fdc:			; <UNDEFINED> instruction: 0xf0402800
    6fe0:	tstcs	r1, r2, lsr r1
    6fe4:	strmi	sl, [r8], -r9, lsl #22
    6fe8:			; <UNDEFINED> instruction: 0xf7fc4622
    6fec:	strdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    6ff0:	teqhi	ip, r0	; <UNPREDICTABLE>
    6ff4:	andscs	r4, r1, r1, lsr #12
    6ff8:	blx	1c43034 <mkdtemp@@Base+0x1c27a14>
    6ffc:			; <UNDEFINED> instruction: 0xf7fc4606
    7000:	mcrrne	15, 5, lr, r1, cr14
    7004:			; <UNDEFINED> instruction: 0xf0004604
    7008:	stmdals	sl, {r0, r3, r6, r8, pc}
    700c:			; <UNDEFINED> instruction: 0x4621bb9c
    7010:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    7014:			; <UNDEFINED> instruction: 0xf0003001
    7018:	stmdals	sl, {r1, r3, r4, r5, r7, pc}
    701c:			; <UNDEFINED> instruction: 0xf7fc2101
    7020:	andcc	lr, r1, ip, ror #29
    7024:	adcshi	pc, r3, r0
    7028:			; <UNDEFINED> instruction: 0xf7fc9809
    702c:	stclmi	13, cr14, [ip, #1000]!	; 0x3e8
    7030:			; <UNDEFINED> instruction: 0xf7fc980a
    7034:	strdcs	lr, [r3], -r6
    7038:	stc2l	0, cr15, [r4], #-72	; 0xffffffb8
    703c:	blmi	ffa58238 <mkdtemp@@Base+0xffa3cc18>
    7040:	stmiami	r9!, {r1, r3, r6, r9, sl, lr}^
    7044:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    7048:			; <UNDEFINED> instruction: 0xf0094478
    704c:	strtmi	pc, [r3], -pc, asr #16
    7050:	strbmi	r4, [r9], -r2, lsr #12
    7054:			; <UNDEFINED> instruction: 0xf7fc4648
    7058:			; <UNDEFINED> instruction: 0xf7fdeba4
    705c:	stmdavs	r0, {r3, r5, fp, sp, lr, pc}
    7060:	b	45058 <mkdtemp@@Base+0x29a38>
    7064:	strmi	r4, [r2], -r9, lsr #12
    7068:	ldrbtmi	r4, [r8], #-2272	; 0xfffff720
    706c:			; <UNDEFINED> instruction: 0xffa4f008
    7070:			; <UNDEFINED> instruction: 0xf7fc2001
    7074:			; <UNDEFINED> instruction: 0xf7fcebc6
    7078:	ldmibmi	sp, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    707c:			; <UNDEFINED> instruction: 0x462248dd
    7080:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7084:			; <UNDEFINED> instruction: 0xf886f009
    7088:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    708c:	cdp2	0, 14, cr15, cr6, cr0, {0}
    7090:	cmplt	r0, #135266304	; 0x8100000
    7094:	cdp2	0, 14, cr15, cr2, cr0, {0}
    7098:	teqlt	r0, #1
    709c:	stc2l	0, cr15, [ip], #32
    70a0:			; <UNDEFINED> instruction: 0x46034639
    70a4:	movwls	r4, #9800	; 0x2648
    70a8:	blx	fe9c30cc <mkdtemp@@Base+0xfe9a7aac>
    70ac:	stmdblt	r0!, {r1, r7, r9, sl, lr}^
    70b0:	cdp2	0, 3, cr15, cr2, cr8, {0}
    70b4:	stmdbcc	r0, {r0, r9, sl, lr}
    70b8:	svclt	0x00184648
    70bc:			; <UNDEFINED> instruction: 0xf0072101
    70c0:			; <UNDEFINED> instruction: 0x4682faf7
    70c4:			; <UNDEFINED> instruction: 0xf0002800
    70c8:	ldrbmi	r8, [r0], -r5, lsl #1
    70cc:	stc2	0, cr15, [sl, #-0]
    70d0:	ldrbtmi	r4, [r9], #-2505	; 0xfffff637
    70d4:			; <UNDEFINED> instruction: 0x46023110
    70d8:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
    70dc:			; <UNDEFINED> instruction: 0xff6cf008
    70e0:			; <UNDEFINED> instruction: 0xf8dfe007
    70e4:	ldrbtmi	r9, [r9], #796	; 0x31c
    70e8:			; <UNDEFINED> instruction: 0xf06fe773
    70ec:	movwcs	r0, #2561	; 0xa01
    70f0:			; <UNDEFINED> instruction: 0xf7fc9301
    70f4:			; <UNDEFINED> instruction: 0xf10defdc
    70f8:	strmi	r0, [r7], -r0, lsr #16
    70fc:	ldmdavs	fp!, {r3, r4, r6, r9, sl, lr}
    7100:			; <UNDEFINED> instruction: 0xf7fc9302
    7104:	ldmibmi	pc!, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7108:	ldmmi	pc!, {r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
    710c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7110:			; <UNDEFINED> instruction: 0xf0093120
    7114:	movwcs	pc, #2111	; 0x83f	; <UNPREDICTABLE>
    7118:	mlasvs	fp, fp, r6, r4
    711c:	ldmdavs	fp!, {r2, sp, lr, pc}
    7120:	cmple	r2, r4, lsl #22
    7124:	andlt	pc, r0, r7, asr #17
    7128:	strbmi	r2, [r1], -r0, lsl #4
    712c:			; <UNDEFINED> instruction: 0xf7fc4620
    7130:	andcc	lr, r1, r8, lsl #26
    7134:	blls	23b508 <mkdtemp@@Base+0x21fee8>
    7138:			; <UNDEFINED> instruction: 0xf040065a
    713c:			; <UNDEFINED> instruction: 0xf41380eb
    7140:			; <UNDEFINED> instruction: 0xf0404f7f
    7144:			; <UNDEFINED> instruction: 0xf1ba8103
    7148:	tstle	r3, r0, lsl #30
    714c:			; <UNDEFINED> instruction: 0xf8cd9b01
    7150:	eorvs	sl, fp, r4
    7154:			; <UNDEFINED> instruction: 0xf0004648
    7158:	stmdals	r1, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    715c:			; <UNDEFINED> instruction: 0xff0cf000
    7160:	andscs	r4, r1, r1, lsr r6
    7164:			; <UNDEFINED> instruction: 0xf9baf00d
    7168:	eorsvs	r9, fp, r2, lsl #22
    716c:	blmi	fe699c10 <mkdtemp@@Base+0xfe67e5f0>
    7170:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7174:	blls	2e11e4 <mkdtemp@@Base+0x2c5bc4>
    7178:			; <UNDEFINED> instruction: 0xf040405a
    717c:			; <UNDEFINED> instruction: 0x46508111
    7180:	pop	{r0, r2, r3, ip, sp, pc}
    7184:			; <UNDEFINED> instruction: 0xf8df8ff0
    7188:	ldrbtmi	r9, [r9], #648	; 0x288
    718c:			; <UNDEFINED> instruction: 0xf04fe721
    7190:			; <UNDEFINED> instruction: 0xf00030ff
    7194:	ldmibmi	pc, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    7198:			; <UNDEFINED> instruction: 0x46024479
    719c:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
    71a0:			; <UNDEFINED> instruction: 0xff0af008
    71a4:			; <UNDEFINED> instruction: 0xf7fc2001
    71a8:	ldrmi	lr, [r8], -ip, lsr #22
    71ac:			; <UNDEFINED> instruction: 0xf7fc9303
    71b0:	ldmibmi	sl, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    71b4:			; <UNDEFINED> instruction: 0x31204479
    71b8:	ldmmi	r9, {r1, r9, sl, lr}
    71bc:			; <UNDEFINED> instruction: 0xf0084478
    71c0:	blls	106db4 <mkdtemp@@Base+0xeb794>
    71c4:			; <UNDEFINED> instruction: 0xf1ba603b
    71c8:	bicle	r0, r3, r0, lsl #30
    71cc:	beq	603390 <mkdtemp@@Base+0x5e7d70>
    71d0:	ldr	r9, [pc, r2, lsl #6]!
    71d4:	strbmi	r9, [r8], -r2, lsl #22
    71d8:	mvnvc	lr, r3, lsr #20
    71dc:	blx	343200 <mkdtemp@@Base+0x327be0>
    71e0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    71e4:	svcge	0x0071f47f
    71e8:	strbmi	r4, [r8], -r1, asr #12
    71ec:			; <UNDEFINED> instruction: 0xf940f007
    71f0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    71f4:	svcge	0x0069f47f
    71f8:	tstcs	r5, sl, asr #12
    71fc:			; <UNDEFINED> instruction: 0xf00e4658
    7200:	strmi	pc, [r2], fp, lsl #23
    7204:	teqle	lr, r0, lsl #16
    7208:	ldrbmi	r9, [r8], -r1, lsl #18
    720c:	blx	fff4324e <mkdtemp@@Base+0xfff27c2e>
    7210:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7214:	stmdals	r1, {r2, r3, r4, r6, r8, ip, lr, pc}
    7218:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
    721c:	cdp2	0, 13, cr15, cr4, cr6, {0}
    7220:	stmdacs	r0, {r1, r7, r9, sl, lr}
    7224:	addhi	pc, r6, r0, asr #32
    7228:	mulscs	r7, sp, r8
    722c:	subsle	r2, sl, r5, lsl #20
    7230:	movwcs	r4, #22908	; 0x597c
    7234:			; <UNDEFINED> instruction: 0xf06f487c
    7238:	ldrbtmi	r0, [r9], #-2563	; 0xfffff5fd
    723c:	tstcc	r0, r8, ror r4
    7240:	cdp2	0, 11, cr15, cr10, cr8, {0}
    7244:			; <UNDEFINED> instruction: 0xf7fce755
    7248:			; <UNDEFINED> instruction: 0xf06fef32
    724c:	stmdavs	r5, {r0, r1, r2, r4, r9, fp}
    7250:	strtmi	r4, [r8], -r4, lsl #12
    7254:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7258:			; <UNDEFINED> instruction: 0x464a4974
    725c:			; <UNDEFINED> instruction: 0x46034479
    7260:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    7264:	cdp2	0, 10, cr15, cr8, cr8, {0}
    7268:	ldrb	r6, [pc, -r5, lsr #32]!
    726c:	svc	0x001ef7fc
    7270:	beq	603434 <mkdtemp@@Base+0x5e7e14>
    7274:			; <UNDEFINED> instruction: 0xf7fc6800
    7278:			; <UNDEFINED> instruction: 0x4601e8f6
    727c:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
    7280:	cdp2	0, 9, cr15, cr10, cr8, {0}
    7284:			; <UNDEFINED> instruction: 0xf000e772
    7288:	stmdbmi	fp!, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
    728c:	tstcc	r0, r9, ror r4
    7290:	stmdami	sl!, {r1, r9, sl, lr}^
    7294:			; <UNDEFINED> instruction: 0xf0084478
    7298:	str	pc, [sl, -pc, lsl #29]!
    729c:	svc	0x0006f7fc
    72a0:	beq	603464 <mkdtemp@@Base+0x5e7e44>
    72a4:	strmi	r6, [r4], -r5, lsl #16
    72a8:			; <UNDEFINED> instruction: 0xf7fc4628
    72ac:			; <UNDEFINED> instruction: 0x4601e8dc
    72b0:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    72b4:	cdp2	0, 8, cr15, cr0, cr8, {0}
    72b8:			; <UNDEFINED> instruction: 0xf7fc9809
    72bc:	stmdals	sl, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    72c0:	stc	7, cr15, [lr], #1008	; 0x3f0
    72c4:	andscs	r4, r1, r1, lsr r6
    72c8:			; <UNDEFINED> instruction: 0xf908f00d
    72cc:	strb	r6, [sp, -r5, lsr #32]
    72d0:	stc2	0, cr15, [r8], #-0
    72d4:	ldrbtmi	r4, [r9], #-2395	; 0xfffff6a5
    72d8:			; <UNDEFINED> instruction: 0x46023110
    72dc:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    72e0:	cdp2	0, 6, cr15, cr10, cr8, {0}
    72e4:	stmdals	r1, {r0, r2, r8, r9, sl, sp, lr, pc}
    72e8:			; <UNDEFINED> instruction: 0xf006a906
    72ec:	strmi	pc, [r2], r3, asr #28
    72f0:	cmple	r9, r0, lsl #16
    72f4:			; <UNDEFINED> instruction: 0xb3aa9a06
    72f8:			; <UNDEFINED> instruction: 0xf43f42ba
    72fc:	ldmdbmi	r3, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    7300:	ldmdami	r3, {r0, r1, r3, r4, r5, r9, sl, lr}^
    7304:	bcc	3448 <sigemptyset@plt>
    7308:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    730c:			; <UNDEFINED> instruction: 0xf0083110
    7310:	usat	pc, #14, r3, asr #28	; <UNPREDICTABLE>
    7314:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, fp, lr}^
    7318:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    731c:			; <UNDEFINED> instruction: 0xf0083120
    7320:			; <UNDEFINED> instruction: 0xf1bafe4b
    7324:			; <UNDEFINED> instruction: 0xf47f0f00
    7328:	ldmdavs	fp!, {r0, r2, r4, r8, r9, sl, fp, sp, pc}
    732c:	beq	6c34f0 <mkdtemp@@Base+0x6a7ed0>
    7330:	str	r9, [pc, -r2, lsl #6]
    7334:	blx	ffdc333e <mkdtemp@@Base+0xffda7d1e>
    7338:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    733c:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    7340:	stmdami	r7, {r1, r9, sl, lr}^
    7344:			; <UNDEFINED> instruction: 0xf0084478
    7348:			; <UNDEFINED> instruction: 0xe6d2fe37
    734c:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    7350:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7354:			; <UNDEFINED> instruction: 0xf0083120
    7358:			; <UNDEFINED> instruction: 0xf1bafe2f
    735c:			; <UNDEFINED> instruction: 0xf47f0f00
    7360:			; <UNDEFINED> instruction: 0xe7e2aef9
    7364:	stmdbge	r7, {r0, fp, ip, pc}
    7368:	cdp2	0, 0, cr15, cr4, cr6, {0}
    736c:	biclt	r4, r8, r2, lsl #13
    7370:	blx	ff64337a <mkdtemp@@Base+0xff627d5a>
    7374:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    7378:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    737c:	ldmdami	ip!, {r1, r9, sl, lr}
    7380:			; <UNDEFINED> instruction: 0xf0084478
    7384:	ssat	pc, #21, r9, lsl #28	; <UNPREDICTABLE>
    7388:	blx	ff343392 <mkdtemp@@Base+0xff327d72>
    738c:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    7390:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
    7394:	ldmdami	r8!, {r1, r9, sl, lr}
    7398:			; <UNDEFINED> instruction: 0xf0084478
    739c:	strt	pc, [r8], sp, lsl #28
    73a0:	stc	7, cr15, [lr], #1008	; 0x3f0
    73a4:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    73a8:	bls	1d8594 <mkdtemp@@Base+0x1bcf74>
    73ac:	tstcc	r0, r8, ror r4
    73b0:	cdp2	0, 9, cr15, cr12, cr8, {0}
    73b4:			; <UNDEFINED> instruction: 0xf64f9807
    73b8:			; <UNDEFINED> instruction: 0xf6c773fd
    73bc:	mcrne	3, 2, r7, cr2, cr15, {7}
    73c0:	stmdale	r3, {r1, r3, r4, r7, r9, lr}
    73c4:	mcr2	0, 3, pc, cr12, cr5, {0}	; <UNPREDICTABLE>
    73c8:	ldr	r4, [r2], r2, lsl #13
    73cc:	bcc	3510 <EVP_CIPHER_CTX_iv_length@plt+0x4>
    73d0:	svclt	0x0000e68f
    73d4:	andeq	r5, r4, sl, lsr #23
    73d8:	andeq	r0, r0, ip, ror r4
    73dc:	andeq	r7, r1, r0, lsr #2
    73e0:	andeq	r7, r1, r4, lsr #6
    73e4:	andeq	r8, r1, r2, lsl r6
    73e8:	andeq	r6, r1, r4, lsl #31
    73ec:	andeq	r7, r1, r6, lsr #1
    73f0:	andeq	r7, r1, r0, ror #5
    73f4:	muleq	r1, lr, r0
    73f8:	andeq	r7, r1, lr, lsl #5
    73fc:	andeq	r7, r1, sl, asr r0
    7400:	andeq	r6, r1, sl, asr #31
    7404:	andeq	r7, r1, r4, asr r2
    7408:	andeq	r7, r1, sl, lsr #2
    740c:	andeq	r5, r4, r0, ror #19
    7410:	andeq	r6, r1, r6, lsr #30
    7414:	andeq	r7, r1, r8, asr #3
    7418:	andeq	r6, r1, r2, ror #30
    741c:	andeq	r7, r1, ip, lsr #3
    7420:	andeq	r7, r1, r8, lsl #1
    7424:	andeq	r7, r1, r6, lsr #2
    7428:	andeq	r6, r1, r0, asr #30
    742c:	andeq	r7, r1, r4, lsl #2
    7430:	andeq	r6, r1, lr, ror lr
    7434:	andeq	r6, r1, lr, lsl sp
    7438:	ldrdeq	r7, [r1], -r4
    743c:			; <UNDEFINED> instruction: 0x00016eb0
    7440:	andeq	r8, r1, lr, lsr r0
    7444:	andeq	r7, r1, sl, lsl #1
    7448:	andeq	r6, r1, r6, ror lr
    744c:	andeq	r7, r1, r8, asr r0
    7450:	strdeq	r6, [r1], -r2
    7454:	andeq	r7, r1, r8, asr #32
    7458:	andeq	r6, r1, sl, lsr pc
    745c:	andeq	r7, r1, r6, lsr #32
    7460:	andeq	r6, r1, r0, lsr #28
    7464:	andeq	r7, r1, r0, lsl r0
    7468:	andeq	r6, r1, r2, lsr #30
    746c:	andeq	r6, r1, sl, ror #31
    7470:	andeq	r6, r1, r8, asr #28
    7474:	ldrdeq	r6, [r1], -r2
    7478:	andeq	r6, r1, r4, lsl lr
    747c:			; <UNDEFINED> instruction: 0x00016fb8
    7480:	andeq	r6, r1, r0, lsr lr
    7484:	svcmi	0x00f0e92d
    7488:	bmi	1ad8ce8 <mkdtemp@@Base+0x1abd6c8>
    748c:	blmi	1ad8d10 <mkdtemp@@Base+0x1abd6f0>
    7490:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    7494:	strmi	r4, [r2], r9, lsl #13
    7498:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    749c:			; <UNDEFINED> instruction: 0xf04f9303
    74a0:	movwcs	r0, #768	; 0x300
    74a4:	movwls	r6, #8243	; 0x2033
    74a8:	blls	39f59c <mkdtemp@@Base+0x383f7c>
    74ac:	blls	46c0b4 <mkdtemp@@Base+0x450a94>
    74b0:			; <UNDEFINED> instruction: 0xf0009301
    74b4:			; <UNDEFINED> instruction: 0x4604fcd3
    74b8:	ldcl	7, cr15, [r8, #1008]!	; 0x3f0
    74bc:	stccs	6, cr4, [r0], {128}	; 0x80
    74c0:	addhi	pc, r8, r0
    74c4:	stc2l	0, cr15, [sl], {0}
    74c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    74cc:	addhi	pc, r8, r0
    74d0:	strbmi	r4, [r8], -r1, lsr #12
    74d4:	ldc2	0, cr15, [r2], {5}
    74d8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    74dc:			; <UNDEFINED> instruction: 0x4621d13e
    74e0:			; <UNDEFINED> instruction: 0xf0074628
    74e4:	strmi	pc, [r3], sp, asr #20
    74e8:	ldrbmi	fp, [r1], -r8, ror #18
    74ec:			; <UNDEFINED> instruction: 0xf0074628
    74f0:			; <UNDEFINED> instruction: 0x4683fa37
    74f4:	stmdbls	r0, {r3, r4, r5, r8, fp, ip, sp, pc}
    74f8:	bls	3d8da0 <mkdtemp@@Base+0x3bd780>
    74fc:			; <UNDEFINED> instruction: 0xf9eef007
    7500:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    7504:			; <UNDEFINED> instruction: 0x4658d035
    7508:	blx	343512 <mkdtemp@@Base+0x327ef2>
    750c:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
    7510:	strmi	r3, [r2], -ip, lsr #2
    7514:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    7518:	stc2l	0, cr15, [lr, #-32]	; 0xffffffe0
    751c:	ldrdls	pc, [r0], -r8
    7520:	ldmdavs	r0!, {r0, r3, r4, r5, fp, sp, lr}
    7524:	stc2l	0, cr15, [r4, #76]	; 0x4c
    7528:	eorsvs	r2, r2, r0, lsl #4
    752c:			; <UNDEFINED> instruction: 0x4620603a
    7530:	stc2	0, cr15, [r2, #-0]
    7534:			; <UNDEFINED> instruction: 0xf0004628
    7538:	stmdals	r2, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    753c:	ldc2	0, cr15, [ip, #-0]
    7540:	blmi	f99e4c <mkdtemp@@Base+0xf7e82c>
    7544:			; <UNDEFINED> instruction: 0xf8c8447a
    7548:	ldmpl	r3, {ip, pc}^
    754c:	blls	e15bc <mkdtemp@@Base+0xc5f9c>
    7550:	qdaddle	r4, sl, sl
    7554:	andlt	r4, r5, r8, asr r6
    7558:	svchi	0x00f0e8bd
    755c:	blx	ff8c3564 <mkdtemp@@Base+0xff8a7f44>
    7560:	ldrbtmi	r4, [r9], #-2362	; 0xfffff6c6
    7564:	strmi	r3, [r2], -ip, lsr #2
    7568:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    756c:	stc2	0, cr15, [r4, #-32]!	; 0xffffffe0
    7570:			; <UNDEFINED> instruction: 0x4601e7d4
    7574:			; <UNDEFINED> instruction: 0xf0074628
    7578:			; <UNDEFINED> instruction: 0x4683f9f3
    757c:	bicle	r2, r2, r0, lsl #16
    7580:			; <UNDEFINED> instruction: 0x46289910
    7584:			; <UNDEFINED> instruction: 0xf838f007
    7588:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    758c:	stmdbls	r1, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
    7590:			; <UNDEFINED> instruction: 0xf0074628
    7594:	strmi	pc, [r3], r5, ror #19
    7598:			; <UNDEFINED> instruction: 0xd1b42800
    759c:	tstcs	r2, r2, lsl #12
    75a0:			; <UNDEFINED> instruction: 0xf0024648
    75a4:	orrlt	pc, r8, #13303808	; 0xcb0000
    75a8:	andcs	sl, r1, #32768	; 0x8000
    75ac:			; <UNDEFINED> instruction: 0xf7ff4628
    75b0:			; <UNDEFINED> instruction: 0x4683fcf1
    75b4:			; <UNDEFINED> instruction: 0xd1b12800
    75b8:	ldrtmi	r9, [sl], -r2, lsl #16
    75bc:			; <UNDEFINED> instruction: 0xf0064631
    75c0:	strmi	pc, [r3], r9, asr #28
    75c4:	stmdals	r2, {r3, r4, r7, r8, fp, ip, sp, pc}
    75c8:	cdp2	0, 5, cr15, cr0, cr0, {0}
    75cc:			; <UNDEFINED> instruction: 0xf8d8bb50
    75d0:	str	r9, [ip, r0]!
    75d4:	ldrdls	pc, [r0], -r0
    75d8:			; <UNDEFINED> instruction: 0xf06f4625
    75dc:	ldr	r0, [pc, r1, lsl #22]
    75e0:	ldrdls	pc, [r0], -r8
    75e4:	bleq	837a8 <mkdtemp@@Base+0x68188>
    75e8:			; <UNDEFINED> instruction: 0xf7fce79a
    75ec:			; <UNDEFINED> instruction: 0xf000eb8a
    75f0:	ldmdbmi	r8, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    75f4:	bleq	1037b8 <mkdtemp@@Base+0xe8198>
    75f8:			; <UNDEFINED> instruction: 0x312c4479
    75fc:	ldmdami	r6, {r1, r9, sl, lr}
    7600:			; <UNDEFINED> instruction: 0xf0084478
    7604:			; <UNDEFINED> instruction: 0xf8d8fcd9
    7608:	str	r9, [r9, r0]
    760c:			; <UNDEFINED> instruction: 0xf06f4913
    7610:	ldmdami	r3, {r0, r8, r9, fp}
    7614:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7618:			; <UNDEFINED> instruction: 0xf008312c
    761c:			; <UNDEFINED> instruction: 0xf8d8fccd
    7620:	ldrb	r9, [sp, -r0]!
    7624:			; <UNDEFINED> instruction: 0xf06f490f
    7628:	stmdami	pc, {r0, r1, r8, r9, fp}	; <UNPREDICTABLE>
    762c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7630:			; <UNDEFINED> instruction: 0xf008312c
    7634:	ldrb	pc, [r1, -r1, asr #25]!	; <UNPREDICTABLE>
    7638:			; <UNDEFINED> instruction: 0x000456be
    763c:	andeq	r0, r0, ip, ror r4
    7640:	andeq	r6, r1, r2, asr lr
    7644:	andeq	r6, r1, sl, lsr #27
    7648:	andeq	r5, r4, ip, lsl #12
    764c:	strdeq	r6, [r1], -lr
    7650:	andeq	r6, r1, r6, lsr sp
    7654:	andeq	r6, r1, r8, ror #26
    7658:	ldrdeq	r6, [r1], -r0
    765c:	andeq	r6, r1, ip, asr #26
    7660:	andeq	r6, r1, sl, lsr #3
    7664:	andeq	r6, r1, r4, lsr sp
    7668:			; <UNDEFINED> instruction: 0x00016cba
    766c:	svcmi	0x00f0e92d
    7670:	ldrmi	fp, [r0], fp, lsl #1
    7674:	movwls	r4, #6792	; 0x1a88
    7678:	blmi	fe218e94 <mkdtemp@@Base+0xfe1fd874>
    767c:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7680:			; <UNDEFINED> instruction: 0x460fba18
    7684:	bls	51d9d8 <mkdtemp@@Base+0x5023b8>
    7688:	movwls	r6, #38939	; 0x981b
    768c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7690:			; <UNDEFINED> instruction: 0xf8cb2300
    7694:	stmib	sp, {ip, sp}^
    7698:			; <UNDEFINED> instruction: 0xf89d3307
    769c:	andls	r3, r2, #84	; 0x54
    76a0:	blls	5ac2b4 <mkdtemp@@Base+0x590c94>
    76a4:	blls	5ec2bc <mkdtemp@@Base+0x5d0c9c>
    76a8:			; <UNDEFINED> instruction: 0xf1ba9305
    76ac:	andle	r0, r2, r0, lsl #30
    76b0:			; <UNDEFINED> instruction: 0xf0004650
    76b4:	stccs	13, cr15, [r0, #-116]	; 0xffffff8c
    76b8:	adcshi	pc, r3, r0, asr #5
    76bc:	blx	ff3c36c6 <mkdtemp@@Base+0xff3a80a6>
    76c0:	tstlt	r0, #4, 12	; 0x400000
    76c4:	blx	ff2c36ce <mkdtemp@@Base+0xff2a80ae>
    76c8:	mvnslt	r4, r6, lsl #12
    76cc:	blx	ff1c36d6 <mkdtemp@@Base+0xff1a80b6>
    76d0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    76d4:	adchi	pc, r0, r0
    76d8:			; <UNDEFINED> instruction: 0xf0064629
    76dc:	strmi	pc, [r5], -sp, lsl #31
    76e0:	ldrtmi	fp, [r9], -r8, lsr #18
    76e4:			; <UNDEFINED> instruction: 0xf0074648
    76e8:			; <UNDEFINED> instruction: 0x4605f93b
    76ec:			; <UNDEFINED> instruction: 0x4628b3b8
    76f0:	blx	6436f8 <mkdtemp@@Base+0x6280d8>
    76f4:	ldrbtmi	r4, [r9], #-2410	; 0xfffff696
    76f8:			; <UNDEFINED> instruction: 0x46023138
    76fc:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    7700:	mrrc2	0, 0, pc, sl, cr8	; <UNPREDICTABLE>
    7704:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    7708:			; <UNDEFINED> instruction: 0xf8dde006
    770c:			; <UNDEFINED> instruction: 0xf04f8020
    7710:			; <UNDEFINED> instruction: 0xf06f0900
    7714:	strbmi	r0, [lr], -r1, lsl #10
    7718:	stcl	7, cr15, [r8], {252}	; 0xfc
    771c:	strbmi	r4, [r0], -r7, lsl #12
    7720:	ldrdhi	pc, [r0], -r7
    7724:	ldc2	0, cr15, [r2], #4
    7728:			; <UNDEFINED> instruction: 0xf0004630
    772c:	strtmi	pc, [r0], -r5, lsr #24
    7730:	stc2	0, cr15, [r2], #-0
    7734:			; <UNDEFINED> instruction: 0xf0004648
    7738:	stmdals	r7, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    773c:	ldc2	0, cr15, [ip], {-0}
    7740:	andhi	pc, r0, r7, asr #17
    7744:	blmi	155a0ac <mkdtemp@@Base+0x153ea8c>
    7748:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    774c:	blls	2617bc <mkdtemp@@Base+0x24619c>
    7750:			; <UNDEFINED> instruction: 0xf040405a
    7754:	strtmi	r8, [r8], -r7, lsl #1
    7758:	pop	{r0, r1, r3, ip, sp, pc}
    775c:			; <UNDEFINED> instruction: 0x46418ff0
    7760:			; <UNDEFINED> instruction: 0xf0074648
    7764:			; <UNDEFINED> instruction: 0x4605f8fd
    7768:	bicle	r2, r0, r0, lsl #16
    776c:	strbmi	r9, [r8], -r1, lsl #18
    7770:			; <UNDEFINED> instruction: 0xf8f6f007
    7774:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7778:	stmdbls	r2, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
    777c:			; <UNDEFINED> instruction: 0xf0074648
    7780:	strmi	pc, [r5], -pc, ror #17
    7784:			; <UNDEFINED> instruction: 0xd1b22800
    7788:	strbmi	r9, [r8], -r3, lsl #18
    778c:			; <UNDEFINED> instruction: 0xff90f006
    7790:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7794:	stmdbls	r4, {r0, r1, r3, r5, r7, r8, ip, lr, pc}
    7798:			; <UNDEFINED> instruction: 0xf0074648
    779c:	strmi	pc, [r5], -r1, ror #17
    77a0:			; <UNDEFINED> instruction: 0xd1a42800
    77a4:	strbmi	r9, [r8], -r5, lsl #18
    77a8:			; <UNDEFINED> instruction: 0xf8eaf007
    77ac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    77b0:	stmdbge	r7, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    77b4:	strbmi	r2, [r8], -r2, lsl #4
    77b8:	blx	ffb457be <mkdtemp@@Base+0xffb2a19e>
    77bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    77c0:	stmdals	r7, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
    77c4:			; <UNDEFINED> instruction: 0xf0064631
    77c8:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    77cc:	stmdals	r7, {r1, r3, r4, r5, r8, ip, lr, pc}
    77d0:			; <UNDEFINED> instruction: 0xf0064621
    77d4:	andls	pc, r1, r7, ror #27
    77d8:	stmdals	r7, {r5, r7, r8, r9, fp, ip, sp, pc}
    77dc:	stc2l	0, cr15, [r6, #-0]
    77e0:	cmple	r1, r0, lsl #16
    77e4:	ldrtmi	sl, [r0], -r8, lsl #18
    77e8:			; <UNDEFINED> instruction: 0xf976f004
    77ec:	andls	r4, r1, r5, lsl #12
    77f0:	cmple	r5, r0, lsl #16
    77f4:	svceq	0x0000f1ba
    77f8:	ldrbmi	sp, [r0], -r5
    77fc:			; <UNDEFINED> instruction: 0xf0064621
    7800:			; <UNDEFINED> instruction: 0x4607fe37
    7804:			; <UNDEFINED> instruction: 0xf8ddb980
    7808:			; <UNDEFINED> instruction: 0xf8cb8020
    780c:			; <UNDEFINED> instruction: 0xf04f8000
    7810:			; <UNDEFINED> instruction: 0xf8cd0800
    7814:	ldrb	r8, [pc, -r0, lsr #32]!
    7818:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    781c:	streq	pc, [r1, #-111]	; 0xffffff91
    7820:			; <UNDEFINED> instruction: 0xf06fe77a
    7824:	str	r0, [sp, r9, lsl #10]
    7828:			; <UNDEFINED> instruction: 0xf97cf000
    782c:			; <UNDEFINED> instruction: 0x463d491f
    7830:	teqcc	r8, r9, ror r4
    7834:	ldmdami	lr, {r1, r9, sl, lr}
    7838:			; <UNDEFINED> instruction: 0xf0084478
    783c:			; <UNDEFINED> instruction: 0xf8ddfbbd
    7840:	strb	r8, [r9, -r0, lsr #32]!
    7844:			; <UNDEFINED> instruction: 0xf96ef000
    7848:			; <UNDEFINED> instruction: 0xf06f491a
    784c:	ldrbtmi	r0, [r9], #-1283	; 0xfffffafd
    7850:			; <UNDEFINED> instruction: 0x46023138
    7854:	ldmdami	r8, {r0, ip, pc}
    7858:			; <UNDEFINED> instruction: 0xf0084478
    785c:			; <UNDEFINED> instruction: 0xf8ddfbad
    7860:	ldrb	r8, [r9, -r0, lsr #32]
    7864:	b	134585c <mkdtemp@@Base+0x132a23c>
    7868:			; <UNDEFINED> instruction: 0xf06f4914
    786c:	ldmdami	r4, {r0, r1, r8, sl}
    7870:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7874:			; <UNDEFINED> instruction: 0xf0083138
    7878:			; <UNDEFINED> instruction: 0xf8ddfb9f
    787c:	strb	r8, [fp, -r0, lsr #32]
    7880:			; <UNDEFINED> instruction: 0xf950f000
    7884:	andls	r4, r1, r1, lsl #12
    7888:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    788c:	blx	fe5438b6 <mkdtemp@@Base+0xfe528296>
    7890:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    7894:	svclt	0x0000e740
    7898:	ldrdeq	r5, [r4], -r4
    789c:	andeq	r0, r0, ip, ror r4
    78a0:	andeq	r6, r1, sl, ror #24
    78a4:	andeq	r6, r1, r2, asr #23
    78a8:	andeq	r5, r4, r8, lsl #8
    78ac:	andeq	r6, r1, r0, lsr fp
    78b0:	andeq	r5, r1, r8, lsl fp
    78b4:	andeq	r6, r1, r2, lsl fp
    78b8:	andeq	r6, r1, r8, ror sl
    78bc:	strdeq	r6, [r1], -r0
    78c0:	andeq	r6, r1, r6, ror sl
    78c4:	andeq	r6, r1, lr, ror sl
    78c8:	svcmi	0x00f0e92d
    78cc:	stc	7, cr2, [sp, #-0]
    78d0:	ldrmi	r8, [r0], r2, lsl #22
    78d4:	stcmi	14, cr4, [r8, #540]	; 0x21c
    78d8:	addlt	r4, fp, lr, ror r4
    78dc:	stmib	sp, {r1, r2, r4, sl, fp, ip, pc}^
    78e0:	ldmdbpl	r5!, {r0, r1, sl, ip, sp}^
    78e4:	stmdavs	sp!, {r1, r2, r9, sl, lr}
    78e8:			; <UNDEFINED> instruction: 0xf04f9509
    78ec:	andsvs	r0, pc, r0, lsl #10
    78f0:	strmi	r6, [ip], -r7, lsr #32
    78f4:	strvc	lr, [r7, -sp, asr #19]
    78f8:	blx	fec43900 <mkdtemp@@Base+0xfec282e0>
    78fc:	andls	r4, r7, r5, lsl #12
    7900:	bl	ff5458f8 <mkdtemp@@Base+0xff52a2d8>
    7904:	stccs	6, cr4, [r0, #-520]	; 0xfffffdf8
    7908:	rschi	pc, r4, r0
    790c:	blx	fe9c3914 <mkdtemp@@Base+0xfe9a82f4>
    7910:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7914:	sbcshi	pc, lr, r0
    7918:	blx	fe843920 <mkdtemp@@Base+0xfe828300>
    791c:	andls	r4, r2, r1, lsl #13
    7920:			; <UNDEFINED> instruction: 0xf0002800
    7924:			; <UNDEFINED> instruction: 0x463180de
    7928:			; <UNDEFINED> instruction: 0xf81af007
    792c:	andls	r4, r2, r6, lsl #12
    7930:			; <UNDEFINED> instruction: 0x4621b930
    7934:			; <UNDEFINED> instruction: 0xf0074648
    7938:			; <UNDEFINED> instruction: 0x4606f813
    793c:	cmnlt	r8, #2
    7940:	smladxcs	r0, r0, r6, r4
    7944:			; <UNDEFINED> instruction: 0xf8eef000
    7948:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    794c:	strmi	r3, [r2], -r8, asr #2
    7950:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    7954:	blx	c4397e <mkdtemp@@Base+0xc2835e>
    7958:	ldrdlt	pc, [r0], -sl
    795c:			; <UNDEFINED> instruction: 0xf7fb4638
    7960:	stmdals	r8, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7964:	blx	fe4c3972 <mkdtemp@@Base+0xfe4a8352>
    7968:			; <UNDEFINED> instruction: 0xf0004628
    796c:	strbmi	pc, [r8], -r5, lsl #22	; <UNPREDICTABLE>
    7970:	blx	c397a <mkdtemp@@Base+0xa835a>
    7974:			; <UNDEFINED> instruction: 0xf0009807
    7978:	bmi	18c657c <mkdtemp@@Base+0x18aaf5c>
    797c:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
    7980:	andlt	pc, r0, sl, asr #17
    7984:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7988:	subsmi	r9, sl, r9, lsl #22
    798c:	adchi	pc, pc, r0, asr #32
    7990:	andlt	r4, fp, r0, lsr r6
    7994:	blhi	c2c90 <mkdtemp@@Base+0xa7670>
    7998:	svchi	0x00f0e8bd
    799c:	strbmi	r4, [r8], -r1, asr #12
    79a0:			; <UNDEFINED> instruction: 0xffdef006
    79a4:	andls	r4, r2, r6, lsl #12
    79a8:	bicle	r2, r9, r0, lsl #16
    79ac:	andcs	sl, r3, #114688	; 0x1c000
    79b0:			; <UNDEFINED> instruction: 0xf7ff4648
    79b4:	strmi	pc, [r6], -pc, ror #21
    79b8:	cmple	r0, r0, lsl #16
    79bc:			; <UNDEFINED> instruction: 0xee084b52
    79c0:	bmi	14ae208 <mkdtemp@@Base+0x1492be8>
    79c4:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    79c8:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    79cc:			; <UNDEFINED> instruction: 0xf8cd3348
    79d0:	ldrmi	sl, [fp], r8
    79d4:	mulls	r5, r1, r6
    79d8:	stmdals	r7, {r1, r4, r5, sp, lr, pc}
    79dc:			; <UNDEFINED> instruction: 0xf0064629
    79e0:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    79e4:			; <UNDEFINED> instruction: 0x4602d13e
    79e8:	stmdals	r7, {r0, r9, sl, lr}
    79ec:	ldc2l	0, cr15, [r4], #-24	; 0xffffffe8
    79f0:	teqle	r7, r0, lsl #16
    79f4:	strtmi	sl, [r8], -r8, lsl #18
    79f8:			; <UNDEFINED> instruction: 0xf86ef004
    79fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7a00:			; <UNDEFINED> instruction: 0xf104d14f
    7a04:	movwcs	r0, #18945	; 0x4a01
    7a08:	ldrtmi	r4, [r8], -r1, lsr #12
    7a0c:			; <UNDEFINED> instruction: 0xf0144652
    7a10:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    7a14:	subsle	r2, r0, r0, lsl #16
    7a18:	strbmi	r9, [r7], -r8, lsl #16
    7a1c:			; <UNDEFINED> instruction: 0xf89cf001
    7a20:	ldrbmi	r4, [r9], -r2, lsr #12
    7a24:	stmeq	sl, {r3, r8, r9, fp, sp, lr, pc}
    7a28:	stmdals	r8, {r0, r1, r9, sl, lr}
    7a2c:	strbmi	r6, [r8], -r4, asr #22
    7a30:	ldrbmi	r9, [r4], -r0, lsl #8
    7a34:	blx	16c3a5e <mkdtemp@@Base+0x16a843e>
    7a38:			; <UNDEFINED> instruction: 0xf8489b08
    7a3c:	strls	r3, [r8], -r4, lsl #24
    7a40:			; <UNDEFINED> instruction: 0xf0009807
    7a44:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    7a48:	mnf<illegal precision>m	f5, f7
    7a4c:	blls	ee294 <mkdtemp@@Base+0xd2c74>
    7a50:	ldrdge	pc, [r8], -sp
    7a54:	andsvs	r9, pc, r5, lsl #28
    7a58:	blls	11927c <mkdtemp@@Base+0xfdc5c>
    7a5c:			; <UNDEFINED> instruction: 0xf8da601c
    7a60:	ldrb	fp, [fp, -r0]!
    7a64:	ldrdge	pc, [r8], -sp
    7a68:			; <UNDEFINED> instruction: 0xf85cf000
    7a6c:			; <UNDEFINED> instruction: 0xf06f4928
    7a70:	cfmsub32	mvax0, mvfx0, mvfx8, mvfx3
    7a74:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
    7a78:	strmi	r3, [r2], -r8, asr #2
    7a7c:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    7a80:	blx	fe6c3aa8 <mkdtemp@@Base+0xfe6a8488>
    7a84:	ldrdlt	pc, [r0], -sl
    7a88:			; <UNDEFINED> instruction: 0xf43f2c00
    7a8c:	bl	1f3830 <mkdtemp@@Base+0x1d8210>
    7a90:	ldrtmi	r0, [r8], r4, lsl #9
    7a94:	bleq	145bfc <mkdtemp@@Base+0x12a5dc>
    7a98:	blx	ffe43aa4 <mkdtemp@@Base+0xffe28484>
    7a9c:	mvnsle	r4, r4, asr #10
    7aa0:			; <UNDEFINED> instruction: 0xf8dde75c
    7aa4:			; <UNDEFINED> instruction: 0xf000a008
    7aa8:	mrc	8, 0, APSR_nzcv, cr8, cr13, {1}
    7aac:			; <UNDEFINED> instruction: 0x46019a10
    7ab0:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    7ab4:	blx	fe043adc <mkdtemp@@Base+0xfe0284bc>
    7ab8:	ldmdbmi	r8, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7abc:	ldmdami	r8, {r1, r2, r9, sl, lr}
    7ac0:	mrc	4, 0, r4, cr8, cr9, {3}
    7ac4:	ldrbtmi	r9, [r8], #-2576	; 0xfffff5f0
    7ac8:			; <UNDEFINED> instruction: 0xf8dd3148
    7acc:			; <UNDEFINED> instruction: 0xf008a008
    7ad0:			; <UNDEFINED> instruction: 0xe7d7fa73
    7ad4:	ldrdlt	pc, [r0], -sl
    7ad8:	strtmi	r4, [r9], pc, lsr #12
    7adc:	streq	pc, [r1], -pc, rrx
    7ae0:			; <UNDEFINED> instruction: 0xf8dae73c
    7ae4:	strmi	fp, [r7], -r0
    7ae8:	streq	pc, [r1], -pc, rrx
    7aec:			; <UNDEFINED> instruction: 0xf7fce736
    7af0:	svclt	0x0000e908
    7af4:	andeq	r5, r4, r8, ror r2
    7af8:	andeq	r0, r0, ip, ror r4
    7afc:	andeq	r6, r1, r6, lsl sl
    7b00:	andeq	r6, r1, lr, ror #18
    7b04:	ldrdeq	r5, [r4], -r2
    7b08:	muleq	r1, sl, r9
    7b0c:	andeq	r6, r1, lr, ror r9
    7b10:	andeq	r6, r1, sl, ror #17
    7b14:	andeq	r6, r1, r2, asr r8
    7b18:	andeq	r6, r1, r6, asr r8
    7b1c:	andeq	r6, r1, r0, lsr #17
    7b20:	andeq	r6, r1, r2, ror #16
    7b24:	strlt	r3, [r8, #-60]	; 0xffffffc4
    7b28:	vtst.8	d2, d0, d28
    7b2c:	ldm	pc, {r1, r3, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    7b30:	addseq	pc, fp, r0, lsl r0	; <UNPREDICTABLE>
    7b34:	addseq	r0, lr, r1, lsr #1
    7b38:	adceq	r0, sl, sp, lsr #1
    7b3c:	adceq	r0, r4, r7, lsr #1
    7b40:	sbceq	r0, r2, r5, asr #1
    7b44:	ldrhteq	r0, [ip], pc
    7b48:	ldrhteq	r0, [r6], r9
    7b4c:	ldrhteq	r0, [r0], r3
    7b50:	ldrshteq	r0, [r2], #5
    7b54:	rsceq	r0, ip, pc, ror #1
    7b58:	rsceq	r0, r6, r9, ror #1
    7b5c:	rsceq	r0, r0, r3, ror #1
    7b60:	ldrsbeq	r0, [sl], #13
    7b64:	ldrsbeq	r0, [r4], #7
    7b68:	ldrsbteq	r0, [r4], #-1
    7b6c:	rsbeq	r0, lr, r1, ror r0
    7b70:	rsbeq	r0, r8, fp, rrx
    7b74:	rsbeq	r0, r2, r5, rrx
    7b78:	subseq	r0, r8, pc, asr r0
    7b7c:	subseq	r0, r2, r5, asr r0
    7b80:	subeq	r0, ip, pc, asr #32
    7b84:	subeq	r0, r6, r9, asr #32
    7b88:	addeq	r0, ip, r3, asr #32
    7b8c:	addeq	r0, r6, r9, lsl #1
    7b90:	addeq	r0, r0, r3, lsl #1
    7b94:	rsbseq	r0, sl, sp, ror r0
    7b98:	addseq	r0, r8, r7, ror r0
    7b9c:	umullseq	r0, r2, r5, r0
    7ba0:	sbceq	r0, fp, pc, lsl #1
    7ba4:	sbceq	r0, lr, r8, asr #1
    7ba8:	eorseq	r0, sp, r0, asr #32
    7bac:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    7bb0:	ldmdami	lr, {r3, r8, sl, fp, ip, sp, pc}^
    7bb4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7bb8:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    7bbc:	ldmdami	sp, {r3, r8, sl, fp, ip, sp, pc}^
    7bc0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7bc4:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    7bc8:	ldmdami	ip, {r3, r8, sl, fp, ip, sp, pc}^
    7bcc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7bd0:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    7bd4:	ldmdami	fp, {r3, r8, sl, fp, ip, sp, pc}^
    7bd8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7bdc:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    7be0:			; <UNDEFINED> instruction: 0xf7fcbd08
    7be4:	pop	{r2, r5, r6, r9, fp, sp, lr, pc}
    7be8:	stmdavs	r0, {r3, lr}
    7bec:	ldclt	7, cr15, [r8], #-1004	; 0xfffffc14
    7bf0:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    7bf4:	ldmdami	r6, {r3, r8, sl, fp, ip, sp, pc}^
    7bf8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7bfc:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    7c00:	ldmdami	r5, {r3, r8, sl, fp, ip, sp, pc}^
    7c04:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c08:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    7c0c:	ldmdami	r4, {r3, r8, sl, fp, ip, sp, pc}^
    7c10:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c14:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    7c18:	ldmdami	r3, {r3, r8, sl, fp, ip, sp, pc}^
    7c1c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c20:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    7c24:	ldmdami	r2, {r3, r8, sl, fp, ip, sp, pc}^
    7c28:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c2c:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    7c30:	ldmdami	r1, {r3, r8, sl, fp, ip, sp, pc}^
    7c34:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c38:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    7c3c:	ldmdami	r0, {r3, r8, sl, fp, ip, sp, pc}^
    7c40:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c44:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    7c48:	stmdami	pc, {r3, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    7c4c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c50:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    7c54:	stmdami	lr, {r3, r8, sl, fp, ip, sp, pc}^
    7c58:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c5c:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    7c60:	stmdami	sp, {r3, r8, sl, fp, ip, sp, pc}^
    7c64:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c68:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    7c6c:	stmdami	ip, {r3, r8, sl, fp, ip, sp, pc}^
    7c70:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c74:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    7c78:	stmdami	fp, {r3, r8, sl, fp, ip, sp, pc}^
    7c7c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c80:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    7c84:	stmdami	sl, {r3, r8, sl, fp, ip, sp, pc}^
    7c88:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c8c:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    7c90:	stmdami	r9, {r3, r8, sl, fp, ip, sp, pc}^
    7c94:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7c98:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    7c9c:	stmdami	r8, {r3, r8, sl, fp, ip, sp, pc}^
    7ca0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7ca4:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    7ca8:	stmdami	r7, {r3, r8, sl, fp, ip, sp, pc}^
    7cac:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7cb0:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    7cb4:	stmdami	r6, {r3, r8, sl, fp, ip, sp, pc}^
    7cb8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7cbc:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    7cc0:	stmdami	r5, {r3, r8, sl, fp, ip, sp, pc}^
    7cc4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7cc8:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    7ccc:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}^
    7cd0:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7cd4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    7cd8:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}^
    7cdc:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7ce0:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    7ce4:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}^
    7ce8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7cec:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    7cf0:	stmdami	r1, {r3, r8, sl, fp, ip, sp, pc}^
    7cf4:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7cf8:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    7cfc:	stmdami	r0, {r3, r8, sl, fp, ip, sp, pc}^
    7d00:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7d04:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
    7d08:	ldmdami	pc!, {r3, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    7d0c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7d10:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    7d14:	ldmdami	lr!, {r3, r8, sl, fp, ip, sp, pc}
    7d18:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7d1c:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    7d20:	ldmdami	sp!, {r3, r8, sl, fp, ip, sp, pc}
    7d24:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7d28:	andeq	r6, r1, lr, lsl r8
    7d2c:	andeq	r6, r1, r4, ror #28
    7d30:	muleq	r1, r2, r9
    7d34:	andeq	r6, r1, r8, lsr #19
    7d38:	andeq	r6, r1, sl, asr #19
    7d3c:	andeq	r6, r1, r4, ror #19
    7d40:	strdeq	r6, [r1], -lr
    7d44:	andeq	r6, r1, ip, lsl #20
    7d48:	andeq	r6, r1, sl, lsl sl
    7d4c:	andeq	r6, r1, lr, lsr #20
    7d50:	andeq	r6, r1, ip, lsr sl
    7d54:	andeq	r6, r1, r6, asr sl
    7d58:	andeq	r6, r1, r8, ror #20
    7d5c:	andeq	r6, r1, lr, ror sl
    7d60:	andeq	r6, r1, r8, lsl #21
    7d64:	andeq	r6, r1, sl, lsr #21
    7d68:	andeq	r6, r1, r0, asr #21
    7d6c:	andeq	r6, r1, r2, asr #16
    7d70:	andeq	r6, r1, r8, asr r8
    7d74:	andeq	r6, r1, r6, ror #16
    7d78:	andeq	r6, r1, r8, ror r8
    7d7c:	andeq	r6, r1, sl, lsl #17
    7d80:	muleq	r1, ip, r8
    7d84:			; <UNDEFINED> instruction: 0x000168b6
    7d88:	ldrdeq	r6, [r1], -r0
    7d8c:			; <UNDEFINED> instruction: 0x000167b2
    7d90:	andeq	r6, r1, r0, asr #15
    7d94:	andeq	r6, r1, lr, asr #15
    7d98:	ldrdeq	r6, [r1], -ip
    7d9c:	muleq	r1, sl, sp
    7da0:	andeq	r6, r1, r0, asr sp
    7da4:	andeq	r6, r1, lr, ror #26
    7da8:	strdeq	r6, [r1], -r4
    7dac:	andeq	r6, r1, r6, lsl #26
    7db0:	andeq	r6, r1, r0, lsl sp
    7db4:	andeq	r6, r1, lr, lsl sp
    7db8:	andeq	r5, r1, r0, lsr #23
    7dbc:	andeq	r6, r1, lr, lsl ip
    7dc0:	andeq	r6, r1, ip, lsr #24
    7dc4:	andeq	r6, r1, r6, asr #24
    7dc8:	andeq	r6, r1, r4, ror #24
    7dcc:	andeq	r6, r1, r2, lsl #25
    7dd0:	andeq	r6, r1, ip, lsl #25
    7dd4:	muleq	r1, sl, ip
    7dd8:	andeq	r6, r1, ip, lsr #14
    7ddc:	muleq	r1, sl, ip
    7de0:	andeq	r6, r1, r4, lsl #14
    7de4:	andeq	r6, r1, lr, lsl sl
    7de8:	andeq	r6, r1, r0, asr #20
    7dec:	andeq	r6, r1, r2, ror #20
    7df0:			; <UNDEFINED> instruction: 0x00016ab8
    7df4:	andeq	r6, r1, r6, ror sl
    7df8:	andeq	r6, r1, ip, lsl #21
    7dfc:			; <UNDEFINED> instruction: 0x00016abe
    7e00:	ldrdeq	r6, [r1], -r8
    7e04:	andeq	r6, r1, r6, lsl #22
    7e08:	andeq	r6, r1, ip, lsl fp
    7e0c:	andeq	r6, r1, lr, lsr fp
    7e10:	andeq	r6, r1, r0, ror fp
    7e14:	andeq	r6, r1, sl, ror fp
    7e18:	muleq	r1, r8, r6
    7e1c:	cmnlt	fp, r3, lsl #17
    7e20:			; <UNDEFINED> instruction: 0x4604b510
    7e24:	ldmdblt	r2, {r1, r7, r8, fp, sp, lr}^
    7e28:	bcs	62638 <mkdtemp@@Base+0x47018>
    7e2c:	stmdblt	r1, {r0, r1, r2, fp, ip, lr, pc}^
    7e30:	svcpl	0x0000f5b3
    7e34:	stmiavs	r2, {r0, r1, r8, r9, ip, lr, pc}^
    7e38:	svceq	0x0052ebb3
    7e3c:	lfmlt	f5, 1, [r0, #-8]
    7e40:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    7e44:	bne	ff4a1ecc <mkdtemp@@Base+0xff4868ac>
    7e48:			; <UNDEFINED> instruction: 0xf7fb18c1
    7e4c:	ldmib	r4, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    7e50:	tstcs	r0, r2, lsl #6
    7e54:	bne	fe6e00e0 <mkdtemp@@Base+0xfe6c4ac0>
    7e58:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    7e5c:	tstcs	r1, r0, lsl r5
    7e60:			; <UNDEFINED> instruction: 0xf7fb2028
    7e64:	strmi	lr, [r4], -r6, lsl #24
    7e68:	movwcs	fp, #384	; 0x180
    7e6c:	orrvc	pc, r0, pc, asr #8
    7e70:			; <UNDEFINED> instruction: 0xf04f2001
    7e74:			; <UNDEFINED> instruction: 0x61a36200
    7e78:	cmnvs	r1, r3, ror #4
    7e7c:			; <UNDEFINED> instruction: 0x61226220
    7e80:	bl	ffdc5e74 <mkdtemp@@Base+0xffdaa854>
    7e84:	stmib	r4, {r0, r1, r9, sl, lr}^
    7e88:	mrslt	r0, (UNDEF: 8)
    7e8c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    7e90:	ldrmi	r4, [ip], -r0, lsr #12
    7e94:	stcl	7, cr15, [r2], #1004	; 0x3ec
    7e98:	svclt	0x0000e7f8
    7e9c:	svcvs	0x0000f1b1
    7ea0:	svclt	0x0094b570
    7ea4:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    7ea8:	svclt	0x00082800
    7eac:	stmiblt	r5, {r0, r8, sl, sp}
    7eb0:	strmi	r4, [r6], -ip, lsl #12
    7eb4:	eorcs	r2, r8, r1, lsl #2
    7eb8:	bl	ff6c5eac <mkdtemp@@Base+0xff6aa88c>
    7ebc:	movwcs	fp, #4416	; 0x1140
    7ec0:	sbcvs	r6, r4, r4, lsl #2
    7ec4:	subvs	r6, r5, #68, 2
    7ec8:	strpl	lr, [r0], -r0, asr #19
    7ecc:	andvs	r6, r3, #-1073741792	; 0xc0000020
    7ed0:	andcs	fp, r0, r0, ror sp
    7ed4:	svclt	0x0000bd70
    7ed8:	teqlt	r0, r8, lsl #10
    7edc:	cmnlt	r3, r3, lsl #19
    7ee0:	blcc	626f4 <mkdtemp@@Base+0x470d4>
    7ee4:	svcne	0x0080f5b3
    7ee8:	tstcs	r0, r2, lsl r3
    7eec:			; <UNDEFINED> instruction: 0xf00c200b
    7ef0:	strdcs	pc, [fp], -r5
    7ef4:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    7ef8:	rscscc	pc, pc, pc, asr #32
    7efc:	ldmib	r0, {r3, r8, sl, fp, ip, sp, pc}^
    7f00:	addsmi	r2, sl, #0, 6
    7f04:	bvs	fc6d0 <mkdtemp@@Base+0xe10b0>
    7f08:			; <UNDEFINED> instruction: 0xf5b33b01
    7f0c:	rscle	r1, ip, #128, 30	; 0x200
    7f10:	blcs	22024 <mkdtemp@@Base+0x6a04>
    7f14:	stmdbvs	r3, {r0, r3, r5, r6, r7, ip, lr, pc}
    7f18:	svcvs	0x0000f1b3
    7f1c:	stmdbvs	r2, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
    7f20:	mvnle	r4, #805306377	; 0x30000009
    7f24:	addsmi	r6, sl, #12779520	; 0xc30000
    7f28:	stmvs	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    7f2c:	bicsle	r4, ip, #805306377	; 0x30000009
    7f30:	sbcsle	r2, sl, r0, lsl #18
    7f34:	ldmdblt	fp, {r0, r1, r3, r7, r8, fp, sp, lr}
    7f38:	movwcs	lr, #2513	; 0x9d1
    7f3c:			; <UNDEFINED> instruction: 0xd1d4429a
    7f40:	blcc	62774 <mkdtemp@@Base+0x47154>
    7f44:	svcne	0x0080f5b3
    7f48:	stmdavs	fp, {r0, r1, r2, r3, r6, r7, r9, ip, lr, pc}^
    7f4c:	sbcle	r2, ip, r0, lsl #22
    7f50:			; <UNDEFINED> instruction: 0xf1b3690b
    7f54:	stmiale	r8, {r8, r9, sl, fp, sp, lr}^
    7f58:	addsmi	r6, r3, #1212416	; 0x128000
    7f5c:	stmiavs	fp, {r0, r2, r6, r7, r8, r9, ip, lr, pc}^
    7f60:	bicle	r4, r2, #-1610612727	; 0xa0000009
    7f64:	addsmi	r6, r3, #9043968	; 0x8a0000
    7f68:	subvs	sp, r1, #-67108862	; 0xfc000002
    7f6c:	bvs	2cff74 <mkdtemp@@Base+0x2b4954>
    7f70:	andvs	r3, fp, #67108864	; 0x4000000
    7f74:	svclt	0x0000bd08
    7f78:	ldrlt	fp, [r8, #-432]!	; 0xfffffe50
    7f7c:	stmibvs	r3, {r2, r9, sl, lr}
    7f80:	bvs	974534 <mkdtemp@@Base+0x958f14>
    7f84:			; <UNDEFINED> instruction: 0xf5b53d01
    7f88:	movwle	r1, #61312	; 0xef80
    7f8c:	andcs	r2, fp, r0, lsl #2
    7f90:	blx	fe943fc8 <mkdtemp@@Base+0xfe9289a8>
    7f94:	ldrhtmi	lr, [r8], -sp
    7f98:			; <UNDEFINED> instruction: 0xf7fb200b
    7f9c:	ldmib	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    7fa0:	addsmi	r2, sl, #0, 6
    7fa4:			; <UNDEFINED> instruction: 0xe7ecd1f2
    7fa8:	stmdavs	r3!, {r4, r5, r6, r8, r9, sl, lr}^
    7fac:	rscle	r2, sp, r0, lsl #22
    7fb0:			; <UNDEFINED> instruction: 0xf1b36923
    7fb4:	stmiale	r9!, {r8, r9, sl, fp, sp, lr}^
    7fb8:	addsmi	r6, r3, #1605632	; 0x188000
    7fbc:	stmiavs	r3!, {r1, r2, r5, r6, r7, r8, r9, ip, lr, pc}^
    7fc0:	mvnle	r4, #-1610612727	; 0xa0000009
    7fc4:	addsmi	r6, r3, #10616832	; 0xa20000
    7fc8:	eorvs	sp, r5, #224, 6	; 0x80000003
    7fcc:	bvs	18365e8 <mkdtemp@@Base+0x181afc8>
    7fd0:			; <UNDEFINED> instruction: 0xffd2f7ff
    7fd4:	rsbvs	r6, r5, #2670592	; 0x28c000
    7fd8:			; <UNDEFINED> instruction: 0x4620b15b
    7fdc:	rscscc	pc, pc, #79	; 0x4f
    7fe0:			; <UNDEFINED> instruction: 0xf7fb2128
    7fe4:			; <UNDEFINED> instruction: 0x4620ed96
    7fe8:	ldrhtmi	lr, [r8], -sp
    7fec:	ldclt	7, cr15, [r4], #-1004	; 0xfffffc14
    7ff0:	stmdavs	r0!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7ff4:	rscscc	pc, pc, #79	; 0x4f
    7ff8:			; <UNDEFINED> instruction: 0xf7fb6961
    7ffc:	stmdavs	r0!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    8000:	stc	7, cr15, [ip], #-1004	; 0xfffffc14
    8004:	svclt	0x0000e7e9
    8008:	teqlt	r8, r0, ror r5
    800c:	strmi	r6, [r4], -r1, lsl #19
    8010:	bvs	8f45dc <mkdtemp@@Base+0x8d8fbc>
    8014:			; <UNDEFINED> instruction: 0xf5b33b01
    8018:	tstle	r2, #128, 30	; 0x200
    801c:	andcs	r2, fp, r0, lsl #2
    8020:	blx	1744058 <mkdtemp@@Base+0x1728a38>
    8024:			; <UNDEFINED> instruction: 0xf7fb200b
    8028:	strcs	lr, [r0, #-3506]	; 0xfffff24e
    802c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    8030:	movwcs	lr, #2512	; 0x9d0
    8034:			; <UNDEFINED> instruction: 0xd1f1429a
    8038:	blcc	628cc <mkdtemp@@Base+0x472ac>
    803c:	svcne	0x0080f5b3
    8040:	stmdavs	r3!, {r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    8044:	rscle	r2, r9, r0, lsl #22
    8048:			; <UNDEFINED> instruction: 0xf1b26922
    804c:	stmiale	r5!, {r8, r9, sl, fp, sp, lr}^
    8050:	addmi	r6, r2, #96, 18	; 0x180000
    8054:	stmiavs	r6!, {r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    8058:	bicsle	r4, pc, #176, 4
    805c:	adcmi	r6, lr, #10813440	; 0xa50000
    8060:	teqlt	r1, #220, 6	; 0x70000003
    8064:			; <UNDEFINED> instruction: 0xf1b2441d
    8068:	stmdale	sl, {r8, r9, sl, fp, sp, lr}
    806c:	addsmi	r6, sl, #1622016	; 0x18c000
    8070:	stmiavs	r1!, {r0, r1, r2, r8, r9, ip, lr, pc}^
    8074:	movwle	r4, #17035	; 0x428b
    8078:	addsmi	r6, r9, #10682368	; 0xa30000
    807c:	bne	ff277d24 <mkdtemp@@Base+0xff25c704>
    8080:	tstcs	r0, r7, lsl #4
    8084:			; <UNDEFINED> instruction: 0xf00c200b
    8088:	andcs	pc, fp, r9, lsr #20
    808c:	ldcl	7, cr15, [lr, #-1004]!	; 0xfffffc14
    8090:	strtmi	r2, [r8], -r0, lsl #2
    8094:			; <UNDEFINED> instruction: 0xff02f7ff
    8098:	stmdacs	r0, {r0, r2, r9, sl, lr}
    809c:	strtmi	sp, [r1], -r6, asr #1
    80a0:			; <UNDEFINED> instruction: 0xff1af7ff
    80a4:	sbcle	r2, r1, r0, lsl #16
    80a8:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    80ac:			; <UNDEFINED> instruction: 0xff64f7ff
    80b0:	stmdavs	r2!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    80b4:	mulle	sp, r3, r2
    80b8:			; <UNDEFINED> instruction: 0xf00c200b
    80bc:	andcs	pc, fp, pc, lsl #20
    80c0:	stcl	7, cr15, [r4, #-1004]!	; 0xfffffc14
    80c4:	ldmdblt	r3, {r0, r1, r5, r7, r8, fp, sp, lr}^
    80c8:	movwcs	lr, #2516	; 0x9d4
    80cc:	mulle	r6, r3, r2
    80d0:	ldrb	r2, [r6, r0, lsl #10]
    80d4:	blcs	19150 <error@@Base+0x9198>
    80d8:	stmdbvs	r2!, {r0, r1, r4, r6, r7, ip, lr, pc}
    80dc:	bvs	901ff0 <mkdtemp@@Base+0x8e69d0>
    80e0:			; <UNDEFINED> instruction: 0xf5b33b01
    80e4:	rscsle	r1, r3, #128, 30	; 0x200
    80e8:	strcs	r6, [r0, #-2147]	; 0xfffff79d
    80ec:	svclt	0x0000e7f3
    80f0:			; <UNDEFINED> instruction: 0x4604b510
    80f4:	ldmdblt	r3, {r0, r1, r7, r8, fp, sp, lr}
    80f8:	blcs	6290c <mkdtemp@@Base+0x472ec>
    80fc:	stmiavs	r3!, {r1, r8, fp, ip, lr, pc}^
    8100:	ldclt	0, cr6, [r0, #-652]	; 0xfffffd74
    8104:	andeq	lr, r0, #208, 18	; 0x340000
    8108:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    810c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    8110:	svclt	0x00184290
    8114:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8118:	tstcs	r0, r3, lsr #6
    811c:			; <UNDEFINED> instruction: 0xf00c200b
    8120:	ldrdcs	pc, [fp], -sp
    8124:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    8128:	stmdavs	r0!, {r0, r5, r6, r8, fp, sp, lr}
    812c:	svcvc	0x0080f5b1
    8130:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8134:	movwcc	lr, #10692	; 0x29c4
    8138:	movwcs	sp, #4106	; 0x100a
    813c:	addvc	pc, r0, #1325400064	; 0x4f000000
    8140:	stc2l	0, cr15, [r2], #76	; 0x4c
    8144:	vst4.16	{d27,d29,d31,d33}, [pc :128], r0
    8148:	eorvs	r7, r0, r0, lsl #7
    814c:	cmnvs	r3, r0, rrx
    8150:			; <UNDEFINED> instruction: 0x4010e8bd
    8154:	rscscc	pc, pc, #79	; 0x4f
    8158:	orrvc	pc, r0, pc, asr #8
    815c:	ldcllt	7, cr15, [r6], {251}	; 0xfb
    8160:	ldrb	r6, [r5, r0, lsr #16]!
    8164:	sbcsle	r2, r8, r0, lsl #20
    8168:			; <UNDEFINED> instruction: 0xf1b36923
    816c:	ldmle	r4, {r8, r9, sl, fp, sp, lr}^
    8170:	addmi	r6, fp, #1589248	; 0x184000
    8174:	stmiavs	r3!, {r0, r4, r6, r7, r8, r9, ip, lr, pc}^
    8178:	bicle	r4, lr, #-1879048183	; 0x90000009
    817c:	addsmi	r6, r3, #10616832	; 0xa20000
    8180:			; <UNDEFINED> instruction: 0xe7cad2d4
    8184:	ldrbmi	r6, [r0, -r0, lsl #18]!
    8188:	ldrbmi	r6, [r0, -r0, asr #18]!
    818c:	ldrbmi	r6, [r0, -r0, asr #20]!
    8190:	ldrbmi	r6, [r0, -r0, lsl #20]!
    8194:	strdlt	fp, [r0, #-88]	; 0xffffffa8
    8198:	strmi	r6, [lr], -r5, lsl #19
    819c:	cmnlt	sp, r4, lsl #12
    81a0:	vnmlsne.f32	s13, s20, s7
    81a4:	svcne	0x0080f5b2
    81a8:	tstcs	r0, r3, lsl r3
    81ac:			; <UNDEFINED> instruction: 0xf00c200b
    81b0:	mulcs	fp, r5, r9
    81b4:	stcl	7, cr15, [sl], #1004	; 0x3ec
    81b8:	ldrbcc	pc, [pc, #79]!	; 820f <PEM_write_bio_PrivateKey@plt+0x4103>	; <UNPREDICTABLE>
    81bc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    81c0:	movwcs	lr, #2512	; 0x9d0
    81c4:			; <UNDEFINED> instruction: 0xd1f0429a
    81c8:	vnmlsne.f32	s13, s20, s7
    81cc:	svcne	0x0080f5b2
    81d0:	stmdavs	r2!, {r0, r1, r3, r5, r6, r7, r9, ip, lr, pc}^
    81d4:	rscle	r2, r8, r0, lsl #20
    81d8:			; <UNDEFINED> instruction: 0xf1b26922
    81dc:	stmiale	r4!, {r8, r9, sl, fp, sp, lr}^
    81e0:	addmi	r6, r2, #96, 18	; 0x180000
    81e4:	stmiavs	r1!, {r0, r5, r6, r7, r8, r9, ip, lr, pc}^
    81e8:	bicsle	r4, lr, #136, 4	; 0x80000008
    81ec:	addmi	r6, r1, #160, 16	; 0xa00000
    81f0:	addsmi	sp, r6, #1811939331	; 0x6c000003
    81f4:	bllt	fe57c2ac <mkdtemp@@Base+0xfe560c8c>
    81f8:	teqle	r0, r1, lsl #22
    81fc:	svcvs	0x0000f1b6
    8200:	addmi	sp, lr, #2686976	; 0x290000
    8204:	svclt	0x002c4620
    8208:	mrscs	r2, (UNDEF: 17)
    820c:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    8210:	adcsmi	r6, r1, #1589248	; 0x184000
    8214:	stmiavs	r7!, {r0, r3, r4, r8, fp, ip, lr, pc}^
    8218:	andsle	r4, ip, #1879048203	; 0x7000000b
    821c:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}
    8220:	ldrbcc	fp, [pc, r8, lsl #31]!
    8224:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    8228:			; <UNDEFINED> instruction: 0xf027bf8c
    822c:	vst1.64	{d16}, [pc :256]
    8230:	adcsmi	r7, r7, #128, 14	; 0x2000000
    8234:	ldrtmi	fp, [r7], -r8, lsr #30
    8238:			; <UNDEFINED> instruction: 0xf013463a
    823c:	orrlt	pc, r8, r5, ror #24
    8240:	stmib	r4, {r0, r1, r2, r4, r5, r7, r9, lr}^
    8244:	cmnvs	r7, r0
    8248:	strtmi	sp, [r8], -r5, lsl #16
    824c:	ldflte	f6, [r8, #152]!	; 0x98
    8250:	strtmi	r2, [r8], -r0, lsl #10
    8254:			; <UNDEFINED> instruction: 0xf06fbdf8
    8258:	strtmi	r0, [r8], -r8, lsl #10
    825c:			; <UNDEFINED> instruction: 0xf06fbdf8
    8260:			; <UNDEFINED> instruction: 0xe7ab0530
    8264:	streq	pc, [r1, #-111]	; 0xffffff91
    8268:	svclt	0x0000e7a8
    826c:	teqlt	r0, r8, lsl #10
    8270:	cmnlt	fp, r3, lsl #19
    8274:	blcc	62a88 <mkdtemp@@Base+0x47468>
    8278:	svcne	0x0080f5b3
    827c:	tstcs	r0, r1, lsl r3
    8280:			; <UNDEFINED> instruction: 0xf00c200b
    8284:	andcs	pc, fp, fp, lsr #18
    8288:	stc	7, cr15, [r0], {251}	; 0xfb
    828c:	stclt	0, cr2, [r8, #-0]
    8290:	movwcs	lr, #2512	; 0x9d0
    8294:			; <UNDEFINED> instruction: 0xd1f2429a
    8298:	blcc	62aac <mkdtemp@@Base+0x4748c>
    829c:	svcne	0x0080f5b3
    82a0:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    82a4:	rscle	r2, sl, r0, lsl #22
    82a8:			; <UNDEFINED> instruction: 0xf1b36903
    82ac:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    82b0:	addsmi	r6, r3, #1081344	; 0x108000
    82b4:	stmiavs	r3, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    82b8:	mvnle	r4, #-1610612727	; 0xa0000009
    82bc:	addmi	r6, r3, #128, 16	; 0x800000
    82c0:	bne	637f68 <mkdtemp@@Base+0x61c948>
    82c4:	stclt	3, cr13, [r8, #-876]	; 0xfffffc94
    82c8:	teqlt	r0, r8, lsr r5
    82cc:	cmnlt	fp, r3, lsl #19
    82d0:	vnmlsne.f32	s13, s2, s4
    82d4:	svcne	0x0080f5b1
    82d8:	tstcs	r0, r1, lsl r3
    82dc:			; <UNDEFINED> instruction: 0xf00c200b
    82e0:	strdcs	pc, [fp], -sp
    82e4:	mrrc	7, 15, pc, r2, cr11	; <UNPREDICTABLE>
    82e8:	ldclt	0, cr2, [r8, #-0]
    82ec:	andne	lr, r0, #208, 18	; 0x340000
    82f0:			; <UNDEFINED> instruction: 0xd1f24291
    82f4:	vnmlsne.f32	s13, s2, s4
    82f8:	svcne	0x0080f5b1
    82fc:	stmdavs	r1, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    8300:	rscle	r2, sl, r0, lsl #18
    8304:			; <UNDEFINED> instruction: 0xf1b16901
    8308:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    830c:	adcmi	r6, r9, #1130496	; 0x114000
    8310:	stmiavs	r4, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    8314:	mvnle	r4, #1342177290	; 0x5000000a
    8318:	addmi	r6, r4, #128, 16	; 0x800000
    831c:	ldmdblt	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    8320:	svclt	0x00042a01
    8324:	blne	e42c <PEM_write_bio_PrivateKey@plt+0xa320>
    8328:			; <UNDEFINED> instruction: 0x4618d0df
    832c:	andcs	fp, r0, r8, lsr sp
    8330:	svclt	0x0000bd38
    8334:	teqlt	r0, r8, lsl #10
    8338:	cmnlt	fp, r3, lsl #19
    833c:	blcc	62b50 <mkdtemp@@Base+0x47530>
    8340:	svcne	0x0080f5b3
    8344:	tstcs	r0, r1, lsl r3
    8348:			; <UNDEFINED> instruction: 0xf00c200b
    834c:	andcs	pc, fp, r7, asr #17
    8350:	ldc	7, cr15, [ip], {251}	; 0xfb
    8354:	stclt	0, cr2, [r8, #-0]
    8358:	movwcs	lr, #2512	; 0x9d0
    835c:			; <UNDEFINED> instruction: 0xd1f2429a
    8360:	blcc	62b74 <mkdtemp@@Base+0x47554>
    8364:	svcne	0x0080f5b3
    8368:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    836c:	rscle	r2, sl, r0, lsl #22
    8370:			; <UNDEFINED> instruction: 0xf1b26902
    8374:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    8378:	addmi	r6, sl, #1064960	; 0x104000
    837c:	stmiavs	r2, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    8380:	mvnle	r4, #268435465	; 0x10000009
    8384:	addmi	r6, r2, #128, 16	; 0x800000
    8388:	stmiane	r0, {r3, r5, r8, r9, sl, fp, ip, sp, pc}^
    838c:	stclt	3, cr13, [r8, #-876]	; 0xfffffc94
    8390:	teqlt	r0, r8, lsr r5
    8394:	cmnlt	fp, r3, lsl #19
    8398:	vnmlsne.f32	s13, s2, s4
    839c:	svcne	0x0080f5b1
    83a0:	tstcs	r0, r1, lsl r3
    83a4:			; <UNDEFINED> instruction: 0xf00c200b
    83a8:	mulcs	fp, r9, r8
    83ac:	bl	ffbc63a0 <mkdtemp@@Base+0xffbaad80>
    83b0:	ldclt	0, cr2, [r8, #-0]
    83b4:	andne	lr, r0, #208, 18	; 0x340000
    83b8:			; <UNDEFINED> instruction: 0xd1f24291
    83bc:	vnmlsne.f32	s13, s2, s4
    83c0:	svcne	0x0080f5b1
    83c4:	stmdavs	r1, {r0, r2, r3, r5, r6, r7, r9, ip, lr, pc}^
    83c8:	rscle	r2, sl, r0, lsl #18
    83cc:			; <UNDEFINED> instruction: 0xf1b16901
    83d0:	stmiale	r6!, {r8, r9, sl, fp, sp, lr}^
    83d4:	adcmi	r6, r1, #68, 18	; 0x110000
    83d8:	stmiavs	r5, {r0, r1, r5, r6, r7, r8, r9, ip, lr, pc}^
    83dc:	mvnle	r4, #172, 4	; 0xc000000a
    83e0:	addmi	r6, sp, #8454144	; 0x810000
    83e4:	ldmdblt	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    83e8:	svclt	0x00182a01
    83ec:	mvnle	r4, r8, lsl r6
    83f0:	strmi	r6, [r8], #-2048	; 0xfffff800
    83f4:	andcs	fp, r0, r8, lsr sp
    83f8:	svclt	0x0000bd38
    83fc:	teqlt	r0, r0, ror r5
    8400:	cmnlt	fp, r3, lsl #19
    8404:	vmulne.f32	s13, s20, s10
    8408:	svcne	0x0080f5b2
    840c:	tstcs	r0, r3, lsl r3
    8410:			; <UNDEFINED> instruction: 0xf00c200b
    8414:	andcs	pc, fp, r3, ror #16
    8418:	bl	fee4640c <mkdtemp@@Base+0xfee2adec>
    841c:	mvnscc	pc, #79	; 0x4f
    8420:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    8424:	andmi	lr, r0, #208, 18	; 0x340000
    8428:			; <UNDEFINED> instruction: 0xd1f04294
    842c:	vmulne.f32	s13, s20, s10
    8430:	svcne	0x0080f5b2
    8434:	stmdavs	r2, {r0, r1, r3, r5, r6, r7, r9, ip, lr, pc}^
    8438:	rscle	r2, r8, r0, lsl #20
    843c:			; <UNDEFINED> instruction: 0xf1b26902
    8440:	stmiale	r4!, {r8, r9, sl, fp, sp, lr}^
    8444:	adcsmi	r6, r2, #1146880	; 0x118000
    8448:	stmiavs	r4, {r0, r5, r6, r7, r8, r9, ip, lr, pc}^
    844c:	bicsle	r4, lr, #1610612746	; 0x6000000a
    8450:	addmi	r6, r4, #128, 16	; 0x800000
    8454:	ldmdblt	fp, {r0, r1, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
    8458:	tstle	r9, r1, lsl #26
    845c:	stmdale	sl, {r0, r4, r7, r9, lr}
    8460:	bne	88edac <mkdtemp@@Base+0x87378c>
    8464:	svclt	0x00384291
    8468:	movweq	pc, #32879	; 0x806f	; <UNPREDICTABLE>
    846c:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
    8470:	teqeq	r0, #111	; 0x6f	; <UNPREDICTABLE>
    8474:			; <UNDEFINED> instruction: 0xf06fe7d4
    8478:	ldrb	r0, [r1, r8, lsl #6]
    847c:			; <UNDEFINED> instruction: 0x4604b570
    8480:			; <UNDEFINED> instruction: 0xf7ff460e
    8484:			; <UNDEFINED> instruction: 0x4605ffbb
    8488:	strtmi	fp, [r8], -r8, lsl #2
    848c:	stmiavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    8490:	stmdbvs	r1!, {r5, r9, sl, lr}
    8494:	addmi	r4, fp, #855638016	; 0x33000000
    8498:			; <UNDEFINED> instruction: 0x2100bf94
    849c:			; <UNDEFINED> instruction: 0xf7ff2101
    84a0:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    84a4:	ldrtmi	r6, [r3], #-2401	; 0xfffff69f
    84a8:	stmible	lr!, {r0, r1, r3, r7, r9, lr}^
    84ac:			; <UNDEFINED> instruction: 0xf1036922
    84b0:			; <UNDEFINED> instruction: 0xf02505ff
    84b4:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl}
    84b8:	svclt	0x00884295
    84bc:	movwcs	r4, #5661	; 0x161d
    84c0:			; <UNDEFINED> instruction: 0xf013462a
    84c4:	strmi	pc, [r3], -r1, lsr #22
    84c8:	cmnvs	r5, r0, asr r1
    84cc:	eorvs	r4, r0, r1, lsr r6
    84d0:	rsbvs	r4, r3, r0, lsr #12
    84d4:			; <UNDEFINED> instruction: 0xff92f7ff
    84d8:	strbvc	lr, [r0, #2560]!	; 0xa00
    84dc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    84e0:	streq	pc, [r1, #-111]	; 0xffffff91
    84e4:	svclt	0x0000e7d1
    84e8:			; <UNDEFINED> instruction: 0x4605b570
    84ec:	cmnlt	r2, lr, lsl #12
    84f0:	andsvs	r2, r3, r0, lsl #6
    84f4:			; <UNDEFINED> instruction: 0xf7ff4614
    84f8:	stmdblt	r8!, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    84fc:	stmdavs	fp!, {r1, r3, r5, r6, r7, fp, sp, lr}
    8500:	rscvs	r4, lr, r6, lsl r4
    8504:	eorvs	r4, r3, r3, lsl r4
    8508:			; <UNDEFINED> instruction: 0xf7ffbd70
    850c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8510:	stmiavs	r9!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8514:	rscvs	r4, r9, r1, lsr r4
    8518:	svclt	0x0000bd70
    851c:	hvclt	2896	; 0xb50
    8520:	strmi	r6, [sp], -r6, lsl #19
    8524:	cmnlt	r6, r4, lsl #12
    8528:	blcc	62dbc <mkdtemp@@Base+0x4779c>
    852c:	svcne	0x0080f5b3
    8530:	tstcs	r0, r2, lsl r3
    8534:			; <UNDEFINED> instruction: 0xf00b200b
    8538:	ldrdcs	pc, [fp], -r1
    853c:	bl	9c6530 <mkdtemp@@Base+0x9aaf10>
    8540:	rscscc	pc, pc, pc, asr #32
    8544:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    8548:	addsmi	r2, sl, #0, 6
    854c:	bvs	8fcd18 <mkdtemp@@Base+0x8e16f8>
    8550:			; <UNDEFINED> instruction: 0xf5b33b01
    8554:	rscle	r1, ip, #128, 30	; 0x200
    8558:	blcs	226ec <mkdtemp@@Base+0x70cc>
    855c:	stmdbvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}
    8560:	svcvs	0x0000f1b2
    8564:	stmdbvs	r0!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
    8568:	mvnle	r4, #536870920	; 0x20000008
    856c:	addmi	r6, r8, #14745600	; 0xe10000
    8570:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    8574:	bicsle	r4, ip, #268435465	; 0x10000009
    8578:	ldmiblt	lr, {r0, r2, r4, r7, r8, ip, sp, pc}
    857c:	addmi	r6, r3, #32, 16	; 0x200000
    8580:			; <UNDEFINED> instruction: 0x4631d010
    8584:			; <UNDEFINED> instruction: 0xf00b200b
    8588:	andcs	pc, fp, r9, lsr #31
    858c:	b	fffc6580 <mkdtemp@@Base+0xfffaaf60>
    8590:	stmdale	sp, {r0, r2, r4, r5, r7, r9, lr}
    8594:	movwne	lr, #10708	; 0x29d4
    8598:	adcvs	r4, r5, sp, lsl #8
    859c:	mulle	r3, sp, r2
    85a0:	ldcllt	0, cr2, [r0, #-0]
    85a4:	ldrb	r1, [r3, lr, lsl #21]!
    85a8:	stmib	r4, {sp}^
    85ac:	ldcllt	0, cr0, [r0, #-8]!
    85b0:	andeq	pc, r2, pc, rrx
    85b4:	svclt	0x0000bd70
    85b8:	hvclt	2896	; 0xb50
    85bc:	strmi	r6, [sp], -r6, lsl #19
    85c0:	cmnlt	r6, r4, lsl #12
    85c4:	blcc	62e58 <mkdtemp@@Base+0x47838>
    85c8:	svcne	0x0080f5b3
    85cc:	tstcs	r0, r2, lsl r3
    85d0:			; <UNDEFINED> instruction: 0xf00b200b
    85d4:	andcs	pc, fp, r3, lsl #31
    85d8:	b	ff6465cc <mkdtemp@@Base+0xff62afac>
    85dc:	rscscc	pc, pc, pc, asr #32
    85e0:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    85e4:	addsmi	r2, sl, #0, 6
    85e8:	bvs	8fcdb4 <mkdtemp@@Base+0x8e1794>
    85ec:			; <UNDEFINED> instruction: 0xf5b33b01
    85f0:	rscle	r1, ip, #128, 30	; 0x200
    85f4:	blcs	22788 <mkdtemp@@Base+0x7168>
    85f8:	stmdbvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}
    85fc:	svcvs	0x0000f1b2
    8600:	stmdbvs	r0!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}^
    8604:	mvnle	r4, #536870920	; 0x20000008
    8608:	addmi	r6, r8, #14745600	; 0xe10000
    860c:	stmiavs	r2!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}
    8610:	bicsle	r4, ip, #268435465	; 0x10000009
    8614:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
    8618:	ldmiblt	lr, {r1, r5, r6, r7, ip, lr, pc}
    861c:	addmi	r6, r3, #32, 16	; 0x200000
    8620:			; <UNDEFINED> instruction: 0x4631d010
    8624:			; <UNDEFINED> instruction: 0xf00b200b
    8628:	andcs	pc, fp, r9, asr pc	; <UNPREDICTABLE>
    862c:	b	febc6620 <mkdtemp@@Base+0xfebab000>
    8630:	svclt	0x009b42b5
    8634:	andcs	r6, r0, r1, ror #17
    8638:	andeq	pc, r2, pc, rrx
    863c:	svclt	0x00981b49
    8640:	ldcllt	0, cr6, [r0, #-900]!	; 0xfffffc7c
    8644:	ldrb	r1, [r3, lr, lsl #21]!
    8648:	movweq	pc, #46016	; 0xb3c0	; <UNPREDICTABLE>
    864c:	stmdacs	r9, {r9, sl, fp}
    8650:	stmdacs	sp, {r1, r2, ip, lr, pc}
    8654:	stmdacs	r6, {r0, r1, r2, r4, ip, lr, pc}
    8658:			; <UNDEFINED> instruction: 0xf06fd011
    865c:			; <UNDEFINED> instruction: 0x47700015
    8660:	blcs	2173fc <mkdtemp@@Base+0x1fbddc>
    8664:	andcs	sp, r1, #983040	; 0xf0000
    8668:	tstne	r9, r0, asr #4	; <UNPREDICTABLE>
    866c:	vpmax.u8	d15, d3, d2
    8670:	svclt	0x000c420b
    8674:	andeq	pc, r3, pc, rrx
    8678:	eoreq	pc, sl, pc, rrx
    867c:	blcs	1c9a444 <mkdtemp@@Base+0x1c7ee24>
    8680:	blcs	fe47c68c <mkdtemp@@Base+0xfe46106c>
    8684:			; <UNDEFINED> instruction: 0xf06fd102
    8688:	ldrbmi	r0, [r0, -r3]!
    868c:	svclt	0x00142b64
    8690:	andseq	pc, r5, pc, rrx
    8694:	eoreq	pc, sl, pc, rrx
    8698:	svclt	0x00004770
    869c:	ldrblt	fp, [r8, #459]!	; 0x1cb
    86a0:	ldrmi	r4, [r8], -r7, lsl #12
    86a4:	ldrmi	r4, [sp], -lr, lsl #12
    86a8:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86ac:	cmnlt	r8, r4, lsl #12
    86b0:	svclt	0x002c4286
    86b4:	movwcs	r2, #4864	; 0x1300
    86b8:	bicsvc	lr, r6, #339968	; 0x53000
    86bc:	strtmi	sp, [r9], -r6, lsl #2
    86c0:			; <UNDEFINED> instruction: 0x46224638
    86c4:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86c8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    86cc:	rscscc	pc, pc, pc, asr #32
    86d0:			; <UNDEFINED> instruction: 0xf04fbdf8
    86d4:			; <UNDEFINED> instruction: 0x477030ff
    86d8:	addlt	fp, r3, r0, lsl #10
    86dc:	ldrd	pc, [ip], #-143	; 0xffffff71
    86e0:			; <UNDEFINED> instruction: 0xf8df2300
    86e4:	ldrmi	ip, [sl], -ip, asr #32
    86e8:			; <UNDEFINED> instruction: 0x466944fe
    86ec:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    86f0:	ldrdgt	pc, [r0], -ip
    86f4:	andgt	pc, r4, sp, asr #17
    86f8:	stceq	0, cr15, [r0], {79}	; 0x4f
    86fc:	stcl	7, cr15, [r2], #1004	; 0x3ec
    8700:			; <UNDEFINED> instruction: 0xf7fb9800
    8704:	bmi	302814 <mkdtemp@@Base+0x2e71f4>
    8708:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    870c:			; <UNDEFINED> instruction: 0xf5b058d3
    8710:	svclt	0x00ac6f80
    8714:			; <UNDEFINED> instruction: 0xf06f2000
    8718:	ldmdavs	sl, {r0, r1, r2, r4, r5}
    871c:	subsmi	r9, sl, r1, lsl #22
    8720:	andlt	sp, r3, r2, lsl #2
    8724:	blx	1468a2 <mkdtemp@@Base+0x12b282>
    8728:	b	ffac671c <mkdtemp@@Base+0xffaab0fc>
    872c:	andeq	r4, r4, r8, ror #8
    8730:	andeq	r0, r0, ip, ror r4
    8734:	andeq	r4, r4, r6, asr #8
    8738:	ldrbmi	lr, [r0, sp, lsr #18]!
    873c:	bmi	a99f98 <mkdtemp@@Base+0xa7e978>
    8740:	svccc	0x0080f5b5
    8744:	addlt	r4, r8, r9, lsr #22
    8748:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    874c:	movwls	r6, #30747	; 0x781b
    8750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8754:	strmi	sp, [ip], -r3, asr #16
    8758:			; <UNDEFINED> instruction: 0xf7fb4607
    875c:	bl	182cfc <mkdtemp@@Base+0x1676dc>
    8760:	movwcc	r0, #9029	; 0x2345
    8764:	ldrmi	r4, [lr], #-1542	; 0xfffff9fa
    8768:	ldrtmi	r2, [r1], -r1
    876c:	svc	0x0080f7fa
    8770:	movlt	r4, #128, 12	; 0x8000000
    8774:	ldrsbtls	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8778:			; <UNDEFINED> instruction: 0x46324639
    877c:			; <UNDEFINED> instruction: 0xf01344f9
    8780:	ldrtmi	pc, [r2], -sp, ror #20	; <UNPREDICTABLE>
    8784:	strbmi	r4, [r9], -r0, asr #12
    8788:	blx	c447dc <mkdtemp@@Base+0xc291bc>
    878c:	ldmdbmi	r9, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    8790:			; <UNDEFINED> instruction: 0xf8df3c01
    8794:	strtmi	sl, [r5], #-100	; 0xffffff9c
    8798:	svcge	0x00054479
    879c:			; <UNDEFINED> instruction: 0xf81444fa
    87a0:	movwcs	r0, #24321	; 0x5f01
    87a4:	tstls	r1, r1, lsl #4
    87a8:	andge	pc, r0, sp, asr #17
    87ac:	andls	r4, r2, r9, lsl r6
    87b0:			; <UNDEFINED> instruction: 0xf7fb4638
    87b4:	ldrtmi	lr, [r9], -r4, lsl #20
    87b8:			; <UNDEFINED> instruction: 0x46404632
    87bc:	blx	5c4810 <mkdtemp@@Base+0x5a91f0>
    87c0:	strbmi	r4, [r9], -ip, lsr #5
    87c4:	bmi	37cf78 <mkdtemp@@Base+0x361958>
    87c8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    87cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    87d0:	subsmi	r9, sl, r7, lsl #22
    87d4:	strbmi	sp, [r0], -r6, lsl #2
    87d8:	pop	{r3, ip, sp, pc}
    87dc:			; <UNDEFINED> instruction: 0xf04f87f0
    87e0:	ldrb	r0, [r0, r0, lsl #16]!
    87e4:	b	fe3467d8 <mkdtemp@@Base+0xfe32b1b8>
    87e8:	andeq	r4, r4, r8, lsl #8
    87ec:	andeq	r0, r0, ip, ror r4
    87f0:	muleq	r1, r0, r2
    87f4:	andeq	r6, r1, r0, asr #29
    87f8:	muleq	r1, r8, r2
    87fc:	andeq	r4, r4, r6, lsl #7
    8800:	svccc	0x0080f5b2
    8804:	svcmi	0x00f0e92d
    8808:	stmdale	r2, {r0, r1, r7, ip, sp, pc}^
    880c:			; <UNDEFINED> instruction: 0x460f4616
    8810:			; <UNDEFINED> instruction: 0xf7fb4682
    8814:			; <UNDEFINED> instruction: 0x1cb4e90a
    8818:			; <UNDEFINED> instruction: 0x23abf64a
    881c:			; <UNDEFINED> instruction: 0x23aaf6ca
    8820:	strcc	pc, [r4], #-2979	; 0xfffff45d
    8824:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    8828:	andcs	r4, r1, r0, lsl #13
    882c:	bl	258b44 <mkdtemp@@Base+0x23d524>
    8830:	bl	109a48 <mkdtemp@@Base+0xee428>
    8834:	ldrbmi	r0, [r9], -r0, lsl #22
    8838:	svc	0x001af7fa
    883c:	movtlt	r4, #1541	; 0x605
    8840:			; <UNDEFINED> instruction: 0x465a4651
    8844:	blx	2c4898 <mkdtemp@@Base+0x2a9278>
    8848:			; <UNDEFINED> instruction: 0x465a4914
    884c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8850:			; <UNDEFINED> instruction: 0xf9ccf013
    8854:			; <UNDEFINED> instruction: 0x4628b91e
    8858:	pop	{r0, r1, ip, sp, pc}
    885c:	bl	fe92c824 <mkdtemp@@Base+0xfe911204>
    8860:	bl	149488 <mkdtemp@@Base+0x12de68>
    8864:	ldrtmi	r0, [r1], -r9, lsl #4
    8868:			; <UNDEFINED> instruction: 0xf0114638
    886c:	mulcc	r1, r3, r9
    8870:	stmdbmi	fp, {r0, r1, r3, ip, lr, pc}
    8874:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8878:	bl	1f4686c <mkdtemp@@Base+0x1f2b24c>
    887c:	andls	r2, r1, r0, lsl #4
    8880:	strtmi	r5, [r8], -sl, lsr #8
    8884:	pop	{r0, r1, ip, sp, pc}
    8888:	usub8mi	r8, r9, r0
    888c:			; <UNDEFINED> instruction: 0xf0124628
    8890:	strcs	pc, [r0, #-3087]	; 0xfffff3f1
    8894:	andlt	r4, r3, r8, lsr #12
    8898:	svchi	0x00f0e8bd
    889c:			; <UNDEFINED> instruction: 0x000151be
    88a0:	andeq	r6, r1, sl, lsl #9
    88a4:			; <UNDEFINED> instruction: 0x4615b5f0
    88a8:	addlt	r4, r7, r3, lsl #21
    88ac:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    88b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    88b4:			; <UNDEFINED> instruction: 0xf04f9305
    88b8:	stmdacs	r0, {r8, r9}
    88bc:	rscshi	pc, r0, r0
    88c0:			; <UNDEFINED> instruction: 0x460f4b7f
    88c4:	strmi	r6, [r6], -r2, lsl #16
    88c8:	tstcs	r3, fp, ror r4
    88cc:	bvs	fe6808e0 <mkdtemp@@Base+0xfe6652c0>
    88d0:	mcrrne	3, 1, r3, r8, cr12
    88d4:	addmi	sp, sl, #14
    88d8:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    88dc:	ldfvsp	f3, [r3], #-332	; 0xfffffeb4
    88e0:			; <UNDEFINED> instruction: 0xf0002b00
    88e4:	ldmdavs	r8, {r5, r6, r7, pc}
    88e8:	stc2l	7, cr15, [r0], {255}	; 0xff
    88ec:			; <UNDEFINED> instruction: 0xf0002800
    88f0:	ldmdavs	r2!, {r0, r2, r3, r4, r6, r7, pc}
    88f4:	svcne	0x0013b1e5
    88f8:	ldmdale	r9, {r0, r3, r8, r9, fp, sp}
    88fc:			; <UNDEFINED> instruction: 0xf003e8df
    8900:	stccs	6, cr0, [sl], #-20	; 0xffffffec
    8904:	andscc	r2, r8, r8, lsl lr
    8908:	strcs	r2, [r0, #-2072]	; 0xfffff7e8
    890c:	strcs	r4, [r3], #-2925	; 0xfffff493
    8910:	ldrbtmi	r6, [fp], #-2353	; 0xfffff6cf
    8914:	bvs	fe740928 <mkdtemp@@Base+0xfe725308>
    8918:	stclne	3, cr3, [r2], #-112	; 0xffffff90
    891c:	adcmi	sp, r5, #10
    8920:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8924:	svclt	0x00184291
    8928:	mvnsle	r2, r0, lsl #20
    892c:	and	r6, r3, ip, lsl r8
    8930:			; <UNDEFINED> instruction: 0xe7eb4615
    8934:	ldrbtmi	r4, [ip], #-3172	; 0xfffff39c
    8938:	vadd.f32	d2, d0, d13
    893c:	ldm	pc, {r3, r5, r7, pc}^	; <UNPREDICTABLE>
    8940:	bvc	188495c <mkdtemp@@Base+0x186933c>
    8944:	tstne	r1, r6, lsr r1
    8948:	ssatge	r1, #7, r1, lsl #2
    894c:			; <UNDEFINED> instruction: 0x11211136
    8950:	ldrb	r2, [fp, ip, lsl #10]
    8954:	ldrb	r2, [r9, r2, lsl #10]
    8958:	ldrb	r2, [r7, r3, lsl #10]
    895c:	ldrb	r2, [r5, r8, lsl #10]
    8960:	ldrb	r2, [r3, sl, lsl #10]
    8964:			; <UNDEFINED> instruction: 0x46386c73
    8968:			; <UNDEFINED> instruction: 0xf0056819
    896c:	bmi	1607f78 <mkdtemp@@Base+0x15ec958>
    8970:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    8974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8978:	subsmi	r9, sl, r5, lsl #22
    897c:	addshi	pc, r9, r0, asr #32
    8980:	ldcllt	0, cr11, [r0, #28]!
    8984:	blcs	23158 <mkdtemp@@Base+0x7b38>
    8988:	addhi	pc, sl, r0
    898c:	ldrtmi	r4, [r8], -r1, lsr #12
    8990:			; <UNDEFINED> instruction: 0xffe6f005
    8994:	mvnle	r2, r0, lsl #16
    8998:	eorcs	r6, r0, #3948544	; 0x3c4000
    899c:			; <UNDEFINED> instruction: 0xf0054638
    89a0:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    89a4:	stfcsd	f5, [ip, #-908]	; 0xfffffc74
    89a8:	andcs	sp, r0, r7, lsr #32
    89ac:	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    89b0:	rsbsle	r2, r5, r0, lsl #22
    89b4:	ldrtmi	r4, [r8], -r1, lsr #12
    89b8:			; <UNDEFINED> instruction: 0xffd2f005
    89bc:	bicsle	r2, r6, r0, lsl #16
    89c0:	vmul.i8	d22, d0, d19
    89c4:	addsmi	r2, r3, #-1342177268	; 0xb000000c
    89c8:			; <UNDEFINED> instruction: 0xf5b3d067
    89cc:	rsble	r7, r1, r3, lsr pc
    89d0:	addsne	pc, pc, #64, 4
    89d4:	svclt	0x00184293
    89d8:	tstle	r1, r1, lsl #12
    89dc:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    89e0:			; <UNDEFINED> instruction: 0xf0054638
    89e4:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    89e8:	ldmdbvs	r1!, {r0, r6, r7, r8, ip, lr, pc}^
    89ec:			; <UNDEFINED> instruction: 0xf0064638
    89f0:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    89f4:	stfcsd	f5, [sl, #-748]	; 0xfffffd14
    89f8:	blvs	1c7d15c <mkdtemp@@Base+0x1c61b3c>
    89fc:			; <UNDEFINED> instruction: 0xf0054638
    8a00:	ldr	pc, [r4, pc, lsr #31]!
    8a04:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
    8a08:	stmdbge	r3, {r1, r3, r6, ip, lr, pc}
    8a0c:	movwcs	sl, #2564	; 0xa04
    8a10:	bl	1646a04 <mkdtemp@@Base+0x162b3e4>
    8a14:	ldrtmi	r4, [r8], -r1, lsr #12
    8a18:			; <UNDEFINED> instruction: 0xffa2f005
    8a1c:			; <UNDEFINED> instruction: 0xd1a62800
    8a20:	ldrtmi	r9, [r8], -r4, lsl #18
    8a24:	mrrc2	0, 0, pc, r8, cr6	; <UNPREDICTABLE>
    8a28:	lslle	r2, r0, #16
    8a2c:	ldrtmi	r9, [r8], -r3, lsl #18
    8a30:	mrrc2	0, 0, pc, r2, cr6	; <UNPREDICTABLE>
    8a34:	ldmvs	r0!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    8a38:	eorsle	r2, r1, r0, lsl #16
    8a3c:	bge	b3650 <mkdtemp@@Base+0x98030>
    8a40:			; <UNDEFINED> instruction: 0xf7fba901
    8a44:	ldmvs	r0!, {r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    8a48:	andcs	sl, r0, #4, 18	; 0x10000
    8a4c:	mrc	7, 6, APSR_nzcv, cr14, cr10, {7}
    8a50:	ldrtmi	r4, [r8], -r1, lsr #12
    8a54:			; <UNDEFINED> instruction: 0xff84f005
    8a58:	orrle	r2, r8, r0, lsl #16
    8a5c:	ldrtmi	r9, [r8], -r1, lsl #18
    8a60:	ldc2	0, cr15, [sl], #-24	; 0xffffffe8
    8a64:	orrle	r2, r2, r0, lsl #16
    8a68:	ldrtmi	r9, [r8], -r2, lsl #18
    8a6c:	ldc2	0, cr15, [r4], #-24	; 0xffffffe8
    8a70:			; <UNDEFINED> instruction: 0xf47f2800
    8a74:	stmdbls	r3, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    8a78:			; <UNDEFINED> instruction: 0xf0064638
    8a7c:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    8a80:	svcge	0x0075f47f
    8a84:	ldrtmi	r9, [r8], -r4, lsl #18
    8a88:	stc2	0, cr15, [r6], #-24	; 0xffffffe8
    8a8c:			; <UNDEFINED> instruction: 0xf06fe76f
    8a90:	strb	r0, [ip, -sp]!
    8a94:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    8a98:	stmdbmi	pc, {r1, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8a9c:			; <UNDEFINED> instruction: 0xe79f4479
    8aa0:	andeq	pc, r9, pc, rrx
    8aa4:			; <UNDEFINED> instruction: 0xf06fe763
    8aa8:	strb	r0, [r0, -pc]!
    8aac:	andseq	pc, r0, pc, rrx
    8ab0:			; <UNDEFINED> instruction: 0xf7fbe75d
    8ab4:	svclt	0x0000e926
    8ab8:	andeq	r4, r4, r2, lsr #5
    8abc:	andeq	r0, r0, ip, ror r4
    8ac0:			; <UNDEFINED> instruction: 0x00043bb4
    8ac4:	andeq	r3, r4, sl, ror #22
    8ac8:	andeq	r6, r1, r6, lsl #2
    8acc:	ldrdeq	r4, [r4], -lr
    8ad0:	andeq	r6, r1, r2, lsl #1
    8ad4:			; <UNDEFINED> instruction: 0x00015fb2
    8ad8:			; <UNDEFINED> instruction: 0x00015fb8
    8adc:	mvnsmi	lr, sp, lsr #18
    8ae0:	strmi	r4, [pc], -r6, lsl #12
    8ae4:			; <UNDEFINED> instruction: 0x4690461d
    8ae8:	movwcs	fp, #266	; 0x10a
    8aec:	tstlt	pc, r3, lsl r0	; <UNPREDICTABLE>
    8af0:	eorsvs	r2, fp, r0, lsl #6
    8af4:			; <UNDEFINED> instruction: 0xf9b2f7ff
    8af8:	teqlt	r0, #4, 12	; 0x400000
    8afc:	ldrtmi	r4, [r0], -sl, lsr #12
    8b00:			; <UNDEFINED> instruction: 0xf7ff4621
    8b04:	strmi	pc, [r5], -pc, asr #29
    8b08:	strtmi	fp, [r0], -r8, lsr #2
    8b0c:	blx	d46b10 <mkdtemp@@Base+0xd2b4f0>
    8b10:	pop	{r3, r5, r9, sl, lr}
    8b14:			; <UNDEFINED> instruction: 0x462081f0
    8b18:	blx	fea46b1e <mkdtemp@@Base+0xfea2b4fe>
    8b1c:			; <UNDEFINED> instruction: 0xf1b84606
    8b20:	andle	r0, r1, r0, lsl #30
    8b24:	andeq	pc, r0, r8, asr #17
    8b28:	rscle	r2, lr, r0, lsl #30
    8b2c:			; <UNDEFINED> instruction: 0xf7fb4630
    8b30:	pkhtbmi	lr, r0, ip, asr #17
    8b34:	cmplt	r8, r8, lsr r0
    8b38:			; <UNDEFINED> instruction: 0xf7ff4620
    8b3c:			; <UNDEFINED> instruction: 0x4632fbfb
    8b40:	strbmi	r4, [r0], -r1, lsl #12
    8b44:	svc	0x00a6f7fa
    8b48:			; <UNDEFINED> instruction: 0xf06fe7df
    8b4c:	ldrb	r0, [pc, r1, lsl #10]
    8b50:	streq	pc, [r1, #-111]	; 0xffffff91
    8b54:	svclt	0x0000e7d9
    8b58:	andcs	r4, r3, #7168	; 0x1c00
    8b5c:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
    8b60:	bvs	fe6c0b74 <mkdtemp@@Base+0xfe6a5554>
    8b64:	mrrcne	3, 1, r3, r0, cr12
    8b68:	addsmi	sp, r1, #3
    8b6c:	ldmdavs	r8, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8b70:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    8b74:			; <UNDEFINED> instruction: 0x47704478
    8b78:	andeq	r3, r4, lr, lsl r9
    8b7c:	andeq	r5, r1, ip, asr #29
    8b80:	andcs	r4, r3, #6144	; 0x1800
    8b84:	and	r4, r3, fp, ror r4
    8b88:	tstcc	ip, #630784	; 0x9a000
    8b8c:	andle	r1, r3, r1, asr ip
    8b90:			; <UNDEFINED> instruction: 0xd1f94290
    8b94:			; <UNDEFINED> instruction: 0x47706958
    8b98:	ldrbmi	r2, [r0, -r0]!
    8b9c:	strdeq	r3, [r4], -r8
    8ba0:	andcs	r4, r3, #11264	; 0x2c00
    8ba4:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
    8ba8:	and	r6, r4, r0, lsl #18
    8bac:	tstcc	ip, #630784	; 0x9a000
    8bb0:	svccc	0x00fff1b2
    8bb4:	addsmi	sp, r1, #8
    8bb8:	ldmdbvs	sl, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8bbc:	svclt	0x00182a00
    8bc0:			; <UNDEFINED> instruction: 0xd1f34290
    8bc4:			; <UNDEFINED> instruction: 0x47706818
    8bc8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    8bcc:	svclt	0x00004770
    8bd0:	ldrdeq	r3, [r4], -r6
    8bd4:	andeq	r5, r1, r2, ror lr
    8bd8:	svcne	0x000b6801
    8bdc:	stmdale	r7, {r0, r3, r8, r9, fp, sp}
    8be0:			; <UNDEFINED> instruction: 0xf003e8df
    8be4:	andscs	r2, lr, r5, lsl #12
    8be8:	strcs	r2, [r6], #-518	; 0xfffffdfa
    8bec:	tstcs	r0, r6, lsl #24
    8bf0:	andcs	r4, r3, #16, 22	; 0x4000
    8bf4:	ldrbtmi	r6, [fp], #-2304	; 0xfffff700
    8bf8:	bvs	fe6c0c10 <mkdtemp@@Base+0xfe6a55f0>
    8bfc:			; <UNDEFINED> instruction: 0xf1b2331c
    8c00:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    8c04:			; <UNDEFINED> instruction: 0xd1f84291
    8c08:	bcs	23078 <mkdtemp@@Base+0x7a58>
    8c0c:	addsmi	fp, r0, #24, 30	; 0x60
    8c10:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    8c14:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    8c18:			; <UNDEFINED> instruction: 0x47704478
    8c1c:	strb	r2, [r7, ip, lsl #2]!
    8c20:	strb	r2, [r5, r2, lsl #2]!
    8c24:	strb	r2, [r3, r3, lsl #2]!
    8c28:	strb	r2, [r1, r8, lsl #2]!
    8c2c:	ldrb	r2, [pc, sl, lsl #2]
    8c30:	ldrb	r2, [sp, r1, lsl #2]
    8c34:	andeq	r3, r4, r6, lsl #17
    8c38:	andeq	r5, r1, r4, lsr #28
    8c3c:			; <UNDEFINED> instruction: 0x4605b570
    8c40:	strcs	r4, [r3], -ip, lsl #24
    8c44:	ldrbtmi	r4, [ip], #-2316	; 0xfffff6f4
    8c48:	and	r4, r1, r9, ror r4
    8c4c:	svcne	0x001cf854
    8c50:	tstlt	r1, r8, lsr #12
    8c54:	b	4c6c48 <mkdtemp@@Base+0x4ab628>
    8c58:	stmdbvs	r3!, {r4, r6, r8, ip, sp, pc}^
    8c5c:	ldmdblt	fp, {r0, r3, r5, r9, sl, lr}
    8c60:			; <UNDEFINED> instruction: 0xf7fa6860
    8c64:	tstlt	r8, r6, ror #25
    8c68:			; <UNDEFINED> instruction: 0x1c736aa6
    8c6c:	strcs	sp, [pc], -lr, ror #3
    8c70:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    8c74:	andeq	r3, r4, r6, lsr r8
    8c78:	andeq	r5, r1, r4, lsr #28
    8c7c:	movwcs	fp, #30200	; 0x75f8
    8c80:			; <UNDEFINED> instruction: 0x46074c10
    8c84:	vmax.s8	d18, d0, d1
    8c88:	ldrbtmi	r3, [ip], #-1297	; 0xfffffaef
    8c8c:	bcs	280ca4 <mkdtemp@@Base+0x265684>
    8c90:	eormi	sp, r9, #65536	; 0x10000
    8c94:	bvs	fe8fd0c4 <mkdtemp@@Base+0xfe8e1aa4>
    8c98:			; <UNDEFINED> instruction: 0xf1a31c58
    8c9c:			; <UNDEFINED> instruction: 0xf1040202
    8ca0:	blx	189d18 <mkdtemp@@Base+0x16e6f8>
    8ca4:	mvnsle	pc, r2, lsl #2
    8ca8:	ldcllt	6, cr4, [r8, #96]!	; 0x60
    8cac:	ldrtmi	r6, [r8], -r1, lsr #16
    8cb0:	rscsle	r2, r0, r0, lsl #18
    8cb4:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cb8:	mvnle	r2, r0, lsl #16
    8cbc:	ldrmi	r6, [r8], -r3, lsr #18
    8cc0:	svclt	0x0000bdf8
    8cc4:	strdeq	r3, [r4], -r2
    8cc8:	svcmi	0x00f0e92d
    8ccc:	stcmi	0, cr11, [r8], #-524	; 0xfffffdf4
    8cd0:	bleq	44e14 <mkdtemp@@Base+0x297f4>
    8cd4:	strmi	r4, [r1], r7, lsr #26
    8cd8:	movwls	r4, #5244	; 0x147c
    8cdc:	ldrcc	r4, [ip], #-1149	; 0xfffffb83
    8ce0:			; <UNDEFINED> instruction: 0x465e4690
    8ce4:	tstls	r0, r3, lsl #6
    8ce8:	svclt	0x00182d00
    8cec:	eorle	r2, r8, lr, lsl #22
    8cf0:	svceq	0x0000f1b8
    8cf4:			; <UNDEFINED> instruction: 0xf854d102
    8cf8:	bllt	4d7d10 <mkdtemp@@Base+0x4bc6f0>
    8cfc:	svceq	0x0000f1b9
    8d00:			; <UNDEFINED> instruction: 0xf854d026
    8d04:	mvnlt	r3, r8, lsl #24
    8d08:	ldmiblt	r3, {r8, r9, fp, ip, pc}^
    8d0c:			; <UNDEFINED> instruction: 0xb126465f
    8d10:			; <UNDEFINED> instruction: 0xf10b9b01
    8d14:			; <UNDEFINED> instruction: 0xf8060701
    8d18:	strtmi	r3, [r8], -fp
    8d1c:	mcr	7, 4, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    8d20:	bleq	43944 <mkdtemp@@Base+0x28324>
    8d24:			; <UNDEFINED> instruction: 0xf10b4682
    8d28:	ldrtmi	r0, [r0], -r2, lsl #2
    8d2c:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d30:			; <UNDEFINED> instruction: 0xb1a84603
    8d34:	andeq	pc, r1, #-2147483646	; 0x80000002
    8d38:			; <UNDEFINED> instruction: 0x46294438
    8d3c:			; <UNDEFINED> instruction: 0xf7fa461e
    8d40:	stmiavs	r3!, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    8d44:	cfldrdne	mvd3, [sl], {28}
    8d48:			; <UNDEFINED> instruction: 0xf854d00e
    8d4c:	bfi	r5, ip, (invalid: 24:11)
    8d50:	blcs	2f958 <mkdtemp@@Base+0x14338>
    8d54:			; <UNDEFINED> instruction: 0xf854d0da
    8d58:	blcs	17d80 <error@@Base+0x7dc8>
    8d5c:	ubfx	sp, r6, #1, #17
    8d60:			; <UNDEFINED> instruction: 0x461e4630
    8d64:	ldcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    8d68:	andlt	r4, r3, r0, lsr r6
    8d6c:	svchi	0x00f0e8bd
    8d70:	andeq	r3, r4, r4, lsr #15
    8d74:	muleq	r1, r0, sp
    8d78:	blmi	b9b634 <mkdtemp@@Base+0xb80014>
    8d7c:	push	{r1, r3, r4, r5, r6, sl, lr}
    8d80:	strdlt	r4, [r2], r0
    8d84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d88:			; <UNDEFINED> instruction: 0xf04f9301
    8d8c:	mrslt	r0, (UNDEF: 56)
    8d90:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}^
    8d94:	bmi	a10d9c <mkdtemp@@Base+0x9f577c>
    8d98:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    8d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8da0:	subsmi	r9, sl, r1, lsl #22
    8da4:	andlt	sp, r2, r1, asr #2
    8da8:			; <UNDEFINED> instruction: 0x87f0e8bd
    8dac:			; <UNDEFINED> instruction: 0xf7fa460e
    8db0:	pkhbtmi	lr, r1, r6, lsl #31
    8db4:	stmdacs	r0, {ip, pc}
    8db8:	stmdbmi	r0!, {r2, r3, r5, r6, r7, ip, lr, pc}
    8dbc:	ldrtmi	r4, [r8], -pc, ror #12
    8dc0:			; <UNDEFINED> instruction: 0xf7fa4479
    8dc4:	strmi	lr, [r4], -r0, lsl #24
    8dc8:			; <UNDEFINED> instruction: 0xf8dfb350
    8dcc:			; <UNDEFINED> instruction: 0xf8dfa074
    8dd0:	ldrbtmi	r8, [sl], #116	; 0x74
    8dd4:	strd	r4, [r5], -r8
    8dd8:	ldrtmi	r4, [r8], -r1, asr #12
    8ddc:	bl	ffcc6dcc <mkdtemp@@Base+0xffcab7ac>
    8de0:	mvnlt	r4, r4, lsl #12
    8de4:	bicslt	r7, fp, r3, lsr #16
    8de8:			; <UNDEFINED> instruction: 0xf7ff4620
    8dec:	stmdacs	pc, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    8df0:	strdlt	sp, [lr, r2]
    8df4:			; <UNDEFINED> instruction: 0x46504d14
    8df8:	and	r4, r4, sp, ror r4
    8dfc:	movwcc	r6, #6827	; 0x1aab
    8e00:			; <UNDEFINED> instruction: 0xf855d00a
    8e04:	andcs	r0, r0, #28, 30	; 0x70
    8e08:			; <UNDEFINED> instruction: 0xf0074621
    8e0c:	stmdacs	r0, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    8e10:	stmiavs	fp!, {r2, r4, r5, r6, r7, ip, lr, pc}^
    8e14:	bicsle	r3, pc, r1, lsl #6
    8e18:			; <UNDEFINED> instruction: 0xf7fa4648
    8e1c:	ldr	lr, [r9, r0, lsr #26]!
    8e20:			; <UNDEFINED> instruction: 0xf7fa4648
    8e24:	andcs	lr, r1, ip, lsl sp
    8e28:			; <UNDEFINED> instruction: 0xf7fae7b5
    8e2c:	svclt	0x0000ef6a
    8e30:	ldrdeq	r3, [r4], -r4
    8e34:	andeq	r0, r0, ip, ror r4
    8e38:			; <UNDEFINED> instruction: 0x00043db6
    8e3c:			; <UNDEFINED> instruction: 0x00015cb8
    8e40:	muleq	r1, sl, ip
    8e44:	andeq	r5, r1, r4, lsr #25
    8e48:	andeq	r3, r4, r4, lsl #13
    8e4c:	blmi	adb6fc <mkdtemp@@Base+0xac00dc>
    8e50:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    8e54:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    8e58:	movwls	r6, #6171	; 0x181b
    8e5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e60:	blcs	362e74 <mkdtemp@@Base+0x347854>
    8e64:	ldm	pc, {r0, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8e68:	bcs	dc4e7c <mkdtemp@@Base+0xda985c>
    8e6c:	bcs	d8aac4 <mkdtemp@@Base+0xd6f4a4>
    8e70:	smladeq	r7, r4, r7, r0
    8e74:	smladeq	r7, r4, r4, r1
    8e78:	addvc	pc, r0, pc, asr #8
    8e7c:	blmi	7db704 <mkdtemp@@Base+0x7c00e4>
    8e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e84:	blls	62ef4 <mkdtemp@@Base+0x478d4>
    8e88:	teqle	r0, sl, asr r0
    8e8c:			; <UNDEFINED> instruction: 0xf85db003
    8e90:	stmdbvs	r0, {r2, r8, r9, fp, ip, sp, lr, pc}
    8e94:	biccs	pc, fp, #64, 4
    8e98:	svclt	0x00084298
    8e9c:	sbcvc	pc, r0, pc, asr #8
    8ea0:			; <UNDEFINED> instruction: 0xf5b0d0ec
    8ea4:	svclt	0x00087f33
    8ea8:	andcs	pc, r9, r0, asr #4
    8eac:	vhadd.s8	<illegal reg q14.5>, q8, q11
    8eb0:	addsmi	r1, r8, #2080374786	; 0x7c000002
    8eb4:			; <UNDEFINED> instruction: 0xf44fbf0c
    8eb8:	andcs	r7, r0, r0, lsl #1
    8ebc:	stmiavs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8ec0:	sbcsle	r2, fp, r0, lsl #16
    8ec4:	strbtmi	r2, [r9], -r0, lsl #6
    8ec8:			; <UNDEFINED> instruction: 0xf7fa461a
    8ecc:	stmdals	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    8ed0:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    8ed4:	stmvs	r0, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8ed8:	sbcle	r2, pc, r0, lsl #16
    8edc:	strbtmi	r2, [r9], -r0, lsl #6
    8ee0:			; <UNDEFINED> instruction: 0xf7fb461a
    8ee4:	stmdals	r0, {r4, r5, r6, r7, fp, sp, lr, pc}
    8ee8:	mcrr	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    8eec:			; <UNDEFINED> instruction: 0xf7fae7c6
    8ef0:	andcs	lr, r0, r8, lsl #30
    8ef4:	svclt	0x0000e7c2
    8ef8:	andeq	r3, r4, r0, lsl #26
    8efc:	andeq	r0, r0, ip, ror r4
    8f00:	ldrdeq	r3, [r4], -r0
    8f04:	blmi	1f54ac <mkdtemp@@Base+0x1d9e8c>
    8f08:	stmdavs	r1, {r0, r1, r9, sp}
    8f0c:	and	r4, r3, fp, ror r4
    8f10:	tstcc	ip, #630784	; 0x9a000
    8f14:	andle	r1, r3, r0, asr ip
    8f18:			; <UNDEFINED> instruction: 0xd1f94291
    8f1c:			; <UNDEFINED> instruction: 0x47706958
    8f20:	ldrbmi	r2, [r0, -r0]!
    8f24:	andeq	r3, r4, r0, ror r5
    8f28:	stmdavs	r2, {r3, r4, r6, r8, ip, sp, pc}
    8f2c:	blcs	250b80 <mkdtemp@@Base+0x235560>
    8f30:	ldm	pc, {r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8f34:	streq	pc, [r7, -r3]
    8f38:	streq	r0, [r9, -r7, lsl #14]
    8f3c:	streq	r0, [r9, #-1289]	; 0xfffffaf7
    8f40:	ldrbmi	r2, [r0, -r1]!
    8f44:	ldrbmi	r2, [r0, -r0]!
    8f48:			; <UNDEFINED> instruction: 0xf0323a0a
    8f4c:	svclt	0x000c0302
    8f50:	andcs	r2, r0, r1
    8f54:	svclt	0x00004770
    8f58:	blcs	250b6c <mkdtemp@@Base+0x23554c>
    8f5c:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8f60:	tstne	r5, r3	; <UNPREDICTABLE>
    8f64:	vstreq	d0, [r6, #-36]	; 0xffffffdc
    8f68:	streq	r0, [r6, -r6, lsl #30]
    8f6c:	ldrbmi	r2, [r0, -r0]!
    8f70:	ldrbmi	r2, [r0, -ip]!
    8f74:	ldrbmi	r2, [r0, -r2]!
    8f78:	ldrbmi	r2, [r0, -r3]!
    8f7c:	ldrbmi	r2, [r0, -r8]!
    8f80:	ldrbmi	r2, [r0, -sl]!
    8f84:	ldrbmi	r2, [r0, -r1]!
    8f88:	ldrlt	r4, [r0, #-2319]	; 0xfffff6f1
    8f8c:			; <UNDEFINED> instruction: 0x46044479
    8f90:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f94:	stmdbmi	sp, {r3, r7, r8, ip, sp, pc}
    8f98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8f9c:	stmda	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fa0:	stmdbmi	fp, {r4, r5, r6, r8, ip, sp, pc}
    8fa4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8fa8:	stmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fac:	svclt	0x000c2800
    8fb0:	eorsvc	pc, r3, pc, asr #8
    8fb4:	rscscc	pc, pc, pc, asr #32
    8fb8:	vmla.f32	d27, d0, d0
    8fbc:	ldclt	0, cr1, [r0, #-636]	; 0xfffffd84
    8fc0:	sbccs	pc, fp, r0, asr #4
    8fc4:	svclt	0x0000bd10
    8fc8:	ldrdeq	r5, [r1], -r4
    8fcc:			; <UNDEFINED> instruction: 0x00015aba
    8fd0:	andeq	r5, r1, r2, lsr #21
    8fd4:	biccs	pc, fp, #64, 4
    8fd8:	mulle	sp, r8, r2
    8fdc:	svcvc	0x0033f5b0
    8fe0:	vhadd.s8	d29, d0, d7
    8fe4:	addsmi	r1, r8, #2080374786	; 0x7c000002
    8fe8:			; <UNDEFINED> instruction: 0xf44fbf0c
    8fec:	andcs	r7, r0, r0, lsl #1
    8ff0:	vaba.s8	q10, q0, q8
    8ff4:	ldrbmi	r2, [r0, -r9]!
    8ff8:	sbcvc	pc, r0, pc, asr #8
    8ffc:	svclt	0x00004770
    9000:	svcvc	0x00c0f5b0
    9004:	vhadd.s8	d29, d0, d14
    9008:	addsmi	r2, r8, #603979776	; 0x24000000
    900c:			; <UNDEFINED> instruction: 0xf5b0d007
    9010:	vmax.f32	d23, d16, d0
    9014:	svclt	0x0018109f
    9018:	rscscc	pc, pc, pc, asr #32
    901c:	vst1.16	{d20}, [pc :256], r0
    9020:			; <UNDEFINED> instruction: 0x47707033
    9024:	sbccs	pc, fp, r0, asr #4
    9028:	svclt	0x00004770
    902c:	biccs	pc, fp, #64, 4
    9030:	mulle	lr, r8, r2
    9034:	svcvc	0x0033f5b0
    9038:	vhadd.s8	d29, d0, d5
    903c:	addsmi	r1, r8, #2080374786	; 0x7c000002
    9040:	andcs	sp, r0, r4
    9044:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    9048:			; <UNDEFINED> instruction: 0x47704478
    904c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    9050:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    9054:			; <UNDEFINED> instruction: 0x47704478
    9058:	andeq	r5, r1, r0, lsl #20
    905c:	andeq	r5, r1, r2, lsl sl
    9060:	andeq	r5, r1, r0, lsl #20
    9064:	biccs	pc, fp, #64, 4
    9068:	mulle	ip, r8, r2
    906c:	svcvc	0x0033f5b0
    9070:	vhadd.s8	d29, d0, d7
    9074:	addsmi	r1, r8, #2080374786	; 0x7c000002
    9078:			; <UNDEFINED> instruction: 0xf04fbf14
    907c:	strdcs	r3, [r2], -pc	; <UNPREDICTABLE>
    9080:	andcs	r4, r4, r0, ror r7
    9084:	andcs	r4, r3, r0, ror r7
    9088:	svclt	0x00004770
    908c:	subsle	r2, lr, r0, lsl #16
    9090:			; <UNDEFINED> instruction: 0x4604b538
    9094:	stmdbcs	sp, {r0, fp, sp, lr}
    9098:	ldm	pc, {r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    909c:	tstpl	r7, r1	; <UNPREDICTABLE>
    90a0:	tstpl	r7, sl, asr #8
    90a4:	cfstrseq	mvf3, [sp, #-296]	; 0xfffffed8
    90a8:	blcs	ad95b4 <mkdtemp@@Base+0xabdf94>
    90ac:			; <UNDEFINED> instruction: 0xf7fa6880
    90b0:	stmdavs	r1!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    90b4:	adcvs	r2, r3, r0, lsl #6
    90b8:	andcs	r4, r3, #37888	; 0x9400
    90bc:	and	r4, r3, fp, ror r4
    90c0:	tstcc	ip, #630784	; 0x9a000
    90c4:	andle	r1, r7, r0, asr ip
    90c8:	mvnsle	r4, sl, lsl #5
    90cc:	tstlt	fp, fp, asr r9
    90d0:	tstlt	r8, r0, ror #24
    90d4:			; <UNDEFINED> instruction: 0xf83ef000
    90d8:			; <UNDEFINED> instruction: 0x0112e9d4
    90dc:			; <UNDEFINED> instruction: 0xffe8f011
    90e0:			; <UNDEFINED> instruction: 0x0114e9d4
    90e4:			; <UNDEFINED> instruction: 0xffe4f011
    90e8:	cmpcs	r8, r0, lsr #12
    90ec:	ldrhtmi	lr, [r8], -sp
    90f0:	svclt	0x00def011
    90f4:			; <UNDEFINED> instruction: 0xf7fa6b40
    90f8:	blvs	ff843fc8 <mkdtemp@@Base+0xff8289a8>
    90fc:			; <UNDEFINED> instruction: 0xff3cf7fe
    9100:			; <UNDEFINED> instruction: 0xf7fe6c20
    9104:	stmibvs	r0!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    9108:			; <UNDEFINED> instruction: 0xf0112120
    910c:	strcs	pc, [r0, #-4049]	; 0xfffff02f
    9110:	stmibvs	r0!, {r6, r8, sp}
    9114:			; <UNDEFINED> instruction: 0xf01161e5
    9118:	stmdavs	r1!, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    911c:	strb	r6, [fp, r5, lsr #3]
    9120:			; <UNDEFINED> instruction: 0xf7fa6b40
    9124:	blvs	ff843f9c <mkdtemp@@Base+0xff82897c>
    9128:			; <UNDEFINED> instruction: 0xff26f7fe
    912c:			; <UNDEFINED> instruction: 0xf7fe6c20
    9130:	stmdbvs	r0!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    9134:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9138:	stmdavs	r1!, {r8, r9, sp}
    913c:	ldr	r6, [fp, r3, ror #2]!
    9140:			; <UNDEFINED> instruction: 0xf7fa68c0
    9144:	movwcs	lr, #3568	; 0xdf0
    9148:	rscvs	r6, r3, r1, lsr #16
    914c:			; <UNDEFINED> instruction: 0x4770e7b4
    9150:	andeq	r3, r4, r0, asr #7
    9154:			; <UNDEFINED> instruction: 0x4605b538
    9158:			; <UNDEFINED> instruction: 0xf7fe6800
    915c:	blvs	a48d98 <mkdtemp@@Base+0xa2d778>
    9160:			; <UNDEFINED> instruction: 0xff0af7fe
    9164:			; <UNDEFINED> instruction: 0xf7fe6b68
    9168:	stmdbvs	r8!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    916c:	bl	1dc715c <mkdtemp@@Base+0x1dabb3c>
    9170:	cmplt	fp, fp, ror #18
    9174:	stmibvs	fp!, {sl, sp}
    9178:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    917c:			; <UNDEFINED> instruction: 0xf7fa3401
    9180:	stmdbvs	fp!, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    9184:	mvnsle	r4, #156, 4	; 0xc0000009
    9188:			; <UNDEFINED> instruction: 0xf7fa69a8
    918c:	blvs	fea43f34 <mkdtemp@@Base+0xfea28914>
    9190:			; <UNDEFINED> instruction: 0xff7cf7ff
    9194:			; <UNDEFINED> instruction: 0xf7fa6be8
    9198:	strtmi	lr, [r8], -r2, ror #22
    919c:	pop	{r6, r8, sp}
    91a0:			; <UNDEFINED> instruction: 0xf0114038
    91a4:	svclt	0x0000bf85
    91a8:	cmpcs	r0, r0, lsl r5
    91ac:			; <UNDEFINED> instruction: 0xf7fa2001
    91b0:	strmi	lr, [r4], -r0, ror #20
    91b4:			; <UNDEFINED> instruction: 0xf7feb180
    91b8:	eorvs	pc, r0, r1, asr lr	; <UNPREDICTABLE>
    91bc:			; <UNDEFINED> instruction: 0xf7feb170
    91c0:	msrvs	CPSR_, #1232	; 0x4d0
    91c4:			; <UNDEFINED> instruction: 0xf7feb150
    91c8:	msrvs	SPSR_, #1168	; 0x490
    91cc:	movwcs	fp, #304	; 0x130
    91d0:			; <UNDEFINED> instruction: 0x61a36123
    91d4:	movwcc	lr, #59844	; 0xe9c4
    91d8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    91dc:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    91e0:			; <UNDEFINED> instruction: 0xffb8f7ff
    91e4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    91e8:	cmpcs	r8, r8, lsr r5
    91ec:	andcs	r4, r1, r5, lsl #12
    91f0:	b	fc71e0 <mkdtemp@@Base+0xfabbc0>
    91f4:	stmdacs	r0, {r2, r9, sl, lr}
    91f8:	movwcs	sp, #46	; 0x2e
    91fc:	rscscc	pc, pc, #79	; 0x4f
    9200:	cmpvs	r3, r5
    9204:	movwcc	lr, #10688	; 0x29c0
    9208:	stmib	r0, {r0, r1, r6, sl, sp, lr}^
    920c:	stmib	r0, {r1, r2, r8, r9, ip, sp}^
    9210:	tstvs	r2, fp, lsl #6
    9214:	stmdale	r7!, {r0, r1, r2, r3, r8, sl, fp, sp}
    9218:			; <UNDEFINED> instruction: 0xf005e8df
    921c:	stceq	0, cr2, [sp, #-32]	; 0xffffffe0
    9220:	stceq	0, cr2, [sp, #-32]	; 0xffffffe0
    9224:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    9228:	stceq	13, cr0, [r6, #-52]!	; 0xffffffcc
    922c:	bl	ff1c721c <mkdtemp@@Base+0xff1abbfc>
    9230:	stmdavs	r5!, {r4, r6, r7, r8, ip, sp, pc}
    9234:	blmi	4a14bc <mkdtemp@@Base+0x485e9c>
    9238:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    923c:	bvs	fe6c1250 <mkdtemp@@Base+0xfe6a5c30>
    9240:	mrrcne	3, 1, r3, r1, cr12
    9244:	adcmi	sp, sl, #8
    9248:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    924c:			; <UNDEFINED> instruction: 0xf7ffb123
    9250:	strmi	pc, [r3], -fp, lsr #31
    9254:	cmnlt	r8, r0, ror #8
    9258:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    925c:	svc	0x002cf7fa
    9260:	stmdavs	r5!, {r4, r8, ip, sp, pc}
    9264:	strb	r6, [r6, r0, ror #1]!
    9268:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    926c:	b	ffdc725c <mkdtemp@@Base+0xffdabc3c>
    9270:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    9274:	ldrmi	r4, [ip], -r0, lsr #12
    9278:			; <UNDEFINED> instruction: 0xff08f7ff
    927c:	svclt	0x0000e7ec
    9280:	andeq	r3, r4, r2, asr #4
    9284:	stmdbcs	r0, {r0, r1, r2, r4, r5, r7, r9, fp, lr}
    9288:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    928c:	ldrbtmi	r4, [sl], #-2998	; 0xfffff44a
    9290:	addlt	fp, ip, r0, ror r5
    9294:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9298:			; <UNDEFINED> instruction: 0xf04f930b
    929c:	andsle	r0, r9, r0, lsl #6
    92a0:	strmi	r6, [r4], -r3, lsl #16
    92a4:	svcne	0x001a460d
    92a8:	ldmdale	pc, {r0, r3, r9, fp, sp}	; <UNPREDICTABLE>
    92ac:			; <UNDEFINED> instruction: 0xf012e8df
    92b0:	sbceq	r0, r5, pc, lsr #32
    92b4:	ldrsbeq	r0, [r0], #6
    92b8:	sbcseq	r0, r2, lr, lsl r0
    92bc:	sbcseq	r0, r8, lr, lsl r0
    92c0:	sbcseq	r0, r4, lr, lsl r0
    92c4:			; <UNDEFINED> instruction: 0xb1286b60
    92c8:	tstlt	r9, r9, ror #22
    92cc:	mrc	7, 6, APSR_nzcv, cr6, cr10, {7}
    92d0:	rsbsle	r2, sl, r0, lsl #16
    92d4:	bmi	fe9512dc <mkdtemp@@Base+0xfe935cbc>
    92d8:	ldrbtmi	r4, [sl], #-2979	; 0xfffff45d
    92dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    92e0:	subsmi	r9, sl, fp, lsl #22
    92e4:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
    92e8:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    92ec:	svcne	0x0011682a
    92f0:	vmla.i8	d2, d0, d9
    92f4:	ldm	pc, {r0, r1, r2, r5, r8, pc}^	; <UNPREDICTABLE>
    92f8:	msreq	CPSR_fxc, r1, lsl r0
    92fc:	teqeq	r1, r9, lsr #32
    9300:			; <UNDEFINED> instruction: 0x0125012f
    9304:			; <UNDEFINED> instruction: 0x0125012d
    9308:			; <UNDEFINED> instruction: 0x01250129
    930c:	andcs	r0, r0, r7, lsr #2
    9310:	svcne	0x0011682a
    9314:	ldmdale	fp, {r0, r3, r8, fp, sp}
    9318:			; <UNDEFINED> instruction: 0xf856a602
    931c:	strmi	r1, [lr], #-33	; 0xffffffdf
    9320:	svclt	0x00004730
    9324:	andeq	r0, r0, r1, ror #2
    9328:			; <UNDEFINED> instruction: 0xffffffb1
    932c:	andeq	r0, r0, fp, asr r1
    9330:	andeq	r0, r0, r5, asr r1
    9334:	andeq	r0, r0, sp, lsr #32
    9338:	andeq	r0, r0, pc, asr #2
    933c:	andeq	r0, r0, sp, lsr #32
    9340:	andeq	r0, r0, r9, asr #2
    9344:	andeq	r0, r0, sp, lsr #32
    9348:	andeq	r0, r0, r3, asr #2
    934c:	andcs	r4, r1, #24, 12	; 0x1800000
    9350:			; <UNDEFINED> instruction: 0xd1bf4282
    9354:	pople	{r0, r2, r3, r8, r9, fp, sp}
    9358:			; <UNDEFINED> instruction: 0xf852a202
    935c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    9360:	svclt	0x00004710
    9364:	muleq	r0, r9, r1
    9368:	andeq	r0, r0, r5, lsr #2
    936c:	andeq	r0, r0, r7, rrx
    9370:	andeq	r0, r0, sp, asr #32
    9374:	muleq	r0, r9, r1
    9378:	andeq	r0, r0, r5, lsr #2
    937c:	andeq	r0, r0, r7, rrx
    9380:	andeq	r0, r0, sp, asr #32
    9384:			; <UNDEFINED> instruction: 0xffffff71
    9388:			; <UNDEFINED> instruction: 0xffffff71
    938c:			; <UNDEFINED> instruction: 0xffffff61
    9390:			; <UNDEFINED> instruction: 0xffffff61
    9394:	andeq	r0, r0, r9, lsr r0
    9398:	andeq	r0, r0, r9, lsr r0
    939c:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr}
    93a0:	blvs	1a7d608 <mkdtemp@@Base+0x1a61fe8>
    93a4:	addsle	r2, r5, r0, lsl #18
    93a8:	mcr	7, 3, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    93ac:	orrsle	r2, r1, r0, lsl #16
    93b0:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr}
    93b4:	stmibvs	r9!, {r1, r2, r3, r7, ip, lr, pc}^
    93b8:	addle	r2, fp, r0, lsl #18
    93bc:			; <UNDEFINED> instruction: 0xf7fa2220
    93c0:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    93c4:	andcs	sp, r1, r6, lsl #3
    93c8:	stmdbvs	r0!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}^
    93cc:	addle	r2, r1, r0, lsl #16
    93d0:	blcs	23984 <mkdtemp@@Base+0x8364>
    93d4:	svcge	0x007ef43f
    93d8:	ldmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93dc:			; <UNDEFINED> instruction: 0xf43f2800
    93e0:	stmdbvs	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    93e4:	ldmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93e8:			; <UNDEFINED> instruction: 0xf43f2800
    93ec:	stmdbvs	r0!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    93f0:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93f4:	stmdbvs	r8!, {r1, r2, r9, sl, lr}^
    93f8:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93fc:	strmi	r2, [r1], -r0, lsl #4
    9400:			; <UNDEFINED> instruction: 0xf7fa4630
    9404:			; <UNDEFINED> instruction: 0x4606ec5e
    9408:			; <UNDEFINED> instruction: 0xf47f2800
    940c:	stmdbvs	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}^
    9410:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9414:	stmdbvs	r0!, {r0, r1, r9, sl, lr}^
    9418:			; <UNDEFINED> instruction: 0xf7fa461c
    941c:	andls	lr, r1, r6, lsl r9
    9420:			; <UNDEFINED> instruction: 0xf7fa6968
    9424:	stmdbls	r1, {r1, r4, r8, fp, sp, lr, pc}
    9428:			; <UNDEFINED> instruction: 0x46024633
    942c:			; <UNDEFINED> instruction: 0xf7fa4620
    9430:	blx	fec440b8 <mkdtemp@@Base+0xfec28a98>
    9434:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    9438:	stmdavs	sl!, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    943c:	stmdbcs	r9, {r0, r4, r8, r9, sl, fp, ip}
    9440:	ldm	pc, {r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9444:	tstcs	lr, r1	; <UNPREDICTABLE>
    9448:	ldrbne	r1, [sp, #-2075]!	; 0xfffff7e5
    944c:	svceq	0x007d127d
    9450:	ldrb	r2, [sp, -r3]
    9454:	ldrb	r2, [fp, -r8]
    9458:	ldrb	r2, [r9, -ip]
    945c:	ldrb	r2, [r7, -r2]
    9460:	ldrb	r2, [r5, -sl]
    9464:	andcs	r2, ip, #1
    9468:	andcs	lr, r1, r2, ror r7
    946c:	strb	r2, [pc, -sl, lsl #4]!
    9470:	andcs	r2, r8, #1
    9474:	andcs	lr, r1, ip, ror #14
    9478:	strb	r2, [r9, -r3, lsl #4]!
    947c:	andcs	r2, r2, #1
    9480:	andcs	lr, r1, r6, ror #14
    9484:	strb	r2, [r3, -r0, lsl #4]!
    9488:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    948c:	svcge	0x0022f43f
    9490:	blcs	23844 <mkdtemp@@Base+0x8224>
    9494:	svcge	0x001ef43f
    9498:	bge	1340b4 <mkdtemp@@Base+0x118a94>
    949c:			; <UNDEFINED> instruction: 0xf7faa903
    94a0:	blge	284740 <mkdtemp@@Base+0x269120>
    94a4:	bge	22384c <mkdtemp@@Base+0x20822c>
    94a8:			; <UNDEFINED> instruction: 0xf7faa907
    94ac:	stmiavs	r0!, {r5, r7, sl, fp, sp, lr, pc}^
    94b0:	andcs	sl, r0, #98304	; 0x18000
    94b4:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94b8:	stmdbge	sl, {r3, r5, r6, r7, fp, sp, lr}
    94bc:			; <UNDEFINED> instruction: 0xf7fa2200
    94c0:	stmdbls	r7, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    94c4:			; <UNDEFINED> instruction: 0xf7fa9803
    94c8:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    94cc:	svcge	0x0002f47f
    94d0:	stmdals	r4, {r3, r8, fp, ip, pc}
    94d4:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94d8:			; <UNDEFINED> instruction: 0xf47f2800
    94dc:	stmdbls	r9, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    94e0:			; <UNDEFINED> instruction: 0xf7fa9805
    94e4:	stmdacs	r0, {r5, r7, r8, fp, sp, lr, pc}
    94e8:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
    94ec:	stmdals	r6, {r1, r3, r8, fp, ip, pc}
    94f0:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94f4:			; <UNDEFINED> instruction: 0xf080fab0
    94f8:	strbt	r0, [ip], r0, asr #18
    94fc:	stmdacs	r0, {r5, r7, fp, sp, lr}
    9500:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    9504:	blcs	237b8 <mkdtemp@@Base+0x8198>
    9508:	mcrge	4, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    950c:	stmdbge	r8, {r0, r1, r2, r9, fp, sp, pc}
    9510:			; <UNDEFINED> instruction: 0xf7fa2300
    9514:	stmiavs	r8!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    9518:	bge	273948 <mkdtemp@@Base+0x258328>
    951c:			; <UNDEFINED> instruction: 0xf7fa2300
    9520:	stmdbls	r9, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    9524:			; <UNDEFINED> instruction: 0xf7fa9807
    9528:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    952c:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
    9530:	stmdals	r8, {r1, r3, r8, fp, ip, pc}
    9534:	ldmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9538:			; <UNDEFINED> instruction: 0xf080fab0
    953c:	strb	r0, [sl], r0, asr #18
    9540:	str	r2, [r5, -r1]
    9544:	smlad	r3, r8, r6, r4
    9548:	usada8	ip, r8, r6, r4
    954c:	usada8	sp, r8, r6, r4
    9550:			; <UNDEFINED> instruction: 0xe7974618
    9554:	usada8	ip, r8, r6, r4
    9558:	usada8	sp, r8, r6, r4
    955c:	usada8	lr, r8, r6, r4
    9560:	bl	ff3c7550 <mkdtemp@@Base+0xff3abf30>
    9564:	andeq	r3, r4, r2, asr #17
    9568:	andeq	r0, r0, ip, ror r4
    956c:	andeq	r3, r4, r6, ror r8
    9570:	svclt	0x00182900
    9574:	suble	r2, r4, r0, lsl #16
    9578:	mvnsmi	lr, sp, lsr #18
    957c:	stmdavs	fp!, {r0, r2, r3, r9, sl, lr}
    9580:	stmdavs	r1, {r1, r7, ip, sp, pc}
    9584:	addsmi	r4, r9, #4, 12	; 0x400000
    9588:	blmi	7fda04 <mkdtemp@@Base+0x7e23e4>
    958c:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    9590:	bvs	fe6c15a4 <mkdtemp@@Base+0xfe6a5f84>
    9594:	mrrcne	3, 1, r3, r0, cr12
    9598:	addsmi	sp, r1, #44	; 0x2c
    959c:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    95a0:	stclvs	3, cr11, [r6], #-268	; 0xfffffef4
    95a4:	b	15a4768 <mkdtemp@@Base+0x1589148>
    95a8:	eorle	r0, r3, r7, lsl #6
    95ac:	svclt	0x00182f00
    95b0:	andle	r2, r8, r0, lsl #28
    95b4:			; <UNDEFINED> instruction: 0xf7fe6830
    95b8:	pkhtbmi	pc, r0, r9, asr #28	; <UNPREDICTABLE>
    95bc:			; <UNDEFINED> instruction: 0xf7fe6838
    95c0:	strmi	pc, [r0, #3669]	; 0xe55
    95c4:	andcs	sp, r0, r3
    95c8:	pop	{r1, ip, sp, pc}
    95cc:	ldmdavs	r0!, {r4, r5, r6, r7, r8, pc}
    95d0:	mrc2	7, 5, pc, cr0, cr14, {7}
    95d4:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
    95d8:			; <UNDEFINED> instruction: 0xf7fe461f
    95dc:	andls	pc, r1, fp, lsr #29
    95e0:			; <UNDEFINED> instruction: 0xf7fe6830
    95e4:	stmdbls	r1, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    95e8:	ldrtmi	r4, [r8], -r2, lsl #12
    95ec:	blx	ffec563e <mkdtemp@@Base+0xffeaa01e>
    95f0:	mvnle	r2, r0, lsl #16
    95f4:	strtmi	r4, [r0], -r9, lsr #12
    95f8:	pop	{r1, ip, sp, pc}
    95fc:			; <UNDEFINED> instruction: 0xf7ff41f0
    9600:	andcs	fp, r0, r1, asr #28
    9604:	svclt	0x00004770
    9608:	andeq	r2, r4, lr, ror #29
    960c:			; <UNDEFINED> instruction: 0xf7ff2200
    9610:	svclt	0x0000b949
    9614:			; <UNDEFINED> instruction: 0x4605b570
    9618:			; <UNDEFINED> instruction: 0xf7fe460e
    961c:	orrslt	pc, r0, pc, lsl ip	; <UNPREDICTABLE>
    9620:	andcs	r4, r0, #4, 12	; 0x400000
    9624:	strtmi	r4, [r1], -r8, lsr #12
    9628:			; <UNDEFINED> instruction: 0xf93cf7ff
    962c:			; <UNDEFINED> instruction: 0xb1204605
    9630:			; <UNDEFINED> instruction: 0xf7fe4620
    9634:	strtmi	pc, [r8], -r1, lsr #25
    9638:			; <UNDEFINED> instruction: 0x4630bd70
    963c:			; <UNDEFINED> instruction: 0xf0054621
    9640:			; <UNDEFINED> instruction: 0x4605f99f
    9644:			; <UNDEFINED> instruction: 0xf06fe7f4
    9648:	ldrb	r0, [r4, r1, lsl #10]!
    964c:			; <UNDEFINED> instruction: 0xf7ff2200
    9650:	svclt	0x0000bfe1
    9654:			; <UNDEFINED> instruction: 0xf7ff2201
    9658:	svclt	0x0000b925
    965c:			; <UNDEFINED> instruction: 0xf7ff2300
    9660:	svclt	0x0000ba3d
    9664:			; <UNDEFINED> instruction: 0xf7ff2301
    9668:	svclt	0x0000ba39
    966c:	mvnsmi	lr, sp, lsr #18
    9670:	stmdbmi	pc!, {r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    9674:	blmi	bdaef8 <mkdtemp@@Base+0xbbf8d8>
    9678:	ldrbtmi	fp, [r9], #-134	; 0xffffff7a
    967c:	ldrmi	r4, [r6], -r4, lsl #12
    9680:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    9684:			; <UNDEFINED> instruction: 0xf04f9305
    9688:	movwcs	r0, #768	; 0x300
    968c:	movwcc	lr, #14797	; 0x39cd
    9690:	andsvs	fp, r3, r2, lsl #2
    9694:	movwcs	fp, #271	; 0x10f
    9698:			; <UNDEFINED> instruction: 0x4640603b
    969c:	stc2l	0, cr15, [r8, #-48]!	; 0xffffffd0
    96a0:	eorsle	r2, ip, r0, lsl #16
    96a4:	bge	11af2c <mkdtemp@@Base+0xff90c>
    96a8:	movwcs	sl, #6403	; 0x1903
    96ac:	blx	5c76b0 <mkdtemp@@Base+0x5ac090>
    96b0:	strmi	r2, [r5], -r0, lsl #8
    96b4:	strtmi	fp, [r0], -r0, asr #3
    96b8:	ldm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96bc:	teqlt	r8, r3, lsl #16
    96c0:			; <UNDEFINED> instruction: 0xf04f9904
    96c4:			; <UNDEFINED> instruction: 0xf7fa32ff
    96c8:	stmdals	r3, {r2, r5, r9, fp, sp, lr, pc}
    96cc:	stmia	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96d0:	blmi	61bf3c <mkdtemp@@Base+0x60091c>
    96d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    96d8:	blls	163748 <mkdtemp@@Base+0x148128>
    96dc:	qsuble	r4, sl, r2
    96e0:	andlt	r4, r6, r8, lsr #12
    96e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    96e8:	andcs	r2, r1, r0, asr #2
    96ec:	svc	0x00c0f7f9
    96f0:	strmi	r9, [r4], -r3, lsl #18
    96f4:	subcs	fp, r0, #200, 2	; 0x32
    96f8:	andls	r4, r0, #3145728	; 0x300000
    96fc:	bls	11b004 <mkdtemp@@Base+0xff9e4>
    9700:	cdp2	0, 0, cr15, cr10, cr12, {0}
    9704:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9708:	ldrdlt	sp, [lr, -r5]
    970c:			; <UNDEFINED> instruction: 0x46046034
    9710:	sbcsle	r2, r0, r0, lsl #30
    9714:			; <UNDEFINED> instruction: 0xf00c4640
    9718:	eorsvs	pc, r8, fp, lsr #26
    971c:	strmi	lr, [r4], -fp, asr #15
    9720:	streq	pc, [r9, #-111]	; 0xffffff91
    9724:			; <UNDEFINED> instruction: 0xf7fae7c7
    9728:			; <UNDEFINED> instruction: 0xf06feaec
    972c:	strb	r0, [r2, r1, lsl #10]
    9730:	ldrdeq	r3, [r4], -r6
    9734:	andeq	r0, r0, ip, ror r4
    9738:	andeq	r3, r4, ip, ror r4
    973c:	svcmi	0x00f0e92d
    9740:			; <UNDEFINED> instruction: 0xf8dfb0c1
    9744:	blge	35ec7c <mkdtemp@@Base+0x34365c>
    9748:	strbmi	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    974c:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
    9750:	strmi	sl, [r1], ip, lsl #20
    9754:	bleq	45898 <mkdtemp@@Base+0x2a278>
    9758:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    975c:			; <UNDEFINED> instruction: 0xf04f943f
    9760:	strmi	r0, [ip], -r0, lsl #8
    9764:			; <UNDEFINED> instruction: 0xff82f7ff
    9768:	svccs	0x0004b9f8
    976c:	addhi	pc, r4, #0, 4
    9770:			; <UNDEFINED> instruction: 0xf017e8df
    9774:	cmneq	r3, r5
    9778:	orreq	r0, r0, r5, ror r1
    977c:	strtmi	r0, [r0], -sl, lsr #32
    9780:			; <UNDEFINED> instruction: 0xf0402c00
    9784:			; <UNDEFINED> instruction: 0xf00c816d
    9788:	ldmib	sp, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    978c:			; <UNDEFINED> instruction: 0xf7fe120c
    9790:	pkhtbmi	pc, r3, r3, asr #31	; <UNPREDICTABLE>
    9794:			; <UNDEFINED> instruction: 0x560ce9dd
    9798:	ldrtmi	r4, [r1], -r8, lsr #12
    979c:	rscscc	pc, pc, #79	; 0x4f
    97a0:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97a4:			; <UNDEFINED> instruction: 0xf7fa980c
    97a8:			; <UNDEFINED> instruction: 0xf8dfe85a
    97ac:			; <UNDEFINED> instruction: 0xf8df24ec
    97b0:	ldrbtmi	r3, [sl], #-1252	; 0xfffffb1c
    97b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    97b8:	subsmi	r9, sl, pc, lsr fp
    97bc:	subshi	pc, sl, #64	; 0x40
    97c0:	sublt	r4, r1, r8, asr r6
    97c4:	svchi	0x00f0e8bd
    97c8:			; <UNDEFINED> instruction: 0xf00c4620
    97cc:			; <UNDEFINED> instruction: 0x210bfcbf
    97d0:	strpl	lr, [ip], #-2525	; 0xfffff623
    97d4:	andscs	r4, r4, r3, lsl #13
    97d8:	andslt	pc, r0, sp, asr #17
    97dc:	svc	0x0048f7f9
    97e0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    97e4:	blge	3bdb44 <mkdtemp@@Base+0x3a2524>
    97e8:			; <UNDEFINED> instruction: 0x21002299
    97ec:	ldrmi	r9, [r8], -r5, lsl #6
    97f0:	svc	0x0068f7f9
    97f4:			; <UNDEFINED> instruction: 0xf0002c00
    97f8:			; <UNDEFINED> instruction: 0xf1048239
    97fc:			; <UNDEFINED> instruction: 0xf1053aff
    9800:	bl	157c04 <mkdtemp@@Base+0x13c5e4>
    9804:	tstcs	r8, sl, lsl #6
    9808:			; <UNDEFINED> instruction: 0xf8cd2504
    980c:			; <UNDEFINED> instruction: 0x469a9018
    9810:	svcvs	0x0001f818
    9814:			; <UNDEFINED> instruction: 0xf016463c
    9818:	svclt	0x00080001
    981c:	rscscc	pc, pc, pc, asr #32
    9820:	stc2	0, cr15, [ip], {19}
    9824:	svceq	0x0002f016
    9828:	b	13db0d4 <mkdtemp@@Base+0x13bfab4>
    982c:	strmi	r0, [r1], r6, lsr #13
    9830:	andcs	fp, r1, r4, lsl pc
    9834:	rscscc	pc, pc, pc, asr #32
    9838:	stc2	0, cr15, [r0], {19}
    983c:	mvnvc	lr, r9, lsr #20
    9840:	bge	1013c88 <mkdtemp@@Base+0xff8668>
    9844:	tstcs	r0, r8, lsr #31
    9848:	strbvc	lr, [r0, #2592]!	; 0xa20
    984c:	stccs	0, cr0, [r8, #-800]	; 0xfffffce0
    9850:	movweq	lr, #6912	; 0x1b00
    9854:	svclt	0x00a84413
    9858:	strtmi	r2, [fp], #-1288	; 0xfffffaf8
    985c:	stclcs	8, cr15, [r8], {19}
    9860:	svclt	0x009c2a0d
    9864:			; <UNDEFINED> instruction: 0xf8033201
    9868:	stccc	12, cr2, [r1], {200}	; 0xc8
    986c:	ldrbmi	sp, [r0, #467]	; 0x1d3
    9870:			; <UNDEFINED> instruction: 0xf8ddd1ce
    9874:			; <UNDEFINED> instruction: 0x46049018
    9878:	strtmi	sl, [r1], #-2880	; 0xfffff4c0
    987c:			; <UNDEFINED> instruction: 0xf8df4419
    9880:	strmi	r3, [sp], #-1052	; 0xfffffbe4
    9884:			; <UNDEFINED> instruction: 0xf8d9220f
    9888:	ldrbtmi	r0, [fp], #-0
    988c:	addcs	pc, r4, sp, lsl #17
    9890:			; <UNDEFINED> instruction: 0xf8052210
    9894:	andcs	r2, r3, #200, 24	; 0xc800
    9898:	bvs	fe6c18b0 <mkdtemp@@Base+0xfe6a6290>
    989c:	mrrcne	3, 1, r3, r4, cr12
    98a0:			; <UNDEFINED> instruction: 0x81aef000
    98a4:			; <UNDEFINED> instruction: 0xd1f84290
    98a8:			; <UNDEFINED> instruction: 0x4648685c
    98ac:	beq	ff545ce8 <mkdtemp@@Base+0xff52a6c8>
    98b0:	blx	ff3478b4 <mkdtemp@@Base+0xff32c294>
    98b4:	tstcs	r1, #1024000	; 0xfa000
    98b8:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    98bc:	andls	r4, r0, #26214400	; 0x1900000
    98c0:	andls	r2, r2, r1, lsl #4
    98c4:			; <UNDEFINED> instruction: 0xf7fa4650
    98c8:	ldmdacs	r1, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    98cc:	bmi	ffd7fd30 <mkdtemp@@Base+0xffd64710>
    98d0:			; <UNDEFINED> instruction: 0xf8d92303
    98d4:	ldrbtmi	r1, [sl], #-0
    98d8:	bvs	fe5018f0 <mkdtemp@@Base+0xfe4e62d0>
    98dc:	lfmne	f3, 2, [r8], {28}
    98e0:			; <UNDEFINED> instruction: 0x81b1f000
    98e4:			; <UNDEFINED> instruction: 0xd1f84299
    98e8:	stclmi	8, cr6, [pc], #328	; 9a38 <PEM_write_bio_PrivateKey@plt+0x592c>
    98ec:	andls	r2, r1, #1140850688	; 0x44000000
    98f0:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
    98f4:	ldrbmi	r2, [r0], -r1, lsl #4
    98f8:			; <UNDEFINED> instruction: 0xf7fa9400
    98fc:	stmdacs	r0, {r5, r6, r8, fp, sp, lr, pc}
    9900:	stmdaeq	r1, {r0, r1, r3, r8, ip, sp, lr, pc}
    9904:	cmnhi	pc, r0, asr #6	; <UNPREDICTABLE>
    9908:	stclmi	6, cr4, [r8, #320]!	; 0x140
    990c:	stm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9910:	vaddge.f32	s18, s20, s8
    9914:			; <UNDEFINED> instruction: 0x46192311
    9918:	andls	r4, r1, #2097152000	; 0x7d000000
    991c:	strls	r2, [r0, #-513]	; 0xfffffdff
    9920:	ldrtmi	r4, [r0], -r4, lsl #12
    9924:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9928:	tsteq	r1, #196, 2	; 0x31	; <UNPREDICTABLE>
    992c:	ldmdbeq	r3, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    9930:	vsub.i8	d18, d0, d0
    9934:	ldrtmi	r8, [r0], -r4, lsl #3
    9938:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    993c:	ldreq	pc, [r1, -r0, asr #3]
    9940:	ldmdaeq	fp!, {r0, r2, r9, sl, lr}^
    9944:			; <UNDEFINED> instruction: 0x232b9304
    9948:	andcc	pc, r0, fp, lsl #17
    994c:	svceq	0x0000f1b9
    9950:	orrhi	pc, r3, r0
    9954:			; <UNDEFINED> instruction: 0x212d4642
    9958:	ldrmi	r3, [r3], -r1, lsl #4
    995c:	stcne	8, cr15, [r1, #-12]
    9960:	movweq	lr, #48035	; 0xbba3
    9964:	mvnsle	r4, #314572800	; 0x12c00000
    9968:	svceq	0x0000f1b9
    996c:			; <UNDEFINED> instruction: 0x46224651
    9970:	bicseq	pc, fp, #79	; 0x4f
    9974:			; <UNDEFINED> instruction: 0x46cabf14
    9978:	beq	85abc <mkdtemp@@Base+0x6a49c>
    997c:	stmdbeq	sl, {r3, r8, r9, fp, sp, lr, pc}
    9980:			; <UNDEFINED> instruction: 0xf7f94648
    9984:	bl	2858d4 <mkdtemp@@Base+0x26a2b4>
    9988:	ldrbmi	r0, [r4], #-4
    998c:	stmdale	lr, {r4, sl, fp, sp}
    9990:			; <UNDEFINED> instruction: 0x212d4602
    9994:	blne	879a4 <mkdtemp@@Base+0x6c384>
    9998:	bne	6cfdec <mkdtemp@@Base+0x6b47cc>
    999c:	ldmible	r9!, {r4, r8, r9, fp, sp}^
    99a0:			; <UNDEFINED> instruction: 0xf1c41c63
    99a4:	blcs	44a9f0 <mkdtemp@@Base+0x42f3d0>
    99a8:	strcs	fp, [r1], #-3976	; 0xfffff078
    99ac:			; <UNDEFINED> instruction: 0xf8df4420
    99b0:	stclne	3, cr10, [r3], {0}
    99b4:			; <UNDEFINED> instruction: 0x8014f8dd
    99b8:	ldrteq	pc, [r7], #256	; 0x100	; <UNPREDICTABLE>
    99bc:	andcs	r4, sl, #-100663296	; 0xfa000000
    99c0:	cdpeq	0, 7, cr15, cr12, cr15, {2}
    99c4:	subvc	r4, r2, r7, lsl r6
    99c8:	andvc	r2, r2, fp, lsr #4
    99cc:	ldmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    99d0:	ldrmi	r4, [sl], -r4, asr #13
    99d4:	stc	8, cr15, [r1], {3}
    99d8:	blne	287a50 <mkdtemp@@Base+0x26c430>
    99dc:	svclt	0x00282910
    99e0:			; <UNDEFINED> instruction: 0xf8112110
    99e4:			; <UNDEFINED> instruction: 0xf802100a
    99e8:	strbmi	r1, [sl, #-2817]	; 0xfffff4ff
    99ec:			; <UNDEFINED> instruction: 0xf883d1f4
    99f0:	tstcc	r4, #17
    99f4:	stcvc	8, cr15, [r2], {3}
    99f8:			; <UNDEFINED> instruction: 0xf108429c
    99fc:	mvnle	r0, r1, lsl #16
    9a00:			; <UNDEFINED> instruction: 0xf880232b
    9a04:	blls	115ce4 <mkdtemp@@Base+0xfa6c4>
    9a08:			; <UNDEFINED> instruction: 0xf0002b00
    9a0c:			; <UNDEFINED> instruction: 0xf103811f
    9a10:			; <UNDEFINED> instruction: 0x462302b7
    9a14:	eorcs	r4, sp, #16, 8	; 0x10000000
    9a18:	blcs	87a2c <mkdtemp@@Base+0x6c40c>
    9a1c:	mvnsle	r4, r3, lsl #5
    9a20:	strtmi	r9, [sl], -r4, lsl #30
    9a24:	ldrtmi	r4, [ip], #-1585	; 0xfffff9cf
    9a28:	strtmi	r4, [ip], #-1568	; 0xfffff9e0
    9a2c:			; <UNDEFINED> instruction: 0xf7fa443d
    9a30:	ldccs	8, cr14, [r0, #-200]	; 0xffffff38
    9a34:	strtmi	sp, [r2], -lr, lsl #16
    9a38:			; <UNDEFINED> instruction: 0xf802212d
    9a3c:	ldmdbne	r3, {r0, r8, r9, fp, ip}^
    9a40:	blcs	4106b4 <mkdtemp@@Base+0x3f5094>
    9a44:			; <UNDEFINED> instruction: 0x1c6bd9f9
    9a48:	ldreq	pc, [r1, #-453]	; 0xfffffe3b
    9a4c:	svclt	0x00882b11
    9a50:	strtmi	r2, [ip], #-1281	; 0xfffffaff
    9a54:	eorvc	r2, r3, fp, lsr #6
    9a58:			; <UNDEFINED> instruction: 0x4620e69c
    9a5c:			; <UNDEFINED> instruction: 0x4620e693
    9a60:	blx	1d45a9a <mkdtemp@@Base+0x1d2a47a>
    9a64:	andne	lr, ip, #3620864	; 0x374000
    9a68:	mcr2	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    9a6c:			; <UNDEFINED> instruction: 0x560ce9dd
    9a70:	ldr	r4, [r1], r3, lsl #13
    9a74:			; <UNDEFINED> instruction: 0xf10d4b8f
    9a78:	svcmi	0x008f0ce8
    9a7c:	mcrls	4, 0, r4, cr13, cr11, {3}
    9a80:	cfstrsls	mvf4, [ip, #-508]	; 0xfffffe04
    9a84:	muleq	r3, r3, r8
    9a88:	strls	r0, [r5], #-2164	; 0xfffff78c
    9a8c:	eorsls	r3, r5, r1, lsl #8
    9a90:	sbcsne	pc, r8, sp, lsr #17
    9a94:	ldmdavs	pc!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}	; <UNPREDICTABLE>
    9a98:	andeq	lr, pc, ip, lsr #17
    9a9c:	tstcs	r6, r0, lsr #12
    9aa0:	andvc	pc, r0, ip, lsl #17
    9aa4:	stcl	7, cr15, [r4, #996]!	; 0x3e4
    9aa8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    9aac:	mrcge	4, 3, APSR_nzcv, cr4, cr15, {1}
    9ab0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9ab4:	stfeqd	f7, [r1], {9}
    9ab8:	beq	85bfc <mkdtemp@@Base+0x6a5dc>
    9abc:	teqvs	r9, #72, 12	; 0x4800000	; <UNPREDICTABLE>
    9ac0:			; <UNDEFINED> instruction: 0xf6c39509
    9ac4:	movwls	r0, #33763	; 0x83e3
    9ac8:	movweq	lr, #43526	; 0xaa06
    9acc:	cdpne	3, 10, cr9, cr11, cr11, {0}
    9ad0:	cdpne	3, 6, cr9, cr11, cr6, {0}
    9ad4:	strbmi	r4, [r5, #-1573]!	; 0xfffff9db
    9ad8:	strmi	r9, [r3], -r7, lsl #6
    9adc:	cdpcs	6, 10, cr15, cr11, cr10, {2}
    9ae0:	cmneq	r8, pc, asr #32	; <UNPREDICTABLE>
    9ae4:	cdpcs	6, 10, cr15, cr10, cr10, {6}
    9ae8:			; <UNDEFINED> instruction: 0xf8034652
    9aec:	strls	r1, [sl], -r4, lsl #22
    9af0:	blx	febc0066 <mkdtemp@@Base+0xfeba4a46>
    9af4:	stmdbls	r6, {r1, r8, r9, sl, ip}
    9af8:	movwls	sl, #20032	; 0x4e40
    9afc:	andsmi	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
    9b00:	andeq	pc, r3, r4
    9b04:	orreq	pc, r3, r4, asr #7
    9b08:	bl	1abd4 <setlogin@@Base+0x1134>
    9b0c:	bl	8b970 <mkdtemp@@Base+0x70350>
    9b10:	blx	feb8fd6a <mkdtemp@@Base+0xfeb7474a>
    9b14:			; <UNDEFINED> instruction: 0xf8116007
    9b18:			; <UNDEFINED> instruction: 0xf8031c18
    9b1c:	blx	feb90b2e <mkdtemp@@Base+0xfeb7550e>
    9b20:	stmeq	r0, {r3, r8, sp, lr}
    9b24:	blx	193346 <mkdtemp@@Base+0x177d26>
    9b28:	stmeq	r9, {r4, ip, sp, lr}
    9b2c:	ldmdahi	r1, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
    9b30:	strmi	sl, [r8], #-2368	; 0xfffff6c0
    9b34:	stcne	8, cr15, [ip], #-64	; 0xffffffc0
    9b38:	strmi	sl, [r0], #2112	; 0x840
    9b3c:	andeq	pc, r3, sl, lsl #2
    9b40:	stcne	8, cr15, [r1], {3}
    9b44:			; <UNDEFINED> instruction: 0xf8189905
    9b48:	strbmi	r7, [r9, #-3116]	; 0xfffff3d4
    9b4c:	stcvc	8, cr15, [r3], {3}
    9b50:	subsle	r4, r1, r3, lsr r4
    9b54:	strcs	r9, [r7], -r7, lsl #18
    9b58:	addeq	lr, r2, #2048	; 0x800
    9b5c:	eoreq	pc, sp, pc, asr #32
    9b60:			; <UNDEFINED> instruction: 0xf10a46e1
    9b64:			; <UNDEFINED> instruction: 0xf8110a06
    9b68:			; <UNDEFINED> instruction: 0xf109101c
    9b6c:			; <UNDEFINED> instruction: 0xf8030c01
    9b70:	strbmi	r0, [r5, #-3077]!	; 0xfffff3fb
    9b74:	andeq	pc, pc, r1
    9b78:	strne	pc, [r4], #-2838	; 0xfffff4ea
    9b7c:	ldrtmi	sl, [r0], #-3648	; 0xfffff1c0
    9b80:	tstne	r1, r6, lsl #22
    9b84:	bls	21abdc <mkdtemp@@Base+0x1ff5bc>
    9b88:	ldcne	8, cr15, [r8], {17}
    9b8c:	ldceq	8, cr15, [r8], {16}
    9b90:	andvs	pc, r4, #165888	; 0x28800
    9b94:	stcne	8, cr15, [r6], {3}
    9b98:	msreq	CPSR_s, pc, asr #32
    9b9c:	stceq	8, cr15, [r4], {3}
    9ba0:	sbcseq	lr, r2, #323584	; 0x4f000
    9ba4:	andsmi	pc, r2, #1024	; 0x400
    9ba8:	stmdbls	fp, {r0, r1, r5, r7, fp, ip, lr, pc}
    9bac:	lslle	r2, r0, #18
    9bb0:			; <UNDEFINED> instruction: 0x23abf64a
    9bb4:			; <UNDEFINED> instruction: 0x23aaf6ca
    9bb8:	ldmib	sp, {r1, r2, r8, r9, sl, sp}^
    9bbc:	blx	fe8df3ea <mkdtemp@@Base+0xfe8c3dca>
    9bc0:	bl	2ce7d0 <mkdtemp@@Base+0x2b31b0>
    9bc4:	cpsie	a,#10
    9bc8:	ldrbtcs	r0, [r8], #-3
    9bcc:	andls	r4, r4, r8, asr r4
    9bd0:	blx	1cbe46 <mkdtemp@@Base+0x1b0826>
    9bd4:	svcge	0x00402213
    9bd8:	ldrtmi	r4, [sl], #-1083	; 0xfffffbc5
    9bdc:	stccc	8, cr15, [ip], #-76	; 0xffffffb4
    9be0:	stccs	8, cr15, [ip], #-72	; 0xffffffb8
    9be4:	andcs	pc, sl, fp, lsl #16
    9be8:	subvc	r7, ip, fp, lsl #1
    9bec:	cmncs	r8, #4, 20	; 0x4000
    9bf0:	movwcs	r7, #19
    9bf4:	strb	r7, [pc, #67]	; 9c3f <PEM_write_bio_PrivateKey@plt+0x5b33>
    9bf8:			; <UNDEFINED> instruction: 0x5609e9dd
    9bfc:	ubfx	r4, r8, #8, #22
    9c00:	ldrbtmi	r4, [ip], #-3118	; 0xfffff3d2
    9c04:	stmdbls	r4, {r0, r4, r6, r9, sl, sp, lr, pc}
    9c08:	bmi	b754f8 <mkdtemp@@Base+0xb59ed8>
    9c0c:			; <UNDEFINED> instruction: 0x46302311
    9c10:	tstls	r1, sl, ror r4
    9c14:	ldrmi	r9, [r9], -r0, lsl #4
    9c18:			; <UNDEFINED> instruction: 0xf7f92201
    9c1c:	stmdacs	r0, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    9c20:			; <UNDEFINED> instruction: 0xf04fbfc4
    9c24:	strcs	r0, [r0], #-2312	; 0xfffff6f8
    9c28:	mcrge	7, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    9c2c:	strcs	r2, [r0, #-776]	; 0xfffffcf8
    9c30:	movwls	r4, #18073	; 0x4699
    9c34:			; <UNDEFINED> instruction: 0x232b462c
    9c38:	andcc	pc, r0, fp, lsl #17
    9c3c:	movwcs	lr, #34442	; 0x868a
    9c40:	movwls	r2, #17664	; 0x4500
    9c44:	bmi	803648 <mkdtemp@@Base+0x7e8028>
    9c48:			; <UNDEFINED> instruction: 0xe64e447a
    9c4c:	ldrtmi	r4, [r1], -r0, lsr #12
    9c50:	strtmi	r4, [ip], #-1578	; 0xfffff9d6
    9c54:	svc	0x001ef7f9
    9c58:	ldrbmi	lr, [r1], -sp, ror #13
    9c5c:			; <UNDEFINED> instruction: 0x462223db
    9c60:			; <UNDEFINED> instruction: 0xf7f94640
    9c64:	bl	2455f4 <mkdtemp@@Base+0x229fd4>
    9c68:	ldr	r0, [r1], r4
    9c6c:	tstcs	r8, r4, lsl #10
    9c70:	str	r2, [r1], -r0, asr #8
    9c74:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c78:	ldrdeq	lr, [ip, -sp]
    9c7c:	rscscc	pc, pc, #79	; 0x4f
    9c80:	svc	0x0046f7f9
    9c84:			; <UNDEFINED> instruction: 0xf04f980c
    9c88:			; <UNDEFINED> instruction: 0xf7f90b00
    9c8c:	str	lr, [ip, #3560]	; 0xde8
    9c90:	andeq	r3, r4, r2, lsl #8
    9c94:	andeq	r0, r0, ip, ror r4
    9c98:	muleq	r4, lr, r3
    9c9c:	strdeq	r2, [r4], -r2	; <UNPREDICTABLE>
    9ca0:	andeq	r5, r1, r2, asr #3
    9ca4:	andeq	r2, r4, r6, lsr #23
    9ca8:	muleq	r1, r2, r1
    9cac:	andeq	r5, r1, ip, ror #2
    9cb0:	ldrdeq	r5, [r1], -r0
    9cb4:	andeq	r5, r1, r4, lsr #32
    9cb8:	andeq	r5, r1, r8, lsr #32
    9cbc:	andeq	r4, r1, lr, lsr lr
    9cc0:	andeq	r4, r1, r4, ror lr
    9cc4:	strdeq	r4, [r1], -r8
    9cc8:			; <UNDEFINED> instruction: 0x4605b5f8
    9ccc:	tstlt	r9, lr, lsl #12
    9cd0:	andvs	r2, fp, r0, lsl #6
    9cd4:			; <UNDEFINED> instruction: 0xf8c2f7fe
    9cd8:	mvnlt	r4, r4, lsl #12
    9cdc:	andcs	r4, r0, #40, 12	; 0x2800000
    9ce0:	strcs	r4, [r0, -r1, lsr #12]
    9ce4:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
    9ce8:	teqlt	r8, r5, lsl #12
    9cec:			; <UNDEFINED> instruction: 0xf7fe4620
    9cf0:	ldrtmi	pc, [r8], -r3, asr #18	; <UNPREDICTABLE>
    9cf4:	ldc	7, cr15, [r2, #996]!	; 0x3e4
    9cf8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    9cfc:	strtmi	r4, [r0], -r1, lsl #12
    9d00:			; <UNDEFINED> instruction: 0xf954f005
    9d04:			; <UNDEFINED> instruction: 0xb1204607
    9d08:	rscle	r2, pc, r0, lsl #28
    9d0c:	eorsvs	r4, r0, pc, lsr #12
    9d10:			; <UNDEFINED> instruction: 0xf06fe7ec
    9d14:	strb	r0, [r9, r1, lsl #10]!
    9d18:	streq	pc, [r1, #-111]	; 0xffffff91
    9d1c:	svclt	0x0000e7ec
    9d20:	blmi	81c5a4 <mkdtemp@@Base+0x800f84>
    9d24:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9d28:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    9d2c:	strbtmi	r4, [r9], -lr, lsl #12
    9d30:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    9d34:			; <UNDEFINED> instruction: 0xf04f9301
    9d38:	movwcs	r0, #768	; 0x300
    9d3c:			; <UNDEFINED> instruction: 0xf7ff9300
    9d40:	strmi	pc, [r4], -r3, asr #31
    9d44:	blmi	63844c <mkdtemp@@Base+0x61ce2c>
    9d48:	stmdavs	ip!, {r0, r1, r9, sp}
    9d4c:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
    9d50:	bvs	fe6c1d64 <mkdtemp@@Base+0xfe6a6744>
    9d54:	mrrcne	3, 1, r3, r0, cr12
    9d58:	addsmi	sp, r4, #28
    9d5c:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9d60:	svclt	0x00182a00
    9d64:			; <UNDEFINED> instruction: 0xd1f44291
    9d68:	ldmdbmi	r0, {r1, r3, r4, fp, sp, lr}
    9d6c:	blls	1b634 <mkdtemp@@Base+0x14>
    9d70:			; <UNDEFINED> instruction: 0xf0044479
    9d74:	strmi	pc, [r4], -r3, ror #23
    9d78:			; <UNDEFINED> instruction: 0xf7f99800
    9d7c:	bmi	345344 <mkdtemp@@Base+0x329d24>
    9d80:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9d84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9d88:	subsmi	r9, sl, r1, lsl #22
    9d8c:	strtmi	sp, [r0], -r5, lsl #2
    9d90:	ldcllt	0, cr11, [r0, #-8]!
    9d94:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    9d98:			; <UNDEFINED> instruction: 0xf7f9e7e7
    9d9c:	svclt	0x0000efb2
    9da0:	andeq	r2, r4, ip, lsr #28
    9da4:	andeq	r0, r0, ip, ror r4
    9da8:	andeq	r2, r4, lr, lsr #14
    9dac:	andeq	r4, r1, ip, asr #26
    9db0:	andeq	r2, r4, lr, asr #27
    9db4:	andeq	r4, r1, r6, lsr #25
    9db8:			; <UNDEFINED> instruction: 0x4605b5f8
    9dbc:			; <UNDEFINED> instruction: 0xf7fe460e
    9dc0:	movtlt	pc, #2125	; 0x84d	; <UNPREDICTABLE>
    9dc4:	strtmi	r4, [r8], -r4, lsl #12
    9dc8:			; <UNDEFINED> instruction: 0xf7ff4621
    9dcc:	strmi	pc, [r5], -r9, lsr #31
    9dd0:	strtmi	fp, [r0], -r0, lsr #2
    9dd4:			; <UNDEFINED> instruction: 0xf8d0f7fe
    9dd8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    9ddc:			; <UNDEFINED> instruction: 0xf7fe4620
    9de0:	strmi	pc, [r7], -r9, lsr #21
    9de4:			; <UNDEFINED> instruction: 0xf7fe4620
    9de8:	ldrtmi	pc, [r3], -r1, asr #20	; <UNPREDICTABLE>
    9dec:	strmi	r2, [r1], -r1, lsl #4
    9df0:			; <UNDEFINED> instruction: 0xf7f94638
    9df4:	stmdacs	r1, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    9df8:	ldrtmi	sp, [r0], -fp, ror #1
    9dfc:	ldreq	pc, [r7, #-111]	; 0xffffff91
    9e00:	mcr	7, 3, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    9e04:	rscle	r2, r4, r0, lsl #16
    9e08:	ldmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e0c:	ldreq	pc, [r7, #-111]	; 0xffffff91
    9e10:	andvs	r2, r3, r0, lsr #6
    9e14:			; <UNDEFINED> instruction: 0xf06fe7dd
    9e18:	ldrb	r0, [sp, r1, lsl #10]
    9e1c:	ldmdavs	fp, {r0, r1, r6, sl, fp, sp, lr}^
    9e20:	andle	r2, r7, r1, lsl #22
    9e24:	tstle	r2, r2, lsl #22
    9e28:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    9e2c:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    9e30:			; <UNDEFINED> instruction: 0x47704478
    9e34:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    9e38:	svclt	0x00004770
    9e3c:	andeq	r4, r1, r2, lsr #25
    9e40:	andeq	r4, r1, r0, lsl ip
    9e44:	andeq	r4, r1, lr, lsl #25
    9e48:	bmi	a5c2f0 <mkdtemp@@Base+0xa40cd0>
    9e4c:	blmi	a5b038 <mkdtemp@@Base+0xa3fa18>
    9e50:	mvnsmi	lr, sp, lsr #18
    9e54:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    9e58:	strmi	fp, [r0], r6, lsl #1
    9e5c:	ldmdavs	r2, {r0, sl, fp, sp, pc}
    9e60:			; <UNDEFINED> instruction: 0xf04f9205
    9e64:	blgt	3ca66c <mkdtemp@@Base+0x3af04c>
    9e68:	andeq	lr, pc, r4, lsl #17
    9e6c:			; <UNDEFINED> instruction: 0xf7f94640
    9e70:			; <UNDEFINED> instruction: 0x4607ecbc
    9e74:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    9e78:	ldcle	14, cr1, [r8], {5}
    9e7c:	vceq.f32	d26, d0, d2
    9e80:	mul	ip, pc, r5	; <UNPREDICTABLE>
    9e84:	andcs	r4, r0, #1048576	; 0x100000
    9e88:			; <UNDEFINED> instruction: 0xf7f94638
    9e8c:	bicslt	lr, r0, sl, lsl pc
    9e90:			; <UNDEFINED> instruction: 0xf7f94620
    9e94:			; <UNDEFINED> instruction: 0xf856ec2c
    9e98:			; <UNDEFINED> instruction: 0x1c6b5b04
    9e9c:	strtmi	sp, [r8], -r5
    9ea0:	bl	fe5c7e8c <mkdtemp@@Base+0xfe5ac86c>
    9ea4:	stmdacs	r0, {r2, r9, sl, lr}
    9ea8:			; <UNDEFINED> instruction: 0xf04fd1ec
    9eac:	bmi	4976b0 <mkdtemp@@Base+0x47c090>
    9eb0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    9eb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9eb8:	subsmi	r9, sl, r5, lsl #22
    9ebc:			; <UNDEFINED> instruction: 0x4628d113
    9ec0:	pop	{r1, r2, ip, sp, pc}
    9ec4:	strdcs	r8, [r1, -r0]
    9ec8:			; <UNDEFINED> instruction: 0xf7f94620
    9ecc:	qsub16mi	lr, r1, lr
    9ed0:			; <UNDEFINED> instruction: 0xf7f94640
    9ed4:	stmdacs	r1, {r2, r5, sl, fp, sp, lr, pc}
    9ed8:	strtmi	sp, [r0], -r9, ror #1
    9edc:	ldrbcc	pc, [pc, #79]!	; 9f33 <PEM_write_bio_PrivateKey@plt+0x5e27>	; <UNPREDICTABLE>
    9ee0:	stc	7, cr15, [r4], {249}	; 0xf9
    9ee4:			; <UNDEFINED> instruction: 0xf7f9e7e3
    9ee8:	svclt	0x0000ef0c
    9eec:	andeq	r2, r4, r4, lsl #26
    9ef0:	andeq	r0, r0, ip, ror r4
    9ef4:	andeq	r5, r1, r8, lsl #2
    9ef8:	muleq	r4, lr, ip
    9efc:	ldrbmi	lr, [r0, sp, lsr #18]!
    9f00:	bcs	36118 <mkdtemp@@Base+0x1aaf8>
    9f04:	sbcshi	pc, pc, r0
    9f08:	strmi	r2, [r6], -r0, lsl #6
    9f0c:	andcs	r6, pc, r3, lsl r0	; <UNPREDICTABLE>
    9f10:	ldrmi	r4, [r7], -sp, lsl #12
    9f14:			; <UNDEFINED> instruction: 0xf968f7ff
    9f18:	stmdacs	r0, {r2, r9, sl, lr}
    9f1c:	sbcshi	pc, r6, r0
    9f20:	vceq.f32	d2, d0, d3
    9f24:	ldm	pc, {r1, r2, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    9f28:	ldrmi	pc, [ip], -r6
    9f2c:	eorcs	r0, r0, r3, ror #4
    9f30:	mrc	7, 6, APSR_nzcv, cr10, cr9, {7}
    9f34:	mvnvs	r4, r5, lsl #12
    9f38:			; <UNDEFINED> instruction: 0xf0002800
    9f3c:	umaalcs	r8, r0, r7, r0
    9f40:	mrc	7, 6, APSR_nzcv, cr2, cr9, {7}
    9f44:	lslvs	r4, r1, #12
    9f48:			; <UNDEFINED> instruction: 0xf0002800
    9f4c:	strtmi	r8, [r8], -pc, lsl #1
    9f50:	blx	1ac5f88 <mkdtemp@@Base+0x1aaa968>
    9f54:	eorvs	r2, r6, r0, lsl #10
    9f58:			; <UNDEFINED> instruction: 0x4628603c
    9f5c:	pop	{r2, ip, sp, pc}
    9f60:			; <UNDEFINED> instruction: 0xf5a587f0
    9f64:			; <UNDEFINED> instruction: 0xf5b36380
    9f68:	vrecps.f32	<illegal reg q2.5>, q0, q8
    9f6c:			; <UNDEFINED> instruction: 0xf04f80a9
    9f70:			; <UNDEFINED> instruction: 0xf8c00a00
    9f74:			; <UNDEFINED> instruction: 0xf7f9a008
    9f78:	strmi	lr, [r0], r2, lsr #26
    9f7c:	rsble	r2, fp, r0, lsl #16
    9f80:	stcl	7, cr15, [sl, #996]!	; 0x3e4
    9f84:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9f88:	addshi	pc, r1, r0
    9f8c:	tstne	r1, pc, asr #32	; <UNPREDICTABLE>
    9f90:	bl	1d47f7c <mkdtemp@@Base+0x1d2c95c>
    9f94:	cmnle	ip, r0, lsl #16
    9f98:			; <UNDEFINED> instruction: 0xf06f4640
    9f9c:			; <UNDEFINED> instruction: 0xf7f90515
    9fa0:			; <UNDEFINED> instruction: 0x4648efb2
    9fa4:	stmia	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fa8:			; <UNDEFINED> instruction: 0xf7ff4620
    9fac:	strtmi	pc, [r8], -pc, ror #16
    9fb0:	pop	{r2, ip, sp, pc}
    9fb4:			; <UNDEFINED> instruction: 0xf5b587f0
    9fb8:			; <UNDEFINED> instruction: 0xf0406f80
    9fbc:			; <UNDEFINED> instruction: 0xf7fa8081
    9fc0:	sxtab16mi	lr, r0, ip, ror #16
    9fc4:	suble	r2, pc, r0, lsl #16
    9fc8:	strtmi	r2, [r9], -r0, lsl #6
    9fcc:	ldrmi	r6, [sl], -r3, ror #1
    9fd0:	stmib	sp, {r1, r8, r9, ip, pc}^
    9fd4:			; <UNDEFINED> instruction: 0xf7f93300
    9fd8:	mvnlt	lr, lr, lsr sl
    9fdc:			; <UNDEFINED> instruction: 0xf7f94640
    9fe0:	biclt	lr, r8, r8, asr #23
    9fe4:			; <UNDEFINED> instruction: 0xf8c42000
    9fe8:			; <UNDEFINED> instruction: 0xf7f9800c
    9fec:			; <UNDEFINED> instruction: 0xe7b1ee9c
    9ff0:	svcvc	0x00c0f5b5
    9ff4:	vqadd.s8	d29, d0, d6
    9ff8:	addsmi	r2, sp, #603979776	; 0x24000000
    9ffc:			; <UNDEFINED> instruction: 0xf5b5d04a
    a000:	svclt	0x00047f80
    a004:	addsne	pc, pc, r0, asr #4
    a008:	andle	r6, lr, r0, lsr #2
    a00c:	mvnscc	pc, #79	; 0x4f
    a010:	ldreq	pc, [r7, #-111]!	; 0xffffff91
    a014:	strb	r6, [r7, r3, lsr #2]
    a018:			; <UNDEFINED> instruction: 0xf06f4640
    a01c:			; <UNDEFINED> instruction: 0xf7f90515
    a020:	strb	lr, [r1, r2, lsl #29]
    a024:	sbccs	pc, fp, r0, asr #4
    a028:			; <UNDEFINED> instruction: 0xf04f6120
    a02c:			; <UNDEFINED> instruction: 0xf8c40800
    a030:			; <UNDEFINED> instruction: 0xf7f98014
    a034:	strmi	lr, [r5], -sl, lsr #26
    a038:			; <UNDEFINED> instruction: 0xf7f9b148
    a03c:	stmdacs	r1, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    a040:	strtmi	sp, [r8], -ip, lsr #32
    a044:	ldreq	pc, [r5, #-111]	; 0xffffff91
    a048:	b	ac8034 <mkdtemp@@Base+0xaaca14>
    a04c:			; <UNDEFINED> instruction: 0xf7f9e7ac
    a050:			; <UNDEFINED> instruction: 0xf06fea28
    a054:	str	r0, [r7, r1, lsl #10]!
    a058:	svc	0x0054f7f9
    a05c:			; <UNDEFINED> instruction: 0xf7fa4640
    a060:			; <UNDEFINED> instruction: 0xf06fe850
    a064:	ldr	r0, [pc, r1, lsl #10]
    a068:	mrc	7, 2, APSR_nzcv, cr12, cr9, {7}
    a06c:	streq	pc, [r1, #-111]	; 0xffffff91
    a070:			; <UNDEFINED> instruction: 0x4629e79a
    a074:			; <UNDEFINED> instruction: 0x464a4653
    a078:			; <UNDEFINED> instruction: 0xf7f94640
    a07c:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    a080:	ldrbmi	sp, [r0], -sl, lsl #1
    a084:	andhi	pc, r8, r4, asr #17
    a088:	svc	0x003cf7f9
    a08c:			; <UNDEFINED> instruction: 0xf7fa4648
    a090:	smmlar	pc, r8, r8, lr	; <UNPREDICTABLE>
    a094:	eorsvc	pc, r3, pc, asr #8
    a098:	strb	r6, [r6, r0, lsr #2]
    a09c:	strtmi	r4, [r8], -r1, lsl #12
    a0a0:	svc	0x0086f7f9
    a0a4:	cmnvs	r5, r0, asr #12
    a0a8:	ldmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0ac:			; <UNDEFINED> instruction: 0x4640e752
    a0b0:	streq	pc, [r1, #-111]	; 0xffffff91
    a0b4:	svc	0x0026f7f9
    a0b8:			; <UNDEFINED> instruction: 0xf7fa4648
    a0bc:	ldrb	lr, [r3, -r2, lsr #16]!
    a0c0:	ldreq	pc, [r7, #-111]!	; 0xffffff91
    a0c4:			; <UNDEFINED> instruction: 0xf06fe770
    a0c8:	strb	r0, [r6, -r9, lsl #10]
    a0cc:	streq	pc, [r1, #-111]	; 0xffffff91
    a0d0:			; <UNDEFINED> instruction: 0xf06fe743
    a0d4:	strb	r0, [r7, -r9, lsl #10]!
    a0d8:	svcmi	0x00f0e92d
    a0dc:	strmi	fp, [sl], -fp, lsl #1
    a0e0:	smlatbls	r1, r9, fp, r4
    a0e4:	stmibmi	r9!, {r1, r2, r9, sl, lr}
    a0e8:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    a0ec:	movwls	r6, #38939	; 0x981b
    a0f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a0f4:	andsvs	r2, r3, r0, lsl #6
    a0f8:			; <UNDEFINED> instruction: 0xf7ff6800
    a0fc:			; <UNDEFINED> instruction: 0x4605f875
    a100:			; <UNDEFINED> instruction: 0xf0002800
    a104:	ldmdavs	r4!, {r8, pc}
    a108:			; <UNDEFINED> instruction: 0xf2002c0d
    a10c:	ldm	pc, {r1, r2, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    a110:	sbceq	pc, ip, r4, lsl r0	; <UNPREDICTABLE>
    a114:			; <UNDEFINED> instruction: 0x00720099
    a118:	sbceq	r0, ip, lr
    a11c:			; <UNDEFINED> instruction: 0x00720099
    a120:	rsceq	r0, ip, lr
    a124:	rsbseq	r0, r2, ip, ror #1
    a128:	andeq	r0, lr, r2, ror r0
    a12c:	ldmibvs	r3!, {r1, r2, r3}^
    a130:	eorcs	fp, r0, r3, ror #3
    a134:	ldcl	7, cr15, [r8, #996]	; 0x3e4
    a138:	mvnvs	r4, r7, lsl #12
    a13c:			; <UNDEFINED> instruction: 0xf0002800
    a140:			; <UNDEFINED> instruction: 0xf8d680eb
    a144:	ldmdavs	r4!, {r2, r3, r4, lr, pc}
    a148:	ldrdeq	pc, [r0], -ip
    a14c:	ldrdne	pc, [r4], -ip
    a150:	ldrdcs	pc, [r8], -ip
    a154:	ldrdcc	pc, [ip], -ip
    a158:			; <UNDEFINED> instruction: 0xf8dcc70f
    a15c:			; <UNDEFINED> instruction: 0xf8dc0010
    a160:			; <UNDEFINED> instruction: 0xf8dc1014
    a164:			; <UNDEFINED> instruction: 0xf8dc2018
    a168:	smladgt	pc, ip, r0, r3	; <UNPREDICTABLE>
    a16c:	movweq	pc, #49572	; 0xc1a4	; <UNPREDICTABLE>
    a170:	ldmdble	r8, {r0, r8, r9, fp, sp}^
    a174:	andcs	r4, r3, #137216	; 0x21800
    a178:	and	r4, r3, fp, ror r4
    a17c:	tstcc	ip, #630784	; 0x9a000
    a180:	andle	r1, ip, r1, asr ip
    a184:	mvnsle	r4, r2, lsr #5
    a188:	cmplt	r3, fp, asr r9
    a18c:			; <UNDEFINED> instruction: 0x46294630
    a190:			; <UNDEFINED> instruction: 0xf902f000
    a194:	strmi	r2, [r6], -r0, lsl #8
    a198:			; <UNDEFINED> instruction: 0xf0402800
    a19c:	blls	6a448 <mkdtemp@@Base+0x4ee28>
    a1a0:	strtmi	r2, [r1], r0, lsl #8
    a1a4:	strtmi	r4, [r3], r0, lsr #13
    a1a8:	andsvs	r4, sp, r2, lsr #13
    a1ac:	strtmi	r4, [r6], -r7, lsr #12
    a1b0:	strtmi	r4, [r8], -r5, lsr #12
    a1b4:			; <UNDEFINED> instruction: 0xff6af7fe
    a1b8:			; <UNDEFINED> instruction: 0xf7f94638
    a1bc:			; <UNDEFINED> instruction: 0x4650ebbe
    a1c0:	bl	feec81ac <mkdtemp@@Base+0xfeeacb8c>
    a1c4:			; <UNDEFINED> instruction: 0xf7f94658
    a1c8:			; <UNDEFINED> instruction: 0x4640ebb8
    a1cc:	bl	fed481b8 <mkdtemp@@Base+0xfed2cb98>
    a1d0:			; <UNDEFINED> instruction: 0xf7f94648
    a1d4:			; <UNDEFINED> instruction: 0x4620ebb2
    a1d8:	bl	febc81c4 <mkdtemp@@Base+0xfebacba4>
    a1dc:	blmi	1a9cb98 <mkdtemp@@Base+0x1a81578>
    a1e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1e4:	blls	264254 <mkdtemp@@Base+0x248c34>
    a1e8:			; <UNDEFINED> instruction: 0xf040405a
    a1ec:	ldrtmi	r8, [r0], -sl, asr #1
    a1f0:	pop	{r0, r1, r3, ip, sp, pc}
    a1f4:	ldmdbvs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a1f8:			; <UNDEFINED> instruction: 0xf7f96128
    a1fc:	strmi	lr, [r7], -r6, asr #24
    a200:	stmdacs	r0, {r3, r5, r6, r8, sp, lr}
    a204:	addhi	pc, r8, r0
    a208:			; <UNDEFINED> instruction: 0xf7f96970
    a20c:			; <UNDEFINED> instruction: 0x4601ea1e
    a210:			; <UNDEFINED> instruction: 0xf7f94638
    a214:	stmdacs	r1, {r1, r3, r7, r9, fp, sp, lr, pc}
    a218:	addhi	pc, r6, r0, asr #32
    a21c:			; <UNDEFINED> instruction: 0xf1a46834
    a220:	blcs	4ae50 <mkdtemp@@Base+0x2f830>
    a224:	blvs	1c404c4 <mkdtemp@@Base+0x1c24ea4>
    a228:	ldcl	7, cr15, [r8, #-996]	; 0xfffffc1c
    a22c:	cmnvs	r8, #7340032	; 0x700000
    a230:	teqle	r8, r0, lsl #16
    a234:	strmi	r4, [r1], r4, lsl #12
    a238:	strmi	r4, [r3], r0, lsl #13
    a23c:			; <UNDEFINED> instruction: 0xf04f4682
    a240:			; <UNDEFINED> instruction: 0xe7b636ff
    a244:	ldmvs	r0!, {r0, r1, r2, r8, r9, fp, sp, pc}^
    a248:	stmdbge	r5, {r1, r2, r9, fp, sp, pc}
    a24c:	stcl	7, cr15, [lr, #996]	; 0x3e4
    a250:	stmdbge	r8, {r4, r5, r6, r7, fp, sp, lr}
    a254:			; <UNDEFINED> instruction: 0xf7f92200
    a258:	stmdals	r5, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    a25c:	bl	11c8248 <mkdtemp@@Base+0x11acc28>
    a260:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a264:	stmdals	r6, {r2, r5, r6, ip, lr, pc}
    a268:	bl	1048254 <mkdtemp@@Base+0x102cc34>
    a26c:	stmdacs	r0, {r7, r9, sl, lr}
    a270:	stmdals	r7, {r2, r4, r5, r6, ip, lr, pc}
    a274:	bl	ec8260 <mkdtemp@@Base+0xeacc40>
    a278:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a27c:	stmdals	r8, {r3, r5, r6, ip, lr, pc}
    a280:	bl	d4826c <mkdtemp@@Base+0xd2cc4c>
    a284:	stmdacs	r0, {r2, r9, sl, lr}
    a288:	stmiavs	r8!, {r1, r2, r4, r5, r6, ip, lr, pc}^
    a28c:	strbmi	r4, [r2], -fp, asr #12
    a290:			; <UNDEFINED> instruction: 0xf7f94659
    a294:	orrlt	lr, r8, #182272	; 0x2c800
    a298:	andcs	r6, r0, #232, 16	; 0xe80000
    a29c:			; <UNDEFINED> instruction: 0xf7f94621
    a2a0:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    a2a4:	ldmdavs	r4!, {r2, r3, r6, ip, lr, pc}
    a2a8:	ldmvs	r0!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
    a2ac:	stmdbge	r3, {r2, r9, fp, sp, pc}
    a2b0:			; <UNDEFINED> instruction: 0xf7f92300
    a2b4:	stmdals	r3, {r3, r8, r9, sl, fp, sp, lr, pc}
    a2b8:	bl	6482a4 <mkdtemp@@Base+0x62cc84>
    a2bc:	cmplt	r8, #7340032	; 0x700000
    a2c0:			; <UNDEFINED> instruction: 0xf7f99804
    a2c4:	pkhbtmi	lr, r2, r4, lsl #22
    a2c8:	suble	r2, lr, r0, lsl #16
    a2cc:	movwcs	r4, #1538	; 0x602
    a2d0:	ldrtmi	r6, [r9], -r8, lsr #17
    a2d4:	b	d482c0 <mkdtemp@@Base+0xd2cca0>
    a2d8:	mvnle	r2, r0, lsl #16
    a2dc:			; <UNDEFINED> instruction: 0xf06f4604
    a2e0:	pkhbtmi	r0, r1, r5, lsl #12
    a2e4:	strmi	r4, [r3], r0, lsl #13
    a2e8:	strcs	lr, [r0], #-1891	; 0xfffff89d
    a2ec:	streq	pc, [sp], -pc, rrx
    a2f0:	strtmi	r4, [r0], r1, lsr #13
    a2f4:	strtmi	r4, [r2], r3, lsr #13
    a2f8:	ldrb	r4, [sl, -r7, lsr #12]
    a2fc:			; <UNDEFINED> instruction: 0xf06f4682
    a300:			; <UNDEFINED> instruction: 0x46070615
    a304:			; <UNDEFINED> instruction: 0x4604e755
    a308:	strmi	r4, [r0], r1, lsl #13
    a30c:	strmi	r4, [r2], r3, lsl #13
    a310:			; <UNDEFINED> instruction: 0xf06f4607
    a314:	strb	r0, [ip, -r1, lsl #12]
    a318:			; <UNDEFINED> instruction: 0x46b9463c
    a31c:			; <UNDEFINED> instruction: 0x46bb46b8
    a320:			; <UNDEFINED> instruction: 0xf06f46ba
    a324:	strb	r0, [r4, -r1, lsl #12]
    a328:			; <UNDEFINED> instruction: 0xf06f2400
    a32c:	bfi	r0, r5, #12, #20
    a330:	strmi	r4, [r1], r4, lsl #12
    a334:	strmi	r4, [r2], r0, lsl #13
    a338:			; <UNDEFINED> instruction: 0xf06f4607
    a33c:	ldr	r0, [r8, -r1, lsl #12]!
    a340:			; <UNDEFINED> instruction: 0xf06f4681
    a344:	pkhbtmi	r0, r0, r5, lsl #12
    a348:	strmi	r4, [r2], r3, lsl #13
    a34c:	ldr	r4, [r0, -r7, lsl #12]!
    a350:	strmi	r4, [r2], r4, lsl #12
    a354:			; <UNDEFINED> instruction: 0xf06f4607
    a358:	str	r0, [sl, -r1, lsl #12]!
    a35c:	strmi	r4, [r1], r4, lsl #12
    a360:	strmi	r4, [r7], -r2, lsl #13
    a364:	streq	pc, [r1], -pc, rrx
    a368:	strmi	lr, [r4], -r3, lsr #14
    a36c:	strmi	r4, [r0], r1, lsl #13
    a370:			; <UNDEFINED> instruction: 0xf06f4683
    a374:	ldr	r0, [ip, -r1, lsl #12]
    a378:	strmi	r4, [r7], -r2, lsl #13
    a37c:	streq	pc, [r1], -pc, rrx
    a380:			; <UNDEFINED> instruction: 0xf7f9e717
    a384:	svclt	0x0000ecbe
    a388:	andeq	r0, r0, ip, ror r4
    a38c:	andeq	r2, r4, r8, ror #20
    a390:	andeq	r2, r4, r4, lsl #6
    a394:	andeq	r2, r4, r0, ror r9
    a398:	mvnsmi	lr, #737280	; 0xb4000
    a39c:			; <UNDEFINED> instruction: 0xf0002900
    a3a0:			; <UNDEFINED> instruction: 0xf8d08089
    a3a4:			; <UNDEFINED> instruction: 0xf1b88044
    a3a8:			; <UNDEFINED> instruction: 0xf0000f00
    a3ac:	strmi	r8, [pc], -r3, lsl #1
    a3b0:	mrc2	7, 7, pc, cr10, cr14, {7}
    a3b4:	stmdacs	r0, {r2, r9, sl, lr}
    a3b8:			; <UNDEFINED> instruction: 0xf8d8d07f
    a3bc:	stmdavs	r0, {ip}
    a3c0:			; <UNDEFINED> instruction: 0xf856f004
    a3c4:			; <UNDEFINED> instruction: 0xb1284605
    a3c8:			; <UNDEFINED> instruction: 0xf7fe4620
    a3cc:	strtmi	pc, [r8], -r3, asr #29
    a3d0:	mvnshi	lr, #12386304	; 0xbd0000
    a3d4:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
    a3d8:			; <UNDEFINED> instruction: 0xf0046b20
    a3dc:	strmi	pc, [r5], -r9, asr #16
    a3e0:	mvnsle	r2, r0, lsl #16
    a3e4:	ldrsbtne	pc, [r4], -r8	; <UNPREDICTABLE>
    a3e8:			; <UNDEFINED> instruction: 0xf0046b60
    a3ec:	strmi	pc, [r5], -r1, asr #16
    a3f0:	mvnle	r2, r0, lsl #16
    a3f4:	movwcs	lr, #10712	; 0x29d8
    a3f8:	movwcs	lr, #10692	; 0x29c4
    a3fc:	ldrdcc	pc, [r4], -r8
    a400:			; <UNDEFINED> instruction: 0xf8d86063
    a404:	cmplt	r8, #16
    a408:	stcl	7, cr15, [r8], #-996	; 0xfffffc1c
    a40c:	stmdacs	r0, {r5, r8, sp, lr}
    a410:	ldmib	r8, {r0, r2, r3, r6, ip, lr, pc}^
    a414:	stmib	r4, {r3, r8, r9, sp}^
    a418:	ldmib	r8, {r3, r8, r9, sp}^
    a41c:	stmib	r4, {r1, r3, r8, r9, sp}^
    a420:			; <UNDEFINED> instruction: 0xf8d8230a
    a424:	biclt	r0, r8, r8, lsr r0
    a428:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    a42c:	mrc2	7, 2, pc, cr4, cr15, {7}
    a430:			; <UNDEFINED> instruction: 0xf8d8b9d8
    a434:			; <UNDEFINED> instruction: 0xb120003c
    a438:	mrrc	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    a43c:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
    a440:			; <UNDEFINED> instruction: 0xf8d8d035
    a444:			; <UNDEFINED> instruction: 0xf5b00014
    a448:	stmdale	fp, {r7, r8, r9, sl, fp, ip, sp, lr}
    a44c:	smcvs	2968	; 0xb98
    a450:	tstlt	r8, r8, ror ip
    a454:	mrc2	7, 3, pc, cr14, cr14, {7}
    a458:			; <UNDEFINED> instruction: 0xe7b8647c
    a45c:	strb	r6, [r8, r0, lsr #7]!
    a460:	ldrb	r6, [r6, r5, lsr #2]
    a464:	streq	pc, [r9, #-111]	; 0xffffff91
    a468:	strmi	lr, [r5], -lr, lsr #15
    a46c:	smlatbcs	r4, ip, r7, lr
    a470:	ldm	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a474:	lslvs	r4, r1, #13
    a478:			; <UNDEFINED> instruction: 0xf8d8b1c8
    a47c:	stmdacs	r0, {r2, r4}
    a480:	strcs	sp, [r0], -r5, ror #1
    a484:			; <UNDEFINED> instruction: 0xf8d8e004
    a488:			; <UNDEFINED> instruction: 0x36010014
    a48c:	ldmible	lr, {r4, r5, r7, r9, lr}^
    a490:			; <UNDEFINED> instruction: 0x3018f8d8
    a494:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    a498:	stc	7, cr15, [r0], #-996	; 0xfffffc1c
    a49c:	eoreq	pc, r6, r9, asr #16
    a4a0:			; <UNDEFINED> instruction: 0x9018f8d4
    a4a4:	eorcc	pc, r6, r9, asr r8	; <UNPREDICTABLE>
    a4a8:	mvnle	r2, r0, lsl #22
    a4ac:			; <UNDEFINED> instruction: 0xf06f6166
    a4b0:	str	r0, [r9, r1, lsl #10]
    a4b4:	streq	pc, [r9, #-111]	; 0xffffff91
    a4b8:			; <UNDEFINED> instruction: 0xf06fe789
    a4bc:	str	r0, [r6, r1, lsl #10]
    a4c0:	stfvsd	f3, [r0], {24}
    a4c4:	svclt	0x00183800
    a4c8:	ldrbmi	r2, [r0, -r1]!
    a4cc:	addlt	fp, r2, r0, ror r5
    a4d0:			; <UNDEFINED> instruction: 0x46154c18
    a4d4:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
    a4d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    a4dc:			; <UNDEFINED> instruction: 0xf04f9301
    a4e0:	movwcs	r0, #768	; 0x300
    a4e4:	mrslt	r9, LR_svc
    a4e8:			; <UNDEFINED> instruction: 0xf7fd6013
    a4ec:			; <UNDEFINED> instruction: 0x4606fcd7
    a4f0:	andcs	fp, r0, #208, 2	; 0x34
    a4f4:			; <UNDEFINED> instruction: 0xf0034669
    a4f8:	strmi	pc, [r4], -pc, ror #29
    a4fc:	ldmdblt	ip, {fp, ip, pc}
    a500:	eorvs	fp, r8, r5, lsl r1
    a504:	strls	r4, [r0], #-1568	; 0xfffff9e0
    a508:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a50c:			; <UNDEFINED> instruction: 0xf7fd4630
    a510:	bmi	2c99e4 <mkdtemp@@Base+0x2ae3c4>
    a514:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    a518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a51c:	subsmi	r9, sl, r1, lsl #22
    a520:	strtmi	sp, [r0], -r5, lsl #2
    a524:	ldcllt	0, cr11, [r0, #-8]!
    a528:	streq	pc, [r1], #-111	; 0xffffff91
    a52c:			; <UNDEFINED> instruction: 0xf7f9e7f1
    a530:	svclt	0x0000ebe8
    a534:	andeq	r2, r4, sl, ror r6
    a538:	andeq	r0, r0, ip, ror r4
    a53c:	andeq	r2, r4, sl, lsr r6
    a540:	svclt	0x00182900
    a544:	andsle	r2, ip, r0, lsl #16
    a548:	andcs	r4, r3, #17408	; 0x4400
    a54c:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    a550:	and	r6, r4, r4, lsl #16
    a554:	tstcc	ip, #630784	; 0x9a000
    a558:	svccc	0x00fff1b2
    a55c:	addsmi	sp, r4, #15
    a560:	ldmdbvs	fp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a564:	stfvsp	f3, [r3], {91}	; 0x5b
    a568:	blvs	ff636b3c <mkdtemp@@Base+0xff61b51c>
    a56c:	andcs	fp, r0, #96, 2
    a570:	cdp2	0, 10, cr15, cr6, cr5, {0}
    a574:	svclt	0x00182801
    a578:	eorseq	pc, r9, pc, rrx
    a57c:	andcs	sp, r0, r0, lsl #2
    a580:			; <UNDEFINED> instruction: 0xf06fbd10
    a584:	ldrbmi	r0, [r0, -r9]!
    a588:	andeq	pc, r9, pc, rrx
    a58c:	svclt	0x0000bd10
    a590:	andeq	r1, r4, lr, lsr #30
    a594:			; <UNDEFINED> instruction: 0x4606b5f8
    a598:	strcs	r4, [r3], #-3874	; 0xfffff0de
    a59c:	ldrbtmi	r4, [pc], #-3362	; a5a4 <PEM_write_bio_PrivateKey@plt+0x6498>
    a5a0:			; <UNDEFINED> instruction: 0x4631447d
    a5a4:			; <UNDEFINED> instruction: 0xf7f94638
    a5a8:	strmi	lr, [r2], -sl, ror #26
    a5ac:	stmiavs	r8!, {r3, r4, r8, r9, fp, ip, sp, pc}
    a5b0:	ldfltp	f3, [r8]
    a5b4:	ldrtmi	r6, [r8], -fp, ror #18
    a5b8:	rscsle	r2, sl, r0, lsl #22
    a5bc:	blcs	252250 <mkdtemp@@Base+0x236c30>
    a5c0:	ldm	pc, {r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a5c4:	streq	pc, [r6, #-3]
    a5c8:	stmdbcs	r3!, {r0, r2, r5, r8, r9, sl, sp}
    a5cc:			; <UNDEFINED> instruction: 0x21232b23
    a5d0:	blmi	592ddc <mkdtemp@@Base+0x5777bc>
    a5d4:	stmdbvs	r8!, {r0, r1, r8, sp}
    a5d8:	and	r4, r3, fp, ror r4
    a5dc:	tstcc	ip, #626688	; 0x99000
    a5e0:	andle	r1, lr, ip, asr #24
    a5e4:	mvnsle	r4, sl, lsl #5
    a5e8:	stmdbcs	r0, {r0, r3, r4, r8, fp, sp, lr}
    a5ec:	addmi	fp, r8, #24, 30	; 0x60
    a5f0:	ldmdavs	r8, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a5f4:	bvs	feb39ddc <mkdtemp@@Base+0xfeb1e7bc>
    a5f8:	cfstr64ne	mvdx3, [r7], #-112	; 0xffffff90
    a5fc:	stmdavs	pc!, {r4, ip, lr, pc}	; <UNPREDICTABLE>
    a600:	stmdami	fp, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a604:	cfldrdlt	mvd4, [r8, #480]!	; 0x1e0
    a608:	strb	r2, [r2, ip, lsl #4]!
    a60c:	strb	r4, [r0, r2, lsr #12]!
    a610:	ldrb	r2, [lr, r2, lsl #4]
    a614:	ldrb	r2, [ip, r3, lsl #4]
    a618:	ldrb	r2, [sl, r8, lsl #4]
    a61c:	ldrb	r2, [r8, sl, lsl #4]
    a620:	ldcllt	0, cr2, [r8]
    a624:	andeq	r4, r1, lr, asr #9
    a628:	ldrdeq	r1, [r4], -ip
    a62c:	andeq	r1, r4, r4, lsr #29
    a630:	andeq	r4, r1, r8, lsr r4
    a634:			; <UNDEFINED> instruction: 0x460db570
    a638:	addlt	r4, r2, sl, lsl r9
    a63c:	ldrbtmi	r4, [r9], #-2842	; 0xfffff4e6
    a640:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    a644:			; <UNDEFINED> instruction: 0xf04f9301
    a648:	movwcs	r0, #768	; 0x300
    a64c:	tstlt	r2, #0, 6
    a650:	ldrmi	r4, [r0], -r4, lsl #12
    a654:			; <UNDEFINED> instruction: 0xff9ef7ff
    a658:	mvnslt	r4, r6, lsl #12
    a65c:	strtmi	r4, [r0], -r9, lsr #12
    a660:			; <UNDEFINED> instruction: 0xf7ff466a
    a664:	cmplt	r8, r3, lsr pc	; <UNPREDICTABLE>
    a668:	blmi	3dceb0 <mkdtemp@@Base+0x3c1890>
    a66c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a670:	blls	646e0 <mkdtemp@@Base+0x490c0>
    a674:	tstle	r3, sl, asr r0
    a678:	ldcllt	0, cr11, [r0, #-8]!
    a67c:	ldrtmi	r9, [r0], -r0, lsl #26
    a680:			; <UNDEFINED> instruction: 0xf7f94629
    a684:			; <UNDEFINED> instruction: 0x4604ecfc
    a688:			; <UNDEFINED> instruction: 0xf7f94628
    a68c:			; <UNDEFINED> instruction: 0xf06fe8e8
    a690:	stccs	0, cr0, [r0], {57}	; 0x39
    a694:	andcs	sp, r0, r8, ror #3
    a698:			; <UNDEFINED> instruction: 0xf06fe7e6
    a69c:	strb	r0, [r3, r9]!
    a6a0:	bl	bc868c <mkdtemp@@Base+0xbad06c>
    a6a4:	andeq	r2, r4, r2, lsl r5
    a6a8:	andeq	r0, r0, ip, ror r4
    a6ac:	andeq	r2, r4, r4, ror #9
    a6b0:	cfstr32ls	mvfx11, [r8, #-960]	; 0xfffffc40
    a6b4:			; <UNDEFINED> instruction: 0x6c05e9dd
    a6b8:	tstlt	sp, r7, lsl #30
    a6bc:	eorvs	r2, ip, r0, lsl #8
    a6c0:	svcne	0x0080f5b6
    a6c4:	strcs	fp, [r0], #-3988	; 0xfffff06c
    a6c8:	bcs	136d4 <error@@Base+0x371c>
    a6cc:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    a6d0:	stmdavs	r4, {r2, r5, r7, r8, r9, fp, ip, sp, pc}
    a6d4:	stmdale	lr!, {r0, r2, r3, sl, fp, sp}
    a6d8:			; <UNDEFINED> instruction: 0xf004e8df
    a6dc:	andscs	r1, sl, lr, lsl #8
    a6e0:	andscs	r1, sl, lr, lsl #8
    a6e4:	strtcs	r2, [r6], -sp, lsr #26
    a6e8:	stmib	sp, {r0, r1, r2, r8, r9, sl}^
    a6ec:	strls	r7, [r5], -r6, lsl #10
    a6f0:	ldrhtmi	lr, [r0], #141	; 0x8d
    a6f4:	mcrrlt	0, 0, pc, r8, cr10	; <UNPREDICTABLE>
    a6f8:			; <UNDEFINED> instruction: 0x6c05e9cd
    a6fc:	ldrhtmi	lr, [r0], #141	; 0x8d
    a700:	svclt	0x0090f00a
    a704:	strvs	lr, [r5, -sp, asr #19]
    a708:	ldrhtmi	lr, [r0], #141	; 0x8d
    a70c:	stmdalt	r6, {r1, r3, ip, sp, lr, pc}
    a710:	strvs	lr, [r5, -sp, asr #19]
    a714:	ldrhtmi	lr, [r0], #141	; 0x8d
    a718:	stmiblt	r6, {r1, r3, ip, sp, lr, pc}^
    a71c:	strvs	lr, [r5, -sp, asr #19]
    a720:	ldrhtmi	lr, [r0], #141	; 0x8d
    a724:	ldclt	0, cr15, [r0], {11}
    a728:	strvc	lr, [r6, #-2509]	; 0xfffff633
    a72c:	pop	{r0, r2, r9, sl, ip, pc}
    a730:			; <UNDEFINED> instruction: 0xf00a40f0
    a734:			; <UNDEFINED> instruction: 0xf06fba9f
    a738:	ldcllt	0, cr0, [r0, #52]!	; 0x34
    a73c:	andeq	pc, r9, pc, rrx
    a740:	svclt	0x0000bdf0
    a744:			; <UNDEFINED> instruction: 0x4604b538
    a748:	blcs	32475c <mkdtemp@@Base+0x30913c>
    a74c:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a750:	bne	646764 <mkdtemp@@Base+0x62b144>
    a754:	smladeq	r7, r2, r4, r1
    a758:	streq	r0, [r7, -r7, lsl #14]
    a75c:	andeq	r0, sl, r6, lsl r7
    a760:	andeq	pc, r9, pc, rrx
    a764:	strcs	fp, [sp, #-3384]	; 0xfffff2c8
    a768:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    a76c:	cmnlt	r0, r0, ror #8
    a770:	eorvs	r2, r5, r0
    a774:	strcs	fp, [r6, #-3384]	; 0xfffff2c8
    a778:	strcs	lr, [r7, #-2038]	; 0xfffff80a
    a77c:	strcs	lr, [fp, #-2036]	; 0xfffff80c
    a780:	strcs	lr, [r4, #-2034]	; 0xfffff80e
    a784:	strcs	lr, [r5, #-2032]	; 0xfffff810
    a788:			; <UNDEFINED> instruction: 0xf06fe7ee
    a78c:	ldclt	0, cr0, [r8, #-4]!
    a790:	andcs	r4, r3, #30720	; 0x7800
    a794:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    a798:	strmi	r6, [r4], -r1, lsl #16
    a79c:	bvs	fe6c27b0 <mkdtemp@@Base+0xfe6a7190>
    a7a0:	mrrcne	3, 1, r3, r0, cr12
    a7a4:	addsmi	sp, r1, #24
    a7a8:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a7ac:	stfvsp	f3, [r0], #-652	; 0xfffffd74
    a7b0:			; <UNDEFINED> instruction: 0xf7feb110
    a7b4:	stmdavs	r1!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    a7b8:	andcs	r1, r0, #11, 30	; 0x2c
    a7bc:	blcs	26394c <mkdtemp@@Base+0x24832c>
    a7c0:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a7c4:	andcs	pc, r5, r3
    a7c8:	stmdane	r6, {r4, sl, ip}
    a7cc:	stceq	12, cr1, [r6], {6}
    a7d0:	andcs	r2, r0, r0, lsl #2
    a7d4:	ldclt	0, cr6, [r0, #-132]	; 0xffffff7c
    a7d8:	andeq	pc, sp, pc, rrx
    a7dc:	tstcs	ip, r0, lsl sp
    a7e0:	eorvs	r2, r1, r0
    a7e4:	strdcs	lr, [r2, -r7]
    a7e8:	eorvs	r2, r1, r0
    a7ec:	strdcs	lr, [r3, -r3]
    a7f0:	eorvs	r2, r1, r0
    a7f4:	smlattcs	r8, pc, r7, lr
    a7f8:	eorvs	r2, r1, r0
    a7fc:	smlattcs	sl, fp, r7, lr
    a800:	eorvs	r2, r1, r0
    a804:	smlattcs	r1, r7, r7, lr
    a808:	svclt	0x0000e7e3
    a80c:	andeq	r1, r4, r6, ror #25
    a810:	svcmi	0x00f0e92d
    a814:			; <UNDEFINED> instruction: 0xf8df4690
    a818:			; <UNDEFINED> instruction: 0x46992414
    a81c:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    a820:	ldrbtmi	fp, [sl], #-157	; 0xffffff63
    a824:			; <UNDEFINED> instruction: 0xb09cf8dd
    a828:	bls	9a0b7c <mkdtemp@@Base+0x98555c>
    a82c:	tstls	fp, #1769472	; 0x1b0000
    a830:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a834:	stmib	sp, {r8, r9, sp}^
    a838:	andls	r3, r6, #8, 6	; 0x20000000
    a83c:	stmdacs	r0, {r2, r3, r8, r9, ip, pc}
    a840:	bicshi	pc, sl, r0
    a844:	strmi	r6, [r6], -r2, asr #24
    a848:			; <UNDEFINED> instruction: 0xf0002a00
    a84c:	ldmdavs	r3, {r0, r2, r4, r6, r7, r8, pc}
    a850:	stmdbcs	r0, {r0, r1, r2, r3, r9, sl, lr}
    a854:	blcs	3a4bc <mkdtemp@@Base+0x1ee9c>
    a858:	bichi	pc, lr, r0
    a85c:	strcs	r4, [r3, #-3317]	; 0xfffff30b
    a860:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    a864:	bvs	fe982878 <mkdtemp@@Base+0xfe967258>
    a868:	cfstrdne	mvd3, [r9], #-112	; 0xffffff90
    a86c:	adcmi	sp, fp, #94	; 0x5e
    a870:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a874:	subsle	r2, r9, r0, lsl #22
    a878:	blcs	32496c <mkdtemp@@Base+0x30934c>
    a87c:	ldm	pc, {r0, r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a880:	streq	pc, [r7, -r3]
    a884:	strbmi	r0, [r6], -r7, lsl #14
    a888:	strmi	r4, [r7], -r6, asr #12
    a88c:	andeq	r4, r7, r7, lsl #12
    a890:			; <UNDEFINED> instruction: 0xf1b86bd1
    a894:	rsbsle	r0, r1, r0, lsl #30
    a898:	strbmi	fp, [r0], -r9, lsr #2
    a89c:	bl	ffbc8888 <mkdtemp@@Base+0xffbad268>
    a8a0:			; <UNDEFINED> instruction: 0xf0402800
    a8a4:	bge	2aaf50 <mkdtemp@@Base+0x28f930>
    a8a8:	movwcs	sl, #2312	; 0x908
    a8ac:			; <UNDEFINED> instruction: 0xf7fe4638
    a8b0:	bllt	1848d0c <mkdtemp@@Base+0x182d6ec>
    a8b4:	ldmdavs	ip, {r0, r1, r4, r5, r6, sl, fp, sp, lr}
    a8b8:			; <UNDEFINED> instruction: 0xf7fd4620
    a8bc:	blmi	ff7c9928 <mkdtemp@@Base+0xff7ae308>
    a8c0:	andcs	r6, r3, #3211264	; 0x310000
    a8c4:	ldrbtmi	r6, [fp], #-2352	; 0xfffff6d0
    a8c8:	bvs	fe6c28dc <mkdtemp@@Base+0xfe6a72bc>
    a8cc:	mrrcne	3, 1, r3, r5, cr12
    a8d0:	addsmi	sp, r1, #47	; 0x2f
    a8d4:	ldmdbvs	sl, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    a8d8:	svclt	0x00184290
    a8dc:	mvnsle	r2, r0, lsl #20
    a8e0:			; <UNDEFINED> instruction: 0x46206819
    a8e4:			; <UNDEFINED> instruction: 0xf83cf004
    a8e8:	cmplt	r0, #136314880	; 0x8200000
    a8ec:	strtmi	r2, [r0], -r0, lsl #10
    a8f0:	blx	fffc88ee <mkdtemp@@Base+0xfffad2ce>
    a8f4:			; <UNDEFINED> instruction: 0xf7f89809
    a8f8:	stmdals	r8, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    a8fc:	svc	0x00aef7f8
    a900:			; <UNDEFINED> instruction: 0xf7f8980c
    a904:	strtmi	lr, [r8], -ip, lsr #31
    a908:	blx	dc8906 <mkdtemp@@Base+0xdad2e6>
    a90c:			; <UNDEFINED> instruction: 0xf06fe001
    a910:	bmi	ff28d160 <mkdtemp@@Base+0xff271b40>
    a914:	ldrbtmi	r4, [sl], #-3014	; 0xfffff43a
    a918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a91c:	subsmi	r9, sl, fp, lsl fp
    a920:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
    a924:	andslt	r4, sp, r0, asr r6
    a928:	svchi	0x00f0e8bd
    a92c:	beq	386af0 <mkdtemp@@Base+0x36b4d0>
    a930:	stmibmi	r3, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    a934:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a938:			; <UNDEFINED> instruction: 0xf812f004
    a93c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    a940:	ldfged	f5, [r3, #-848]	; 0xfffffcb0
    a944:	strtmi	r2, [r8], -r0, lsr #2
    a948:			; <UNDEFINED> instruction: 0xff64f00e
    a94c:	eorcs	r4, r0, #42991616	; 0x2900000
    a950:			; <UNDEFINED> instruction: 0xf0034620
    a954:	strmi	pc, [r2], r3, asr #31
    a958:	bicle	r2, r7, r0, lsl #16
    a95c:	blcc	124a30 <mkdtemp@@Base+0x109410>
    a960:	ldmdale	r4, {r0, r3, r8, r9, fp, sp}
    a964:			; <UNDEFINED> instruction: 0xf013e8df
    a968:	tsteq	r5, r1, lsr r1
    a96c:	ldrsbeq	r0, [r7], -r3
    a970:	andseq	r0, r3, r3, lsl r0
    a974:	sbcseq	r0, r3, r3, lsl r0
    a978:	andseq	r0, r7, r3, lsl r0
    a97c:			; <UNDEFINED> instruction: 0xf0402900
    a980:	blcs	2aeb0 <mkdtemp@@Base+0xf890>
    a984:			; <UNDEFINED> instruction: 0xf8dfd18f
    a988:	ldrbtmi	r8, [r8], #700	; 0x2bc
    a98c:			; <UNDEFINED> instruction: 0xf06fe78b
    a990:	strcs	r0, [r0, #-2569]	; 0xfffff5f7
    a994:	ldmibvs	r1!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    a998:	strtmi	r2, [r0], -r0, lsr #4
    a99c:			; <UNDEFINED> instruction: 0xff9ef003
    a9a0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    a9a4:	ldmdavs	r3!, {r1, r5, r7, r8, ip, lr, pc}
    a9a8:			; <UNDEFINED> instruction: 0xf0002b0d
    a9ac:	ldclvs	0, cr8, [r3], #-868	; 0xfffffc9c
    a9b0:	ldmib	r3, {r5, r9, sl, lr}^
    a9b4:			; <UNDEFINED> instruction: 0xf0032302
    a9b8:	strmi	pc, [r2], r7, ror #27
    a9bc:	orrsle	r2, r5, r0, lsl #16
    a9c0:			; <UNDEFINED> instruction: 0x46206c73
    a9c4:			; <UNDEFINED> instruction: 0xf0036859
    a9c8:	pkhbtmi	pc, r2, r7, lsl #28	; <UNPREDICTABLE>
    a9cc:	orrle	r2, sp, r0, lsl #16
    a9d0:			; <UNDEFINED> instruction: 0x46206c73
    a9d4:			; <UNDEFINED> instruction: 0xf0036919
    a9d8:	strmi	pc, [r2], r3, asr #31
    a9dc:	orrle	r2, r5, r0, lsl #16
    a9e0:	blx	f489dc <mkdtemp@@Base+0xf2d3bc>
    a9e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    a9e8:	tsthi	r2, r0	; <UNPREDICTABLE>
    a9ec:	stmdbvs	fp, {r0, r4, r5, r6, sl, fp, sp, lr}^
    a9f0:	ldrbmi	fp, [r3], -fp, lsl #3
    a9f4:	strtmi	r6, [r8], -sl, lsl #19
    a9f8:			; <UNDEFINED> instruction: 0xf8529307
    a9fc:			; <UNDEFINED> instruction: 0xf0031023
    aa00:	strmi	pc, [r2], pc, lsr #31
    aa04:			; <UNDEFINED> instruction: 0xf47f2800
    aa08:	ldclvs	15, cr10, [r1], #-456	; 0xfffffe38
    aa0c:	stmdbvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    aa10:	addsmi	r3, sl, #67108864	; 0x4000000
    aa14:	strtmi	sp, [r9], -lr, ror #17
    aa18:			; <UNDEFINED> instruction: 0xf0034620
    aa1c:	selmi	pc, r2, r1	; <UNPREDICTABLE>
    aa20:			; <UNDEFINED> instruction: 0xf47f2800
    aa24:	ldclvs	15, cr10, [r3], #-400	; 0xfffffe70
    aa28:	ldmib	r3, {r5, r9, sl, lr}^
    aa2c:			; <UNDEFINED> instruction: 0xf0032308
    aa30:	strmi	pc, [r2], fp, lsr #27
    aa34:			; <UNDEFINED> instruction: 0xf47f2800
    aa38:	ldclvs	15, cr10, [r3], #-360	; 0xfffffe98
    aa3c:	ldmib	r3, {r5, r9, sl, lr}^
    aa40:			; <UNDEFINED> instruction: 0xf003230a
    aa44:	strmi	pc, [r2], r1, lsr #27
    aa48:			; <UNDEFINED> instruction: 0xf47f2800
    aa4c:	ldclvs	15, cr10, [r3], #-320	; 0xfffffec0
    aa50:	blvs	65c2d8 <mkdtemp@@Base+0x640cb8>
    aa54:			; <UNDEFINED> instruction: 0xff94f003
    aa58:	stmdacs	r0, {r1, r7, r9, sl, lr}
    aa5c:	svcge	0x0047f47f
    aa60:			; <UNDEFINED> instruction: 0x46206c73
    aa64:			; <UNDEFINED> instruction: 0xf0036b59
    aa68:	strmi	pc, [r2], fp, lsl #31
    aa6c:			; <UNDEFINED> instruction: 0xf47f2800
    aa70:			; <UNDEFINED> instruction: 0x4602af3e
    aa74:	strtmi	r4, [r0], -r1, lsl #12
    aa78:			; <UNDEFINED> instruction: 0xff30f003
    aa7c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    aa80:	svcge	0x0035f47f
    aa84:	strtmi	r9, [r0], -sl, lsl #20
    aa88:			; <UNDEFINED> instruction: 0xf0039908
    aa8c:	strmi	pc, [r2], r7, lsr #30
    aa90:			; <UNDEFINED> instruction: 0xf47f2800
    aa94:	strtmi	sl, [r0], -ip, lsr #30
    aa98:	mcrr2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    aa9c:	strtmi	r9, [r0], -r7
    aaa0:	blx	ff948a9e <mkdtemp@@Base+0xff92d47e>
    aaa4:	andge	pc, ip, sp, asr #17
    aaa8:	bge	2f16cc <mkdtemp@@Base+0x2d60ac>
    aaac:			; <UNDEFINED> instruction: 0xf8cda909
    aab0:			; <UNDEFINED> instruction: 0xf8cdb010
    aab4:			; <UNDEFINED> instruction: 0xf8cd9008
    aab8:	andls	r8, r0, r4
    aabc:	svcls	0x00064638
    aac0:			; <UNDEFINED> instruction: 0x468247b8
    aac4:			; <UNDEFINED> instruction: 0xf47f2800
    aac8:	stmdbls	fp, {r1, r4, r8, r9, sl, fp, sp, pc}
    aacc:	stmdals	r9, {r2, r3, r9, fp, sp, pc}
    aad0:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    aad4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    aad8:	svcge	0x0009f47f
    aadc:	svceq	0x0000f1b8
    aae0:	stmdbls	ip, {r1, r2, ip, lr, pc}
    aae4:			; <UNDEFINED> instruction: 0xf7f94640
    aae8:	stmdacs	r0, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    aaec:	addshi	pc, fp, r0, asr #32
    aaf0:	blvs	ff6a5cc4 <mkdtemp@@Base+0xff68a6a4>
    aaf4:			; <UNDEFINED> instruction: 0xf0002a00
    aaf8:	bls	2ead40 <mkdtemp@@Base+0x2cf720>
    aafc:	stmdbls	r9, {r5, r9, sl, lr}
    ab00:	cdp2	0, 14, cr15, cr12, cr3, {0}
    ab04:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ab08:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
    ab0c:	ldmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    ab10:	sbccs	pc, fp, #64, 4
    ab14:			; <UNDEFINED> instruction: 0xd0784293
    ab18:	svcvc	0x0033f5b3
    ab1c:	vqadd.s8	<illegal reg q14.5>, q0, q9
    ab20:	addsmi	r1, r3, #-268435447	; 0xf0000009
    ab24:	tstcs	r0, r8, lsl pc
    ab28:	strtmi	sp, [r0], -r9, rrx
    ab2c:			; <UNDEFINED> instruction: 0xff18f003
    ab30:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ab34:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
    ab38:			; <UNDEFINED> instruction: 0xf7f86970
    ab3c:	andls	lr, r7, r6, lsl #27
    ab40:			; <UNDEFINED> instruction: 0xf7f86970
    ab44:	stmdbls	r7, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    ab48:	strtmi	r4, [r0], -r2, lsl #12
    ab4c:	stc2	0, cr15, [r8], #-16
    ab50:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ab54:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    ab58:	blcs	2e4c2c <mkdtemp@@Base+0x2c960c>
    ab5c:	svcge	0x0027f47f
    ab60:			; <UNDEFINED> instruction: 0x46206b71
    ab64:	cdp2	0, 15, cr15, cr12, cr3, {0}
    ab68:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ab6c:	svcge	0x001ff43f
    ab70:	blge	484668 <mkdtemp@@Base+0x469048>
    ab74:	bge	424f3c <mkdtemp@@Base+0x40991c>
    ab78:			; <UNDEFINED> instruction: 0xf7f9a90f
    ab7c:	ldmvs	r0!, {r3, r4, r5, r8, fp, sp, lr, pc}^
    ab80:	andcs	sl, r0, #294912	; 0x48000
    ab84:	mcr	7, 2, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    ab88:	strtmi	r9, [r0], -pc, lsl #18
    ab8c:	blx	fe946ba6 <mkdtemp@@Base+0xfe92b586>
    ab90:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ab94:	mcrge	4, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    ab98:			; <UNDEFINED> instruction: 0x46209910
    ab9c:	blx	fe746bb6 <mkdtemp@@Base+0xfe72b596>
    aba0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    aba4:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    aba8:			; <UNDEFINED> instruction: 0x46209911
    abac:	blx	fe546bc6 <mkdtemp@@Base+0xfe52b5a6>
    abb0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    abb4:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {3}
    abb8:			; <UNDEFINED> instruction: 0x46209912
    abbc:	blx	fe346bd6 <mkdtemp@@Base+0xfe32b5b6>
    abc0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    abc4:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    abc8:	ldmvs	r0!, {r4, r7, r9, sl, sp, lr, pc}
    abcc:	stmdbge	sp, {r1, r2, r3, r9, fp, sp, pc}
    abd0:			; <UNDEFINED> instruction: 0xf7f92300
    abd4:	stmdbls	lr, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    abd8:			; <UNDEFINED> instruction: 0xf0044620
    abdc:			; <UNDEFINED> instruction: 0x4682fb7d
    abe0:			; <UNDEFINED> instruction: 0xf47f2800
    abe4:	stmdbls	sp, {r0, r1, r7, r9, sl, fp, sp, pc}
    abe8:			; <UNDEFINED> instruction: 0xf0044620
    abec:			; <UNDEFINED> instruction: 0x4682fb75
    abf0:			; <UNDEFINED> instruction: 0xf43f2800
    abf4:			; <UNDEFINED> instruction: 0xe679aedc
    abf8:	beq	286dbc <mkdtemp@@Base+0x26b79c>
    abfc:	ldmdbmi	r2, {r0, r3, r7, r9, sl, sp, lr, pc}
    ac00:			; <UNDEFINED> instruction: 0xe7924479
    ac04:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    ac08:	ldmdbmi	r1, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    ac0c:			; <UNDEFINED> instruction: 0xe78c4479
    ac10:	beq	86dd4 <mkdtemp@@Base+0x6b7b4>
    ac14:	strmi	lr, [r8], fp, ror #12
    ac18:	stmdbls	ip, {r0, r2, r6, r9, sl, sp, lr, pc}
    ac1c:	bicsvs	r9, r9, #12, 4	; 0xc0000000
    ac20:			; <UNDEFINED> instruction: 0xf7f9e76b
    ac24:			; <UNDEFINED> instruction: 0xf06fe86e
    ac28:			; <UNDEFINED> instruction: 0xe6600a39
    ac2c:	andeq	r2, r4, lr, lsr #6
    ac30:	andeq	r0, r0, ip, ror r4
    ac34:	andeq	r1, r4, sl, lsl ip
    ac38:			; <UNDEFINED> instruction: 0x00041bb6
    ac3c:	andeq	r2, r4, sl, lsr r2
    ac40:	andeq	r4, r1, r6, lsl #2
    ac44:	ldrdeq	r2, [r1], -lr
    ac48:	andeq	r3, r1, r0, ror #28
    ac4c:	andeq	r3, r1, r2, asr #28
    ac50:	andeq	r3, r1, r8, asr #28
    ac54:	addlt	fp, r3, r0, lsr r5
    ac58:	strcs	r4, [r0, #-3076]	; 0xfffff3fc
    ac5c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    ac60:			; <UNDEFINED> instruction: 0xf7ff4500
    ac64:	ldrdlt	pc, [r3], -r5
    ac68:	svclt	0x0000bd30
    ac6c:	muleq	r0, r5, r6
    ac70:	mvnsmi	lr, #737280	; 0xb4000
    ac74:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx7
    ac78:	strmi	r2, [r8], r0
    ac7c:			; <UNDEFINED> instruction: 0x461d4614
    ac80:	stmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac84:	movwcs	fp, #270	; 0x10e
    ac88:	ldclvs	0, cr6, [pc], #-204	; abc4 <PEM_write_bio_PrivateKey@plt+0x6ab8>
    ac8c:			; <UNDEFINED> instruction: 0xf1b8687b
    ac90:	eorle	r0, r7, r0, lsl #30
    ac94:	teqle	r1, r2, lsl #22
    ac98:	blle	d54ca0 <mkdtemp@@Base+0xd39680>
    ac9c:	movwcs	lr, #35287	; 0x89d7
    aca0:	addsmi	r1, r9, #50593792	; 0x3040000
    aca4:	addsmi	fp, r0, #8, 30
    aca8:	ldmib	r7, {r1, r2, r3, r5, r8, r9, ip, lr, pc}^
    acac:	addsmi	r2, r9, #671088640	; 0x28000000
    acb0:	addsmi	fp, r0, #8, 30
    acb4:			; <UNDEFINED> instruction: 0xf8d7d22e
    acb8:			; <UNDEFINED> instruction: 0xf1b99014
    acbc:	andsle	r0, r9, r0, lsl #30
    acc0:	biclt	r4, sp, r8, lsr #12
    acc4:			; <UNDEFINED> instruction: 0x270069bb
    acc8:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    accc:	ldrmi	lr, [r9, #1]!
    acd0:			; <UNDEFINED> instruction: 0xf858d02c
    acd4:	strtmi	r1, [r8], -r4, lsl #30
    acd8:			; <UNDEFINED> instruction: 0xf7f93701
    acdc:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
    ace0:	strd	sp, [r9], -r5
    ace4:	sbcsle	r2, r7, r1, lsl #22
    ace8:			; <UNDEFINED> instruction: 0xf06f4b13
    acec:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
    acf0:	and	r6, r1, r3, lsr r0
    acf4:	ldmiblt	ip, {r5, r9, sl, lr}
    acf8:	mvnshi	lr, #12386304	; 0xbd0000
    acfc:			; <UNDEFINED> instruction: 0xf06f4b0f
    ad00:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
    ad04:			; <UNDEFINED> instruction: 0xe7f76033
    ad08:			; <UNDEFINED> instruction: 0xf06f4b0d
    ad0c:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
    ad10:			; <UNDEFINED> instruction: 0xe7f16033
    ad14:			; <UNDEFINED> instruction: 0xf06f4b0b
    ad18:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
    ad1c:			; <UNDEFINED> instruction: 0xe7eb6033
    ad20:			; <UNDEFINED> instruction: 0xf06f4b09
    ad24:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
    ad28:			; <UNDEFINED> instruction: 0xe7e56033
    ad2c:			; <UNDEFINED> instruction: 0xf06f4b07
    ad30:	ldrbtmi	r0, [fp], #-24	; 0xffffffe8
    ad34:			; <UNDEFINED> instruction: 0xe7df6033
    ad38:	andeq	r3, r1, r2, lsl lr
    ad3c:	ldrdeq	r3, [r1], -r2
    ad40:	andeq	r3, r1, lr, lsl lr
    ad44:	andeq	r3, r1, r6, lsr lr
    ad48:	andeq	r3, r1, sl, asr #28
    ad4c:	andeq	r3, r1, r2, ror #28
    ad50:	ldrbmi	lr, [r0, sp, lsr #18]!
    ad54:	stmdbmi	lr, {r0, r2, r3, r9, sl, lr}^
    ad58:	blmi	13b6ff8 <mkdtemp@@Base+0x139b9d8>
    ad5c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    ad60:			; <UNDEFINED> instruction: 0x6708e9d0
    ad64:	stmiapl	fp, {r4, r7, r9, sl, lr}^
    ad68:			; <UNDEFINED> instruction: 0x9325681b
    ad6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ad70:			; <UNDEFINED> instruction: 0xf88d2300
    ad74:			; <UNDEFINED> instruction: 0xf88d3034
    ad78:	b	1596dd0 <mkdtemp@@Base+0x157b7b0>
    ad7c:	teqle	r7, r7, lsl #6
    ad80:	ldrdeq	lr, [sl, -r0]
    ad84:	svclt	0x00081c4e
    ad88:	svccc	0x00fff1b0
    ad8c:			; <UNDEFINED> instruction: 0xf10dd078
    ad90:			; <UNDEFINED> instruction: 0x460b0a10
    ad94:	addsmi	r2, r9, #0, 2
    ad98:			; <UNDEFINED> instruction: 0xf06f4602
    ad9c:	svclt	0x00084000
    ada0:	mcrge	2, 0, r4, cr13, cr0, {4}
    ada4:			; <UNDEFINED> instruction: 0x4602bf38
    ada8:	andls	r4, r4, #80, 12	; 0x5000000
    adac:	bl	fea48d94 <mkdtemp@@Base+0xfea2d774>
    adb0:			; <UNDEFINED> instruction: 0x21204a39
    adb4:			; <UNDEFINED> instruction: 0x4603447a
    adb8:			; <UNDEFINED> instruction: 0xf7f94630
    adbc:	ldmib	r4, {r4, r5, fp, sp, lr, pc}^
    adc0:	tstmi	r3, #8, 6	; 0x20000000
    adc4:	ldmib	r4, {r3, r4, r5, ip, lr, pc}^
    adc8:	movwcc	r2, #4874	; 0x130a
    adcc:			; <UNDEFINED> instruction: 0xf1b2bf08
    add0:	strdle	r3, [ip], #-255	; 0xffffff01
    add4:	bmi	c75e30 <mkdtemp@@Base+0xc5a810>
    add8:	stmdbge	r5, {r6, r8, r9, sp}
    addc:	tstls	r1, sl, ror r4
    ade0:	strtmi	r9, [r0], -r0, lsl #4
    ade4:	andcs	r4, r1, #26214400	; 0x1900000
    ade8:			; <UNDEFINED> instruction: 0xf7f89602
    adec:	eor	lr, lr, r8, ror #29
    adf0:			; <UNDEFINED> instruction: 0xf10d2300
    adf4:	adcsmi	r0, fp, #16, 20	; 0x10000
    adf8:	andmi	pc, r0, #111	; 0x6f
    adfc:	adcsmi	fp, r2, #8, 30
    ae00:			; <UNDEFINED> instruction: 0xf10d4650
    ae04:	svclt	0x00380914
    ae08:			; <UNDEFINED> instruction: 0x96044616
    ae0c:	bl	1e48df4 <mkdtemp@@Base+0x1e2d7d4>
    ae10:			; <UNDEFINED> instruction: 0x21204a23
    ae14:			; <UNDEFINED> instruction: 0x4603447a
    ae18:			; <UNDEFINED> instruction: 0xf7f94648
    ae1c:	ldmib	r4, {fp, sp, lr, pc}^
    ae20:	stfnee	f0, [fp], {10}
    ae24:			; <UNDEFINED> instruction: 0xf1b0bf08
    ae28:			; <UNDEFINED> instruction: 0xd1b23fff
    ae2c:	movwcs	lr, #35284	; 0x89d4
    ae30:	svclt	0x00084313
    ae34:	tstle	ip, sp, lsl #28
    ae38:			; <UNDEFINED> instruction: 0xac154a1a
    ae3c:	strls	r2, [r1], -r0, asr #6
    ae40:	andls	r4, r0, #2046820352	; 0x7a000000
    ae44:	ldrmi	r4, [r9], -r0, lsr #12
    ae48:			; <UNDEFINED> instruction: 0xf7f82201
    ae4c:			; <UNDEFINED> instruction: 0x4642eeb8
    ae50:	strtmi	r4, [r8], -r1, lsr #12
    ae54:			; <UNDEFINED> instruction: 0xff02f010
    ae58:	blmi	39d6ac <mkdtemp@@Base+0x38208c>
    ae5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae60:	blls	964ed0 <mkdtemp@@Base+0x9498b0>
    ae64:	tstle	r1, sl, asr r0
    ae68:	pop	{r1, r2, r5, ip, sp, pc}
    ae6c:			; <UNDEFINED> instruction: 0xf10d87f0
    ae70:	bmi	38d2c8 <mkdtemp@@Base+0x371ca8>
    ae74:	movtcs	sl, #3093	; 0xc15
    ae78:	andls	pc, r4, sp, asr #17
    ae7c:			; <UNDEFINED> instruction: 0xe7e0447a
    ae80:	strtmi	r4, [r8], -fp, lsl #18
    ae84:			; <UNDEFINED> instruction: 0xf0104479
    ae88:	strb	pc, [r5, r9, ror #29]!	; <UNPREDICTABLE>
    ae8c:	svc	0x0038f7f8
    ae90:	strdeq	r1, [r4], -r2
    ae94:	andeq	r0, r0, ip, ror r4
    ae98:	andeq	r3, r1, ip, lsl lr
    ae9c:	andeq	r3, r1, r0, lsr #28
    aea0:			; <UNDEFINED> instruction: 0x00013dbc
    aea4:	andeq	r3, r1, r4, lsr #27
    aea8:	strdeq	r1, [r4], -r4
    aeac:	andeq	r3, r1, r4, ror sp
    aeb0:	andeq	r3, r1, r4, asr #26
    aeb4:	svcmi	0x00f0e92d
    aeb8:	strmi	fp, [fp], r3, lsl #1
    aebc:			; <UNDEFINED> instruction: 0xf7f84606
    aec0:			; <UNDEFINED> instruction: 0xf7f9ebf0
    aec4:			; <UNDEFINED> instruction: 0xf5b0e8d0
    aec8:			; <UNDEFINED> instruction: 0xf0407fcb
    aecc:	ldrbmi	r8, [r9], -ip, lsl #1
    aed0:			; <UNDEFINED> instruction: 0xf7f84630
    aed4:	strmi	lr, [r5], -ip, ror #22
    aed8:			; <UNDEFINED> instruction: 0xf0402800
    aedc:			; <UNDEFINED> instruction: 0xf7f88084
    aee0:			; <UNDEFINED> instruction: 0x4607ee3c
    aee4:			; <UNDEFINED> instruction: 0xf0002800
    aee8:			; <UNDEFINED> instruction: 0xf7f88092
    aeec:			; <UNDEFINED> instruction: 0x4680ee36
    aef0:			; <UNDEFINED> instruction: 0xf0002800
    aef4:			; <UNDEFINED> instruction: 0xf7f88093
    aef8:			; <UNDEFINED> instruction: 0x4604ee30
    aefc:			; <UNDEFINED> instruction: 0xf0002800
    af00:			; <UNDEFINED> instruction: 0xf7f88093
    af04:	strmi	lr, [r1], sl, lsr #28
    af08:			; <UNDEFINED> instruction: 0xf0002800
    af0c:			; <UNDEFINED> instruction: 0x462a8092
    af10:	ldrtmi	r4, [r0], -r1, lsr #12
    af14:	mcr	7, 4, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    af18:	cmple	pc, r1, lsl #16
    af1c:	ldrtmi	r4, [sl], -r3, asr #12
    af20:			; <UNDEFINED> instruction: 0x46304659
    af24:			; <UNDEFINED> instruction: 0xf7f89500
    af28:	stmdacs	r1, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    af2c:			; <UNDEFINED> instruction: 0x4638d156
    af30:	stc	7, cr15, [sl], #-992	; 0xfffffc20
    af34:	strtmi	r4, [r0], -r2, lsl #13
    af38:	stc	7, cr15, [r6], #-992	; 0xfffffc20
    af3c:	bicsvc	lr, r0, #0, 22
    af40:	svceq	0x0063ebba
    af44:			; <UNDEFINED> instruction: 0x4640dd5e
    af48:	ldc	7, cr15, [lr], {248}	; 0xf8
    af4c:	strtmi	r4, [r0], -r2, lsl #13
    af50:	ldc	7, cr15, [sl], {248}	; 0xf8
    af54:	bicsvc	lr, r0, #0, 22
    af58:	svceq	0x0063ebba
    af5c:			; <UNDEFINED> instruction: 0x4630dd52
    af60:	bl	ff2c8f48 <mkdtemp@@Base+0xff2ad928>
    af64:	stmdacs	r0, {r1, r7, r9, sl, lr}
    af68:	andcs	sp, r0, #103	; 0x67
    af6c:	ldrbmi	r4, [fp], -r1, lsl #12
    af70:	strls	r4, [r0], #-1584	; 0xfffff9d0
    af74:			; <UNDEFINED> instruction: 0xf7f89201
    af78:	stmdacs	r1, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    af7c:			; <UNDEFINED> instruction: 0x4630d13f
    af80:			; <UNDEFINED> instruction: 0xf7f84651
    af84:	stmdacs	r1, {r2, r4, r8, r9, fp, sp, lr, pc}
    af88:			; <UNDEFINED> instruction: 0xf7f8d136
    af8c:	strtmi	lr, [r1], -r8, asr #27
    af90:	strbmi	r4, [r8], -r2, lsl #12
    af94:	stc	7, cr15, [r2], #-992	; 0xfffffc20
    af98:	strbmi	fp, [r9], -r8, lsl #7
    af9c:			; <UNDEFINED> instruction: 0xf7f84638
    afa0:	stmdacs	r0, {r1, r6, sl, fp, sp, lr, pc}
    afa4:	strbmi	sp, [r9], -r8, lsr #20
    afa8:			; <UNDEFINED> instruction: 0xf7f84640
    afac:	stmdacs	r0, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    afb0:			; <UNDEFINED> instruction: 0xf06fbfa8
    afb4:			; <UNDEFINED> instruction: 0x46380513
    afb8:	ldc	7, cr15, [lr], #992	; 0x3e0
    afbc:			; <UNDEFINED> instruction: 0xf7f84640
    afc0:			; <UNDEFINED> instruction: 0x4620ecbc
    afc4:	ldc	7, cr15, [r8], #992	; 0x3e0
    afc8:			; <UNDEFINED> instruction: 0xf7f84648
    afcc:			; <UNDEFINED> instruction: 0x4650ecb6
    afd0:	svc	0x0042f7f8
    afd4:	andlt	r4, r3, r8, lsr #12
    afd8:	svchi	0x00f0e8bd
    afdc:	ldreq	pc, [r5, #-111]	; 0xffffff91
    afe0:	beq	47124 <mkdtemp@@Base+0x2bb04>
    afe4:			; <UNDEFINED> instruction: 0xf04fe7e7
    afe8:			; <UNDEFINED> instruction: 0xf06f0900
    afec:			; <UNDEFINED> instruction: 0x46c80513
    aff0:	strbmi	r4, [ip], -pc, asr #12
    aff4:	ldrb	r4, [lr, sl, asr #13]
    aff8:	ldreq	pc, [r3, #-111]	; 0xffffff91
    affc:			; <UNDEFINED> instruction: 0xf06fe7db
    b000:	bfi	r0, r5, #10, #15
    b004:	ldreq	pc, [r3, #-111]	; 0xffffff91
    b008:	beq	4714c <mkdtemp@@Base+0x2bb2c>
    b00c:	pkhtbmi	lr, r1, r3, asr #15
    b010:	strmi	r4, [r4], -r0, lsl #13
    b014:			; <UNDEFINED> instruction: 0xf06f4682
    b018:	strb	r0, [ip, r1, lsl #10]
    b01c:	strmi	r4, [r4], -r1, lsl #13
    b020:			; <UNDEFINED> instruction: 0xf06f4682
    b024:	strb	r0, [r6, r1, lsl #10]
    b028:	strmi	r4, [r2], r1, lsl #13
    b02c:	streq	pc, [r1, #-111]	; 0xffffff91
    b030:	strmi	lr, [r2], r1, asr #15
    b034:	streq	pc, [r1, #-111]	; 0xffffff91
    b038:			; <UNDEFINED> instruction: 0xf06fe7bd
    b03c:	ldr	r0, [sl, r1, lsl #10]!
    b040:	svcmi	0x00f0e92d
    b044:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    b048:	strmi	r8, [r7], -r2, lsl #22
    b04c:			; <UNDEFINED> instruction: 0x2644f8df
    b050:			; <UNDEFINED> instruction: 0xf8df4688
    b054:	ldrbtmi	r3, [sl], #-1604	; 0xfffff9bc
    b058:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
    b05c:	tstls	fp, #1769472	; 0x1b0000
    b060:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b064:	stmib	sp, {r8, r9, sp}^
    b068:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
    b06c:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
    b070:	stmib	sp, {r1, r2, r3, r8, r9, ip, sp}^
    b074:	tstls	r2, #16, 6	; 0x40000000
    b078:	andvs	fp, fp, r1, lsl #2
    b07c:			; <UNDEFINED> instruction: 0xf7fc4638
    b080:	strmi	pc, [r1], r3, asr #31
    b084:			; <UNDEFINED> instruction: 0xf0002800
    b088:	stmdbge	r9, {r0, r2, r7, r9, pc}
    b08c:	ldrtmi	r2, [r8], -r0, lsl #4
    b090:			; <UNDEFINED> instruction: 0xf922f003
    b094:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b098:	rsbhi	pc, sl, #64	; 0x40
    b09c:			; <UNDEFINED> instruction: 0xf7fd9809
    b0a0:	strmi	pc, [r2], sp, asr #27
    b0a4:			; <UNDEFINED> instruction: 0xf8dfb974
    b0a8:	andcs	r3, r3, #244, 10	; 0x3d000000
    b0ac:	and	r4, r3, fp, ror r4
    b0b0:	tstcc	ip, #630784	; 0x9a000
    b0b4:	andle	r1, r5, r4, asr ip
    b0b8:			; <UNDEFINED> instruction: 0xd1f94592
    b0bc:	blcs	25630 <mkdtemp@@Base+0xa010>
    b0c0:	eorshi	pc, lr, #64	; 0x40
    b0c4:	svceq	0x000df1ba
    b0c8:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b0cc:	cmpeq	sl, sl, lsl r0	; <UNPREDICTABLE>
    b0d0:	rsbseq	r0, r6, r7, lsl r1
    b0d4:	cmpeq	r2, pc, asr #32
    b0d8:	rsbeq	r0, lr, pc, lsl #2
    b0dc:	andeq	r0, lr, r7, asr #32
    b0e0:	rsbseq	r0, r6, lr
    b0e4:	subeq	r0, pc, lr, rrx
    b0e8:	strcs	r0, [r0], #-71	; 0xffffffb9
    b0ec:	streq	pc, [sp], -pc, rrx
    b0f0:	strbmi	r4, [r8], -r5, lsr #12
    b0f4:			; <UNDEFINED> instruction: 0xff40f7fc
    b0f8:			; <UNDEFINED> instruction: 0xf7fd4628
    b0fc:	stmdals	r9, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b100:	bl	feb490e8 <mkdtemp@@Base+0xfeb2dac8>
    b104:			; <UNDEFINED> instruction: 0xf7f8980a
    b108:	stmdals	ip, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    b10c:	bl	fe9c90f4 <mkdtemp@@Base+0xfe9adad4>
    b110:			; <UNDEFINED> instruction: 0xf7f8980d
    b114:	stmdals	lr, {r1, r4, sl, fp, sp, lr, pc}
    b118:	stc	7, cr15, [lr], {248}	; 0xf8
    b11c:			; <UNDEFINED> instruction: 0xf7f8980f
    b120:	ldmdals	r0, {r2, r3, sl, fp, sp, lr, pc}
    b124:	stc	7, cr15, [r8], {248}	; 0xf8
    b128:			; <UNDEFINED> instruction: 0xf7f89811
    b12c:	ldmdals	r2, {r1, r2, sl, fp, sp, lr, pc}
    b130:	stc	7, cr15, [r2], {248}	; 0xf8
    b134:			; <UNDEFINED> instruction: 0xf7f84620
    b138:			; <UNDEFINED> instruction: 0xf8dfee90
    b13c:			; <UNDEFINED> instruction: 0xf8df2564
    b140:	ldrbtmi	r3, [sl], #-1368	; 0xfffffaa8
    b144:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b148:	subsmi	r9, sl, fp, lsl fp
    b14c:	eorshi	pc, r1, #64	; 0x40
    b150:	andslt	r4, sp, r0, lsr r6
    b154:	blhi	c6450 <mkdtemp@@Base+0xaae30>
    b158:	svchi	0x00f0e8bd
    b15c:	ldrtmi	r2, [r8], -r0, lsl #4
    b160:			; <UNDEFINED> instruction: 0xf0034611
    b164:	stmdacs	r0, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
    b168:	andhi	pc, r2, #64	; 0x40
    b16c:	stmdbge	ip, {r0, r1, r3, r9, fp, sp, pc}
    b170:			; <UNDEFINED> instruction: 0xf0034638
    b174:	strmi	pc, [r3], pc, ror #16
    b178:			; <UNDEFINED> instruction: 0xf0402800
    b17c:	blls	2eb628 <mkdtemp@@Base+0x2d0008>
    b180:			; <UNDEFINED> instruction: 0xf0402b20
    b184:			; <UNDEFINED> instruction: 0x465081f5
    b188:			; <UNDEFINED> instruction: 0xf82ef7fe
    b18c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b190:	andhi	pc, r8, #0
    b194:	beq	347844 <mkdtemp@@Base+0x32c224>
    b198:	svceq	0x0001f1ba
    b19c:	mvnhi	pc, r0, asr #4
    b1a0:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    b1a4:	mvnvs	r9, ip, lsl #8
    b1a8:	andcs	lr, r0, #87	; 0x57
    b1ac:			; <UNDEFINED> instruction: 0x46114638
    b1b0:			; <UNDEFINED> instruction: 0xf814f003
    b1b4:			; <UNDEFINED> instruction: 0xf0402800
    b1b8:			; <UNDEFINED> instruction: 0x465081db
    b1bc:			; <UNDEFINED> instruction: 0xf814f7fe
    b1c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b1c4:	mvnhi	pc, r0
    b1c8:			; <UNDEFINED> instruction: 0xf7fd9809
    b1cc:	stmdbge	sl, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    b1d0:			; <UNDEFINED> instruction: 0x61282200
    b1d4:			; <UNDEFINED> instruction: 0xf0034638
    b1d8:			; <UNDEFINED> instruction: 0x4604f87f
    b1dc:			; <UNDEFINED> instruction: 0xf0402800
    b1e0:	stmdals	sl, {r0, r2, r4, r6, r7, r8, pc}
    b1e4:	mrc2	7, 6, pc, cr0, cr13, {7}
    b1e8:	addmi	r6, r3, #704512	; 0xac000
    b1ec:	bicshi	pc, r7, r0, asr #32
    b1f0:			; <UNDEFINED> instruction: 0xf7f86968
    b1f4:	stmdbvs	r8!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    b1f8:	mcrr	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    b1fc:	cmnvs	r8, r4, lsl #12
    b200:			; <UNDEFINED> instruction: 0xf0002800
    b204:			; <UNDEFINED> instruction: 0xf7f881b2
    b208:			; <UNDEFINED> instruction: 0xf7f8eaf0
    b20c:			; <UNDEFINED> instruction: 0x4604ea76
    b210:			; <UNDEFINED> instruction: 0xf0002800
    b214:	stmdbvs	r8!, {r3, r6, r7, r8, pc}^
    b218:	b	ff9c9200 <mkdtemp@@Base+0xff9adbe0>
    b21c:	strmi	r4, [r2], -r1, lsr #12
    b220:			; <UNDEFINED> instruction: 0xf0034638
    b224:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b228:	orrshi	pc, r8, r0, asr #32
    b22c:			; <UNDEFINED> instruction: 0xf7f86968
    b230:			; <UNDEFINED> instruction: 0x4621eadc
    b234:	mrc2	7, 1, pc, cr14, cr15, {7}
    b238:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    b23c:			; <UNDEFINED> instruction: 0x81b6f040
    b240:	strtmi	r6, [r1], -r8, ror #18
    b244:	b	1c4922c <mkdtemp@@Base+0x1c2dc0c>
    b248:			; <UNDEFINED> instruction: 0xf0402801
    b24c:			; <UNDEFINED> instruction: 0xf1aa81ac
    b250:			; <UNDEFINED> instruction: 0xf1ba0a0a
    b254:	vmax.f32	d16, d0, d1
    b258:			; <UNDEFINED> instruction: 0xf8df8178
    b25c:	andcs	r3, r3, #72, 8	; 0x48000000
    b260:	ldrbtmi	r6, [fp], #-2089	; 0xfffff7d7
    b264:	bvs	fe6c3278 <mkdtemp@@Base+0xfe6a7c58>
    b268:	mrrcne	3, 1, r3, r0, cr12
    b26c:	addsmi	sp, r1, #48	; 0x30
    b270:	ldmdbvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b274:	stclvs	3, cr11, [sl], #-396	; 0xfffffe74
    b278:	strbmi	r2, [r9], -r0, lsl #6
    b27c:	stmib	sp, {r0, r1, r4, r8, r9, ip, pc}^
    b280:	stmib	sp, {r2, r4, r8, r9, ip, sp}^
    b284:	stmib	sp, {r1, r2, r4, r8, r9, ip, sp}^
    b288:	ldmdavs	r0, {r3, r4, r8, r9, ip, sp}
    b28c:			; <UNDEFINED> instruction: 0xf8f0f003
    b290:			; <UNDEFINED> instruction: 0xf0402800
    b294:	stclvs	0, cr8, [r9], #-644	; 0xfffffd7c
    b298:	tstcc	r8, r8, lsr r6
    b29c:	cdp2	0, 5, cr15, cr4, cr2, {0}
    b2a0:			; <UNDEFINED> instruction: 0xf0002800
    b2a4:			; <UNDEFINED> instruction: 0xf06f809b
    b2a8:	ldmdals	r6, {r0, r1, r9, fp}
    b2ac:	mcr2	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    b2b0:			; <UNDEFINED> instruction: 0xf7fc9814
    b2b4:	ldmdals	r5, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    b2b8:	mrc2	7, 2, pc, cr14, cr12, {7}
    b2bc:			; <UNDEFINED> instruction: 0xf7fc9813
    b2c0:	ldmdals	r7, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    b2c4:	b	ff2c92ac <mkdtemp@@Base+0xff2adc8c>
    b2c8:	svceq	0x0000f1ba
    b2cc:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
    b2d0:			; <UNDEFINED> instruction: 0xf7fc4638
    b2d4:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b2d8:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    b2dc:	svceq	0x0000f1b8
    b2e0:	svcge	0x0007f43f
    b2e4:	andpl	pc, r0, r8, asr #17
    b2e8:	str	r4, [r2, -r5, lsl #12]
    b2ec:	ldrtmi	r2, [r8], -r0, lsl #4
    b2f0:			; <UNDEFINED> instruction: 0xf0024611
    b2f4:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b2f8:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    b2fc:			; <UNDEFINED> instruction: 0xf7fd4650
    b300:			; <UNDEFINED> instruction: 0x4605ff73
    b304:			; <UNDEFINED> instruction: 0xf0002800
    b308:	stmdbge	pc, {r0, r2, r6, r8, pc}	; <UNPREDICTABLE>
    b30c:			; <UNDEFINED> instruction: 0xf0034638
    b310:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    b314:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    b318:			; <UNDEFINED> instruction: 0x4638a910
    b31c:			; <UNDEFINED> instruction: 0xff08f003
    b320:	stmdacs	r0, {r2, r9, sl, lr}
    b324:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
    b328:			; <UNDEFINED> instruction: 0x4638a911
    b32c:			; <UNDEFINED> instruction: 0xff00f003
    b330:			; <UNDEFINED> instruction: 0xf0402800
    b334:	ldmdbge	r2, {r0, r1, r4, r8, pc}
    b338:			; <UNDEFINED> instruction: 0xf0034638
    b33c:			; <UNDEFINED> instruction: 0x4604fef9
    b340:			; <UNDEFINED> instruction: 0xf0402800
    b344:	ldmib	sp, {r0, r1, r5, r8, pc}^
    b348:	stmdbls	pc, {r4, r8, r9, sp}	; <UNPREDICTABLE>
    b34c:			; <UNDEFINED> instruction: 0xf7f868e8
    b350:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    b354:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    b358:			; <UNDEFINED> instruction: 0x46229912
    b35c:	stmib	sp, {r3, r5, r6, r7, fp, sp, lr}^
    b360:	strls	r4, [pc], #-1040	; b368 <PEM_write_bio_PrivateKey@plt+0x725c>
    b364:	b	194934c <mkdtemp@@Base+0x192dd2c>
    b368:			; <UNDEFINED> instruction: 0xf0002800
    b36c:	ldrls	r8, [r2], #-250	; 0xffffff06
    b370:	andcs	lr, r0, #30146560	; 0x1cc0000
    b374:			; <UNDEFINED> instruction: 0x46114638
    b378:			; <UNDEFINED> instruction: 0xff30f002
    b37c:			; <UNDEFINED> instruction: 0xf0402800
    b380:			; <UNDEFINED> instruction: 0x465080f7
    b384:			; <UNDEFINED> instruction: 0xff30f7fd
    b388:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b38c:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    b390:	ldrtmi	sl, [r8], -lr, lsl #18
    b394:	cdp2	0, 12, cr15, cr12, cr3, {0}
    b398:			; <UNDEFINED> instruction: 0xf0402800
    b39c:	stmdbge	sp, {r0, r1, r2, r4, r5, r6, r7, pc}
    b3a0:			; <UNDEFINED> instruction: 0xf0034638
    b3a4:	strmi	pc, [r4], -r5, asr #29
    b3a8:			; <UNDEFINED> instruction: 0xf0402800
    b3ac:	strmi	r8, [r3], -pc, ror #1
    b3b0:	andne	lr, sp, #3620864	; 0x374000
    b3b4:			; <UNDEFINED> instruction: 0xf7f868a8
    b3b8:	stmdacs	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    b3bc:	sbcshi	pc, r1, r0
    b3c0:	stmib	sp, {r3, r5, r7, fp, sp, lr}^
    b3c4:			; <UNDEFINED> instruction: 0xf7fd440d
    b3c8:	stmdblt	r8!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
    b3cc:	strb	r4, [r4, -r4, lsl #12]
    b3d0:	strmi	r2, [r6], -r0, lsl #8
    b3d4:	str	r4, [ip], r5, lsr #12
    b3d8:	str	r4, [sl], r6, lsl #12
    b3dc:	ldrtmi	r6, [r8], -r9, ror #24
    b3e0:			; <UNDEFINED> instruction: 0xf0023104
    b3e4:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    b3e8:	svcge	0x005df47f
    b3ec:	bge	666598 <mkdtemp@@Base+0x64af78>
    b3f0:	tstcc	r0, r8, lsr r6
    b3f4:			; <UNDEFINED> instruction: 0xff70f002
    b3f8:			; <UNDEFINED> instruction: 0xf47f2800
    b3fc:	ldmdbge	r3, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
    b400:			; <UNDEFINED> instruction: 0xf0034638
    b404:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    b408:	svcge	0x004df47f
    b40c:	ldrtmi	r6, [r8], -r9, ror #24
    b410:			; <UNDEFINED> instruction: 0xf0023120
    b414:	stmdacs	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    b418:	svcge	0x0045f47f
    b41c:	ldrtmi	r6, [r8], -r9, ror #24
    b420:			; <UNDEFINED> instruction: 0xf0023128
    b424:	stmdacs	r0, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    b428:	svcge	0x003df47f
    b42c:			; <UNDEFINED> instruction: 0x4638a914
    b430:	blx	fef47444 <mkdtemp@@Base+0xfef2be24>
    b434:			; <UNDEFINED> instruction: 0xf47f2800
    b438:	ldmdbge	r5, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    b43c:			; <UNDEFINED> instruction: 0xf0034638
    b440:			; <UNDEFINED> instruction: 0x4602fab5
    b444:			; <UNDEFINED> instruction: 0xf47f2800
    b448:	strmi	sl, [r1], -lr, lsr #30
    b44c:			; <UNDEFINED> instruction: 0xf0024638
    b450:	stmdacs	r0, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b454:	svcge	0x0027f47f
    b458:			; <UNDEFINED> instruction: 0x4638a916
    b45c:	blx	fe9c7470 <mkdtemp@@Base+0xfe9abe50>
    b460:			; <UNDEFINED> instruction: 0xf47f2800
    b464:	stclvs	15, cr10, [fp], #-128	; 0xffffff80
    b468:			; <UNDEFINED> instruction: 0xf7fc6818
    b46c:			; <UNDEFINED> instruction: 0x4603feff
    b470:	movwls	r4, #17976	; 0x4638
    b474:	mrc2	7, 7, pc, cr10, cr12, {7}
    b478:	ldmdbge	r7, {r3, r4, r9, fp, sp, pc}
    b47c:	ldrtmi	r4, [r8], -r3, lsl #12
    b480:			; <UNDEFINED> instruction: 0xf0029305
    b484:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b488:	svcge	0x000df47f
    b48c:	ldmdavs	fp, {r0, r1, r3, r5, r6, sl, fp, sp, lr}^
    b490:	blcs	5a09c <mkdtemp@@Base+0x3ea7c>
    b494:	addshi	pc, sl, r0, lsl #4
    b498:	andls	sl, r6, sl, lsl fp
    b49c:	bcc	446cc4 <mkdtemp@@Base+0x42b6a4>
    b4a0:	ldmdbvs	fp, {r0, r1, r5, sp, lr, pc}^
    b4a4:	blcs	ffff1cc4 <mkdtemp@@Base+0xfffd66a4>
    b4a8:			; <UNDEFINED> instruction: 0xf63f921a
    b4ac:	mrc	14, 0, sl, cr8, cr12, {7}
    b4b0:	andcs	r1, r0, #16, 20	; 0x10000
    b4b4:			; <UNDEFINED> instruction: 0xf0029813
    b4b8:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    b4bc:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {3}
    b4c0:	ldrdge	pc, [r4], #-133	; 0xffffff7b
    b4c4:	ldmib	sl, {r2, r8, r9, sp}^
    b4c8:	mcrrne	11, 0, r1, sl, cr5
    b4cc:			; <UNDEFINED> instruction: 0xf0104658
    b4d0:			; <UNDEFINED> instruction: 0xf8cafb1b
    b4d4:	stclvs	0, cr0, [fp], #-96	; 0xffffffa0
    b4d8:	bcs	25b48 <mkdtemp@@Base+0xa528>
    b4dc:	ldmdbvs	r9, {r0, r2, r3, r5, r6, ip, lr, pc}^
    b4e0:	cmpvs	r8, r8, asr #24
    b4e4:			; <UNDEFINED> instruction: 0xf8429b1a
    b4e8:	ldmdals	r3, {r0, r5, ip, sp}
    b4ec:	mrc2	7, 5, pc, cr14, cr12, {7}
    b4f0:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, sp, lr}
    b4f4:	ldmdbls	r4, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    b4f8:			; <UNDEFINED> instruction: 0xf0026b18
    b4fc:	selmi	pc, r2, r9	; <UNPREDICTABLE>
    b500:			; <UNDEFINED> instruction: 0xf47f2800
    b504:	ldmdbls	r5, {r1, r4, r6, r7, r9, sl, fp, sp, pc}
    b508:	stfvsp	f3, [fp], #-644	; 0xfffffd7c
    b50c:			; <UNDEFINED> instruction: 0xf0026b58
    b510:	strmi	pc, [r2], pc, lsr #31
    b514:			; <UNDEFINED> instruction: 0xe6c8b170
    b518:	ldmdals	r4, {r9, sp}
    b51c:			; <UNDEFINED> instruction: 0xf0024611
    b520:			; <UNDEFINED> instruction: 0x4602fe5d
    b524:	cmple	r4, r0, lsl #16
    b528:	ldmdals	r4, {r0, r9, sl, lr}
    b52c:	cdp2	0, 5, cr15, cr6, cr2, {0}
    b530:	cmple	lr, r0, lsl #16
    b534:			; <UNDEFINED> instruction: 0xf7fc9814
    b538:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    b53c:	subs	sp, lr, ip, ror #3
    b540:			; <UNDEFINED> instruction: 0xf06f2400
    b544:			; <UNDEFINED> instruction: 0x46250612
    b548:			; <UNDEFINED> instruction: 0xf105e5d3
    b54c:			; <UNDEFINED> instruction: 0x465a0134
    b550:			; <UNDEFINED> instruction: 0xf0024638
    b554:	stmdacs	r0, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b558:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
    b55c:	streq	pc, [r3], -pc, rrx
    b560:	strmi	lr, [r4], -r7, asr #11
    b564:	ldreq	pc, [r5], -pc, rrx
    b568:			; <UNDEFINED> instruction: 0xf06fe5c3
    b56c:	strb	r0, [r0, #1547]	; 0x60b
    b570:			; <UNDEFINED> instruction: 0xf06f2400
    b574:	strtmi	r0, [r5], -r3, lsl #12
    b578:			; <UNDEFINED> instruction: 0xf100e5bb
    b57c:			; <UNDEFINED> instruction: 0x465a0134
    b580:			; <UNDEFINED> instruction: 0xf0024638
    b584:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    b588:	cfmvdhrge	mvd10, pc
    b58c:			; <UNDEFINED> instruction: 0xf06f2400
    b590:	str	r0, [lr, #1539]!	; 0x603
    b594:			; <UNDEFINED> instruction: 0xf06f2400
    b598:	strtmi	r0, [r5], -r1, lsl #12
    b59c:			; <UNDEFINED> instruction: 0xf06fe5a9
    b5a0:	str	r0, [r6, #1550]!	; 0x60e
    b5a4:			; <UNDEFINED> instruction: 0xf06f4604
    b5a8:	str	r0, [r2, #1537]!	; 0x601
    b5ac:	ldreq	pc, [r3], -pc, rrx
    b5b0:			; <UNDEFINED> instruction: 0xf7f8e59f
    b5b4:	ldrbmi	lr, [r6], -r6, lsr #23
    b5b8:	ldmdals	sl, {r0, r1, r3, r4, r7, r8, sl, sp, lr, pc}
    b5bc:	beq	87780 <mkdtemp@@Base+0x6c160>
    b5c0:	stmdb	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5c4:			; <UNDEFINED> instruction: 0xf8c36c6b
    b5c8:			; <UNDEFINED> instruction: 0xe66eb018
    b5cc:	beq	487790 <mkdtemp@@Base+0x46c170>
    b5d0:	stclvs	6, cr14, [fp], #-428	; 0xfffffe54
    b5d4:	beq	107798 <mkdtemp@@Base+0xec178>
    b5d8:			; <UNDEFINED> instruction: 0xf7fc6b18
    b5dc:	strbt	pc, [r4], -r9, lsl #27	; <UNPREDICTABLE>
    b5e0:	mcr2	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    b5e4:	andcs	fp, r0, #112, 2
    b5e8:			; <UNDEFINED> instruction: 0x46119815
    b5ec:	ldc2l	0, cr15, [r6, #8]!
    b5f0:	ldmiblt	r8!, {r1, r9, sl, lr}^
    b5f4:	ldmdals	r5, {r0, r9, sl, lr}
    b5f8:	ldc2l	0, cr15, [r0, #8]!
    b5fc:	ldmdals	r5, {r4, r6, r7, r8, fp, ip, sp, pc}
    b600:	mvnle	r2, r0, lsl #16
    b604:	andcs	r6, r0, #26880	; 0x6900
    b608:	teqcc	r8, r6, lsl r8
    b60c:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    b610:	teqle	ip, r0, lsl #16
    b614:			; <UNDEFINED> instruction: 0xf8d36c6b
    b618:			; <UNDEFINED> instruction: 0xf8daa038
    b61c:	bcs	313624 <mkdtemp@@Base+0x2f8004>
    b620:	ldm	pc, {r0, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b624:	cdpeq	0, 0, cr15, cr14, cr2, {0}
    b628:	ldrtcc	r0, [r4], #-3598	; 0xfffff1f2
    b62c:	strcc	r3, [lr], #-1076	; 0xfffffbcc
    b630:	andeq	r3, lr, lr, lsl #8
    b634:			; <UNDEFINED> instruction: 0xf06f6c6b
    b638:	blvs	160de4c <mkdtemp@@Base+0x15f282c>
    b63c:	ldc2l	7, cr15, [r8, #-1008]	; 0xfffffc10
    b640:	ldmdbls	r7, {r0, r1, r4, r5, r9, sl, sp, lr, pc}
    b644:	ldmdavs	r8, {r3, r4, r9, fp, ip, pc}
    b648:	andls	r9, r6, #-1073741823	; 0xc0000001
    b64c:	mrc2	7, 3, pc, cr2, cr12, {7}
    b650:	ldrdcs	lr, [r6, -sp]
    b654:	stmdals	r4, {r0, r1, r9, sl, lr}
    b658:	stmdals	r5, {r2, r7, r9, sl, lr}
    b65c:			; <UNDEFINED> instruction: 0x0c00ebac
    b660:			; <UNDEFINED> instruction: 0xf8cd4650
    b664:			; <UNDEFINED> instruction: 0xf04fc000
    b668:	stmib	sp, {sl, fp}^
    b66c:			; <UNDEFINED> instruction: 0xf8cdcc02
    b670:			; <UNDEFINED> instruction: 0xf7ffc004
    b674:	pkhbtmi	pc, r2, sp, lsl #16	; <UNPREDICTABLE>
    b678:			; <UNDEFINED> instruction: 0xf47f2800
    b67c:	stclvs	14, cr10, [sl], #-88	; 0xffffffa8
    b680:	ldmdals	r7, {r3, r4, r8, fp, ip, pc}
    b684:			; <UNDEFINED> instruction: 0xf7fe323c
    b688:	strmi	pc, [r2], r1, lsr #30
    b68c:			; <UNDEFINED> instruction: 0xf06fe60d
    b690:			; <UNDEFINED> instruction: 0xe60a0a12
    b694:	strdeq	r1, [r4], -sl
    b698:	andeq	r0, r0, ip, ror r4
    b69c:	ldrdeq	r1, [r4], -r0
    b6a0:	andeq	r1, r4, lr, lsl #20
    b6a4:	andeq	r1, r4, sl, lsl r2
    b6a8:			; <UNDEFINED> instruction: 0x4615b538
    b6ac:	blx	ffdc96a6 <mkdtemp@@Base+0xffdae086>
    b6b0:			; <UNDEFINED> instruction: 0x4629b158
    b6b4:	strmi	r2, [r4], -r1, lsl #4
    b6b8:	stc2l	7, cr15, [r2], {255}	; 0xff
    b6bc:	strtmi	r4, [r0], -r3, lsl #12
    b6c0:			; <UNDEFINED> instruction: 0xf7fc461c
    b6c4:			; <UNDEFINED> instruction: 0x4620fc59
    b6c8:			; <UNDEFINED> instruction: 0xf06fbd38
    b6cc:	ldrb	r0, [sl, r1, lsl #8]!
    b6d0:	ldrt	r2, [r5], #513	; 0x201
    b6d4:	blmi	fefde1d4 <mkdtemp@@Base+0xfefc2bb4>
    b6d8:	push	{r1, r3, r4, r5, r6, sl, lr}
    b6dc:	strdlt	r4, [r5], r0
    b6e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b6e4:			; <UNDEFINED> instruction: 0xf04f9303
    b6e8:	orrslt	r0, r0, #0, 6
    b6ec:	ldrdlt	pc, [r0], -r0
    b6f0:			; <UNDEFINED> instruction: 0xf1bb4607
    b6f4:	stmdale	ip!, {r0, r1, r2, r3, r8, r9, sl, fp}
    b6f8:			; <UNDEFINED> instruction: 0xf64b2301
    b6fc:	blx	dc300 <mkdtemp@@Base+0xc0ce0>
    b700:	andsmi	pc, r3, #738197504	; 0x2c000000
    b704:	stmdavs	sp, {r0, r2, r5, ip, lr, pc}
    b708:	ldmibmi	r3!, {r0, r3, r7, r9, sl, lr}
    b70c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b710:	ldc	7, cr15, [r0], #-992	; 0xfffffc20
    b714:	strtmi	r4, [r8], -r0, lsl #13
    b718:	stmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b71c:	eorle	r4, r7, r0, asr #10
    b720:	adcsge	pc, r8, #14614528	; 0xdf0000
    b724:	cdpmi	4, 10, cr2, cr14, cr3, {0}
    b728:	ldrbtmi	r4, [lr], #-1274	; 0xfffffb06
    b72c:			; <UNDEFINED> instruction: 0x4630b156
    b730:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b734:	smlabble	r5, r0, r5, r4
    b738:			; <UNDEFINED> instruction: 0x46424631
    b73c:			; <UNDEFINED> instruction: 0xf7f74628
    b740:	strdlt	lr, [r0, #228]	; 0xe4
    b744:	ldrdmi	pc, [r8], -sl	; <UNPREDICTABLE>
    b748:	andsle	r1, r1, r6, ror #24
    b74c:	svcvs	0x001cf85a
    b750:			; <UNDEFINED> instruction: 0xf06fe7ec
    b754:	bmi	fe8cdf80 <mkdtemp@@Base+0xfe8b2960>
    b758:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
    b75c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b760:	subsmi	r9, sl, r3, lsl #22
    b764:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    b768:	andlt	r4, r5, r0, asr r6
    b76c:	svchi	0x00f0e8bd
    b770:	beq	107934 <mkdtemp@@Base+0xec314>
    b774:	cdpne	7, 10, cr14, cr6, cr15, {7}
    b778:	stmdale	r6, {r0, r3, r9, sl, fp, sp}
    b77c:	vcgt.s8	d18, d0, d1
    b780:	adcsmi	r3, r3, r1, lsl r2
    b784:			; <UNDEFINED> instruction: 0xf0404213
    b788:	stfcsd	f0, [pc], {4}
    b78c:			; <UNDEFINED> instruction: 0xf04fd0f0
    b790:	movwls	r3, #5119	; 0x13ff
    b794:	andcc	pc, r8, r5, lsl r8	; <UNPREDICTABLE>
    b798:	blcs	81c8b4 <mkdtemp@@Base+0x801294>
    b79c:	blcs	27b404 <mkdtemp@@Base+0x25fde4>
    b7a0:			; <UNDEFINED> instruction: 0xf815d105
    b7a4:	blcs	25b3b0 <mkdtemp@@Base+0x23fd90>
    b7a8:	blcs	83b410 <mkdtemp@@Base+0x81fdf0>
    b7ac:	blcs	3fb98 <mkdtemp@@Base+0x24578>
    b7b0:			; <UNDEFINED> instruction: 0xf1bbd0de
    b7b4:	svclt	0x00180f0f
    b7b8:			; <UNDEFINED> instruction: 0xf04045a3
    b7bc:			; <UNDEFINED> instruction: 0xf7fc80ee
    b7c0:	strmi	pc, [r0], sp, asr #22
    b7c4:			; <UNDEFINED> instruction: 0xf0002800
    b7c8:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    b7cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b7d0:	bl	ff4497b8 <mkdtemp@@Base+0xff42e198>
    b7d4:	strtmi	r4, [r8], -r3, lsl #13
    b7d8:			; <UNDEFINED> instruction: 0xf7f84659
    b7dc:	strmi	lr, [r1], -r0, lsr #18
    b7e0:			; <UNDEFINED> instruction: 0xf0002800
    b7e4:	andls	r8, r0, ip, ror #1
    b7e8:			; <UNDEFINED> instruction: 0xf0034640
    b7ec:	stmdbls	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    b7f0:	strmi	r4, [r8], -r2, lsl #13
    b7f4:	svceq	0x0000f1ba
    b7f8:			; <UNDEFINED> instruction: 0xf7f8d165
    b7fc:	stmdbge	r2, {r4, r5, fp, sp, lr, pc}
    b800:	strbmi	r2, [r0], -r1, lsl #4
    b804:	ldc2	7, cr15, [ip], {255}	; 0xff
    b808:	strbmi	r4, [r0], -r2, lsl #13
    b80c:	svceq	0x0000f1ba
    b810:			; <UNDEFINED> instruction: 0xf7fcd15f
    b814:			; <UNDEFINED> instruction: 0xf815fbb1
    b818:	bl	15784c <mkdtemp@@Base+0x13c22c>
    b81c:	blcs	24d850 <mkdtemp@@Base+0x232230>
    b820:	blcs	83b488 <mkdtemp@@Base+0x81fe68>
    b824:			; <UNDEFINED> instruction: 0xf818d105
    b828:	blcs	25b434 <mkdtemp@@Base+0x23fe14>
    b82c:	blcs	83b494 <mkdtemp@@Base+0x81fe74>
    b830:	stcls	0, cr13, [r2, #-996]	; 0xfffffc1c
    b834:	adcmi	r6, r3, #2818048	; 0x2b0000
    b838:	adcshi	pc, r5, r0, asr #32
    b83c:	stmdale	r6, {r0, r3, r9, sl, fp, sp}
    b840:	vcgt.s8	d18, d0, d1
    b844:	adcsmi	r3, r3, r1, lsl r1
    b848:			; <UNDEFINED> instruction: 0xf040420b
    b84c:	blmi	19ebab0 <mkdtemp@@Base+0x19d0490>
    b850:	eorsvs	r2, ip, r3, lsl #2
    b854:	and	r4, r3, fp, ror r4
    b858:	tstcc	ip, #626688	; 0x99000
    b85c:	andsle	r1, sp, r8, asr #24
    b860:	mvnsle	r4, ip, lsl #5
    b864:	biclt	r6, fp, fp, asr r9
    b868:	tstcs	r3, r1, ror #22
    b86c:	ldrbtmi	r6, [fp], #-2088	; 0xfffff7d8
    b870:	bvs	fe683888 <mkdtemp@@Base+0xfe668268>
    b874:	mcrrne	3, 1, r3, sl, cr12
    b878:	addshi	pc, fp, r0
    b87c:	mvnsle	r4, r8, lsl #5
    b880:	blcs	25df4 <mkdtemp@@Base+0xa7d4>
    b884:	addshi	pc, r5, r0
    b888:	tstlt	r0, r8, ror ip
    b88c:	stc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
    b890:	stclvs	13, cr9, [r9], #-8
    b894:	ldrbtvs	r2, [r9], #-768	; 0xfffffd00
    b898:	ldmdavs	ip!, {r0, r1, r3, r5, r6, sl, sp, lr}
    b89c:	blcs	253530 <mkdtemp@@Base+0x237f10>
    b8a0:	ldm	pc, {r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b8a4:	stmdbpl	r2!, {r0, r1, ip, sp, lr, pc}^
    b8a8:	blcc	15bddc <mkdtemp@@Base+0x1407bc>
    b8ac:	stmdbne	r5, {r0, r2, r9, fp, sp}
    b8b0:	ldmdale	r3!, {r2, r3, sl, fp, sp}
    b8b4:			; <UNDEFINED> instruction: 0xf004e8df
    b8b8:	stmdacc	r2, {r0, r3, r4, r6, ip, lr}^
    b8bc:	eorscc	r3, r2, #536870915	; 0x20000003
    b8c0:	eorcc	r3, r1, #536870915	; 0x20000003
    b8c4:			; <UNDEFINED> instruction: 0xf7f70010
    b8c8:	strbmi	lr, [r0], -sl, asr #31
    b8cc:	blx	15498c6 <mkdtemp@@Base+0x152e2a6>
    b8d0:			; <UNDEFINED> instruction: 0xf7fce741
    b8d4:			; <UNDEFINED> instruction: 0xe73efb51
    b8d8:	strdcs	r6, [r0, -r8]!
    b8dc:	blx	ffa47922 <mkdtemp@@Base+0xffa2c302>
    b8e0:	movwcs	r9, #2050	; 0x802
    b8e4:	mvnsvs	r6, r1, asr #19
    b8e8:	cmnvs	r9, #66560	; 0x10400
    b8ec:	movtvs	r6, #12739	; 0x31c3
    b8f0:	blx	ff3498ee <mkdtemp@@Base+0xff32e2ce>
    b8f4:	andhi	pc, r0, r9, asr #17
    b8f8:	ldmdbvs	r8!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    b8fc:	ldcl	7, cr15, [r0, #988]	; 0x3dc
    b900:	movwcs	r9, #2050	; 0x802
    b904:	mvnscc	pc, pc, asr #32
    b908:	cmnvs	ip, r4, asr #18
    b90c:	teqvs	ip, r4, lsl #18
    b910:	cmnvs	ip, #68, 22	; 0x11000
    b914:	movwne	lr, #18880	; 0x49c0
    b918:	strb	r6, [r9, r3, asr #6]!
    b91c:			; <UNDEFINED> instruction: 0xf04f4628
    b920:			; <UNDEFINED> instruction: 0xf7fd3aff
    b924:			; <UNDEFINED> instruction: 0xe716fbb3
    b928:	strdcs	r6, [r0, -r8]!
    b92c:	blx	ff047972 <mkdtemp@@Base+0xff02c352>
    b930:	movwcs	r9, #2050	; 0x802
    b934:	mvnsvs	r6, r1, asr #19
    b938:	ldrb	r6, [r9, r3, asr #3]
    b93c:			; <UNDEFINED> instruction: 0xf7f76978
    b940:	stmdals	r2, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    b944:			; <UNDEFINED> instruction: 0xf04f2100
    b948:	stmdbvs	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    b94c:	stmdbvs	r4, {r2, r3, r4, r5, r6, r8, sp, lr}
    b950:	stmib	r0, {r2, r3, r4, r5, r8, sp, lr}^
    b954:	strb	r3, [fp, r4, lsl #2]
    b958:			; <UNDEFINED> instruction: 0xf7f868f8
    b95c:	stmdals	r2, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    b960:	stmiavs	r1, {r8, r9, sp}^
    b964:	strdvs	r6, [r3], #9
    b968:	ldmvs	r8!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
    b96c:	b	ff2c9954 <mkdtemp@@Base+0xff2ae334>
    b970:	movwcs	r9, #2050	; 0x802
    b974:	adcsvs	r6, r9, r1, lsl #17
    b978:	ldr	r6, [r9, r3, lsl #1]!
    b97c:	bls	65e30 <mkdtemp@@Base+0x4a810>
    b980:			; <UNDEFINED> instruction: 0xf43f4293
    b984:	strtmi	sl, [r8], -r4, ror #30
    b988:	beq	3c7b4c <mkdtemp@@Base+0x3ac52c>
    b98c:	blx	1fc998a <mkdtemp@@Base+0x1fae36a>
    b990:			; <UNDEFINED> instruction: 0xf8dae6e1
    b994:	movwls	r3, #4112	; 0x1010
    b998:			; <UNDEFINED> instruction: 0xf06fe6fc
    b99c:	ldrb	r0, [sl], ip, lsl #20
    b9a0:	beq	87b64 <mkdtemp@@Base+0x6c544>
    b9a4:			; <UNDEFINED> instruction: 0x4628e6d7
    b9a8:	beq	347b6c <mkdtemp@@Base+0x32c54c>
    b9ac:	blx	1bc99aa <mkdtemp@@Base+0x1bae38a>
    b9b0:			; <UNDEFINED> instruction: 0x4628e6d1
    b9b4:	beq	407b78 <mkdtemp@@Base+0x3ec558>
    b9b8:	blx	1a499b6 <mkdtemp@@Base+0x1a2e396>
    b9bc:	strbmi	lr, [r0], -fp, asr #13
    b9c0:	beq	87b84 <mkdtemp@@Base+0x6c564>
    b9c4:	blx	ff6499bc <mkdtemp@@Base+0xff62e39c>
    b9c8:			; <UNDEFINED> instruction: 0xf7f8e6c5
    b9cc:	svclt	0x0000e99a
    b9d0:	andeq	r1, r4, r8, ror r4
    b9d4:	andeq	r0, r0, ip, ror r4
    b9d8:	strdeq	r3, [r1], -lr
    b9dc:	andeq	r0, r4, r4, asr sp
    b9e0:	andeq	r3, r1, r2, asr #6
    b9e4:	strdeq	r1, [r4], -r6
    b9e8:	andeq	r3, r1, lr, lsr r4
    b9ec:	andeq	r0, r4, r8, lsr #24
    b9f0:	andeq	r0, r4, lr, lsl #24
    b9f4:	blmi	4de244 <mkdtemp@@Base+0x4c2c24>
    b9f8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    b9fc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    ba00:	strbtmi	r4, [r9], -sp, lsl #12
    ba04:	movwls	r6, #6171	; 0x181b
    ba08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ba0c:			; <UNDEFINED> instruction: 0xffcef002
    ba10:	stmdblt	r0, {r2, r9, sl, lr}^
    ba14:	strtmi	r9, [r9], -r0, lsl #16
    ba18:			; <UNDEFINED> instruction: 0xf7ff2201
    ba1c:			; <UNDEFINED> instruction: 0x4604fb11
    ba20:			; <UNDEFINED> instruction: 0xf7fc9800
    ba24:	bmi	24a4d0 <mkdtemp@@Base+0x22eeb0>
    ba28:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ba2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ba30:	subsmi	r9, sl, r1, lsl #22
    ba34:	strtmi	sp, [r0], -r2, lsl #2
    ba38:	ldclt	0, cr11, [r0, #-12]!
    ba3c:	stmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba40:	andeq	r1, r4, r8, asr r1
    ba44:	andeq	r0, r0, ip, ror r4
    ba48:	andeq	r1, r4, r6, lsr #2
    ba4c:			; <UNDEFINED> instruction: 0x4607b5f8
    ba50:	stm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba54:	bicslt	r4, r8, #4, 12	; 0x400000
    ba58:	ldmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba5c:			; <UNDEFINED> instruction: 0xb3b84605
    ba60:			; <UNDEFINED> instruction: 0xf7f74638
    ba64:	andcs	lr, r0, #3104	; 0xc20
    ba68:			; <UNDEFINED> instruction: 0xf7f84621
    ba6c:	stmdacs	r1, {r5, r6, r7, fp, sp, lr, pc}
    ba70:	ldrtmi	sp, [r8], -r8, lsr #2
    ba74:	bl	249a5c <mkdtemp@@Base+0x22e43c>
    ba78:	mcr	7, 4, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
    ba7c:	strtmi	r4, [r0], -r6, lsl #12
    ba80:	mcr	7, 4, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    ba84:	bicsvc	lr, r0, #0, 22
    ba88:	svceq	0x0063ebb6
    ba8c:			; <UNDEFINED> instruction: 0xf7f8dd1d
    ba90:	strtmi	lr, [r1], -r6, asr #16
    ba94:	strtmi	r4, [r8], -r2, lsl #12
    ba98:	mcr	7, 5, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    ba9c:			; <UNDEFINED> instruction: 0x4638b190
    baa0:	b	ffcc9a88 <mkdtemp@@Base+0xffcae468>
    baa4:			; <UNDEFINED> instruction: 0xf7f74629
    baa8:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    baac:			; <UNDEFINED> instruction: 0x2600bfb4
    bab0:	ldreq	pc, [r3], -pc, rrx
    bab4:			; <UNDEFINED> instruction: 0xf7f74620
    bab8:	strtmi	lr, [r8], -r0, asr #30
    babc:	svc	0x003cf7f7
    bac0:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    bac4:	ldreq	pc, [r5], -pc, rrx
    bac8:			; <UNDEFINED> instruction: 0xf06fe7f4
    bacc:			; <UNDEFINED> instruction: 0xe7f10613
    bad0:	streq	pc, [r1], -pc, rrx
    bad4:	strb	r2, [sp, r0, lsl #10]!
    bad8:	bcs	1849e5c <mkdtemp@@Base+0x182e83c>
    badc:	bcc	1849e60 <mkdtemp@@Base+0x182e840>
    bae0:	push	{r1, r3, r4, r5, r6, sl, lr}
    bae4:			; <UNDEFINED> instruction: 0xb09441f0
    bae8:			; <UNDEFINED> instruction: 0x460658d3
    baec:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    baf0:			; <UNDEFINED> instruction: 0xf04f9313
    baf4:	movwcs	r0, #768	; 0x300
    baf8:	movwcc	lr, #2509	; 0x9cd
    bafc:	movwcc	lr, #10701	; 0x29cd
    bb00:	movwcc	lr, #18893	; 0x49cd
    bb04:	movwcc	lr, #27085	; 0x69cd
    bb08:	movwcc	lr, #35277	; 0x89cd
    bb0c:	movwcc	lr, #43469	; 0xa9cd
    bb10:	movwcc	lr, #51661	; 0xc9cd
    bb14:	movwcc	lr, #59853	; 0xe9cd
    bb18:	tstcc	r0, #3358720	; 0x334000
    bb1c:	tstlt	r1, r2, lsl r3
    bb20:	andcs	r6, r0, #11
    bb24:	ldrtmi	r4, [r0], -r9, ror #12
    bb28:	blx	ff5c7b3a <mkdtemp@@Base+0xff5ac51a>
    bb2c:	strmi	r9, [r4], -r0, lsl #26
    bb30:	suble	r2, fp, r0, lsl #16
    bb34:			; <UNDEFINED> instruction: 0xf7f74628
    bb38:	stmdals	r1, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    bb3c:	mcr	7, 4, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    bb40:			; <UNDEFINED> instruction: 0xf7f79807
    bb44:	stmdals	lr, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb48:	mrc	7, 7, APSR_nzcv, cr6, cr7, {7}
    bb4c:			; <UNDEFINED> instruction: 0xf7f7980f
    bb50:	ldmdals	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb54:	mrc	7, 7, APSR_nzcv, cr0, cr7, {7}
    bb58:			; <UNDEFINED> instruction: 0xf7f79811
    bb5c:	ldmdals	r2, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb60:	mcr	7, 7, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    bb64:			; <UNDEFINED> instruction: 0xf7f79808
    bb68:	stmdals	r9, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb6c:	mcr	7, 7, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
    bb70:			; <UNDEFINED> instruction: 0xf7f7980a
    bb74:	stmdals	ip, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    bb78:	mrc	7, 6, APSR_nzcv, cr14, cr7, {7}
    bb7c:			; <UNDEFINED> instruction: 0xf7f7980d
    bb80:	stmdals	fp, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    bb84:	mrc	7, 6, APSR_nzcv, cr8, cr7, {7}
    bb88:			; <UNDEFINED> instruction: 0xf7fd9802
    bb8c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    bb90:			; <UNDEFINED> instruction: 0xf00f9805
    bb94:	stmdbls	r4, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
    bb98:			; <UNDEFINED> instruction: 0xf00f9806
    bb9c:	stmdbls	r3, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    bba0:			; <UNDEFINED> instruction: 0xf00f2000
    bba4:	stmdbls	r4, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
    bba8:			; <UNDEFINED> instruction: 0xf00f2000
    bbac:			; <UNDEFINED> instruction: 0xf8dffa81
    bbb0:			; <UNDEFINED> instruction: 0xf8df2994
    bbb4:	ldrbtmi	r3, [sl], #-2444	; 0xfffff674
    bbb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bbbc:	subsmi	r9, sl, r3, lsl fp
    bbc0:	ldrthi	pc, [r5], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    bbc4:	andslt	r4, r4, r0, lsr #12
    bbc8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bbcc:			; <UNDEFINED> instruction: 0xf7fd4628
    bbd0:	stmdacs	sp, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
    bbd4:	ldm	pc, {r0, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    bbd8:	rsbeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
    bbdc:	eoreq	r0, ip, fp, lsl r0
    bbe0:	addeq	r0, r5, r3, ror r0
    bbe4:	umlaleq	r0, lr, r9, r0
    bbe8:	andseq	r0, r8, pc, lsl #1
    bbec:	adcseq	r0, r8, r8, lsl r0
    bbf0:	rscseq	r0, sp, r3, lsr #1
    bbf4:	stmdbge	r2, {r1, r2, r3}
    bbf8:			; <UNDEFINED> instruction: 0xf7ff4630
    bbfc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    bc00:	orrhi	pc, r3, r0
    bc04:	strmi	r9, [r4], -r0, lsl #26
    bc08:			; <UNDEFINED> instruction: 0xf06fe794
    bc0c:	ldr	r0, [r1, sp, lsl #8]
    bc10:			; <UNDEFINED> instruction: 0xf7fd2001
    bc14:	andls	pc, r2, r9, ror #21
    bc18:			; <UNDEFINED> instruction: 0xf0002800
    bc1c:	stmdbge	lr, {r0, r3, r5, sl, pc}
    bc20:			; <UNDEFINED> instruction: 0xf0034630
    bc24:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
    bc28:	mvnhi	pc, r0
    bc2c:	strmi	r9, [r4], -r0, lsl #26
    bc30:	andcs	lr, r2, r0, lsl #15
    bc34:	blx	ff649c30 <mkdtemp@@Base+0xff62e610>
    bc38:	strmi	r9, [r0], r0, lsl #26
    bc3c:	stmdacs	r0, {r1, ip, pc}
    bc40:	strhi	pc, [r9], #-0
    bc44:			; <UNDEFINED> instruction: 0xf7fd4628
    bc48:			; <UNDEFINED> instruction: 0xf8c8f819
    bc4c:	andcc	r0, r1, r0, lsl r0
    bc50:	mvnhi	pc, #0
    bc54:	andcs	sl, r0, #16384	; 0x4000
    bc58:			; <UNDEFINED> instruction: 0xf0024630
    bc5c:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    bc60:	mvnhi	pc, r0, asr #32
    bc64:	streq	lr, [r1, #-2525]	; 0xfffff623
    bc68:			; <UNDEFINED> instruction: 0xf98ef7fd
    bc6c:	addmi	r6, r3, #704512	; 0xac000
    bc70:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
    bc74:	streq	pc, [lr], #-111	; 0xffffff91
    bc78:	svcge	0x005cf47f
    bc7c:	svc	0x0004f7f7
    bc80:	cmnvs	r8, r2, lsl #22
    bc84:	stmdbcs	r0, {r0, r3, r4, r6, r8, fp, sp, lr}
    bc88:	strhi	pc, [r6], #-0
    bc8c:			; <UNDEFINED> instruction: 0xf0034630
    bc90:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, fp, ip, sp, lr, pc}
    bc94:	bicshi	pc, r8, r0
    bc98:	strmi	r9, [r4], -r0, lsl #26
    bc9c:	andcs	lr, r0, sl, asr #14
    bca0:	blx	fe8c9c9c <mkdtemp@@Base+0xfe8ae67c>
    bca4:	stmdacs	r0, {r1, ip, pc}
    bca8:	bichi	pc, fp, #0
    bcac:	ldrtmi	sl, [r0], -r8, lsl #18
    bcb0:	blx	fc7cc4 <mkdtemp@@Base+0xfac6a4>
    bcb4:			; <UNDEFINED> instruction: 0xf0002800
    bcb8:	stflsd	f0, [r0, #-608]	; 0xfffffda0
    bcbc:	ldr	r4, [r9, -r4, lsl #12]!
    bcc0:			; <UNDEFINED> instruction: 0xf7fd2003
    bcc4:	mulls	r2, r1, sl
    bcc8:			; <UNDEFINED> instruction: 0xf0002800
    bccc:	bge	ecc04 <mkdtemp@@Base+0xd15e4>
    bcd0:	ldrtmi	sl, [r0], -r5, lsl #18
    bcd4:	blx	fefc7ce4 <mkdtemp@@Base+0xfefac6c4>
    bcd8:			; <UNDEFINED> instruction: 0xf0002800
    bcdc:	stflsd	f0, [r0, #-440]	; 0xfffffe48
    bce0:	str	r4, [r7, -r4, lsl #12]!
    bce4:	ldrtmi	sl, [r0], -r2, lsl #18
    bce8:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    bcec:			; <UNDEFINED> instruction: 0xf0002800
    bcf0:	stcls	0, cr8, [r0, #-668]	; 0xfffffd64
    bcf4:	ldr	r4, [sp, -r4, lsl #12]
    bcf8:	ldrtmi	sl, [r0], -r2, lsl #18
    bcfc:	mrc2	7, 3, pc, cr10, cr15, {7}
    bd00:			; <UNDEFINED> instruction: 0xf0002800
    bd04:	stcls	0, cr8, [r0, #-668]	; 0xfffffd64
    bd08:	ldr	r4, [r3, -r4, lsl #12]
    bd0c:	ldrtmi	sl, [r0], -r2, lsl #18
    bd10:	mrc2	7, 3, pc, cr0, cr15, {7}
    bd14:			; <UNDEFINED> instruction: 0xf0002800
    bd18:	stflsd	f0, [r0, #-160]	; 0xffffff60
    bd1c:	str	r4, [r9, -r4, lsl #12]
    bd20:	ldrtmi	sl, [r0], -r2, lsl #18
    bd24:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    bd28:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bd2c:	addshi	pc, sp, r0
    bd30:	strmi	r9, [r4], -r0, lsl #26
    bd34:	stmdbge	r2, {r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    bd38:			; <UNDEFINED> instruction: 0xf7ff4630
    bd3c:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    bd40:	adcshi	pc, r1, r0
    bd44:	strmi	r9, [r4], -r0, lsl #26
    bd48:	strdcs	lr, [sl], -r4
    bd4c:	blx	1349d48 <mkdtemp@@Base+0x132e728>
    bd50:	strmi	r9, [r0], r0, lsl #26
    bd54:	stmdacs	r0, {r1, ip, pc}
    bd58:	orrhi	pc, r1, #0
    bd5c:			; <UNDEFINED> instruction: 0xf7fc4628
    bd60:			; <UNDEFINED> instruction: 0xf8c8ff8d
    bd64:	andcc	r0, r1, r0, lsl r0
    bd68:	cmphi	sp, #0	; <UNPREDICTABLE>
    bd6c:	andcs	sl, r0, #16384	; 0x4000
    bd70:			; <UNDEFINED> instruction: 0xf0024630
    bd74:	stmdacs	r0, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    bd78:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    bd7c:	streq	lr, [r1, #-2525]	; 0xfffff623
    bd80:			; <UNDEFINED> instruction: 0xf902f7fd
    bd84:	addmi	r6, r3, #704512	; 0xac000
    bd88:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
    bd8c:	streq	pc, [lr], #-111	; 0xffffff91
    bd90:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
    bd94:			; <UNDEFINED> instruction: 0xf862f7fc
    bd98:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sp, lr}
    bd9c:	cmnhi	r7, #0	; <UNPREDICTABLE>
    bda0:			; <UNDEFINED> instruction: 0xf7fc9d02
    bda4:	strtvs	pc, [r8], #-2139	; 0xfffff7a5
    bda8:			; <UNDEFINED> instruction: 0xf0002800
    bdac:	stcls	3, cr8, [r2, #-548]	; 0xfffffddc
    bdb0:			; <UNDEFINED> instruction: 0xf7f76928
    bdb4:	blls	c7764 <mkdtemp@@Base+0xac144>
    bdb8:	ldmdbvs	r9, {r3, r5, r6, r8, sp, lr}^
    bdbc:			; <UNDEFINED> instruction: 0xf0002900
    bdc0:			; <UNDEFINED> instruction: 0x4630837a
    bdc4:	blx	b47dd8 <mkdtemp@@Base+0xb2c7b8>
    bdc8:			; <UNDEFINED> instruction: 0xf0002800
    bdcc:	stflsd	f0, [r0, #-280]	; 0xfffffee8
    bdd0:	strt	r4, [pc], r4, lsl #12
    bdd4:			; <UNDEFINED> instruction: 0xf7fd200c
    bdd8:	andls	pc, r2, r7, lsl #20
    bddc:			; <UNDEFINED> instruction: 0xf0002800
    bde0:	bge	ecabc <mkdtemp@@Base+0xd149c>
    bde4:	ldrtmi	sl, [r0], -r5, lsl #18
    bde8:	blx	d47df8 <mkdtemp@@Base+0xd2c7d8>
    bdec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bdf0:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    bdf4:	blcs	832a08 <mkdtemp@@Base+0x8173e8>
    bdf8:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
    bdfc:	streq	pc, [r3], #-111	; 0xffffff91
    be00:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
    be04:	ldrdhi	pc, [r8], -sp
    be08:			; <UNDEFINED> instruction: 0xf828f7fc
    be0c:	eorseq	pc, ip, r8, asr #17
    be10:			; <UNDEFINED> instruction: 0xf0002800
    be14:			; <UNDEFINED> instruction: 0xf8dd834b
    be18:			; <UNDEFINED> instruction: 0xf7fc8008
    be1c:			; <UNDEFINED> instruction: 0xf8c8f81f
    be20:	stmdacs	r0, {r6}
    be24:	teqhi	sp, #0	; <UNPREDICTABLE>
    be28:	strtmi	r9, [sl], -r2, lsl #18
    be2c:	teqcc	r4, r0, lsr r6
    be30:	blx	14c7e40 <mkdtemp@@Base+0x14ac820>
    be34:			; <UNDEFINED> instruction: 0xf0002800
    be38:	stcls	0, cr8, [r0, #-1012]	; 0xfffffc0c
    be3c:	ldrbt	r4, [r9], -r4, lsl #12
    be40:	ldrtmi	sl, [r0], -sl, lsl #18
    be44:			; <UNDEFINED> instruction: 0xf974f003
    be48:			; <UNDEFINED> instruction: 0xf0002800
    be4c:	stflsd	f0, [r0, #-68]	; 0xffffffbc
    be50:	strbt	r4, [pc], -r4, lsl #12
    be54:	stmdbge	r5, {r0, r1, r9, fp, sp, pc}
    be58:			; <UNDEFINED> instruction: 0xf0024630
    be5c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    be60:	tsthi	r0, r0	; <UNPREDICTABLE>
    be64:	strmi	r9, [r4], -r0, lsl #26
    be68:			; <UNDEFINED> instruction: 0xf8dde664
    be6c:			; <UNDEFINED> instruction: 0xf7fb8008
    be70:			; <UNDEFINED> instruction: 0xf8c8fff5
    be74:	stmdacs	r0, {r2, r3, r4, r5}
    be78:	movwhi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
    be7c:	ldrdhi	pc, [r8], -sp
    be80:			; <UNDEFINED> instruction: 0xffecf7fb
    be84:	subeq	pc, r0, r8, asr #17
    be88:			; <UNDEFINED> instruction: 0xf0002800
    be8c:	stmdbls	r2, {r1, r2, r4, r5, r6, r7, r9, pc}
    be90:	ldrtmi	r4, [r0], -sl, lsr #12
    be94:			; <UNDEFINED> instruction: 0xf0023134
    be98:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    be9c:	tsthi	sl, r0	; <UNPREDICTABLE>
    bea0:	strmi	r9, [r4], -r0, lsl #26
    bea4:	stmdbge	r7, {r1, r2, r6, r9, sl, sp, lr, pc}
    bea8:			; <UNDEFINED> instruction: 0xf0034630
    beac:	stmdacs	r0, {r0, r6, r8, fp, ip, sp, lr, pc}
    beb0:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    beb4:	stcls	14, cr9, [r0, #-8]
    beb8:	blcs	1a5f8c <mkdtemp@@Base+0x18a96c>
    bebc:	adchi	pc, pc, #64	; 0x40
    bec0:			; <UNDEFINED> instruction: 0xf7fc4628
    bec4:	ldmdbvs	r3!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    bec8:			; <UNDEFINED> instruction: 0xf0404283
    becc:	ldmdbvs	r0!, {r2, r5, r7, r9, pc}^
    bed0:			; <UNDEFINED> instruction: 0xf7f79907
    bed4:	stmdacs	r1, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    bed8:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
    bedc:	ldreq	pc, [r5], #-111	; 0xffffff91
    bee0:	mcrge	4, 1, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    bee4:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
    bee8:	ldcl	7, cr15, [lr], #-988	; 0xfffffc24
    beec:	strmi	r9, [r5], -r2, lsl #22
    bef0:			; <UNDEFINED> instruction: 0xf7f76958
    bef4:	strmi	lr, [r1], -sl, lsr #23
    bef8:			; <UNDEFINED> instruction: 0xf7fe4628
    befc:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    bf00:	teqhi	sl, r0	; <UNPREDICTABLE>
    bf04:	strmi	r9, [r4], -r0, lsl #26
    bf08:	bge	105760 <mkdtemp@@Base+0xea140>
    bf0c:	ldrtmi	sl, [r0], -r5, lsl #18
    bf10:			; <UNDEFINED> instruction: 0xf9a0f002
    bf14:	stmdacs	r0, {r0, r2, r9, sl, lr}
    bf18:	rschi	pc, ip, r0, asr #32
    bf1c:	ldrdhi	pc, [r8], -sp
    bf20:	ldrdcc	pc, [r0], -r8
    bf24:			; <UNDEFINED> instruction: 0xf0402b0d
    bf28:	blls	ec7dc <mkdtemp@@Base+0xd11bc>
    bf2c:			; <UNDEFINED> instruction: 0xf0402b20
    bf30:			; <UNDEFINED> instruction: 0xf7fb8227
    bf34:			; <UNDEFINED> instruction: 0xf8c8ff93
    bf38:	stmdacs	r0, {r2, r3, r4, r5}
    bf3c:	sbcshi	pc, sl, #0
    bf40:	ldrdhi	pc, [r8], -sp
    bf44:			; <UNDEFINED> instruction: 0xff8af7fb
    bf48:	subeq	pc, r0, r8, asr #17
    bf4c:			; <UNDEFINED> instruction: 0xf0002800
    bf50:	stmdbls	r2, {r2, r3, r6, r7, r9, pc}
    bf54:	ldrtmi	r4, [r0], -sl, lsr #12
    bf58:			; <UNDEFINED> instruction: 0xf0023134
    bf5c:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    bf60:	sbcshi	pc, r8, r0
    bf64:	strmi	r9, [r4], -r0, lsl #26
    bf68:	ldmdbge	r2, {r2, r5, r6, r7, r8, sl, sp, lr, pc}
    bf6c:			; <UNDEFINED> instruction: 0xf0034630
    bf70:			; <UNDEFINED> instruction: 0x4605f8df
    bf74:			; <UNDEFINED> instruction: 0xf0402800
    bf78:	blls	ac25c <mkdtemp@@Base+0x90c3c>
    bf7c:	bcs	165fec <mkdtemp@@Base+0x14a9cc>
    bf80:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
    bf84:	streq	pc, [r3], #-111	; 0xffffff91
    bf88:	cfldrdge	mvd15, [r4, #508]	; 0x1fc
    bf8c:			; <UNDEFINED> instruction: 0x462968d8
    bf90:			; <UNDEFINED> instruction: 0xf7f79a12
    bf94:	stmdacs	r0, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    bf98:	adchi	pc, r2, #0
    bf9c:	ldrls	r9, [r2, #-2818]	; 0xfffff4fe
    bfa0:			; <UNDEFINED> instruction: 0xf0316819
    bfa4:	eorsle	r0, r2, r4, lsl #2
    bfa8:	svccs	0x00009d00
    bfac:	cfstrdge	mvd15, [r2, #252]	; 0xfc
    bfb0:	andcs	r9, r0, #2048	; 0x800
    bfb4:	eorsvs	r9, fp, r2, lsl #4
    bfb8:	bge	1456b0 <mkdtemp@@Base+0x12a090>
    bfbc:	ldrtmi	sl, [r0], -r6, lsl #18
    bfc0:			; <UNDEFINED> instruction: 0xf948f002
    bfc4:			; <UNDEFINED> instruction: 0xf0402800
    bfc8:	blls	ec230 <mkdtemp@@Base+0xd0c10>
    bfcc:			; <UNDEFINED> instruction: 0xf0402b20
    bfd0:	blls	12c84c <mkdtemp@@Base+0x11122c>
    bfd4:			; <UNDEFINED> instruction: 0xf0402b40
    bfd8:	blls	ac844 <mkdtemp@@Base+0x91224>
    bfdc:	andne	lr, r5, #3620864	; 0x374000
    bfe0:	stmib	r3, {r0, r2, ip, pc}^
    bfe4:	andls	r2, r6, r6, lsl #2
    bfe8:	stmdbge	r9, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    bfec:			; <UNDEFINED> instruction: 0xf0034630
    bff0:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    bff4:	stcls	0, cr13, [r0, #-404]	; 0xfffffe6c
    bff8:	ldr	r4, [fp, #1540]	; 0x604
    bffc:	ldrtmi	sl, [r0], -pc, lsl #18
    c000:			; <UNDEFINED> instruction: 0xf896f003
    c004:	subsle	r2, r3, r0, lsl #16
    c008:	strmi	r9, [r4], -r0, lsl #26
    c00c:	ldmvs	r8, {r1, r4, r7, r8, sl, sp, lr, pc}
    c010:	svc	0x004ef7f7
    c014:	svclt	0x001c2801
    c018:			; <UNDEFINED> instruction: 0xf06f9d00
    c01c:	sbcle	r0, r3, r5, lsl r4
    c020:	cfstr32ls	mvfx14, [r0, #-544]	; 0xfffffde0
    c024:	str	r4, [r5, #1540]	; 0x604
    c028:	strmi	r9, [r4], -r0, lsl #26
    c02c:	cfstr32ls	mvfx14, [r0, #-520]	; 0xfffffdf8
    c030:	ldrb	r4, [pc, #-1540]!	; ba34 <PEM_write_bio_PrivateKey@plt+0x7928>
    c034:	ldrtmi	r9, [r0], -r2, lsl #18
    c038:			; <UNDEFINED> instruction: 0xf0013138
    c03c:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c040:	stcls	0, cr13, [r0, #-376]	; 0xfffffe88
    c044:	ldrb	r4, [r5, #-1540]!	; 0xfffff9fc
    c048:	ldrtmi	sl, [r0], -r7, lsl #18
    c04c:			; <UNDEFINED> instruction: 0xf870f003
    c050:	rsble	r2, r9, r0, lsl #16
    c054:	strmi	r9, [r4], -r0, lsl #26
    c058:	stmdbls	r2, {r2, r3, r5, r6, r8, sl, sp, lr, pc}
    c05c:	ldrtmi	r4, [r0], -r2, lsl #12
    c060:			; <UNDEFINED> instruction: 0xf0023134
    c064:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    c068:	stcls	0, cr13, [r0, #-496]	; 0xfffffe10
    c06c:	strb	r4, [r1, #-1540]!	; 0xfffff9fc
    c070:	ldrtmi	sl, [r0], -fp, lsl #18
    c074:			; <UNDEFINED> instruction: 0xf85cf003
    c078:			; <UNDEFINED> instruction: 0xf0002800
    c07c:	stcls	0, cr8, [r0, #-536]	; 0xfffffde8
    c080:	ldrb	r4, [r7, #-1540]	; 0xfffff9fc
    c084:	stmdbge	r6, {r2, r9, fp, sp, pc}
    c088:			; <UNDEFINED> instruction: 0xf0024630
    c08c:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
    c090:	adchi	pc, r1, r0, asr #32
    c094:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
    c098:	tstle	r5, r7, lsl #20
    c09c:	bcs	8328b0 <mkdtemp@@Base+0x817290>
    c0a0:	bls	1404b0 <mkdtemp@@Base+0x124e90>
    c0a4:	addsle	r2, r9, r0, asr #20
    c0a8:			; <UNDEFINED> instruction: 0xf06f9d00
    c0ac:	strb	r0, [r1, #-1027]	; 0xfffffbfd
    c0b0:			; <UNDEFINED> instruction: 0x4630a910
    c0b4:			; <UNDEFINED> instruction: 0xf83cf003
    c0b8:	rsbsle	r2, r9, r0, lsl #16
    c0bc:	strmi	r9, [r4], -r0, lsl #26
    c0c0:	stmdbge	sl, {r3, r4, r5, r8, sl, sp, lr, pc}
    c0c4:			; <UNDEFINED> instruction: 0xf0034630
    c0c8:	stmdacs	r0, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
    c0cc:	stcls	0, cr13, [r0, #-408]	; 0xfffffe68
    c0d0:	str	r4, [pc, #-1540]!	; bad4 <PEM_write_bio_PrivateKey@plt+0x79c8>
    c0d4:	ldrtmi	r9, [r0], -r2, lsl #18
    c0d8:			; <UNDEFINED> instruction: 0xf0013138
    c0dc:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c0e0:	stcls	0, cr13, [r0, #-444]	; 0xfffffe44
    c0e4:	str	r4, [r5, #-1540]!	; 0xfffff9fc
    c0e8:	strmi	r9, [r4], -r0, lsl #26
    c0ec:	cfstr32ls	mvfx14, [r0, #-136]	; 0xffffff78
    c0f0:	ldr	r4, [pc, #-1540]	; baf4 <PEM_write_bio_PrivateKey@plt+0x79e8>
    c0f4:	strmi	r9, [r4], -r0, lsl #26
    c0f8:	cfstr32ls	mvfx14, [r0, #-112]	; 0xffffff90
    c0fc:	ldr	r4, [r9, #-1540]	; 0xfffff9fc
    c100:	ldrtmi	r9, [r0], -r2, lsl #22
    c104:			; <UNDEFINED> instruction: 0xf0026bd9
    c108:	stmdacs	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    c10c:	stcls	0, cr13, [r0, #-448]	; 0xfffffe40
    c110:	str	r4, [pc, #-1540]	; bb14 <PEM_write_bio_PrivateKey@plt+0x7a08>
    c114:	ldrtmi	r9, [r0], -r2, lsl #18
    c118:			; <UNDEFINED> instruction: 0xf0013138
    c11c:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c120:	stcls	0, cr13, [r0, #-460]	; 0xfffffe34
    c124:	str	r4, [r5, #-1540]	; 0xfffff9fc
    c128:	stmdbls	r7, {r1, r8, r9, fp, ip, pc}
    c12c:			; <UNDEFINED> instruction: 0xf7f76958
    c130:	stmdacs	r1, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    c134:	stcls	15, cr11, [r0, #-112]	; 0xffffff90
    c138:	ldreq	pc, [r5], #-111	; 0xffffff91
    c13c:	cfldrdge	mvd15, [sl], #508	; 0x1fc
    c140:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
    c144:	bl	144a128 <mkdtemp@@Base+0x142eb08>
    c148:	strmi	r9, [r5], -r2, lsl #22
    c14c:			; <UNDEFINED> instruction: 0xf7f76958
    c150:			; <UNDEFINED> instruction: 0x4601ea7c
    c154:			; <UNDEFINED> instruction: 0xf7fe4628
    c158:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    c15c:	stcls	0, cr13, [r0, #-380]	; 0xfffffe84
    c160:	strbt	r4, [r7], #1540	; 0x604
    c164:	ldrtmi	r9, [r0], -r2, lsl #18
    c168:			; <UNDEFINED> instruction: 0xf0013138
    c16c:	stmdacs	r0, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c170:	stcls	0, cr13, [r0, #-208]	; 0xffffff30
    c174:	ldrb	r4, [sp], #1540	; 0x604
    c178:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
    c17c:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    c180:			; <UNDEFINED> instruction: 0xf0402800
    c184:	blls	ac414 <mkdtemp@@Base+0x90df4>
    c188:	stmdbge	ip, {r1, r3, r8, r9, sl, sp, lr, pc}
    c18c:			; <UNDEFINED> instruction: 0xf0024630
    c190:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c194:	stcls	0, cr13, [r0, #-344]	; 0xfffffea8
    c198:	strb	r4, [fp], #1540	; 0x604
    c19c:	ldrtmi	sl, [r0], -fp, lsl #18
    c1a0:			; <UNDEFINED> instruction: 0xffc6f002
    c1a4:			; <UNDEFINED> instruction: 0xf0002800
    c1a8:	stcls	0, cr8, [r0, #-540]	; 0xfffffde4
    c1ac:	strb	r4, [r1], #1540	; 0x604
    c1b0:			; <UNDEFINED> instruction: 0x4630a911
    c1b4:			; <UNDEFINED> instruction: 0xffbcf002
    c1b8:	eorsle	r2, r9, r0, lsl #16
    c1bc:	strmi	r9, [r4], -r0, lsl #26
    c1c0:	blls	c54a8 <mkdtemp@@Base+0xa9e88>
    c1c4:	blvs	ff65da8c <mkdtemp@@Base+0xff64246c>
    c1c8:			; <UNDEFINED> instruction: 0xf8ecf002
    c1cc:	rsble	r2, r9, r0, lsl #16
    c1d0:	strmi	r9, [r4], -r0, lsl #26
    c1d4:	cfstrsls	mvf14, [r0, #-696]	; 0xfffffd48
    c1d8:	strt	r4, [fp], #1540	; 0x604
    c1dc:	ldrtmi	r9, [r0], -r2, lsl #22
    c1e0:			; <UNDEFINED> instruction: 0xf0026bd9
    c1e4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c1e8:	stcls	0, cr13, [r0, #-456]	; 0xfffffe38
    c1ec:	strt	r4, [r1], #1540	; 0x604
    c1f0:	ldrtmi	r9, [r0], -r2, lsl #22
    c1f4:			; <UNDEFINED> instruction: 0xf0026c19
    c1f8:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    c1fc:	adcshi	pc, r8, r0, asr #32
    c200:	blls	b2a1c <mkdtemp@@Base+0x973fc>
    c204:	bicsvs	r9, sl, r5
    c208:	blls	c5d38 <mkdtemp@@Base+0xaa718>
    c20c:	blvs	ff65dad4 <mkdtemp@@Base+0xff6424b4>
    c210:			; <UNDEFINED> instruction: 0xf8c8f002
    c214:	rsble	r2, r5, r0, lsl #16
    c218:	strmi	r9, [r4], -r0, lsl #26
    c21c:	blls	c544c <mkdtemp@@Base+0xa9e2c>
    c220:			; <UNDEFINED> instruction: 0xf7ff6958
    c224:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    c228:	stcls	0, cr13, [r0, #-692]	; 0xfffffd4c
    c22c:	str	r4, [r1], #1540	; 0x604
    c230:			; <UNDEFINED> instruction: 0x4630a912
    c234:			; <UNDEFINED> instruction: 0xff7cf002
    c238:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c23c:	stcls	0, cr13, [r0, #-384]	; 0xfffffe80
    c240:	ldrbt	r4, [r7], #-1540	; 0xfffff9fc
    c244:	ldrtmi	sl, [r0], -sp, lsl #18
    c248:			; <UNDEFINED> instruction: 0xff72f002
    c24c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c250:	addshi	pc, r2, r0, asr #32
    c254:	ldmdavs	sl, {r1, r8, r9, fp, ip, pc}
    c258:	svclt	0x001c2a04
    c25c:			; <UNDEFINED> instruction: 0xf06f9d00
    c260:			; <UNDEFINED> instruction: 0xf47f0403
    c264:	ldmvs	r8, {r0, r1, r2, r5, r6, sl, fp, sp, pc}
    c268:	blls	29db18 <mkdtemp@@Base+0x2824f8>
    c26c:			; <UNDEFINED> instruction: 0xf7f74629
    c270:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
    c274:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    c278:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
    c27c:	strls	r1, [sl, #-524]	; 0xfffffdf4
    c280:			; <UNDEFINED> instruction: 0xf7f76898
    c284:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    c288:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    c28c:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
    c290:	ldmvs	r8, {r2, r3, r8, sl, ip, lr}
    c294:	blx	84a28c <mkdtemp@@Base+0x82ec6c>
    c298:			; <UNDEFINED> instruction: 0xf0002800
    c29c:	stcls	0, cr8, [r0, #-552]	; 0xfffffdd8
    c2a0:	strb	r4, [r7], #-1540	; 0xfffff9fc
    c2a4:	ldrtmi	r9, [r0], -r2, lsl #22
    c2a8:			; <UNDEFINED> instruction: 0xf0026c19
    c2ac:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    c2b0:	stcls	0, cr13, [r0, #-256]	; 0xffffff00
    c2b4:	ldrt	r4, [sp], #-1540	; 0xfffff9fc
    c2b8:	ldrtmi	sl, [r0], -ip, lsl #18
    c2bc:			; <UNDEFINED> instruction: 0xff38f002
    c2c0:	suble	r2, fp, r0, lsl #16
    c2c4:	strmi	r9, [r4], -r0, lsl #26
    c2c8:	cfstrsls	mvf14, [r0, #-208]	; 0xffffff30
    c2cc:	ldrt	r4, [r1], #-1540	; 0xfffff9fc
    c2d0:	ldrtmi	r9, [r0], -r2, lsl #22
    c2d4:			; <UNDEFINED> instruction: 0xf0026c19
    c2d8:	stmdacs	r0, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
    c2dc:	stcls	0, cr13, [r0, #-340]	; 0xfffffeac
    c2e0:	strt	r4, [r7], #-1540	; 0xfffff9fc
    c2e4:	ldrtmi	r9, [r0], -r2, lsl #22
    c2e8:			; <UNDEFINED> instruction: 0xf0026c19
    c2ec:	stmdacs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    c2f0:	adchi	pc, r3, r0, asr #32
    c2f4:	tstcs	r0, r5, lsl #20
    c2f8:	tstls	r5, r2, lsl #22
    c2fc:			; <UNDEFINED> instruction: 0xe64f61da
    c300:	ldmib	sp, {r1, r8, fp, ip, pc}^
    c304:	stmiavs	r8, {r0, r1, r2, r3, r8, r9, sp}^
    c308:			; <UNDEFINED> instruction: 0xf7f7990e
    c30c:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    c310:	rscshi	pc, sl, r0
    c314:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
    c318:	stmib	sp, {r0, r4, r9, ip}^
    c31c:	ldmvs	r8, {r0, r1, r2, r3, r8, sl, ip, lr}^
    c320:			; <UNDEFINED> instruction: 0xf7f7950e
    c324:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
    c328:	rschi	pc, r9, r0
    c32c:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
    c330:			; <UNDEFINED> instruction: 0xe6355511
    c334:	ldmdbvs	r8, {r1, r8, r9, fp, ip, pc}^
    c338:	b	15ca31c <mkdtemp@@Base+0x15aecfc>
    c33c:	strmi	r9, [r5], -r2, lsl #22
    c340:			; <UNDEFINED> instruction: 0xf7f76958
    c344:	strmi	lr, [r1], -r2, lsl #19
    c348:			; <UNDEFINED> instruction: 0xf7fe4628
    c34c:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    c350:	svcge	0x0019f43f
    c354:	strmi	r9, [r4], -r0, lsl #26
    c358:	bllt	ffb4a35c <mkdtemp@@Base+0xffb2ed3c>
    c35c:	ldrtmi	sl, [r0], -sp, lsl #18
    c360:	cdp2	0, 14, cr15, cr6, cr2, {0}
    c364:	cmnlt	r8, #5242880	; 0x500000
    c368:	strmi	r9, [r4], -r0, lsl #26
    c36c:	bllt	ff8ca370 <mkdtemp@@Base+0xff8aed50>
    c370:	strmi	r9, [r4], -r0, lsl #26
    c374:	bllt	ff7ca378 <mkdtemp@@Base+0xff7aed58>
    c378:	strmi	r9, [r4], -r0, lsl #26
    c37c:	bllt	ff6ca380 <mkdtemp@@Base+0xff6aed60>
    c380:			; <UNDEFINED> instruction: 0xf06f9d00
    c384:			; <UNDEFINED> instruction: 0xf7ff0403
    c388:	blls	bb2e4 <mkdtemp@@Base+0x9fcc4>
    c38c:			; <UNDEFINED> instruction: 0xf7f76958
    c390:	blls	c6c48 <mkdtemp@@Base+0xab628>
    c394:	ldmdbvs	r8, {r0, r2, r9, sl, lr}^
    c398:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c39c:	strtmi	r4, [r8], -r1, lsl #12
    c3a0:	stc2	7, cr15, [r8, #1016]	; 0x3f8
    c3a4:			; <UNDEFINED> instruction: 0xf43f2800
    c3a8:	stcls	14, cr10, [r0, #-952]	; 0xfffffc48
    c3ac:			; <UNDEFINED> instruction: 0xf7ff4604
    c3b0:	stmdbls	fp, {r0, r6, r7, r8, r9, fp, ip, sp, pc}
    c3b4:			; <UNDEFINED> instruction: 0xf0089802
    c3b8:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c3bc:	mcrge	4, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    c3c0:	strmi	r9, [r4], -r0, lsl #26
    c3c4:	bllt	fedca3c8 <mkdtemp@@Base+0xfedaeda8>
    c3c8:	ldmib	sp, {r1, r8, fp, ip, pc}^
    c3cc:	stmvs	r8, {r0, r3, r8, r9, sp}
    c3d0:			; <UNDEFINED> instruction: 0xf7f79908
    c3d4:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    c3d8:	adchi	pc, sl, r0
    c3dc:	ldmib	sp, {r1, r8, r9, fp, ip, pc}^
    c3e0:	stmib	sp, {r2, r3, r9, ip}^
    c3e4:	ldmvs	r8, {r0, r3, r8, sl, ip, lr}
    c3e8:			; <UNDEFINED> instruction: 0xf7f79508
    c3ec:	stmdacs	r0, {r3, r5, fp, sp, lr, pc}
    c3f0:	addshi	pc, r9, r0
    c3f4:	stmib	sp, {r1, r8, r9, fp, ip, pc}^
    c3f8:	ldmvs	r8, {r2, r3, r8, sl, ip, lr}
    c3fc:			; <UNDEFINED> instruction: 0xf96cf7fc
    c400:	rsble	r2, r2, r0, lsl #16
    c404:	strmi	r9, [r4], -r0, lsl #26
    c408:	bllt	fe54a40c <mkdtemp@@Base+0xfe52edec>
    c40c:			; <UNDEFINED> instruction: 0xf06f9d00
    c410:			; <UNDEFINED> instruction: 0xf7ff0403
    c414:			; <UNDEFINED> instruction: 0xf06fbb8f
    c418:			; <UNDEFINED> instruction: 0xf7ff0403
    c41c:			; <UNDEFINED> instruction: 0xf06fbb8b
    c420:			; <UNDEFINED> instruction: 0xf7ff0403
    c424:			; <UNDEFINED> instruction: 0xf06fbb87
    c428:			; <UNDEFINED> instruction: 0xf7ff0409
    c42c:			; <UNDEFINED> instruction: 0xf7f7bb83
    c430:			; <UNDEFINED> instruction: 0xf06fec68
    c434:			; <UNDEFINED> instruction: 0xf7ff0409
    c438:	vstrls	d11, [r0, #-500]	; 0xfffffe0c
    c43c:			; <UNDEFINED> instruction: 0xf7ff4604
    c440:	vstrls	d11, [r0, #-484]	; 0xfffffe1c
    c444:	streq	pc, [r1], #-111	; 0xffffff91
    c448:	bllt	1d4a44c <mkdtemp@@Base+0x1d2ee2c>
    c44c:			; <UNDEFINED> instruction: 0xf06f9d00
    c450:			; <UNDEFINED> instruction: 0xf7ff0401
    c454:			; <UNDEFINED> instruction: 0xf06fbb6f
    c458:			; <UNDEFINED> instruction: 0xf7ff0401
    c45c:			; <UNDEFINED> instruction: 0xf06fbb6b
    c460:			; <UNDEFINED> instruction: 0xf7ff0401
    c464:	vstrls	d11, [r0, #-412]	; 0xfffffe64
    c468:	streq	pc, [r1], #-111	; 0xffffff91
    c46c:	bllt	18ca470 <mkdtemp@@Base+0x18aee50>
    c470:			; <UNDEFINED> instruction: 0xf06f9d00
    c474:			; <UNDEFINED> instruction: 0xf7ff0401
    c478:	vstrls	d11, [r0, #-372]	; 0xfffffe8c
    c47c:	streq	pc, [r1], #-111	; 0xffffff91
    c480:	bllt	164a484 <mkdtemp@@Base+0x162ee64>
    c484:			; <UNDEFINED> instruction: 0xf06f9d00
    c488:			; <UNDEFINED> instruction: 0xf7ff0401
    c48c:	vstrls	d11, [r0, #-332]	; 0xfffffeb4
    c490:	streq	pc, [r1], #-111	; 0xffffff91
    c494:	bllt	13ca498 <mkdtemp@@Base+0x13aee78>
    c498:			; <UNDEFINED> instruction: 0xf06f9d00
    c49c:			; <UNDEFINED> instruction: 0xf7ff0415
    c4a0:	vstrls	d11, [r0, #-292]	; 0xfffffedc
    c4a4:	streq	pc, [r1], #-111	; 0xffffff91
    c4a8:	bllt	114a4ac <mkdtemp@@Base+0x112ee8c>
    c4ac:			; <UNDEFINED> instruction: 0xf06f9d00
    c4b0:			; <UNDEFINED> instruction: 0xf7ff0401
    c4b4:	vstrls	d11, [r0, #-252]	; 0xffffff04
    c4b8:	ldreq	pc, [r5], #-111	; 0xffffff91
    c4bc:	bllt	eca4c0 <mkdtemp@@Base+0xeaeea0>
    c4c0:			; <UNDEFINED> instruction: 0xf06f9d00
    c4c4:			; <UNDEFINED> instruction: 0xf7ff0401
    c4c8:	stmdbls	fp, {r0, r2, r4, r5, r8, r9, fp, ip, sp, pc}
    c4cc:			; <UNDEFINED> instruction: 0xf0089802
    c4d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c4d4:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {1}
    c4d8:	strmi	r9, [r4], -r0, lsl #26
    c4dc:	bllt	aca4e0 <mkdtemp@@Base+0xaaeec0>
    c4e0:			; <UNDEFINED> instruction: 0xf06f9d00
    c4e4:			; <UNDEFINED> instruction: 0xf7ff0415
    c4e8:	vstrls	d11, [r0, #-148]	; 0xffffff6c
    c4ec:	streq	pc, [r1], #-111	; 0xffffff91
    c4f0:	bllt	84a4f4 <mkdtemp@@Base+0x82eed4>
    c4f4:			; <UNDEFINED> instruction: 0xf06f9d00
    c4f8:			; <UNDEFINED> instruction: 0xf7ff0401
    c4fc:	vstrls	d11, [r0, #-108]	; 0xffffff94
    c500:	ldreq	pc, [r5], #-111	; 0xffffff91
    c504:	bllt	5ca508 <mkdtemp@@Base+0x5aeee8>
    c508:			; <UNDEFINED> instruction: 0xf06f9d00
    c50c:			; <UNDEFINED> instruction: 0xf7ff0415
    c510:	vstrls	d11, [r0, #-68]	; 0xffffffbc
    c514:	ldreq	pc, [r5], #-111	; 0xffffff91
    c518:	bllt	34a51c <mkdtemp@@Base+0x32eefc>
    c51c:			; <UNDEFINED> instruction: 0xf06f9d00
    c520:			; <UNDEFINED> instruction: 0xf7ff0415
    c524:	vstrls	d11, [r0, #-28]	; 0xffffffe4
    c528:	ldreq	pc, [r5], #-111	; 0xffffff91
    c52c:	bllt	ca530 <mkdtemp@@Base+0xaef10>
    c530:			; <UNDEFINED> instruction: 0xf06f9d00
    c534:			; <UNDEFINED> instruction: 0xf7ff0415
    c538:	svclt	0x0000bafd
    c53c:	andeq	r1, r4, r0, ror r0
    c540:	andeq	r0, r0, ip, ror r4
    c544:	muleq	r4, sl, pc	; <UNPREDICTABLE>
    c548:	blmi	1d1ef1c <mkdtemp@@Base+0x1d038fc>
    c54c:	push	{r1, r3, r4, r5, r6, sl, lr}
    c550:	ldrshtlt	r4, [r3], r0
    c554:			; <UNDEFINED> instruction: 0x260058d3
    c558:	strmi	r4, [r5], -r4, lsl #12
    c55c:	teqls	r1, #1769472	; 0x1b0000
    c560:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c564:	strvs	lr, [r9], -sp, asr #19
    c568:	stcvs	3, cr11, [r5], {104}	; 0x68
    c56c:	stmdami	ip!, {r0, r2, r3, r4, r6, r8, r9, ip, sp, pc}^
    c570:			; <UNDEFINED> instruction: 0xf0024478
    c574:	strmi	pc, [r7], -r3, ror #31
    c578:	suble	r2, r8, r0, lsl #16
    c57c:			; <UNDEFINED> instruction: 0xffbef002
    c580:	ldrtmi	r4, [r8], -r5, lsl #12
    c584:			; <UNDEFINED> instruction: 0xffccf002
    c588:	andcs	r4, r4, r5, lsl #8
    c58c:	ldc2l	0, cr15, [r0, #36]!	; 0x24
    c590:	stmdble	r5!, {r0, r2, r7, r9, lr}
    c594:			; <UNDEFINED> instruction: 0xf10d4637
    c598:	cdpge	8, 2, cr0, cr1, cr12, {1}
    c59c:	ldrbcc	pc, [pc, #79]!	; c5f3 <PEM_write_bio_PrivateKey@plt+0x84e7>	; <UNPREDICTABLE>
    c5a0:			; <UNDEFINED> instruction: 0xf0039809
    c5a4:	subcs	pc, r0, #2736128	; 0x29c000
    c5a8:			; <UNDEFINED> instruction: 0x46304611
    c5ac:	b	fec4a590 <mkdtemp@@Base+0xfec2ef70>
    c5b0:			; <UNDEFINED> instruction: 0x46402258
    c5b4:			; <UNDEFINED> instruction: 0xf7f74611
    c5b8:	stmdals	sl, {r2, r3, r5, r7, r9, fp, sp, lr, pc}
    c5bc:	stc2l	7, cr15, [r6, #-1008]!	; 0xfffffc10
    c5c0:			; <UNDEFINED> instruction: 0xf7fb4638
    c5c4:	bmi	160b930 <mkdtemp@@Base+0x15f0310>
    c5c8:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    c5cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c5d0:	subsmi	r9, sl, r1, lsr fp
    c5d4:	addshi	pc, r9, r0, asr #32
    c5d8:	eorslt	r4, r3, r8, lsr #12
    c5dc:	mvnshi	lr, #12386304	; 0xbd0000
    c5e0:	stclvs	6, cr4, [r5], #224	; 0xe0
    c5e4:			; <UNDEFINED> instruction: 0xff88f002
    c5e8:	movwle	r4, #37509	; 0x9285
    c5ec:	stclvs	6, cr4, [r5], #224	; 0xe0
    c5f0:			; <UNDEFINED> instruction: 0xff82f002
    c5f4:	strtmi	r4, [r8], -r1, lsl #12
    c5f8:			; <UNDEFINED> instruction: 0xf9e0f010
    c5fc:	cmnlt	r1, r8, lsl #13
    c600:			; <UNDEFINED> instruction: 0xf10dae21
    c604:			; <UNDEFINED> instruction: 0xf06f082c
    c608:	strcs	r0, [r0, -r3, lsl #10]
    c60c:	cdpge	7, 2, cr14, cr1, cr8, {6}
    c610:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    c614:	streq	pc, [r9, #-111]	; 0xffffff91
    c618:	cdpge	7, 2, cr14, cr1, cr2, {6}
    c61c:	cmpcs	r0, r2, ror #26
    c620:	tstls	r0, r4
    c624:	stcvs	6, cr4, [r1, #-204]!	; 0xffffff34
    c628:	cdp2	0, 7, cr15, cr6, cr9, {0}
    c62c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c630:	ldrtmi	sp, [r8], -r0, ror #2
    c634:			; <UNDEFINED> instruction: 0xff62f002
    c638:	ldrtmi	r4, [r8], -r3, lsl #12
    c63c:			; <UNDEFINED> instruction: 0xf0029305
    c640:	pkhtbmi	pc, r1, sp, asr #30	; <UNPREDICTABLE>
    c644:			; <UNDEFINED> instruction: 0xf0024638
    c648:	bl	1cc3fc <mkdtemp@@Base+0x1b0ddc>
    c64c:	strls	r0, [r2, #-521]	; 0xfffffdf7
    c650:	andls	r4, r0, #59768832	; 0x3900000
    c654:	blls	15df24 <mkdtemp@@Base+0x142904>
    c658:	stmdage	r9, {r0, ip, pc}
    c65c:			; <UNDEFINED> instruction: 0xffe8f002
    c660:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c664:			; <UNDEFINED> instruction: 0xf7fbd146
    c668:			; <UNDEFINED> instruction: 0x4607fbf9
    c66c:	suble	r2, r9, r0, lsl #16
    c670:	bge	2279fc <mkdtemp@@Base+0x20c3dc>
    c674:			; <UNDEFINED> instruction: 0xff38f7fb
    c678:	stmdacs	r0, {r0, r2, r9, sl, lr}
    c67c:	stfvsp	f5, [r3], #252	; 0xfc
    c680:	ldmib	sp, {r8, sp}^
    c684:	stmib	sp, {r3, sp}^
    c688:	movwls	r1, #257	; 0x101
    c68c:			; <UNDEFINED> instruction: 0xf0036ca3
    c690:			; <UNDEFINED> instruction: 0x4605f873
    c694:	stmdbge	sl, {r3, r4, r7, r8, r9, fp, ip, sp, pc}
    c698:			; <UNDEFINED> instruction: 0xf7ff4638
    c69c:			; <UNDEFINED> instruction: 0xf10dfa1d
    c6a0:			; <UNDEFINED> instruction: 0x4605091f
    c6a4:	eor	fp, sl, r8, ror #2
    c6a8:	ldrtmi	r4, [r8], -r9, asr #12
    c6ac:	stc2	0, cr15, [ip], {1}
    c6b0:			; <UNDEFINED> instruction: 0xf108bb20
    c6b4:			; <UNDEFINED> instruction: 0xf89d0801
    c6b8:	blx	17d473c <mkdtemp@@Base+0x17b911c>
    c6bc:	addsmi	pc, sl, #136, 6	; 0x20000002
    c6c0:	ldrtmi	sp, [r8], -r5, lsr #2
    c6c4:	ldc2l	7, cr15, [r2, #1004]	; 0x3ec
    c6c8:	mvnle	r2, r0, lsl #16
    c6cc:			; <UNDEFINED> instruction: 0xf10d990a
    c6d0:	subscs	r0, r8, #44, 16	; 0x2c0000
    c6d4:	tstls	r5, r0, asr #12
    c6d8:	ldmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6dc:	subscs	r9, r8, #81920	; 0x14000
    c6e0:	strtmi	r4, [r1], -r8, lsl #12
    c6e4:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6e8:	strbmi	r4, [r1], -r0, lsr #12
    c6ec:			; <UNDEFINED> instruction: 0xf7f72258
    c6f0:	smmls	r5, r2, r9, lr
    c6f4:			; <UNDEFINED> instruction: 0xf10d4647
    c6f8:	ldrb	r0, [r1, -ip, lsr #16]
    c6fc:			; <UNDEFINED> instruction: 0xf10d4605
    c700:	strb	r0, [sp, -ip, lsr #16]
    c704:	streq	pc, [r1, #-111]	; 0xffffff91
    c708:			; <UNDEFINED> instruction: 0xf7f7e7f9
    c70c:			; <UNDEFINED> instruction: 0xf10deafa
    c710:			; <UNDEFINED> instruction: 0xf06f082c
    c714:	strb	r0, [r3, -r3, lsl #10]
    c718:	andeq	r0, r4, r4, lsl #12
    c71c:	andeq	r0, r0, ip, ror r4
    c720:	andeq	r2, r1, r0, lsr #13
    c724:	andeq	r0, r4, r6, lsl #11
    c728:	strtcs	pc, [ip], #-2271	; 0xfffff721
    c72c:	strtcc	pc, [ip], #-2271	; 0xfffff721
    c730:	push	{r1, r3, r4, r5, r6, sl, lr}
    c734:	strdlt	r4, [ip], r0
    c738:			; <UNDEFINED> instruction: 0x460e58d3
    c73c:	strmi	r4, [r7], -r5, lsl #12
    c740:	movwls	r6, #47131	; 0xb81b
    c744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c748:	stfvsd	f3, [r7], {24}
    c74c:	svclt	0x00183f00
    c750:	strtmi	r2, [r8], -r1, lsl #14
    c754:	mrc2	7, 7, pc, cr8, cr15, {7}
    c758:	cmnlt	r8, r4, lsl #12
    c75c:	strcs	pc, [r0], #-2271	; 0xfffff721
    c760:	ldrbtmi	r4, [sl], #-3070	; 0xfffff402
    c764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c768:	subsmi	r9, sl, fp, lsl #22
    c76c:	mvnshi	pc, r0, asr #32
    c770:	andlt	r4, ip, r0, lsr #12
    c774:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c778:	blx	1c4a76e <mkdtemp@@Base+0x1c2f14e>
    c77c:	stmdacs	r0, {r7, r9, sl, lr}
    c780:	mvnhi	pc, r0
    c784:	andcs	r4, r3, #252928	; 0x3dc00
    c788:	stmdbvs	r8!, {r0, r3, r5, fp, sp, lr}
    c78c:	and	r4, r3, fp, ror r4
    c790:	tstcc	ip, #630784	; 0x9a000
    c794:	andsle	r1, r1, r4, asr ip
    c798:			; <UNDEFINED> instruction: 0xd1f94291
    c79c:	bcs	26c0c <mkdtemp@@Base+0xb5ec>
    c7a0:	addsmi	fp, r0, #24, 30	; 0x60
    c7a4:	ldmdavs	r9, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c7a8:			; <UNDEFINED> instruction: 0xf0024640
    c7ac:			; <UNDEFINED> instruction: 0x4604f8d9
    c7b0:	bllt	5f8d38 <mkdtemp@@Base+0x5dd718>
    c7b4:			; <UNDEFINED> instruction: 0xf7fb4640
    c7b8:			; <UNDEFINED> instruction: 0xe7cffbdf
    c7bc:	strbmi	r4, [r0], -sl, ror #19
    c7c0:			; <UNDEFINED> instruction: 0xf0024479
    c7c4:	strmi	pc, [r4], -sp, asr #17
    c7c8:	mvnsle	r2, r0, lsl #16
    c7cc:	blcs	366880 <mkdtemp@@Base+0x34b260>
    c7d0:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c7d4:	msreq	CPSR_fx, r3, lsl r0
    c7d8:	cmneq	r8, ip, asr #2
    c7dc:	rsceq	r0, r2, lr, lsr #32
    c7e0:	smulleq	r0, r0, ip, r0	; <UNPREDICTABLE>
    c7e4:	andeq	r0, lr, lr, lsl r0
    c7e8:	rsbseq	r0, fp, lr
    c7ec:			; <UNDEFINED> instruction: 0x00510196
    c7f0:			; <UNDEFINED> instruction: 0xf06f0041
    c7f4:	svccs	0x00000409
    c7f8:			; <UNDEFINED> instruction: 0x4628d0dc
    c7fc:			; <UNDEFINED> instruction: 0xf9c2f000
    c800:	stmdacs	r0, {r2, r9, sl, lr}
    c804:			; <UNDEFINED> instruction: 0x4630d1d6
    c808:			; <UNDEFINED> instruction: 0xf0014641
    c80c:			; <UNDEFINED> instruction: 0x4604fe31
    c810:	stclvs	7, cr14, [fp], #-832	; 0xfffffcc0
    c814:	rscle	r2, ip, r0, lsl #22
    c818:			; <UNDEFINED> instruction: 0xf7fb6818
    c81c:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
    c820:	stclvs	0, cr13, [fp], #-924	; 0xfffffc64
    c824:	ldmdavs	r9, {r6, r9, sl, lr}
    c828:			; <UNDEFINED> instruction: 0xf8aaf002
    c82c:	stmdacs	r0, {r2, r9, sl, lr}
    c830:	stmibvs	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    c834:	strbmi	r2, [r0], -r0, lsr #4
    c838:			; <UNDEFINED> instruction: 0xf850f002
    c83c:	stmdacs	r0, {r2, r9, sl, lr}
    c840:	stmibvs	r9!, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}
    c844:	strbmi	r2, [r0], -r0, asr #4
    c848:			; <UNDEFINED> instruction: 0xf848f002
    c84c:	stmdacs	r0, {r2, r9, sl, lr}
    c850:	svccs	0x0000d1af
    c854:			; <UNDEFINED> instruction: 0xe7d0d0d7
    c858:	blcs	27a0c <mkdtemp@@Base+0xc3ec>
    c85c:	ldmdavs	r8, {r0, r3, r6, r7, ip, lr, pc}
    c860:	stc2	7, cr15, [r4, #-1004]	; 0xfffffc14
    c864:	sbcle	r2, r4, r0, lsl #16
    c868:	strbmi	r6, [r0], -fp, ror #24
    c86c:			; <UNDEFINED> instruction: 0xf0026819
    c870:	strmi	pc, [r4], -r7, lsl #17
    c874:	orrsle	r2, ip, r0, lsl #16
    c878:	eorcs	r6, r0, #3817472	; 0x3a4000
    c87c:			; <UNDEFINED> instruction: 0xf0024640
    c880:	strmi	pc, [r4], -sp, lsr #16
    c884:	orrsle	r2, r4, r0, lsl #16
    c888:	strbmi	r6, [r0], -r9, ror #22
    c88c:			; <UNDEFINED> instruction: 0xf868f002
    c890:	stmdacs	r0, {r2, r9, sl, lr}
    c894:			; <UNDEFINED> instruction: 0xf895d18d
    c898:			; <UNDEFINED> instruction: 0x46401038
    c89c:			; <UNDEFINED> instruction: 0xff08f001
    c8a0:	stmdacs	r0, {r2, r9, sl, lr}
    c8a4:	blvs	ffa80ec0 <mkdtemp@@Base+0xffa658a0>
    c8a8:			; <UNDEFINED> instruction: 0xf0024640
    c8ac:	strmi	pc, [r4], -r9, ror #16
    c8b0:			; <UNDEFINED> instruction: 0xf47f2800
    c8b4:	stcvs	15, cr10, [r9], #-504	; 0xfffffe08
    c8b8:			; <UNDEFINED> instruction: 0xf0024640
    c8bc:	strmi	pc, [r4], -r1, ror #16
    c8c0:			; <UNDEFINED> instruction: 0xf47f2800
    c8c4:	svccs	0x0000af76
    c8c8:			; <UNDEFINED> instruction: 0xe796d09d
    c8cc:	vmla.i8	d22, d0, d27
    c8d0:	addsmi	r2, r3, #-1342177268	; 0xb000000c
    c8d4:	teqhi	r8, r0	; <UNPREDICTABLE>
    c8d8:	svcvc	0x0033f5b3
    c8dc:	msrhi	CPSR_fsx, r0
    c8e0:	addsne	pc, pc, #64, 4
    c8e4:	svclt	0x00184293
    c8e8:			; <UNDEFINED> instruction: 0xf0002100
    c8ec:			; <UNDEFINED> instruction: 0x4640811e
    c8f0:			; <UNDEFINED> instruction: 0xf836f002
    c8f4:	stmdacs	r0, {r2, r9, sl, lr}
    c8f8:	svcge	0x005bf47f
    c8fc:	strbmi	r6, [r0], -r9, ror #18
    c900:	ldc2	0, cr15, [ip, #8]
    c904:	stmdacs	r0, {r2, r9, sl, lr}
    c908:	svcge	0x0053f47f
    c90c:	stclvs	7, cr14, [fp], #-752	; 0xfffffd10
    c910:			; <UNDEFINED> instruction: 0xf43f2b00
    c914:	ldmdavs	r8, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    c918:	stc2	7, cr15, [r8], #1004	; 0x3ec
    c91c:			; <UNDEFINED> instruction: 0xf43f2800
    c920:	stmiavs	r8!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    c924:	tstcs	r0, sl, lsl #20
    c928:	svc	0x0070f7f6
    c92c:	strbmi	r6, [r0], -fp, ror #24
    c930:			; <UNDEFINED> instruction: 0xf0026819
    c934:	strmi	pc, [r4], -r5, lsr #16
    c938:			; <UNDEFINED> instruction: 0xf47f2800
    c93c:	stmdbls	sl, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    c940:			; <UNDEFINED> instruction: 0xf0024640
    c944:	strmi	pc, [r4], -r9, asr #25
    c948:			; <UNDEFINED> instruction: 0xf47f2800
    c94c:	svccs	0x0000af32
    c950:	svcge	0x0059f43f
    c954:	stclvs	7, cr14, [fp], #-324	; 0xfffffebc
    c958:			; <UNDEFINED> instruction: 0xf43f2b00
    c95c:	ldmdavs	r8, {r1, r3, r6, r8, r9, sl, fp, sp, pc}
    c960:	stc2	7, cr15, [r4], {251}	; 0xfb
    c964:			; <UNDEFINED> instruction: 0xf43f2800
    c968:	stclvs	15, cr10, [fp], #-272	; 0xfffffef0
    c96c:	ldmdavs	r9, {r6, r9, sl, lr}
    c970:			; <UNDEFINED> instruction: 0xf806f002
    c974:	stmdacs	r0, {r2, r9, sl, lr}
    c978:	svcge	0x001bf47f
    c97c:			; <UNDEFINED> instruction: 0xf7f76968
    c980:	strmi	lr, [r1], -r4, lsl #23
    c984:			; <UNDEFINED> instruction: 0xf0024640
    c988:	strmi	pc, [r4], -r7, lsr #25
    c98c:			; <UNDEFINED> instruction: 0xf47f2800
    c990:	svccs	0x0000af10
    c994:	svcge	0x0037f43f
    c998:	stclvs	7, cr14, [fp], #-188	; 0xffffff44
    c99c:			; <UNDEFINED> instruction: 0xf43f2b00
    c9a0:	ldmdavs	r8, {r3, r5, r8, r9, sl, fp, sp, pc}
    c9a4:	stc2l	7, cr15, [r2], #-1004	; 0xfffffc14
    c9a8:			; <UNDEFINED> instruction: 0xf43f2800
    c9ac:	andcs	sl, r0, #34, 30	; 0x88
    c9b0:	ldrmi	sl, [r1], -r2, lsl #22
    c9b4:			; <UNDEFINED> instruction: 0xf7f768a8
    c9b8:	stmiavs	r8!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    c9bc:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    c9c0:	svc	0x003cf7f6
    c9c4:	ldrmi	r2, [r1], -r0, lsl #4
    c9c8:	blge	e6c70 <mkdtemp@@Base+0xcb650>
    c9cc:	b	1f4a9b0 <mkdtemp@@Base+0x1f2f390>
    c9d0:	strbmi	r6, [r0], -fp, ror #24
    c9d4:			; <UNDEFINED> instruction: 0xf0016819
    c9d8:			; <UNDEFINED> instruction: 0x4604ffd3
    c9dc:			; <UNDEFINED> instruction: 0xf47f2800
    c9e0:	stmdbls	r2, {r3, r5, r6, r7, r9, sl, fp, sp, pc}
    c9e4:			; <UNDEFINED> instruction: 0xf0024640
    c9e8:			; <UNDEFINED> instruction: 0x4604fc77
    c9ec:			; <UNDEFINED> instruction: 0xf47f2800
    c9f0:	stmdbls	r3, {r5, r6, r7, r9, sl, fp, sp, pc}
    c9f4:			; <UNDEFINED> instruction: 0xf0024640
    c9f8:	strmi	pc, [r4], -pc, ror #24
    c9fc:			; <UNDEFINED> instruction: 0xf47f2800
    ca00:	stmdbls	r4, {r3, r4, r6, r7, r9, sl, fp, sp, pc}
    ca04:			; <UNDEFINED> instruction: 0xf0024640
    ca08:	strmi	pc, [r4], -r7, ror #24
    ca0c:			; <UNDEFINED> instruction: 0xf47f2800
    ca10:	stmdbls	r5, {r4, r6, r7, r9, sl, fp, sp, pc}
    ca14:			; <UNDEFINED> instruction: 0xf0024640
    ca18:			; <UNDEFINED> instruction: 0x4604fc5f
    ca1c:			; <UNDEFINED> instruction: 0xf47f2800
    ca20:	svccs	0x0000aec8
    ca24:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    ca28:	blge	c65cc <mkdtemp@@Base+0xaafac>
    ca2c:	bge	66cd4 <mkdtemp@@Base+0x4b6b4>
    ca30:			; <UNDEFINED> instruction: 0xf7f74669
    ca34:	stmiavs	r8!, {r3, r6, r8, r9, fp, sp, lr, pc}
    ca38:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    ca3c:	mrc	7, 7, APSR_nzcv, cr14, cr6, {7}
    ca40:	ldrmi	r2, [r1], -r0, lsl #4
    ca44:	blge	e6cec <mkdtemp@@Base+0xcb6cc>
    ca48:	b	fcaa2c <mkdtemp@@Base+0xfaf40c>
    ca4c:	strbmi	r9, [r0], -r0, lsl #18
    ca50:	mcrr2	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
    ca54:	stmdacs	r0, {r2, r9, sl, lr}
    ca58:	mcrge	4, 5, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    ca5c:	strbmi	r9, [r0], -r1, lsl #18
    ca60:	ldc2	0, cr15, [sl], #-8
    ca64:	stmdacs	r0, {r2, r9, sl, lr}
    ca68:	mcrge	4, 5, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    ca6c:	blge	246958 <mkdtemp@@Base+0x22b338>
    ca70:	bge	1e6e18 <mkdtemp@@Base+0x1cb7f8>
    ca74:			; <UNDEFINED> instruction: 0xf7f7a906
    ca78:	stmiavs	r8!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    ca7c:	stmdbge	r9, {r1, r3, r9, fp, sp, pc}
    ca80:	mcr	7, 6, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    ca84:	strbmi	r9, [r0], -r6, lsl #18
    ca88:	stc2	0, cr15, [r6], #-8
    ca8c:	stmdacs	r0, {r2, r9, sl, lr}
    ca90:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    ca94:	strbmi	r9, [r0], -r7, lsl #18
    ca98:	ldc2	0, cr15, [lr], {2}
    ca9c:	stmdacs	r0, {r2, r9, sl, lr}
    caa0:	mcrge	4, 4, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    caa4:	strbmi	r9, [r0], -r8, lsl #18
    caa8:	ldc2	0, cr15, [r6], {2}
    caac:	stmdacs	r0, {r2, r9, sl, lr}
    cab0:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
    cab4:	strbmi	r9, [r0], -r9, lsl #18
    cab8:	stc2	0, cr15, [lr], {2}
    cabc:	stmdacs	r0, {r2, r9, sl, lr}
    cac0:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
    cac4:	stmdbvs	fp!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    cac8:	sbccs	pc, fp, #64, 4
    cacc:	mlasle	r8, r3, r2, r4
    cad0:	svcvc	0x0033f5b3
    cad4:	vhadd.s8	d29, d0, d31
    cad8:	addsmi	r1, r3, #-268435447	; 0xf0000009
    cadc:	tstcs	r0, r8, lsl pc
    cae0:	strbmi	sp, [r0], -r6, lsr #32
    cae4:			; <UNDEFINED> instruction: 0xff3cf001
    cae8:	stmdacs	r0, {r2, r9, sl, lr}
    caec:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    caf0:	strbmi	r6, [r0], -r9, ror #18
    caf4:	stc2	0, cr15, [r2], #8
    caf8:	stmdacs	r0, {r2, r9, sl, lr}
    cafc:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {3}
    cb00:	stclvs	7, cr14, [fp], #-240	; 0xffffff10
    cb04:			; <UNDEFINED> instruction: 0xf43f2b00
    cb08:	ldmdavs	r8, {r2, r4, r5, r6, r9, sl, fp, sp, pc}
    cb0c:	blx	febcab02 <mkdtemp@@Base+0xfebaf4e2>
    cb10:			; <UNDEFINED> instruction: 0xf43f2800
    cb14:	stclvs	14, cr10, [fp], #-440	; 0xfffffe48
    cb18:	ldmdavs	r9, {r6, r9, sl, lr}
    cb1c:			; <UNDEFINED> instruction: 0xff30f001
    cb20:	stmdacs	r0, {r2, r9, sl, lr}
    cb24:	mcrge	4, 2, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    cb28:	ldmdbmi	r0, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
    cb2c:			; <UNDEFINED> instruction: 0xe6de4479
    cb30:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
    cb34:	stmdbmi	pc, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    cb38:			; <UNDEFINED> instruction: 0xe7d24479
    cb3c:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    cb40:	stmdbmi	lr, {r0, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    cb44:			; <UNDEFINED> instruction: 0xe7cc4479
    cb48:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    cb4c:			; <UNDEFINED> instruction: 0xf06fe6cf
    cb50:	str	r0, [r3], -r1, lsl #8
    cb54:	ldm	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb58:	andeq	r0, r4, r0, lsr #8
    cb5c:	andeq	r0, r0, ip, ror r4
    cb60:	andeq	r0, r4, lr, ror #7
    cb64:	strdeq	pc, [r3], -r0
    cb68:	andeq	r2, r1, ip, ror r2
    cb6c:	andeq	r1, r1, r4, lsr pc
    cb70:	andeq	r1, r1, lr, lsr #30
    cb74:	andeq	r1, r1, r0, lsl pc
    cb78:	andeq	r1, r1, sl, lsl #30
    cb7c:	andeq	r1, r1, r0, lsl pc
    cb80:	andeq	r1, r1, sl, lsl #30
    cb84:	blmi	fe69f5f0 <mkdtemp@@Base+0xfe683fd0>
    cb88:	push	{r1, r3, r4, r5, r6, sl, lr}
    cb8c:			; <UNDEFINED> instruction: 0x46804ff0
    cb90:	umlalslt	r4, r1, r8, r8
    cb94:			; <UNDEFINED> instruction: 0x260058d3
    cb98:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    cb9c:			; <UNDEFINED> instruction: 0xf04f932f
    cba0:	stmib	sp, {r8, r9}^
    cba4:			; <UNDEFINED> instruction: 0xf0026607
    cba8:	strmi	pc, [r5], -r9, asr #25
    cbac:			; <UNDEFINED> instruction: 0xf0002800
    cbb0:			; <UNDEFINED> instruction: 0xf00280fc
    cbb4:	strmi	pc, [r4], -r3, lsr #25
    cbb8:			; <UNDEFINED> instruction: 0xf0024628
    cbbc:	strmi	pc, [r4], #-3249	; 0xfffff34f
    cbc0:			; <UNDEFINED> instruction: 0xf0092004
    cbc4:	addmi	pc, r4, #872448	; 0xd5000
    cbc8:	rschi	pc, r5, r0, lsl #4
    cbcc:	addmi	pc, r0, pc, asr #8
    cbd0:	stm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cbd4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    cbd8:	rscshi	pc, r8, r0
    cbdc:	beq	1f49018 <mkdtemp@@Base+0x1f2d9f8>
    cbe0:	orrmi	pc, r0, pc, asr #8
    cbe4:	cdp2	0, 1, cr15, cr6, cr12, {0}
    cbe8:	ldrbmi	r2, [r3], -r0, asr #4
    cbec:	ldrtmi	r9, [r9], -r0, lsl #4
    cbf0:	addmi	pc, r0, #1325400064	; 0x4f000000
    cbf4:			; <UNDEFINED> instruction: 0xf0092004
    cbf8:	strmi	pc, [r4], -pc, lsl #23
    cbfc:			; <UNDEFINED> instruction: 0xf10db360
    cc00:	ldrtmi	r0, [r5], -r4, lsr #22
    cc04:	stmdals	r7, {r0, r4, r5, r7, r9, sl, lr}
    cc08:	cdp2	0, 7, cr15, cr4, cr2, {0}
    cc0c:	ldrmi	r2, [r1], -r0, asr #4
    cc10:			; <UNDEFINED> instruction: 0xf7f64650
    cc14:	subscs	lr, r8, #504	; 0x1f8
    cc18:			; <UNDEFINED> instruction: 0x46584611
    cc1c:	svc	0x0078f7f6
    cc20:			; <UNDEFINED> instruction: 0x46284631
    cc24:	blx	1148c64 <mkdtemp@@Base+0x112d644>
    cc28:	orrmi	pc, r0, pc, asr #8
    cc2c:			; <UNDEFINED> instruction: 0xf00e4638
    cc30:	stmdals	r8, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    cc34:	blx	acac2c <mkdtemp@@Base+0xaaf60c>
    cc38:			; <UNDEFINED> instruction: 0xf7fb4648
    cc3c:	bmi	1bcb2b8 <mkdtemp@@Base+0x1bafc98>
    cc40:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
    cc44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cc48:	subsmi	r9, sl, pc, lsr #22
    cc4c:	adcshi	pc, ip, r0, asr #32
    cc50:	eorslt	r4, r1, r0, lsr #12
    cc54:	svchi	0x00f0e8bd
    cc58:			; <UNDEFINED> instruction: 0xf0024628
    cc5c:	strmi	pc, [r3], -pc, asr #24
    cc60:	movwls	r4, #17960	; 0x4628
    cc64:	mcrr2	0, 0, pc, sl, cr2	; <UNPREDICTABLE>
    cc68:	strtmi	r4, [r8], -r4, lsl #12
    cc6c:	mrrc2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
    cc70:	tstcs	r1, r4, asr r4
    cc74:	tstls	r2, r0, lsl #8
    cc78:	blls	11e5c8 <mkdtemp@@Base+0x102fa8>
    cc7c:	andls	r4, r1, r9, lsr #12
    cc80:			; <UNDEFINED> instruction: 0xf002a807
    cc84:			; <UNDEFINED> instruction: 0x4604fcd5
    cc88:			; <UNDEFINED> instruction: 0xd1b82800
    cc8c:			; <UNDEFINED> instruction: 0xf8e6f7fb
    cc90:	stmdacs	r0, {r0, r7, r9, sl, lr}
    cc94:	addshi	pc, r3, r0
    cc98:	svceq	0x0000f1b8
    cc9c:			; <UNDEFINED> instruction: 0xf8d8d008
    cca0:			; <UNDEFINED> instruction: 0xb12b3048
    cca4:			; <UNDEFINED> instruction: 0xf7ff4640
    cca8:	strmi	pc, [r4], -pc, asr #24
    ccac:	cmnle	lr, r0, lsl #16
    ccb0:	strbmi	r2, [r9], -r3, lsl #4
    ccb4:			; <UNDEFINED> instruction: 0xf7ff4640
    ccb8:			; <UNDEFINED> instruction: 0x4604fd37
    ccbc:	teqlt	r8, r6, lsl #12
    ccc0:			; <UNDEFINED> instruction: 0x3601e033
    ccc4:	rscslt	r4, r1, #72, 12	; 0x4800000
    ccc8:	ldc2l	0, cr15, [r2], #4
    cccc:	bllt	181e4e4 <mkdtemp@@Base+0x1802ec4>
    ccd0:			; <UNDEFINED> instruction: 0xf7fb4648
    ccd4:	strmi	pc, [r4], -fp, asr #21
    ccd8:			; <UNDEFINED> instruction: 0xf0024628
    ccdc:	strmi	pc, [r1], -sp, lsl #24
    cce0:			; <UNDEFINED> instruction: 0xf00f4620
    cce4:	stmdbcs	r0, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    cce8:	strbmi	sp, [r8], -fp, ror #3
    ccec:			; <UNDEFINED> instruction: 0xf7fb9105
    ccf0:			; <UNDEFINED> instruction: 0x4606fabd
    ccf4:	svc	0x00f8f7f6
    ccf8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ccfc:			; <UNDEFINED> instruction: 0x4648d070
    cd00:			; <UNDEFINED> instruction: 0xf7fb9c07
    cd04:	andls	pc, r4, r7, lsl fp	; <UNPREDICTABLE>
    cd08:			; <UNDEFINED> instruction: 0xf7fb4648
    cd0c:	stmdbls	r5, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    cd10:	strtmi	r9, [sl], -r4, lsl #22
    cd14:	smlabtne	r1, sp, r9, lr
    cd18:	strtmi	r9, [r0], -r0
    cd1c:	stc2	0, cr15, [ip, #-8]!
    cd20:	teqlt	r8, r4, lsl #12
    cd24:	bleq	949160 <mkdtemp@@Base+0x92db40>
    cd28:	strcs	lr, [r0, #-1901]	; 0xfffff893
    cd2c:	bleq	949168 <mkdtemp@@Base+0x92db48>
    cd30:	strb	r4, [r8, -lr, lsr #12]!
    cd34:	strbmi	sl, [r0], -r8, lsl #18
    cd38:			; <UNDEFINED> instruction: 0xf9cef7fd
    cd3c:	stmdacs	r0, {r2, r9, sl, lr}
    cd40:	stmdbls	r8, {r4, r5, r6, r7, r8, ip, lr, pc}
    cd44:	bleq	949180 <mkdtemp@@Base+0x92db60>
    cd48:			; <UNDEFINED> instruction: 0x46582258
    cd4c:			; <UNDEFINED> instruction: 0xf7f69104
    cd50:	stmdbls	r4, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    cd54:			; <UNDEFINED> instruction: 0x46082258
    cd58:			; <UNDEFINED> instruction: 0xf7f64641
    cd5c:	subscs	lr, r8, #156, 28	; 0x9c0
    cd60:			; <UNDEFINED> instruction: 0x46404659
    cd64:	mrc	7, 4, APSR_nzcv, cr6, cr6, {7}
    cd68:			; <UNDEFINED> instruction: 0xf8c89b08
    cd6c:	vst4.16	{d21-d24}, [pc], r8
    cd70:			; <UNDEFINED> instruction: 0xf8c84280
    cd74:	strtmi	r6, [r5], -ip, asr #32
    cd78:	subsvc	pc, r0, r8, asr #17
    cd7c:			; <UNDEFINED> instruction: 0xf8c84626
    cd80:			; <UNDEFINED> instruction: 0x46272054
    cd84:	mlascc	r8, r3, r8, pc	; <UNPREDICTABLE>
    cd88:	eorscc	pc, r8, r8, lsl #17
    cd8c:			; <UNDEFINED> instruction: 0xf10de73b
    cd90:	ldrtmi	r0, [r5], -r4, lsr #22
    cd94:			; <UNDEFINED> instruction: 0xf10de737
    cd98:			; <UNDEFINED> instruction: 0xf10d0a7c
    cd9c:			; <UNDEFINED> instruction: 0xf04f0b24
    cda0:			; <UNDEFINED> instruction: 0x463534ff
    cda4:			; <UNDEFINED> instruction: 0x46b14637
    cda8:			; <UNDEFINED> instruction: 0xf10de72d
    cdac:			; <UNDEFINED> instruction: 0xf10d0a7c
    cdb0:	strmi	r0, [r7], -r4, lsr #22
    cdb4:			; <UNDEFINED> instruction: 0xf06f4681
    cdb8:	strmi	r0, [r6], -r9, lsl #8
    cdbc:	strmi	lr, [r5], -r3, lsr #14
    cdc0:	streq	pc, [r1], #-111	; 0xffffff91
    cdc4:	str	r4, [sp, r6, lsl #12]!
    cdc8:	svc	0x009af7f6
    cdcc:	beq	1f49208 <mkdtemp@@Base+0x1f2dbe8>
    cdd0:	bleq	94920c <mkdtemp@@Base+0x92dbec>
    cdd4:	strmi	r4, [r1], r5, lsl #12
    cdd8:	streq	pc, [r1], #-111	; 0xffffff91
    cddc:	ldr	r4, [r2, -r6, lsl #12]
    cde0:	bleq	94921c <mkdtemp@@Base+0x92dbfc>
    cde4:	streq	pc, [r1], #-111	; 0xffffff91
    cde8:	svclt	0x0000e70d
    cdec:	andeq	pc, r3, r8, asr #31
    cdf0:	andeq	r0, r0, ip, ror r4
    cdf4:	andeq	r2, r1, r8, ror r0
    cdf8:	andeq	pc, r3, lr, lsl #30
    cdfc:			; <UNDEFINED> instruction: 0xf7ff2200
    ce00:	svclt	0x0000bc93
    ce04:	svcmi	0x00f0e92d
    ce08:	blhi	c82c4 <mkdtemp@@Base+0xacca4>
    ce0c:	stmib	sp, {r0, r1, r2, r4, r7, ip, sp, pc}^
    ce10:	stmibmi	sp!, {r0, r1, r2, r8}^
    ce14:	blmi	ffb71a40 <mkdtemp@@Base+0xffb56420>
    ce18:	cfstrsls	mvf4, [r3], #-484	; 0xfffffe1c
    ce1c:	ldrdlt	pc, [r8], sp
    ce20:	stccs	8, cr5, [r0], {203}	; 0xcb
    ce24:	tstls	r5, #1769472	; 0x1b0000
    ce28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ce2c:	svclt	0x00cc4623
    ce30:	tstcs	r0, #36700160	; 0x2300000
    ce34:			; <UNDEFINED> instruction: 0x93234614
    ce38:	movwls	r2, #58112	; 0xe300
    ce3c:	bcs	31a84 <mkdtemp@@Base+0x16464>
    ce40:	sbchi	pc, pc, r0
    ce44:	blcs	2ae98 <mkdtemp@@Base+0xf878>
    ce48:	addshi	pc, ip, r0
    ce4c:	svceq	0x0000f1bb
    ce50:	orrhi	pc, r5, r0
    ce54:	cmnls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    ce58:			; <UNDEFINED> instruction: 0x465844f9
    ce5c:	blx	1bc8e6e <mkdtemp@@Base+0x1bad84e>
    ce60:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ce64:	orrshi	pc, r7, r0
    ce68:			; <UNDEFINED> instruction: 0xfff8f7fa
    ce6c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ce70:	orrshi	pc, r6, r0
    ce74:			; <UNDEFINED> instruction: 0xfff2f7fa
    ce78:	stmdacs	r0, {r7, r9, sl, lr}
    ce7c:	orrshi	pc, r5, r0
    ce80:			; <UNDEFINED> instruction: 0xffecf7fa
    ce84:	stmdacs	r0, {r1, r2, ip, pc}
    ce88:	cmnhi	r0, r0	; <UNPREDICTABLE>
    ce8c:			; <UNDEFINED> instruction: 0xf0024628
    ce90:			; <UNDEFINED> instruction: 0x4603fb33
    ce94:	movwls	r4, #42536	; 0xa628
    ce98:	blx	c48eaa <mkdtemp@@Base+0xc2d88a>
    ce9c:	strtmi	r4, [r8], -r7, lsl #12
    cea0:	blx	fc8eb2 <mkdtemp@@Base+0xfad892>
    cea4:	andls	r1, r5, fp, lsr r8
    cea8:	ldrmi	r4, [lr], -r8, lsr #12
    ceac:	bcc	fe4486d4 <mkdtemp@@Base+0xfe42d0b4>
    ceb0:	blx	d48ec2 <mkdtemp@@Base+0xd2d8a2>
    ceb4:			; <UNDEFINED> instruction: 0x46034631
    ceb8:	movwls	r2, #45057	; 0xb001
    cebc:	bl	ff64ae9c <mkdtemp@@Base+0xff62f87c>
    cec0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    cec4:	cmphi	r2, r0	; <UNPREDICTABLE>
    cec8:	strbmi	r4, [r8], -r2, asr #19
    cecc:			; <UNDEFINED> instruction: 0xf7f74479
    ced0:	stmdacs	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    ced4:	stmibmi	r0, {r0, r1, r3, r4, r6, ip, lr, pc}^
    ced8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    cedc:	stmia	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cee0:	vmov.32	d8[0], sl
    cee4:	stmdacs	r0, {r4, r9, fp, ip, sp}
    cee8:	msrhi	SPSR_xc, r0, asr #32
    ceec:	ldmibne	r2!, {r0, r2, r8, r9, fp, ip, pc}^
    cef0:	andls	r4, r0, #42991616	; 0x2900000
    cef4:	strcs	sl, [r1, #-2064]	; 0xfffff7f0
    cef8:	ldrtmi	r9, [r2], -r1, lsl #6
    cefc:	strls	r4, [r2, #-1595]	; 0xfffff9c5
    cf00:	blx	fe5c8f12 <mkdtemp@@Base+0xfe5ad8f2>
    cf04:	stmdblt	r0, {r2, r9, sl, lr}^
    cf08:	andcs	r4, pc, #180, 18	; 0x2d0000
    cf0c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    cf10:	blx	1fc8f1c <mkdtemp@@Base+0x1fad8fc>
    cf14:	stmdacs	r0, {r2, r9, sl, lr}
    cf18:	ldrbmi	sp, [r0], -r8, rrx
    cf1c:			; <UNDEFINED> instruction: 0xf82cf7fb
    cf20:			; <UNDEFINED> instruction: 0xf7fb4640
    cf24:	stmdals	r6, {r0, r3, r5, fp, ip, sp, lr, pc}
    cf28:			; <UNDEFINED> instruction: 0xf826f7fb
    cf2c:			; <UNDEFINED> instruction: 0xf0029810
    cf30:	andscs	pc, r0, #57600	; 0xe100
    cf34:	mrc	6, 0, r4, cr8, cr1, {0}
    cf38:			; <UNDEFINED> instruction: 0xf7f60a10
    cf3c:	ldrtmi	lr, [r0], -sl, ror #27
    cf40:	bne	fe4487a8 <mkdtemp@@Base+0xfe42d188>
    cf44:	rscscc	pc, pc, #79	; 0x4f
    cf48:	stcl	7, cr15, [r2, #984]!	; 0x3d8
    cf4c:			; <UNDEFINED> instruction: 0xf7f64630
    cf50:	stmdals	lr, {r1, r2, r7, sl, fp, sp, lr, pc}
    cf54:	stmdbls	pc, {r3, r4, r5, r8, ip, sp, pc}	; <UNPREDICTABLE>
    cf58:	rscscc	pc, pc, #79	; 0x4f
    cf5c:	ldcl	7, cr15, [r8, #984]	; 0x3d8
    cf60:			; <UNDEFINED> instruction: 0xf7f6980e
    cf64:	bmi	fe7c815c <mkdtemp@@Base+0xfe7acb3c>
    cf68:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
    cf6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf70:	subsmi	r9, sl, r5, lsl fp
    cf74:	msrhi	CPSR_xc, r0, asr #32
    cf78:	andslt	r4, r7, r0, lsr #12
    cf7c:	blhi	c8278 <mkdtemp@@Base+0xacc58>
    cf80:	svchi	0x00f0e8bd
    cf84:	subsls	pc, ip, #14614528	; 0xdf0000
    cf88:			; <UNDEFINED> instruction: 0x46cb44f9
    cf8c:	blge	486d28 <mkdtemp@@Base+0x46b708>
    cf90:			; <UNDEFINED> instruction: 0x46182110
    cf94:	bcc	4487bc <mkdtemp@@Base+0x42d19c>
    cf98:	ldc2	0, cr15, [ip], #-48	; 0xffffffd0
    cf9c:			; <UNDEFINED> instruction: 0xf7f64620
    cfa0:	bls	9084b8 <mkdtemp@@Base+0x8ece98>
    cfa4:	bhi	886e0 <mkdtemp@@Base+0x6d0c0>
    cfa8:			; <UNDEFINED> instruction: 0x96002310
    cfac:	cdp	2, 1, cr9, cr8, cr2, {0}
    cfb0:			; <UNDEFINED> instruction: 0x46012a10
    cfb4:			; <UNDEFINED> instruction: 0xf00d4620
    cfb8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    cfbc:	rscshi	pc, ip, r0, asr #5
    cfc0:	bne	448828 <mkdtemp@@Base+0x42d208>
    cfc4:			; <UNDEFINED> instruction: 0x46502210
    cfc8:	stc2	0, cr15, [r8], {1}
    cfcc:	stmdacs	r0, {r2, r9, sl, lr}
    cfd0:	stmdbls	r3!, {r0, r1, r5, r7, r8, ip, lr, pc}
    cfd4:			; <UNDEFINED> instruction: 0xf0014650
    cfd8:	strmi	pc, [r4], -pc, lsl #22
    cfdc:	addle	r2, r5, r0, lsl #16
    cfe0:			; <UNDEFINED> instruction: 0xf8dfe79b
    cfe4:	ldrbtmi	r9, [r9], #516	; 0x204
    cfe8:	ldr	r4, [r6, -fp, asr #13]!
    cfec:			; <UNDEFINED> instruction: 0x46404659
    cff0:	ldc2	0, cr15, [r6], #4
    cff4:	stmdacs	r0, {r2, r9, sl, lr}
    cff8:	strbmi	sp, [r9], -pc, lsl #3
    cffc:			; <UNDEFINED> instruction: 0xf0014640
    d000:	strmi	pc, [r4], -pc, lsr #25
    d004:	orrle	r2, r8, r0, lsl #16
    d008:			; <UNDEFINED> instruction: 0x46404651
    d00c:	ldc2	0, cr15, [r8], #4
    d010:	stmdacs	r0, {r2, r9, sl, lr}
    d014:	strtmi	sp, [r9], -r1, lsl #3
    d018:			; <UNDEFINED> instruction: 0xf0014640
    d01c:	strmi	pc, [r4], -sp, ror #21
    d020:			; <UNDEFINED> instruction: 0xf47f2800
    d024:	stcls	15, cr10, [r7, #-488]	; 0xfffffe18
    d028:	bge	3de83c <mkdtemp@@Base+0x3c321c>
    d02c:	strtmi	sl, [r8], -lr, lsl #18
    d030:	ldc2l	7, cr15, [r4, #-1004]	; 0xfffffc14
    d034:	stmdacs	r0, {r2, r9, sl, lr}
    d038:	svcge	0x006ff47f
    d03c:	strbmi	r9, [r0], -pc, lsl #20
    d040:			; <UNDEFINED> instruction: 0xf001990e
    d044:	strmi	pc, [r4], -fp, asr #24
    d048:			; <UNDEFINED> instruction: 0xf47f2800
    d04c:			; <UNDEFINED> instruction: 0xf00caf66
    d050:	svcls	0x0006fb97
    d054:	ldrtmi	r4, [r8], -r1, lsl #12
    d058:			; <UNDEFINED> instruction: 0xf0019105
    d05c:	strmi	pc, [r4], -sp, asr #21
    d060:			; <UNDEFINED> instruction: 0xf47f2800
    d064:	stmdbls	r5, {r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    d068:			; <UNDEFINED> instruction: 0xf0014638
    d06c:	strmi	pc, [r4], -r5, asr #21
    d070:			; <UNDEFINED> instruction: 0xf47f2800
    d074:	qsaxmi	sl, r8, r2
    d078:	ldrtmi	r2, [r9], -r2, lsl #4
    d07c:	blx	154b082 <mkdtemp@@Base+0x152fa62>
    d080:	stmdacs	r0, {r2, r9, sl, lr}
    d084:	svcge	0x0049f47f
    d088:	ldrtmi	r9, [r8], -r9, lsl #18
    d08c:	stc2l	0, cr15, [r8], #-4
    d090:	stmdacs	r0, {r2, r9, sl, lr}
    d094:	svcge	0x0041f47f
    d098:	and	r4, r7, r5, lsl #12
    d09c:	ldrtmi	r3, [r8], -r1, lsl #10
    d0a0:			; <UNDEFINED> instruction: 0xf001b2e9
    d0a4:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    d0a8:	addhi	pc, fp, r0, asr #32
    d0ac:			; <UNDEFINED> instruction: 0xf7fb4638
    d0b0:	stmdbls	sl, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d0b4:	stc2	0, cr15, [r2], {15}
    d0b8:	mvnle	r2, r0, lsl #18
    d0bc:			; <UNDEFINED> instruction: 0x9018f8dd
    d0c0:			; <UNDEFINED> instruction: 0xf7fb4648
    d0c4:			; <UNDEFINED> instruction: 0x4601f8d3
    d0c8:			; <UNDEFINED> instruction: 0xf0014640
    d0cc:			; <UNDEFINED> instruction: 0x4604fa95
    d0d0:			; <UNDEFINED> instruction: 0xf47f2800
    d0d4:	strbmi	sl, [r8], -r2, lsr #30
    d0d8:			; <UNDEFINED> instruction: 0xf8c8f7fb
    d0dc:	bge	374d10 <mkdtemp@@Base+0x3596f0>
    d0e0:	strbmi	r1, [r0], -r1, asr #19
    d0e4:	blx	4b0d8 <mkdtemp@@Base+0x2fab8>
    d0e8:	stmdacs	r0, {r2, r9, sl, lr}
    d0ec:	svcge	0x0015f47f
    d0f0:	strbmi	r9, [r8], -sp, lsl #20
    d0f4:	andls	r9, r7, #16, 26	; 0x400
    d0f8:			; <UNDEFINED> instruction: 0xf91cf7fb
    d0fc:	strbmi	r4, [r8], -r3, lsl #12
    d100:			; <UNDEFINED> instruction: 0xf7fb9305
    d104:			; <UNDEFINED> instruction: 0x4621f8b3
    d108:	strmi	lr, [r1, -sp, asr #19]
    d10c:	bls	1f3d28 <mkdtemp@@Base+0x1d8708>
    d110:	strtmi	r9, [r8], -r0
    d114:	blx	c49126 <mkdtemp@@Base+0xc2db06>
    d118:	stmdacs	r0, {r2, r9, sl, lr}
    d11c:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    d120:	strtmi	r9, [r8], -r8, lsl #26
    d124:			; <UNDEFINED> instruction: 0xffe4f7fa
    d128:	eorcs	r4, r4, #48, 18	; 0xc0000
    d12c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d130:			; <UNDEFINED> instruction: 0xf96ef001
    d134:	stmdacs	r0, {r2, r9, sl, lr}
    d138:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    d13c:	strtmi	r2, [r9], -r1, lsl #4
    d140:			; <UNDEFINED> instruction: 0xf0014640
    d144:	strmi	pc, [r4], -pc, lsr #28
    d148:			; <UNDEFINED> instruction: 0xf47f2800
    d14c:	stmdbmi	r8!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
    d150:	eorcs	r4, r2, #40, 12	; 0x2800000
    d154:			; <UNDEFINED> instruction: 0xf0014479
    d158:			; <UNDEFINED> instruction: 0x4604f95b
    d15c:			; <UNDEFINED> instruction: 0xf8dfe6dd
    d160:			; <UNDEFINED> instruction: 0xf8df9094
    d164:	ldrbtmi	fp, [r9], #148	; 0x94
    d168:			; <UNDEFINED> instruction: 0xe67644fb
    d16c:			; <UNDEFINED> instruction: 0xf06f9d06
    d170:	ldrbmi	r0, [r0], -r1, lsl #8
    d174:			; <UNDEFINED> instruction: 0xff00f7fa
    d178:			; <UNDEFINED> instruction: 0xf7fa4640
    d17c:			; <UNDEFINED> instruction: 0x4628fefd
    d180:	mrc2	7, 7, pc, cr10, cr10, {7}
    d184:			; <UNDEFINED> instruction: 0xf0029810
    d188:	andscs	pc, r0, #185344	; 0x2d400
    d18c:			; <UNDEFINED> instruction: 0x4611a811
    d190:	ldc	7, cr15, [lr], #984	; 0x3d8
    d194:	pkhtbmi	lr, r2, sp, asr #13
    d198:			; <UNDEFINED> instruction: 0xf06f4680
    d19c:	strb	r0, [r8, r9, lsl #8]!
    d1a0:	strmi	r4, [r0], r5, lsl #12
    d1a4:	streq	pc, [r1], #-111	; 0xffffff91
    d1a8:	strmi	lr, [r5], -r3, ror #15
    d1ac:	streq	pc, [r1], #-111	; 0xffffff91
    d1b0:			; <UNDEFINED> instruction: 0xf06fe7df
    d1b4:	ldrt	r0, [r0], r9, lsr #8
    d1b8:	streq	pc, [r9], #-111	; 0xffffff91
    d1bc:			; <UNDEFINED> instruction: 0xf7f6e6ad
    d1c0:	strmi	lr, [r4], -r0, lsr #27
    d1c4:	svclt	0x0000e6a9
    d1c8:	andeq	pc, r3, r8, lsr sp	; <UNPREDICTABLE>
    d1cc:	andeq	r0, r0, ip, ror r4
    d1d0:	andeq	r1, r1, r4, asr #27
    d1d4:	andeq	r1, r1, r0, asr sp
    d1d8:	strdeq	r0, [r1], -r6
    d1dc:	andeq	r1, r1, r6, lsl sp
    d1e0:	andeq	pc, r3, r6, ror #23
    d1e4:	andeq	r0, r1, r8, asr #8
    d1e8:	andeq	r0, r1, sl, ror #7
    d1ec:	andeq	r1, r1, r6, lsl #22
    d1f0:	andeq	r1, r1, r8, lsl #22
    d1f4:			; <UNDEFINED> instruction: 0x00011ab6
    d1f8:	andeq	r1, r1, r8, lsr #21
    d1fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    d200:	strmi	fp, [pc], -r4, lsl #1
    d204:			; <UNDEFINED> instruction: 0xf8dd4690
    d208:			; <UNDEFINED> instruction: 0x4699a030
    d20c:	strmi	r4, [r6], -r4, lsl #12
    d210:	stfvsd	f3, [r6], {24}
    d214:	svclt	0x00183e00
    d218:	tstlt	pc, r1, lsl #12
    d21c:	eorsvs	r2, fp, r0, lsl #6
    d220:	svceq	0x0000f1b8
    d224:	movwcs	sp, #2
    d228:	andcc	pc, r0, r8, asr #17
    d22c:	svcne	0x0080f5ba
    d230:			; <UNDEFINED> instruction: 0x4620d85d
    d234:			; <UNDEFINED> instruction: 0xf988f7ff
    d238:	stmiblt	r8!, {r0, r2, r9, sl, lr}^
    d23c:	blcs	3672d0 <mkdtemp@@Base+0x34bcb0>
    d240:	ldm	pc, {r1, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    d244:	pushcc	{r0, r1, ip, sp, lr, pc}
    d248:	pushcc	{r0, r2, r6, r8, r9, sl}
    d24c:	cmppl	r1, r5, asr #14
    d250:	ldcne	13, cr1, [sp, #-116]	; 0xffffff8c
    d254:	strbmi	r9, [r2], -pc, lsl #22
    d258:			; <UNDEFINED> instruction: 0x46204639
    d25c:	andge	pc, r0, sp, asr #17
    d260:	strbmi	r9, [fp], -r1, lsl #6
    d264:	stc2l	0, cr15, [sl, #32]
    d268:			; <UNDEFINED> instruction: 0xb12e4605
    d26c:			; <UNDEFINED> instruction: 0xf7ff4620
    d270:	stmdacs	r0, {r0, r3, r7, sl, fp, ip, sp, lr, pc}
    d274:			; <UNDEFINED> instruction: 0x4605bf18
    d278:	andlt	r4, r4, r8, lsr #12
    d27c:			; <UNDEFINED> instruction: 0x87f0e8bd
    d280:	andcs	r9, r0, pc, lsl #22
    d284:	andls	r4, r3, sl, lsr r6
    d288:	stmdals	lr, {r0, r5, r9, sl, lr}
    d28c:	strbmi	r9, [r3], -r2, lsl #6
    d290:	andge	pc, r4, sp, asr #17
    d294:	andls	pc, r0, sp, asr #17
    d298:			; <UNDEFINED> instruction: 0xf8f4f7fa
    d29c:	strb	r4, [r4, r5, lsl #12]!
    d2a0:	strbmi	r9, [r2], -sp, lsl #22
    d2a4:			; <UNDEFINED> instruction: 0x46204639
    d2a8:	andge	pc, r0, sp, asr #17
    d2ac:	strbmi	r9, [fp], -r1, lsl #6
    d2b0:			; <UNDEFINED> instruction: 0xf8a6f008
    d2b4:	ldrb	r4, [r8, r5, lsl #12]
    d2b8:	strbmi	r9, [r2], -pc, lsl #22
    d2bc:			; <UNDEFINED> instruction: 0x46204639
    d2c0:	andge	pc, r0, sp, asr #17
    d2c4:	strbmi	r9, [fp], -r1, lsl #6
    d2c8:			; <UNDEFINED> instruction: 0xf956f007
    d2cc:	strb	r4, [ip, r5, lsl #12]
    d2d0:	strbmi	r9, [r2], -pc, lsl #22
    d2d4:			; <UNDEFINED> instruction: 0x46204639
    d2d8:	andge	pc, r0, sp, asr #17
    d2dc:	strbmi	r9, [fp], -r1, lsl #6
    d2e0:	blx	8c9306 <mkdtemp@@Base+0x8adce6>
    d2e4:	strb	r4, [r0, r5, lsl #12]
    d2e8:	streq	pc, [sp, #-111]	; 0xffffff91
    d2ec:			; <UNDEFINED> instruction: 0xf06fe7bd
    d2f0:	strb	r0, [r1, r9, lsl #10]
    d2f4:	cfstrsls	mvf11, [r5], {16}
    d2f8:			; <UNDEFINED> instruction: 0xf85db91c
    d2fc:			; <UNDEFINED> instruction: 0xf7ff4b04
    d300:			; <UNDEFINED> instruction: 0xf06fbf7d
    d304:			; <UNDEFINED> instruction: 0xf85d0009
    d308:	ldrbmi	r4, [r0, -r4, lsl #22]!
    d30c:	svcmi	0x00f0e92d
    d310:	stc	6, cr4, [sp, #-16]!
    d314:	addslt	r8, r9, r2, lsl #22
    d318:	smlabtcc	r4, sp, r9, lr
    d31c:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    d320:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    d324:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    d328:	tstls	r7, #1769472	; 0x1b0000
    d32c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d330:	andls	r2, r6, #0, 6
    d334:	movwcc	lr, #39373	; 0x99cd
    d338:	movwcc	lr, #47565	; 0xb9cd
    d33c:	movwcc	lr, #55757	; 0xd9cd
    d340:	movwcc	lr, #63949	; 0xf9cd
    d344:	andsvs	fp, r3, r2, lsl #2
    d348:	tstlt	sl, r4, lsl #20
    d34c:	andsvs	r2, r3, r0, lsl #6
    d350:	stc2	7, cr15, [r4, #1000]	; 0x3e8
    d354:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    d358:			; <UNDEFINED> instruction: 0x81adf000
    d35c:	ldc2l	7, cr15, [lr, #-1000]!	; 0xfffffc18
    d360:	stmdacs	r0, {r7, r9, sl, lr}
    d364:			; <UNDEFINED> instruction: 0x81a7f000
    d368:	ldc2l	7, cr15, [r8, #-1000]!	; 0xfffffc18
    d36c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d370:			; <UNDEFINED> instruction: 0x81aff000
    d374:			; <UNDEFINED> instruction: 0xf7fa4620
    d378:			; <UNDEFINED> instruction: 0x4605ffdd
    d37c:			; <UNDEFINED> instruction: 0xf7fa4620
    d380:	stmdacs	r5, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    d384:	vmax.s8	d20, d0, d4
    d388:			; <UNDEFINED> instruction: 0xf8df8190
    d38c:	eorcs	r1, r4, #128, 8	; 0x80000000
    d390:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d394:	stmia	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d398:			; <UNDEFINED> instruction: 0xf0402800
    d39c:			; <UNDEFINED> instruction: 0xf8df8186
    d3a0:	cfstrscc	mvf11, [r4], #-448	; 0xfffffe40
    d3a4:	ldrbtmi	r3, [fp], #1316	; 0x524
    d3a8:	blne	8b404 <mkdtemp@@Base+0x6fde4>
    d3ac:	svclt	0x0018290a
    d3b0:	cmple	r3, sp, lsl #18
    d3b4:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
    d3b8:	blx	fec5c3c4 <mkdtemp@@Base+0xfec40da4>
    d3bc:	stfcsd	f7, [r1], #-516	; 0xfffffdfc
    d3c0:	cmpne	r1, pc, asr #20
    d3c4:			; <UNDEFINED> instruction: 0x2100bf98
    d3c8:	cmple	pc, r0, lsl #18
    d3cc:	mvnle	r2, r0, lsl #24
    d3d0:	strtmi	r4, [r5], -r3, lsr #13
    d3d4:	streq	pc, [r3], -pc, rrx
    d3d8:	movwcs	r9, #2062	; 0x80e
    d3dc:	eorcc	pc, r3, sp, lsl #17
    d3e0:	blx	fe2493f0 <mkdtemp@@Base+0xfe22ddd0>
    d3e4:			; <UNDEFINED> instruction: 0xf7f6980a
    d3e8:	stmdals	fp, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    d3ec:	b	dcb3cc <mkdtemp@@Base+0xdafdac>
    d3f0:			; <UNDEFINED> instruction: 0xf7f69809
    d3f4:	ldmdals	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
    d3f8:	stmdbls	ip, {r3, r4, r5, r8, ip, sp, pc}
    d3fc:	rscscc	pc, pc, #79	; 0x4f
    d400:	bl	fe1cb3e0 <mkdtemp@@Base+0xfe1afdc0>
    d404:			; <UNDEFINED> instruction: 0xf7f69810
    d408:	cmplt	sp, sl, lsr #20
    d40c:	bl	11ecb4 <mkdtemp@@Base+0x103694>
    d410:			; <UNDEFINED> instruction: 0xf04f010b
    d414:			; <UNDEFINED> instruction: 0xf7f632ff
    d418:			; <UNDEFINED> instruction: 0x4628eb7c
    d41c:	b	7cb3fc <mkdtemp@@Base+0x7afddc>
    d420:			; <UNDEFINED> instruction: 0xf7fa4638
    d424:	strbmi	pc, [r0], -r9, lsr #27	; <UNPREDICTABLE>
    d428:	stc2	7, cr15, [r6, #1000]!	; 0x3e8
    d42c:			; <UNDEFINED> instruction: 0xf7fa980d
    d430:	strbmi	pc, [r8], -r3, lsr #27	; <UNPREDICTABLE>
    d434:	stc2	7, cr15, [r0, #1000]!	; 0x3e8
    d438:			; <UNDEFINED> instruction: 0xf7fb980f
    d43c:	bmi	ffd8cce0 <mkdtemp@@Base+0xffd716c0>
    d440:	ldrbtmi	r4, [sl], #-3057	; 0xfffff40f
    d444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d448:	subsmi	r9, sl, r7, lsl fp
    d44c:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    d450:	andslt	r4, r9, r0, lsr r6
    d454:	blhi	c8750 <mkdtemp@@Base+0xad130>
    d458:	svchi	0x00f0e8bd
    d45c:			; <UNDEFINED> instruction: 0xf0014638
    d460:	stmdacs	r0, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
    d464:			; <UNDEFINED> instruction: 0xf815d147
    d468:	str	r1, [r3, r1, lsl #24]!
    d46c:	ldrbmi	r2, [r9], -r2, lsr #4
    d470:			; <UNDEFINED> instruction: 0xf7f64628
    d474:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
    d478:			; <UNDEFINED> instruction: 0x4601d196
    d47c:	ldrtmi	r4, [r8], -r2, lsl #13
    d480:			; <UNDEFINED> instruction: 0xf916f001
    d484:	bllt	fe41eca4 <mkdtemp@@Base+0xfe403684>
    d488:			; <UNDEFINED> instruction: 0xf7fa4638
    d48c:			; <UNDEFINED> instruction: 0x4601ff53
    d490:			; <UNDEFINED> instruction: 0xf0014640
    d494:			; <UNDEFINED> instruction: 0x4606fd19
    d498:	strbmi	fp, [r0], -r8, asr #22
    d49c:	mcr2	7, 7, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    d4a0:	vadd.i8	d18, d0, d14
    d4a4:			; <UNDEFINED> instruction: 0x46408110
    d4a8:			; <UNDEFINED> instruction: 0xff44f7fa
    d4ac:	andcs	r4, pc, #3571712	; 0x368000
    d4b0:			; <UNDEFINED> instruction: 0xf7f64479
    d4b4:			; <UNDEFINED> instruction: 0x4605e83a
    d4b8:			; <UNDEFINED> instruction: 0xf0402800
    d4bc:	tstcs	pc, r4, lsl #2
    d4c0:			; <UNDEFINED> instruction: 0xf7fb4640
    d4c4:	strmi	pc, [r6], -fp, lsr #16
    d4c8:			; <UNDEFINED> instruction: 0x4602b990
    d4cc:	strbmi	sl, [r0], -sl, lsl #18
    d4d0:			; <UNDEFINED> instruction: 0xff02f000
    d4d4:	ldmdblt	r8, {r1, r2, r9, sl, lr}^
    d4d8:	stmdbge	fp, {r1, r9, sl, lr}
    d4dc:			; <UNDEFINED> instruction: 0xf0004640
    d4e0:			; <UNDEFINED> instruction: 0x4606fefb
    d4e4:	strcs	fp, [r0, #-352]	; 0xfffffea0
    d4e8:	strtmi	r4, [ip], -fp, lsr #13
    d4ec:			; <UNDEFINED> instruction: 0x4655e774
    d4f0:	strtmi	r4, [ip], -fp, lsr #13
    d4f4:	strcs	lr, [r0, #-1904]	; 0xfffff890
    d4f8:	strtmi	r4, [fp], r6, lsl #12
    d4fc:	strb	r4, [fp, -ip, lsr #12]!
    d500:	strbmi	sl, [r0], -sp, lsl #18
    d504:	blx	14c9510 <mkdtemp@@Base+0x14adef0>
    d508:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d50c:	ldmdbge	r3, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    d510:			; <UNDEFINED> instruction: 0xf0004640
    d514:	strmi	pc, [r6], -pc, lsr #26
    d518:	mvnle	r2, r0, lsl #16
    d51c:	strmi	r4, [r1], -r2, lsl #12
    d520:			; <UNDEFINED> instruction: 0xf0004640
    d524:			; <UNDEFINED> instruction: 0x4606fe5b
    d528:	bicsle	r2, ip, r0, lsl #16
    d52c:			; <UNDEFINED> instruction: 0x4640a914
    d530:	stc2	0, cr15, [r0, #-0]
    d534:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d538:	stmdals	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    d53c:			; <UNDEFINED> instruction: 0xfffef001
    d540:	beq	448d68 <mkdtemp@@Base+0x42d748>
    d544:			; <UNDEFINED> instruction: 0xf0002800
    d548:	blls	16d8ec <mkdtemp@@Base+0x1522cc>
    d54c:			; <UNDEFINED> instruction: 0xf0002b00
    d550:	ldmdavc	fp, {r1, r2, r6, r7, pc}
    d554:			; <UNDEFINED> instruction: 0xf0002b00
    d558:	stcls	0, cr8, [fp], {194}	; 0xc2
    d55c:	strtmi	r4, [r0], -pc, lsr #19
    d560:	tstls	r7, r9, ror r4
    d564:	stc	7, cr15, [sl, #984]	; 0x3d8
    d568:	stmdacs	r0, {r0, r1, r2, r8, fp, ip, pc}
    d56c:	sbchi	pc, r6, r0, asr #32
    d570:			; <UNDEFINED> instruction: 0xf7f6980a
    d574:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
    d578:	adchi	pc, r5, r0, asr #32
    d57c:	stccs	13, cr9, [r1, #-76]	; 0xffffffb4
    d580:	addshi	pc, r3, r0, asr #32
    d584:	beq	448dec <mkdtemp@@Base+0x42d7cc>
    d588:			; <UNDEFINED> instruction: 0xffb6f001
    d58c:	addsmi	r9, r8, #20, 22	; 0x5000
    d590:	vmax.s8	d4, d0, d1
    d594:	ldrmi	r8, [r8], -sl, lsl #1
    d598:	blx	4495dc <mkdtemp@@Base+0x42dfbc>
    d59c:			; <UNDEFINED> instruction: 0xf0402900
    d5a0:	cdp	0, 1, cr8, cr8, cr4, {4}
    d5a4:			; <UNDEFINED> instruction: 0xf0010a10
    d5a8:	strmi	pc, [r4], -r9, lsr #31
    d5ac:	beq	448e14 <mkdtemp@@Base+0x42d7f4>
    d5b0:			; <UNDEFINED> instruction: 0xffb6f001
    d5b4:	strmi	r1, [r3], r6, lsr #16
    d5b8:	beq	448e20 <mkdtemp@@Base+0x42d800>
    d5bc:			; <UNDEFINED> instruction: 0xf0019607
    d5c0:	ldrtmi	pc, [r1], -sp, lsr #31	; <UNPREDICTABLE>
    d5c4:	strtmi	r4, [r8], -r2, lsl #13
    d5c8:	ldmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d5cc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d5d0:	adcshi	pc, r0, r0
    d5d4:	stmdals	fp, {r1, r4, r7, r8, fp, lr}
    d5d8:			; <UNDEFINED> instruction: 0xf7f64479
    d5dc:	bllt	448b24 <mkdtemp@@Base+0x42d504>
    d5e0:	bge	33361c <mkdtemp@@Base+0x317ffc>
    d5e4:			; <UNDEFINED> instruction: 0xf000a910
    d5e8:			; <UNDEFINED> instruction: 0x4606fe35
    d5ec:			; <UNDEFINED> instruction: 0xf47f2800
    d5f0:	stmdals	sp, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    d5f4:			; <UNDEFINED> instruction: 0xf000a912
    d5f8:			; <UNDEFINED> instruction: 0x4606fcbd
    d5fc:			; <UNDEFINED> instruction: 0xf47f2800
    d600:	cdpls	14, 0, cr10, cr5, cr11, {7}
    d604:			; <UNDEFINED> instruction: 0xf7f64630
    d608:	blls	4c7e50 <mkdtemp@@Base+0x4ac830>
    d60c:	strls	r9, [r0, #-2567]	; 0xfffff5f9
    d610:	andls	r9, r1, #134217728	; 0x8000000
    d614:	bls	43424c <mkdtemp@@Base+0x418c2c>
    d618:	ldrtmi	r4, [r0], -r1, lsl #12
    d61c:	stc2l	0, cr15, [ip, #-48]	; 0xffffffd0
    d620:	vmlal.s8	q9, d0, d0
    d624:	strbmi	r8, [r0], -r5, ror #1
    d628:	mcr2	7, 1, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    d62c:	vrshl.s8	d4, d2, d16
    d630:			; <UNDEFINED> instruction: 0x464080df
    d634:	mrc2	7, 0, pc, cr10, cr10, {7}
    d638:	bl	fe833a90 <mkdtemp@@Base+0xfe818470>
    d63c:	addmi	r0, r8, #10
    d640:	sbcshi	pc, r6, r0, asr #1
    d644:			; <UNDEFINED> instruction: 0x4648aa11
    d648:			; <UNDEFINED> instruction: 0xff4ef7fa
    d64c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d650:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    d654:	andls	r1, r2, sl, lsr #18
    d658:	stmdage	lr, {r9, ip, pc}
    d65c:	bne	448ec4 <mkdtemp@@Base+0x42d8a4>
    d660:	strtmi	r4, [sl], -r3, lsr #12
    d664:	andlt	pc, r4, sp, asr #17
    d668:			; <UNDEFINED> instruction: 0xffe2f001
    d66c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d670:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
    d674:	strbmi	r9, [r0], -lr, lsl #18
    d678:	tstls	r7, r1, lsl sl
    d67c:			; <UNDEFINED> instruction: 0xf7fa9205
    d680:	stmdbls	r7, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    d684:	bvs	87dc0 <mkdtemp@@Base+0x6c7a0>
    d688:	strmi	r9, [r3], -r5, lsl #20
    d68c:	ldrtmi	r4, [r1], -r8, lsl #12
    d690:			; <UNDEFINED> instruction: 0x96009e14
    d694:			; <UNDEFINED> instruction: 0xf870f002
    d698:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d69c:			; <UNDEFINED> instruction: 0xf110d04d
    d6a0:	svclt	0x00080f1e
    d6a4:	strteq	pc, [sl], -pc, rrx
    d6a8:	strcs	lr, [r0, #-1686]	; 0xfffff96a
    d6ac:	streq	pc, [r3], -pc, rrx
    d6b0:	strtmi	r4, [ip], -fp, lsr #13
    d6b4:	strcs	lr, [r0, #-1680]	; 0xfffff970
    d6b8:	streq	pc, [r1], -pc, rrx
    d6bc:	strtmi	r4, [r8], r9, lsr #13
    d6c0:	strtmi	r4, [ip], -fp, lsr #13
    d6c4:	ldrtmi	lr, [r5], -r8, lsl #13
    d6c8:			; <UNDEFINED> instruction: 0x463446b3
    d6cc:	streq	pc, [r3], -pc, rrx
    d6d0:	strmi	lr, [r5], -r2, lsl #13
    d6d4:	strmi	r4, [r4], -r3, lsl #13
    d6d8:	streq	pc, [r1], -pc, rrx
    d6dc:	ldmdbmi	r1, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    d6e0:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
    d6e4:			; <UNDEFINED> instruction: 0xf7f69107
    d6e8:	stmdbls	r7, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    d6ec:			; <UNDEFINED> instruction: 0x9c0bb9d0
    d6f0:			; <UNDEFINED> instruction: 0xf7f64620
    d6f4:	stmdacs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    d6f8:	svcge	0x0040f43f
    d6fc:	strtmi	r4, [r0], -sl, asr #18
    d700:			; <UNDEFINED> instruction: 0xf7f64479
    d704:	stmdacs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    d708:	svcge	0x0038f43f
    d70c:			; <UNDEFINED> instruction: 0xf06f2500
    d710:	strtmi	r0, [fp], r9, lsr #12
    d714:	ldrb	r4, [pc], -ip, lsr #12
    d718:			; <UNDEFINED> instruction: 0x46b34635
    d71c:			; <UNDEFINED> instruction: 0xf06f4634
    d720:	ldrb	r0, [r9], -r9, lsr #12
    d724:			; <UNDEFINED> instruction: 0xf06f2500
    d728:	strtmi	r0, [fp], sl, lsr #12
    d72c:	ldrb	r4, [r3], -ip, lsr #12
    d730:	b	ff9cb710 <mkdtemp@@Base+0xff9b00f0>
    d734:	streq	pc, [r1], -pc, rrx
    d738:	ldmdbls	r4, {r1, r2, r3, r6, r9, sl, sp, lr, pc}
    d73c:	ldrbmi	r4, [r1], #-1600	; 0xfffff9c0
    d740:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    d744:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d748:	mcrge	4, 2, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    d74c:			; <UNDEFINED> instruction: 0xf7fa4640
    d750:	strmi	pc, [r2], sp, lsl #27
    d754:	cmple	fp, r0, lsl #16
    d758:			; <UNDEFINED> instruction: 0x4648a915
    d75c:	stc2	0, cr15, [sl], {-0}
    d760:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d764:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {3}
    d768:			; <UNDEFINED> instruction: 0x4648a916
    d76c:	stc2	0, cr15, [r2], {-0}
    d770:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d774:	mrcge	4, 1, APSR_nzcv, cr0, cr15, {3}
    d778:	tstcs	r5, #3620864	; 0x374000
    d77c:	teqle	sp, sl	; <illegal shifter operand>
    d780:	strbmi	sl, [r8], -pc, lsl #18
    d784:			; <UNDEFINED> instruction: 0xf9a8f7fe
    d788:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d78c:	mcrge	4, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    d790:	stmdbge	r9, {r1, r9, sl, lr}
    d794:			; <UNDEFINED> instruction: 0xf0004648
    d798:			; <UNDEFINED> instruction: 0x4606fd9f
    d79c:			; <UNDEFINED> instruction: 0xf47f2800
    d7a0:			; <UNDEFINED> instruction: 0xf10dae1b
    d7a4:	strls	r0, [r5], #-291	; 0xfffffedd
    d7a8:	and	r4, ip, ip, lsl #12
    d7ac:	strbmi	r4, [r8], -r1, lsr #12
    d7b0:	stc2	0, cr15, [sl], {-0}
    d7b4:			; <UNDEFINED> instruction: 0xf10ab9f8
    d7b8:			; <UNDEFINED> instruction: 0xf89d0a01
    d7bc:	blx	17d5850 <mkdtemp@@Base+0x17ba230>
    d7c0:	addsmi	pc, sl, #671088642	; 0x28000002
    d7c4:			; <UNDEFINED> instruction: 0x4648d113
    d7c8:	ldc2l	7, cr15, [r0, #-1000]	; 0xfffffc18
    d7cc:	mvnle	r2, r0, lsl #16
    d7d0:	andmi	lr, r5, #3620864	; 0x374000
    d7d4:	blls	3f9c24 <mkdtemp@@Base+0x3de604>
    d7d8:	andsvs	r9, r3, pc
    d7dc:	stmdbcs	r0, {r2, r8, fp, ip, pc}
    d7e0:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
    d7e4:	andcs	r9, r0, #9216	; 0x2400
    d7e8:	andvs	r9, fp, r9, lsl #4
    d7ec:	cfstr32ls	mvfx14, [r5], {244}	; 0xf4
    d7f0:	streq	pc, [r3], -pc, rrx
    d7f4:	cfstr32ls	mvfx14, [r5], {240}	; 0xf0
    d7f8:	strb	r4, [sp, #1542]!	; 0x606
    d7fc:	strteq	pc, [sl], -pc, rrx
    d800:	svclt	0x0000e5ea
    d804:	andeq	pc, r3, ip, lsr #16
    d808:	andeq	r0, r0, ip, ror r4
    d80c:	andeq	r1, r1, r2, lsr #17
    d810:			; <UNDEFINED> instruction: 0x000118b6
    d814:	andeq	pc, r3, lr, lsl #14
    d818:	andeq	r1, r1, r4, ror r7
    d81c:	andeq	pc, r0, r0, ror lr	; <UNPREDICTABLE>
    d820:	andeq	r1, r1, r4, asr #12
    d824:	andeq	pc, r0, lr, ror #25
    d828:	andeq	r1, r1, ip, lsl r5
    d82c:	mvnsmi	lr, #737280	; 0xb4000
    d830:	addlt	r4, r3, r4, lsl #12
    d834:	ldrmi	r4, [r0], sp, lsl #12
    d838:	tstlt	fp, pc, lsl r6
    d83c:	eorsvs	r2, fp, r0, lsl #6
    d840:	stmdb	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d844:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d848:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d84c:	sbchi	pc, pc, r0
    d850:			; <UNDEFINED> instruction: 0xf7fa4620
    d854:	stmdacs	r0, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}
    d858:	sbchi	pc, r9, r0, asr #5
    d85c:			; <UNDEFINED> instruction: 0xf7fa4620
    d860:	andls	pc, r1, r9, ror #26
    d864:			; <UNDEFINED> instruction: 0xf7fa4620
    d868:	stmdbls	r1, {r0, r8, sl, fp, ip, sp, lr, pc}
    d86c:	ldrtmi	r4, [r0], -r2, lsl #12
    d870:	b	b4b850 <mkdtemp@@Base+0xb30230>
    d874:	strtmi	r4, [r0], -r3, lsl #12
    d878:			; <UNDEFINED> instruction: 0xf7fa461c
    d87c:	addmi	pc, r4, #63232	; 0xf700
    d880:	strcs	sp, [r0, #-16]
    d884:	streq	pc, [r1], #-111	; 0xffffff91
    d888:	ldrtmi	r4, [r0], -r9, lsr #13
    d88c:	bl	14cb86c <mkdtemp@@Base+0x14b024c>
    d890:			; <UNDEFINED> instruction: 0xf7f64648
    d894:	strtmi	lr, [r8], -r8, lsl #22
    d898:	blx	ffe4b88e <mkdtemp@@Base+0xffe3026e>
    d89c:	andlt	r4, r3, r0, lsr #12
    d8a0:	mvnshi	lr, #12386304	; 0xbd0000
    d8a4:	mcr	7, 1, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    d8a8:	stmdacs	r0, {r2, r9, sl, lr}
    d8ac:	bmi	148209c <mkdtemp@@Base+0x1466a7c>
    d8b0:	strbmi	r4, [r3], -r1, lsl #12
    d8b4:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    d8b8:	stmia	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d8bc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d8c0:			; <UNDEFINED> instruction: 0xf7f5d068
    d8c4:	stmdacs	r6, {r5, r8, r9, sl, fp, sp, lr, pc}
    d8c8:	stfcsd	f5, [r0, #-120]	; 0xffffff88
    d8cc:	stccs	15, cr11, [pc, #-96]	; d874 <PEM_write_bio_PrivateKey@plt+0x9768>
    d8d0:	andcs	sp, pc, sl, lsl r1	; <UNPREDICTABLE>
    d8d4:	stc2	7, cr15, [r8], {251}	; 0xfb
    d8d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    d8dc:	addhi	pc, r4, r0
    d8e0:			; <UNDEFINED> instruction: 0xf7f64648
    d8e4:	strtmi	lr, [r1], -lr, asr #22
    d8e8:	adcvs	r6, r8, ip, lsr #32
    d8ec:	b	ff84b8cc <mkdtemp@@Base+0xff8302ac>
    d8f0:	svclt	0x00182801
    d8f4:	ldreq	pc, [r5], #-111	; 0xffffff91
    d8f8:	stmiavs	r8!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
    d8fc:	mcr2	7, 7, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    d900:	stmdacs	r0, {r2, r9, sl, lr}
    d904:	strb	sp, [r0, r8, rrx]
    d908:			; <UNDEFINED> instruction: 0xf7f54648
    d90c:	ldmdacs	r4!, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    d910:	stfcsd	f5, [r1, #-12]
    d914:	stccs	15, cr11, [pc, #-96]	; d8bc <PEM_write_bio_PrivateKey@plt+0x97b0>
    d918:			; <UNDEFINED> instruction: 0x4648d053
    d91c:	mrc	7, 7, APSR_nzcv, cr2, cr5, {7}
    d920:	svcvc	0x00ccf5b0
    d924:			; <UNDEFINED> instruction: 0xf06fbf1c
    d928:	strcs	r0, [r0, #-1027]	; 0xfffffbfd
    d92c:	stfcsd	f5, [r2, #-692]	; 0xfffffd4c
    d930:	stccs	15, cr11, [pc, #-96]	; d8d8 <PEM_write_bio_PrivateKey@plt+0x97cc>
    d934:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    d938:			; <UNDEFINED> instruction: 0xd1282500
    d93c:			; <UNDEFINED> instruction: 0xf7fb200f
    d940:			; <UNDEFINED> instruction: 0x4605fc53
    d944:	suble	r2, pc, r0, lsl #16
    d948:			; <UNDEFINED> instruction: 0xf7f54648
    d94c:	movwcs	lr, #11794	; 0x2e12
    d950:	cmnvs	r8, fp, lsr #32
    d954:	blx	1e4b94c <mkdtemp@@Base+0x1e3032c>
    d958:			; <UNDEFINED> instruction: 0x61281c43
    d95c:	vqadd.s8	d29, d0, d7
    d960:	addsmi	r1, r8, #2080374786	; 0x7c000002
    d964:	vaddl.s32	<illegal reg q6.5>, d0, d3
    d968:	stmdacs	r1, {r0, r1, r3, r6, r7, sp}
    d96c:	stmdbvs	r8!, {r0, r1, r2, r3, fp, ip, lr, pc}^
    d970:	svc	0x003af7f5
    d974:	stmdbvs	r8!, {r2, r9, sl, lr}^
    d978:	mcr	7, 3, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    d97c:	strtmi	r4, [r0], -r1, lsl #12
    d980:	blx	fe64b97c <mkdtemp@@Base+0xfe63035c>
    d984:	stmdbvs	r8!, {r3, r4, r8, fp, ip, sp, pc}^
    d988:			; <UNDEFINED> instruction: 0xf860f7fe
    d98c:			; <UNDEFINED> instruction: 0xf06fb320
    d990:	ldrb	r0, [sl, -r3, lsl #8]!
    d994:	svceq	0x0000f1b8
    d998:			; <UNDEFINED> instruction: 0xf898d006
    d99c:	tstlt	fp, r0
    d9a0:			; <UNDEFINED> instruction: 0xf06f2500
    d9a4:	ldrb	r0, [r0, -sl, lsr #8]!
    d9a8:	ldmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d9ac:	mcr2	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    d9b0:	rscsle	r3, r5, fp, lsr #32
    d9b4:	ldmdb	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d9b8:			; <UNDEFINED> instruction: 0xf7fa2500
    d9bc:	strmi	pc, [r4], -r5, asr #28
    d9c0:	andcs	lr, pc, r3, ror #14
    d9c4:	ldc2	7, cr15, [r0], {251}	; 0xfb
    d9c8:	cmnlt	r8, r5, lsl #12
    d9cc:			; <UNDEFINED> instruction: 0xf7f54648
    d9d0:	movwcs	lr, #7876	; 0x1ec4
    d9d4:	rscvs	r6, r8, fp, lsr #32
    d9d8:	svccs	0x0000463c
    d9dc:	svcge	0x0055f43f
    d9e0:	strcs	r6, [r0, #-61]	; 0xffffffc3
    d9e4:	ldrb	r4, [r0, -ip, lsr #12]
    d9e8:	streq	pc, [r1], #-111	; 0xffffff91
    d9ec:			; <UNDEFINED> instruction: 0xf06fe74d
    d9f0:	ldrb	r0, [r3, -r1, lsl #8]
    d9f4:			; <UNDEFINED> instruction: 0xffffade3
    d9f8:	mvnsmi	lr, sp, lsr #18
    d9fc:			; <UNDEFINED> instruction: 0xf8dfb082
    da00:	ldrbtmi	r8, [r8], #248	; 0xf8
    da04:	rsble	r2, sl, r0, lsl #18
    da08:	strmi	r4, [sp], -r7, lsl #12
    da0c:	stmia	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da10:	movwlt	r4, #1540	; 0x604
    da14:	stmia	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da18:	mvnlt	r4, r6, lsl #12
    da1c:			; <UNDEFINED> instruction: 0xf7f54638
    da20:			; <UNDEFINED> instruction: 0xf7f6ee40
    da24:			; <UNDEFINED> instruction: 0xf5b0eb20
    da28:	eorle	r7, r2, fp, asr #31
    da2c:	tstcs	r1, r3, lsr r8
    da30:	bmi	d20704 <mkdtemp@@Base+0xd050e4>
    da34:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    da38:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    da3c:	stmdavs	r0, {r4, r8, r9, ip, sp}
    da40:	ldmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da44:			; <UNDEFINED> instruction: 0xf7f54620
    da48:	shsub16mi	lr, r0, r8
    da4c:	pop	{r1, ip, sp, pc}
    da50:			; <UNDEFINED> instruction: 0xf7f541f0
    da54:	bmi	a7d818 <mkdtemp@@Base+0xa621f8>
    da58:	blmi	ad5e64 <mkdtemp@@Base+0xaba844>
    da5c:			; <UNDEFINED> instruction: 0xf8582600
    da60:	ldrbtmi	r0, [fp], #-2
    da64:	tstcc	r0, #167936	; 0x29000
    da68:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    da6c:	stmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da70:	strtmi	lr, [r9], -r8, ror #15
    da74:	ldrtmi	r2, [r8], -r0, lsl #4
    da78:	ldrtmi	r9, [r3], -r0, lsl #4
    da7c:			; <UNDEFINED> instruction: 0xf7f54622
    da80:	stmdacs	r1, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    da84:	andle	r4, ip, r5, lsl #12
    da88:	tstcs	r1, ip, lsl r8
    da8c:	bmi	860714 <mkdtemp@@Base+0x8450f4>
    da90:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    da94:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    da98:	stmdavs	r0, {r4, r8, r9, ip, sp}
    da9c:	stmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    daa0:	blmi	5c79e8 <mkdtemp@@Base+0x5ac3c8>
    daa4:	ldmdami	ip, {r0, r9, sl, lr}
    daa8:			; <UNDEFINED> instruction: 0xf8582202
    daac:	ldrbtmi	r7, [r8], #-3
    dab0:			; <UNDEFINED> instruction: 0xf7f6683b
    dab4:	strtmi	lr, [r1], -sl, asr #17
    dab8:			; <UNDEFINED> instruction: 0xf7f56838
    dabc:	ldmdami	r7, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    dac0:			; <UNDEFINED> instruction: 0x4629683b
    dac4:	ldrbtmi	r2, [r8], #-515	; 0xfffffdfd
    dac8:	ldm	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dacc:	ldmdavs	r8!, {r0, r4, r5, r9, sl, lr}
    dad0:	svc	0x00d4f7f5
    dad4:	andcs	r6, sl, r9, lsr r8
    dad8:	ldmdb	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dadc:	blmi	2079ac <mkdtemp@@Base+0x1ec38c>
    dae0:	stmdami	pc, {r0, r2, r3, r9, sp}	; <UNPREDICTABLE>
    dae4:			; <UNDEFINED> instruction: 0xf8582101
    dae8:	ldrbtmi	r3, [r8], #-3
    daec:	andlt	r6, r2, fp, lsl r8
    daf0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    daf4:	stmialt	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    daf8:	andeq	pc, r3, lr, asr #2
    dafc:	muleq	r0, r4, r4
    db00:	andeq	r1, r1, r4, lsr #10
    db04:	andeq	r1, r1, sl, ror #4
    db08:	strdeq	r1, [r1], -sl
    db0c:	andeq	r1, r1, r8, lsr #4
    db10:	andeq	r1, r1, r8, asr #9
    db14:	andeq	r1, r1, lr, lsr #4
    db18:	andeq	r1, r1, r2, asr #4
    db1c:	andeq	r1, r1, lr, lsr #4
    db20:	muleq	r1, r6, r1
    db24:			; <UNDEFINED> instruction: 0x4604b570
    db28:	mrc	7, 2, APSR_nzcv, cr14, cr5, {7}
    db2c:	ldrbtmi	r4, [sp], #-3352	; 0xfffff2e8
    db30:	strtmi	r4, [r0], -r6, lsl #12
    db34:	stc	7, cr15, [r8, #980]	; 0x3d4
    db38:	ldrtmi	r4, [r0], -r1, lsl #12
    db3c:			; <UNDEFINED> instruction: 0xff5cf7ff
    db40:	ldmdami	r5, {r2, r4, r8, r9, fp, lr}
    db44:	tstcs	r1, r9, lsl #4
    db48:	ldrbtmi	r5, [r8], #-2285	; 0xfffff713
    db4c:			; <UNDEFINED> instruction: 0xf7f6682b
    db50:			; <UNDEFINED> instruction: 0x4620e87c
    db54:	b	fe64bb34 <mkdtemp@@Base+0xfe630514>
    db58:	strtmi	fp, [r0], -r8, ror #2
    db5c:			; <UNDEFINED> instruction: 0xf7f6682c
    db60:			; <UNDEFINED> instruction: 0x4601ea94
    db64:			; <UNDEFINED> instruction: 0xf7f54620
    db68:	stmdavs	r9!, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    db6c:	pop	{r1, r3, sp}
    db70:			; <UNDEFINED> instruction: 0xf7f64070
    db74:	stmdami	r9, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, pc}
    db78:	stmdavs	fp!, {r0, r8, sp}
    db7c:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
    db80:	stmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db84:	andcs	r6, sl, r9, lsr #16
    db88:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    db8c:	stmialt	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db90:	andeq	pc, r3, r2, lsr #32
    db94:	muleq	r0, r4, r4
    db98:	andeq	r1, r1, lr, lsr #3
    db9c:	andeq	r1, r1, r6, lsl #3
    dba0:	svcmi	0x00f0e92d
    dba4:	ldmdbmi	pc!, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    dba8:	bmi	1fdf5f8 <mkdtemp@@Base+0x1fc3fd8>
    dbac:	ldrbtmi	fp, [r9], #-137	; 0xffffff77
    dbb0:	stmdavs	r0, {r2, r9, sl, lr}
    dbb4:	ldmdbls	r3, {r1, r3, r7, fp, ip, lr}
    dbb8:	andls	r6, r7, #1179648	; 0x120000
    dbbc:	andeq	pc, r0, #79	; 0x4f
    dbc0:	stmdale	r8, {r2, r3, fp, sp}
    dbc4:			; <UNDEFINED> instruction: 0xf000e8df
    dbc8:	strtne	r2, [r0], -r0, lsr #32
    dbcc:	streq	r0, [r7, -r7, lsl #14]
    dbd0:	ldreq	r0, [r6, -r7, lsl #14]
    dbd4:			; <UNDEFINED> instruction: 0xf06f0016
    dbd8:	bmi	1d0e014 <mkdtemp@@Base+0x1cf29f4>
    dbdc:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
    dbe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dbe4:	subsmi	r9, sl, r7, lsl #22
    dbe8:	sbcshi	pc, r9, r0, asr #32
    dbec:	andlt	r4, r9, r8, lsl #12
    dbf0:	svchi	0x00f0e8bd
    dbf4:			; <UNDEFINED> instruction: 0x46209a14
    dbf8:	andne	lr, r0, #3358720	; 0x334000
    dbfc:	ldrbmi	r4, [r2], -r9, lsr #12
    dc00:			; <UNDEFINED> instruction: 0xf900f7ff
    dc04:	strb	r4, [r8, r1, lsl #12]!
    dc08:	bcs	34458 <mkdtemp@@Base+0x18e38>
    dc0c:	mrcne	0, 2, sp, cr3, cr2, {7}
    dc10:	svclt	0x00882b01
    dc14:	tsteq	r9, pc, rrx	; <UNPREDICTABLE>
    dc18:			; <UNDEFINED> instruction: 0x4650d8df
    dc1c:	ldrdls	pc, [r8], #-132	; 0xffffff7c
    dc20:	svc	0x0002f7f5
    dc24:	stmdacs	r0, {r1, r2, r9, sl, lr}
    dc28:			; <UNDEFINED> instruction: 0x4682d132
    dc2c:			; <UNDEFINED> instruction: 0xf7fa9005
    dc30:			; <UNDEFINED> instruction: 0x4607f915
    dc34:			; <UNDEFINED> instruction: 0xf0002800
    dc38:			; <UNDEFINED> instruction: 0xf7f580af
    dc3c:			; <UNDEFINED> instruction: 0xf7f5ef4a
    dc40:	pkhbtmi	lr, r0, r4, lsl #29
    dc44:	rsbsle	r2, r2, r0, lsl #16
    dc48:	blcs	b4898 <mkdtemp@@Base+0x99278>
    dc4c:			; <UNDEFINED> instruction: 0xf04fbf18
    dc50:	rsble	r0, r7, r0, lsl #22
    dc54:			; <UNDEFINED> instruction: 0xf7fe4620
    dc58:			; <UNDEFINED> instruction: 0x4601fc77
    dc5c:	cmnle	r4, r0, lsl #16
    dc60:	stmdacs	r1, {r5, fp, sp, lr}
    dc64:	stmdacs	r2, {r0, r2, r4, r6, ip, lr, pc}
    dc68:	stmdacs	r0, {r0, r1, r3, r4, ip, lr, pc}
    dc6c:			; <UNDEFINED> instruction: 0xf06fd049
    dc70:			; <UNDEFINED> instruction: 0xf1b90115
    dc74:	cmnle	r1, r0, lsl #30
    dc78:	tstls	r5, r8, asr r6
    dc7c:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc80:			; <UNDEFINED> instruction: 0xf7fa4638
    dc84:			; <UNDEFINED> instruction: 0x4640f979
    dc88:	ldmdb	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc8c:	str	r9, [r4, r5, lsl #18]!
    dc90:	ldmda	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc94:	blcs	d5668 <mkdtemp@@Base+0xba048>
    dc98:	stmiale	r8, {r0, r2, ip, pc}^
    dc9c:	msreq	CPSR_sxc, pc, rrx
    dca0:	blls	4c7b14 <mkdtemp@@Base+0x4ac4f4>
    dca4:	blcs	6822c <mkdtemp@@Base+0x4cc0c>
    dca8:	strmi	sp, [r1], -r2, rrx
    dcac:			; <UNDEFINED> instruction: 0xf7f54658
    dcb0:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
    dcb4:	blls	4c2028 <mkdtemp@@Base+0x4a6a08>
    dcb8:	tstle	fp, r2, lsl #22
    dcbc:	bls	155cc4 <mkdtemp@@Base+0x13a6a4>
    dcc0:	andeq	lr, r1, sp, asr #19
    dcc4:			; <UNDEFINED> instruction: 0x46594653
    dcc8:	strls	r4, [r0], -r0, asr #12
    dccc:	b	7cbcac <mkdtemp@@Base+0x7b068c>
    dcd0:	sbcle	r2, ip, r0, lsl #16
    dcd4:	blge	1964dc <mkdtemp@@Base+0x17aebc>
    dcd8:	strbmi	r2, [r0], -r3, lsl #2
    dcdc:	ldmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dce0:	ldcle	14, cr1, [r6, #-8]!
    dce4:	ldrtmi	r9, [r8], -r6, lsl #18
    dce8:	blx	fe4c9cf2 <mkdtemp@@Base+0xfe4ae6d2>
    dcec:	bllt	181f4f8 <mkdtemp@@Base+0x1803ed8>
    dcf0:	svceq	0x0000f1b9
    dcf4:	ldrtmi	sp, [r9], -r2, lsr #2
    dcf8:			; <UNDEFINED> instruction: 0xf0004628
    dcfc:			; <UNDEFINED> instruction: 0x4601fbb9
    dd00:	blls	4c7bf0 <mkdtemp@@Base+0x4ac5d0>
    dd04:	blcs	67f90 <mkdtemp@@Base+0x4c970>
    dd08:	ldrbmi	sp, [r8], -r9, lsr #32
    dd0c:	stcl	7, cr15, [r2, #980]!	; 0x3d4
    dd10:	blls	4c7c54 <mkdtemp@@Base+0x4ac634>
    dd14:	blcs	6809c <mkdtemp@@Base+0x4ca7c>
    dd18:			; <UNDEFINED> instruction: 0x4601d034
    dd1c:			; <UNDEFINED> instruction: 0xf7f54658
    dd20:			; <UNDEFINED> instruction: 0xe7c6ebba
    dd24:	stcl	7, cr15, [ip], #-980	; 0xfffffc2c
    dd28:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    dd2c:			; <UNDEFINED> instruction: 0xf04fd192
    dd30:			; <UNDEFINED> instruction: 0xf06f0b00
    dd34:			; <UNDEFINED> instruction: 0xf1b90101
    dd38:	addsle	r0, sp, r0, lsl #30
    dd3c:			; <UNDEFINED> instruction: 0xf7fe4620
    dd40:	strmi	pc, [r1], -r1, lsr #30
    dd44:	sbcsle	r2, r6, r0, lsl #16
    dd48:			; <UNDEFINED> instruction: 0xf1b9e796
    dd4c:	addsle	r0, r3, r0, lsl #30
    dd50:			; <UNDEFINED> instruction: 0xf04fe7f4
    dd54:			; <UNDEFINED> instruction: 0xf1b931ff
    dd58:	addle	r0, sp, r0, lsl #30
    dd5c:	andls	lr, r2, lr, ror #15
    dd60:	andls	r4, r1, r3, asr r6
    dd64:	bls	15f66c <mkdtemp@@Base+0x14404c>
    dd68:			; <UNDEFINED> instruction: 0xf7f59600
    dd6c:			; <UNDEFINED> instruction: 0xe7afeffc
    dd70:	ldrbmi	r9, [r3], -r2, lsl #2
    dd74:	strmi	r9, [r1], -r1, lsl #2
    dd78:	strbmi	r9, [r0], -r5, lsl #20
    dd7c:			; <UNDEFINED> instruction: 0xf7f59600
    dd80:	sbfx	lr, ip, #30, #6
    dd84:	ldrbmi	r9, [r3], -r2, lsl #2
    dd88:	strmi	r9, [r1], -r1, lsl #2
    dd8c:	strbmi	r9, [r0], -r5, lsl #20
    dd90:			; <UNDEFINED> instruction: 0xf7f59600
    dd94:			; <UNDEFINED> instruction: 0xe79beff6
    dd98:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    dd9c:			; <UNDEFINED> instruction: 0xf7f5e71d
    dda0:	svclt	0x0000efb0
    dda4:	andeq	lr, r3, r2, lsr #31
    dda8:	andeq	r0, r0, ip, ror r4
    ddac:	andeq	lr, r3, r2, ror pc
    ddb0:	mvnsmi	lr, sp, lsr #18
    ddb4:			; <UNDEFINED> instruction: 0x4606461d
    ddb8:	strmi	r9, [ip], -r6, lsl #22
    ddbc:	tstlt	sp, r7, lsl r6
    ddc0:	eorvs	r2, sl, r0, lsl #4
    ddc4:	andcs	fp, r0, #-1073741822	; 0xc0000002
    ddc8:	stccs	0, cr6, [r3], {26}
    ddcc:	stcle	0, cr13, [r8], {27}
    ddd0:	ldmdale	r4, {r1, sl, fp, sp}
    ddd4:	ldrtmi	r4, [sl], -fp, lsr #12
    ddd8:	ldrtmi	r4, [r0], -r1, lsr #12
    dddc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    dde0:	cfstr32cs	mvfx14, [pc], {36}	; 0x24
    dde4:	strtmi	sp, [sl], -fp, lsl #2
    dde8:			; <UNDEFINED> instruction: 0x46304639
    ddec:	blx	fe3cbdf0 <mkdtemp@@Base+0xfe3b07d0>
    ddf0:	svceq	0x002bf110
    ddf4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ddf8:	pop	{r2, r3, r5, r6, r7, r8, ip, lr, pc}
    ddfc:			; <UNDEFINED> instruction: 0xf06f81f0
    de00:	pop	{r0, r2, r3}
    de04:			; <UNDEFINED> instruction: 0x462a81f0
    de08:			; <UNDEFINED> instruction: 0x46304639
    de0c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    de10:	blt	1f4be14 <mkdtemp@@Base+0x1f307f4>
    de14:			; <UNDEFINED> instruction: 0x4614b530
    de18:	addlt	r4, r3, sp, lsl r6
    de1c:	strtmi	r4, [r3], -sl, lsl #12
    de20:	tstcs	r0, ip, lsl #2
    de24:	tstlt	sp, r1, lsr #32
    de28:	eorvs	r2, r9, r0, lsl #2
    de2c:	strls	r2, [r0, #-271]	; 0xfffffef1
    de30:			; <UNDEFINED> instruction: 0xffbef7ff
    de34:	ldclt	0, cr11, [r0, #-12]!
    de38:			; <UNDEFINED> instruction: 0xf00d2108
    de3c:	svclt	0x0000b939
    de40:			; <UNDEFINED> instruction: 0xf7fe2200
    de44:	svclt	0x0000bc71
    de48:	ldrbmi	r2, [r0, -r0]!
    de4c:	andeq	pc, r9, pc, rrx
    de50:	svclt	0x00004770
    de54:	svclt	0x000c2800
    de58:	andeq	pc, r9, pc, rrx
    de5c:	ldrbmi	r2, [r0, -r0]!
    de60:	mvnsmi	lr, sp, lsr #18
    de64:	andsvs	r2, pc, r0, lsl #14
    de68:			; <UNDEFINED> instruction: 0x460d461e
    de6c:	pkhbtmi	r4, r0, r4, lsl #12
    de70:	blx	184be60 <mkdtemp@@Base+0x1830840>
    de74:	mvnmi	fp, #184, 2	; 0x2e
    de78:	andsle	r4, r1, #-805306359	; 0xd0000009
    de7c:	strtmi	r4, [ip], #-1600	; 0xfffff9c0
    de80:			; <UNDEFINED> instruction: 0xf9f4f7fa
    de84:	svclt	0x00884284
    de88:	andeq	pc, r2, pc, rrx
    de8c:	strbmi	sp, [r0], -r6, lsl #16
    de90:	blx	144be80 <mkdtemp@@Base+0x1430860>
    de94:	ldrtmi	r4, [r8], -r1, lsl #12
    de98:	eorsvs	r4, r5, sp, lsl #8
    de9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dea0:	andeq	pc, r9, pc, rrx
    dea4:			; <UNDEFINED> instruction: 0xf04fe7fa
    dea8:	udf	#29455	; 0x730f
    deac:	mvnsmi	lr, sp, lsr #18
    deb0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    deb4:	andhi	pc, r0, r3, asr #17
    deb8:			; <UNDEFINED> instruction: 0x460d461f
    debc:			; <UNDEFINED> instruction: 0x46064614
    dec0:	blx	e4beb0 <mkdtemp@@Base+0xe30890>
    dec4:	mvnmi	fp, #240, 2	; 0x3c
    dec8:	andsle	r4, r5, #-805306359	; 0xd0000009
    decc:	strtmi	r4, [ip], #-1584	; 0xfffff9d0
    ded0:			; <UNDEFINED> instruction: 0xf9ccf7fa
    ded4:	svclt	0x00884284
    ded8:	andeq	pc, r8, pc, rrx
    dedc:	ldrtmi	sp, [r0], -sl, lsl #16
    dee0:	blx	15cbed0 <mkdtemp@@Base+0x15b08b0>
    dee4:			; <UNDEFINED> instruction: 0x4630b158
    dee8:	blx	14cbed8 <mkdtemp@@Base+0x14b08b8>
    deec:	strbmi	r4, [r0], -r1, lsl #12
    def0:	eorsvs	r4, sp, sp, lsl #8
    def4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    def8:	andeq	pc, r9, pc, rrx
    defc:			; <UNDEFINED> instruction: 0xf06fe7fa
    df00:			; <UNDEFINED> instruction: 0xe7f70030
    df04:	rscscc	pc, pc, pc, asr #32
    df08:	svclt	0x0000e7f4
    df0c:			; <UNDEFINED> instruction: 0x4614b570
    df10:	strmi	r4, [lr], -r5, lsl #12
    df14:	blx	3cbf04 <mkdtemp@@Base+0x3b08e4>
    df18:	strmi	r4, [r3], -r1, lsr #12
    df1c:	ldrmi	r4, [sp], -r8, lsr #12
    df20:	blx	fff4bf10 <mkdtemp@@Base+0xfff308f0>
    df24:	blle	1d7f2c <mkdtemp@@Base+0x1bc90c>
    df28:	svclt	0x00181e23
    df2c:	cdpcs	3, 0, cr2, cr0, cr1, {0}
    df30:	sadd16mi	fp, r8, r4
    df34:	stmdblt	r0, {sp}
    df38:			; <UNDEFINED> instruction: 0x4622bd70
    df3c:	ldrtmi	r4, [r0], -r9, lsr #12
    df40:	stc	7, cr15, [r8, #980]!	; 0x3d4
    df44:	ldcllt	0, cr2, [r0, #-0]
    df48:			; <UNDEFINED> instruction: 0x4606b570
    df4c:			; <UNDEFINED> instruction: 0xf7fa460c
    df50:	strdcs	pc, [r8, -r1]
    df54:	ldrtmi	r4, [r0], -r5, lsl #12
    df58:	blx	ff84bf48 <mkdtemp@@Base+0xff830928>
    df5c:	blle	217f64 <mkdtemp@@Base+0x1fc944>
    df60:	teqlt	r4, r0, lsr #12
    df64:	andcs	r6, r0, sl, lsr #16
    df68:	blt	4a811c <mkdtemp@@Base+0x48cafc>
    df6c:	blt	6e60fc <mkdtemp@@Base+0x6caadc>
    df70:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    df74:			; <UNDEFINED> instruction: 0x4605b538
    df78:			; <UNDEFINED> instruction: 0xf7fa460c
    df7c:	ldrdcs	pc, [r4, -fp]
    df80:	strtmi	r4, [r8], -r3, lsl #12
    df84:			; <UNDEFINED> instruction: 0xf7fa461d
    df88:	stmdacs	r0, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    df8c:	strtmi	sp, [r0], -r5, lsl #22
    df90:	stmdavs	fp!, {r2, r3, r4, r8, ip, sp, pc}
    df94:	blt	6d5f9c <mkdtemp@@Base+0x6ba97c>
    df98:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    df9c:			; <UNDEFINED> instruction: 0x4606b570
    dfa0:			; <UNDEFINED> instruction: 0xf7fa460c
    dfa4:	smlabtcs	r2, r7, r9, pc	; <UNPREDICTABLE>
    dfa8:	ldrtmi	r4, [r0], -r5, lsl #12
    dfac:	blx	fedcbf9c <mkdtemp@@Base+0xfedb097c>
    dfb0:	blle	1d7fb8 <mkdtemp@@Base+0x1bc998>
    dfb4:			; <UNDEFINED> instruction: 0xb12c4620
    dfb8:	andcs	r7, r0, sl, lsr #16
    dfbc:	b	10ec170 <mkdtemp@@Base+0x10d0b50>
    dfc0:	eorhi	r2, r3, r2, lsl #6
    dfc4:	svclt	0x0000bd70
    dfc8:			; <UNDEFINED> instruction: 0x4605b538
    dfcc:			; <UNDEFINED> instruction: 0xf7fa460c
    dfd0:			; <UNDEFINED> instruction: 0x2101f9b1
    dfd4:	strtmi	r4, [r8], -r3, lsl #12
    dfd8:			; <UNDEFINED> instruction: 0xf7fa461d
    dfdc:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    dfe0:	strtmi	sp, [r0], -r4, lsl #22
    dfe4:	stmdavc	fp!, {r2, r4, r8, ip, sp, pc}
    dfe8:	eorvc	r2, r3, r0
    dfec:	svclt	0x0000bd38
    dff0:	addlt	fp, r2, r0, lsl r5
    dff4:	blmi	5e1054 <mkdtemp@@Base+0x5c5a34>
    dff8:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    dffc:	movwls	r6, #6171	; 0x181b
    e000:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e004:	movwls	r2, #768	; 0x300
    e008:			; <UNDEFINED> instruction: 0x4614b1d2
    e00c:	andcs	r2, r0, #0, 6
    e010:	movwcs	lr, #2500	; 0x9c4
    e014:	andcs	r4, r8, #112197632	; 0x6b00000
    e018:			; <UNDEFINED> instruction: 0xff22f7ff
    e01c:	blls	3c4e4 <mkdtemp@@Base+0x20ec4>
    e020:	ldmdavs	fp, {r1, r3, r4, fp, sp, lr}^
    e024:	rsbvs	fp, r2, r2, lsl sl
    e028:	eorvs	fp, r3, fp, lsl sl
    e02c:	blmi	26085c <mkdtemp@@Base+0x24523c>
    e030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e034:	blls	680a4 <mkdtemp@@Base+0x4ca84>
    e038:	qaddle	r4, sl, r6
    e03c:	ldclt	0, cr11, [r0, #-8]
    e040:	andcs	r4, r8, #112197632	; 0x6b00000
    e044:			; <UNDEFINED> instruction: 0xff0cf7ff
    e048:			; <UNDEFINED> instruction: 0xf7f5e7f0
    e04c:	svclt	0x0000ee5a
    e050:	andeq	lr, r3, r8, asr fp
    e054:	andeq	r0, r0, ip, ror r4
    e058:	andeq	lr, r3, r0, lsr #22
    e05c:	addlt	fp, r2, r0, lsl r5
    e060:	blmi	5210b4 <mkdtemp@@Base+0x505a94>
    e064:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    e068:	movwls	r6, #6171	; 0x181b
    e06c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e070:	movwls	r2, #768	; 0x300
    e074:	andsvs	fp, r3, r2, lsr #3
    e078:			; <UNDEFINED> instruction: 0x466b4614
    e07c:			; <UNDEFINED> instruction: 0xf7ff2204
    e080:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    e084:	ldmdavs	fp, {r8, r9, fp, ip, pc}
    e088:	eorvs	fp, r3, fp, lsl sl
    e08c:	blmi	2608bc <mkdtemp@@Base+0x24529c>
    e090:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e094:	blls	68104 <mkdtemp@@Base+0x4cae4>
    e098:	qaddle	r4, sl, r6
    e09c:	ldclt	0, cr11, [r0, #-8]
    e0a0:	andcs	r4, r4, #112197632	; 0x6b00000
    e0a4:	mrc2	7, 6, pc, cr12, cr15, {7}
    e0a8:			; <UNDEFINED> instruction: 0xf7f5e7f0
    e0ac:	svclt	0x0000ee2a
    e0b0:	andeq	lr, r3, ip, ror #21
    e0b4:	andeq	r0, r0, ip, ror r4
    e0b8:	andeq	lr, r3, r0, asr #21
    e0bc:	addlt	fp, r2, r0, lsl r5
    e0c0:	blmi	561118 <mkdtemp@@Base+0x545af8>
    e0c4:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    e0c8:	movwls	r6, #6171	; 0x181b
    e0cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e0d0:	movwls	r2, #768	; 0x300
    e0d4:			; <UNDEFINED> instruction: 0x8013b1b2
    e0d8:			; <UNDEFINED> instruction: 0x466b4614
    e0dc:			; <UNDEFINED> instruction: 0xf7ff2202
    e0e0:	stmdblt	r8!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    e0e4:	ldmdavc	r1, {r9, fp, ip, pc}
    e0e8:	b	10ec23c <mkdtemp@@Base+0x10d0c1c>
    e0ec:	eorhi	r2, r3, r1, lsl #6
    e0f0:	blmi	260920 <mkdtemp@@Base+0x245300>
    e0f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e0f8:	blls	68168 <mkdtemp@@Base+0x4cb48>
    e0fc:	qaddle	r4, sl, r6
    e100:	ldclt	0, cr11, [r0, #-8]
    e104:	andcs	r4, r2, #112197632	; 0x6b00000
    e108:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e10c:			; <UNDEFINED> instruction: 0xf7f5e7f0
    e110:	svclt	0x0000edf8
    e114:	andeq	lr, r3, ip, lsl #21
    e118:	andeq	r0, r0, ip, ror r4
    e11c:	andeq	lr, r3, ip, asr sl
    e120:	addlt	fp, r2, r0, lsl r5
    e124:	blmi	4e1174 <mkdtemp@@Base+0x4c5b54>
    e128:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    e12c:	movwls	r6, #6171	; 0x181b
    e130:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e134:	movwls	r2, #768	; 0x300
    e138:	mulsvc	r3, sl, r1
    e13c:			; <UNDEFINED> instruction: 0x466b4614
    e140:			; <UNDEFINED> instruction: 0xf7ff2201
    e144:	ldmdblt	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    e148:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    e14c:	bmi	2aa1e0 <mkdtemp@@Base+0x28ebc0>
    e150:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    e154:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e158:	subsmi	r9, sl, r1, lsl #22
    e15c:	andlt	sp, r2, r6, lsl #2
    e160:			; <UNDEFINED> instruction: 0x466bbd10
    e164:			; <UNDEFINED> instruction: 0xf7ff2201
    e168:			; <UNDEFINED> instruction: 0xe7f0fe7b
    e16c:	stcl	7, cr15, [r8, #980]	; 0x3d4
    e170:	andeq	lr, r3, r8, lsr #20
    e174:	andeq	r0, r0, ip, ror r4
    e178:	strdeq	lr, [r3], -lr	; <UNPREDICTABLE>
    e17c:	mvnsmi	lr, sp, lsr #18
    e180:	ldrmi	r4, [r4], -sp, lsl #12
    e184:			; <UNDEFINED> instruction: 0xf7fa4680
    e188:			; <UNDEFINED> instruction: 0x4606f8d5
    e18c:	movwcs	fp, #269	; 0x10d
    e190:	tstlt	ip, fp, lsr #32
    e194:	eorvs	r2, r3, r0, lsl #6
    e198:			; <UNDEFINED> instruction: 0xf7fa4640
    e19c:	stmdacs	r3, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
    e1a0:	ldmdavs	r7!, {r0, r3, r4, r8, fp, ip, lr, pc}
    e1a4:	mvnsvc	pc, #82837504	; 0x4f00000
    e1a8:	mvnsvc	pc, #192, 4
    e1ac:	addsmi	fp, pc, #258048	; 0x3f000
    e1b0:	strbmi	sp, [r0], -lr, lsl #16
    e1b4:			; <UNDEFINED> instruction: 0xf85af7fa
    e1b8:	adcsmi	r3, r8, #4, 16	; 0x40000
    e1bc:	tstlt	sp, fp, lsl #6
    e1c0:	eorvs	r3, lr, r4, lsl #12
    e1c4:	tstlt	ip, r0, lsr #12
    e1c8:	eorvs	r2, r7, r0
    e1cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e1d0:	andeq	pc, r5, pc, rrx
    e1d4:			; <UNDEFINED> instruction: 0xf06fe7fa
    e1d8:	ldrb	r0, [r7, r2]!
    e1dc:			; <UNDEFINED> instruction: 0x4614b570
    e1e0:	addlt	r4, r4, r9, lsl sl
    e1e4:			; <UNDEFINED> instruction: 0x46064b19
    e1e8:			; <UNDEFINED> instruction: 0x460d447a
    e1ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e1f0:			; <UNDEFINED> instruction: 0xf04f9303
    e1f4:	mrslt	r0, (UNDEF: 57)
    e1f8:	andvs	r2, fp, r0, lsl #6
    e1fc:	movwcs	fp, #268	; 0x10c
    e200:	bge	66294 <mkdtemp@@Base+0x4ac74>
    e204:	ldrtmi	sl, [r0], -r2, lsl #18
    e208:			; <UNDEFINED> instruction: 0xffb8f7ff
    e20c:	blle	398214 <mkdtemp@@Base+0x37cbf4>
    e210:	blls	ba64c <mkdtemp@@Base+0x9f02c>
    e214:	stmdbls	r1, {r0, r1, r3, r5, sp, lr}
    e218:	eorvs	fp, r1, r4, lsl #2
    e21c:	ldrtmi	r3, [r0], -r4, lsl #2
    e220:			; <UNDEFINED> instruction: 0xf97cf7fa
    e224:	svclt	0x00183800
    e228:			; <UNDEFINED> instruction: 0xf00e2001
    e22c:	bmi	24df18 <mkdtemp@@Base+0x2328f8>
    e230:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e234:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e238:	subsmi	r9, sl, r3, lsl #22
    e23c:	andlt	sp, r4, r1, lsl #2
    e240:			; <UNDEFINED> instruction: 0xf7f5bd70
    e244:	svclt	0x0000ed5e
    e248:	andeq	lr, r3, r8, ror #18
    e24c:	andeq	r0, r0, ip, ror r4
    e250:	andeq	lr, r3, lr, lsl r9
    e254:			; <UNDEFINED> instruction: 0x4614b5f0
    e258:	addlt	r4, r5, ip, lsl sl
    e25c:			; <UNDEFINED> instruction: 0x460d4b1c
    e260:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e264:	movwls	r6, #14363	; 0x381b
    e268:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e26c:	movwcs	fp, #265	; 0x109
    e270:	tstlt	ip, fp
    e274:	eorvs	r2, r3, r0, lsl #6
    e278:	stmdbge	r1, {r1, r9, fp, sp, pc}
    e27c:			; <UNDEFINED> instruction: 0xffaef7ff
    e280:	blle	3d8288 <mkdtemp@@Base+0x3bcc68>
    e284:	svcls	0x0002b14d
    e288:			; <UNDEFINED> instruction: 0xf7f51c78
    e28c:	strmi	lr, [r6], -lr, lsr #26
    e290:	biclt	r6, r0, r8, lsr #32
    e294:	movwcs	fp, #2439	; 0x987
    e298:			; <UNDEFINED> instruction: 0x462055f3
    e29c:	blls	ba6f4 <mkdtemp@@Base+0x9f0d4>
    e2a0:	eorvs	r2, r3, r0
    e2a4:	blmi	2a0ad8 <mkdtemp@@Base+0x2854b8>
    e2a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e2ac:	blls	e831c <mkdtemp@@Base+0xcccfc>
    e2b0:	qaddle	r4, sl, r6
    e2b4:	ldcllt	0, cr11, [r0, #20]!
    e2b8:	ldrtmi	r9, [sl], -r1, lsl #18
    e2bc:	bl	ffacc298 <mkdtemp@@Base+0xffab0c78>
    e2c0:			; <UNDEFINED> instruction: 0xf7f5e7e9
    e2c4:			; <UNDEFINED> instruction: 0xf06fed1e
    e2c8:	strb	r0, [fp, r1]!
    e2cc:	strdeq	lr, [r3], -r0
    e2d0:	andeq	r0, r0, ip, ror r4
    e2d4:	andeq	lr, r3, r8, lsr #17
    e2d8:	mvnsmi	lr, #737280	; 0xb4000
    e2dc:	bmi	b9fb38 <mkdtemp@@Base+0xb84518>
    e2e0:	blmi	bba4fc <mkdtemp@@Base+0xb9eedc>
    e2e4:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    e2e8:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    e2ec:	movwls	r6, #14363	; 0x381b
    e2f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e2f4:	movwcs	fp, #265	; 0x109
    e2f8:	tstlt	sp, fp
    e2fc:	eorvs	r2, fp, r0, lsl #6
    e300:	stmdbge	r2, {r0, r9, fp, sp, pc}
    e304:			; <UNDEFINED> instruction: 0xf7ff4640
    e308:			; <UNDEFINED> instruction: 0x4604ff39
    e30c:	svcls	0x0001bb38
    e310:			; <UNDEFINED> instruction: 0xf8ddb15f
    e314:	strmi	r9, [r1], -r8
    e318:			; <UNDEFINED> instruction: 0x4648463a
    e31c:	mrc	7, 4, APSR_nzcv, cr12, cr5, {7}
    e320:	svccc	0x0001b118
    e324:	adcsmi	r4, r8, #1325400064	; 0x4f000000
    e328:	andcs	sp, r0, #-1476395008	; 0xa8000000
    e32c:	ldrmi	r4, [r1], -r0, asr #12
    e330:			; <UNDEFINED> instruction: 0xff54f7ff
    e334:	bllt	c1fb4c <mkdtemp@@Base+0xc0452c>
    e338:			; <UNDEFINED> instruction: 0xf8ddb176
    e33c:			; <UNDEFINED> instruction: 0xf1088004
    e340:			; <UNDEFINED> instruction: 0xf7f50001
    e344:			; <UNDEFINED> instruction: 0x4607ecd2
    e348:	movwlt	r6, #32816	; 0x8030
    e34c:	svceq	0x0000f1b8
    e350:	movwcs	sp, #273	; 0x111
    e354:	andcc	pc, r8, r7, lsl #16
    e358:	blls	7a794 <mkdtemp@@Base+0x5f174>
    e35c:	bmi	426410 <mkdtemp@@Base+0x40adf0>
    e360:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    e364:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e368:	subsmi	r9, sl, r3, lsl #22
    e36c:	strtmi	sp, [r0], -lr, lsl #2
    e370:	pop	{r0, r2, ip, sp, pc}
    e374:	stmdbls	r2, {r4, r5, r6, r7, r8, r9, pc}
    e378:			; <UNDEFINED> instruction: 0xf7f54642
    e37c:	strb	lr, [r8, ip, lsl #23]!
    e380:	streq	pc, [r3], #-111	; 0xffffff91
    e384:			; <UNDEFINED> instruction: 0xf04fe7eb
    e388:			; <UNDEFINED> instruction: 0xe7e834ff
    e38c:	ldc	7, cr15, [r8], #980	; 0x3d4
    e390:	streq	pc, [r1], #-111	; 0xffffff91
    e394:	svclt	0x0000e7e3
    e398:	andeq	lr, r3, sl, ror #16
    e39c:	andeq	r0, r0, ip, ror r4
    e3a0:	andeq	lr, r3, lr, ror #15
    e3a4:	andcs	fp, r0, #48, 10	; 0xc000000
    e3a8:	addlt	r4, r5, r6, lsl ip
    e3ac:			; <UNDEFINED> instruction: 0x460d4b16
    e3b0:			; <UNDEFINED> instruction: 0x4611447c
    e3b4:	strmi	r5, [r4], -r3, ror #17
    e3b8:	movwls	r6, #14363	; 0x381b
    e3bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e3c0:	mrc2	7, 6, pc, cr12, cr15, {7}
    e3c4:	bmi	47a8ec <mkdtemp@@Base+0x45f2cc>
    e3c8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    e3cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e3d0:	subsmi	r9, sl, r3, lsl #22
    e3d4:	andlt	sp, r5, r4, lsl r1
    e3d8:	stmdbge	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
    e3dc:			; <UNDEFINED> instruction: 0xf7ff4620
    e3e0:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    e3e4:	stmdbls	r1, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    e3e8:	strtmi	sl, [r8], -r2, lsl #20
    e3ec:			; <UNDEFINED> instruction: 0xf87cf7fa
    e3f0:	mvnle	r2, r0, lsl #16
    e3f4:	ldrdcs	lr, [r1, -sp]
    e3f8:			; <UNDEFINED> instruction: 0xf7ff4620
    e3fc:	strb	pc, [r2, r7, lsl #27]!	; <UNPREDICTABLE>
    e400:	ldcl	7, cr15, [lr], #-980	; 0xfffffc2c
    e404:	andeq	lr, r3, r0, lsr #15
    e408:	andeq	r0, r0, ip, ror r4
    e40c:	andeq	lr, r3, r6, lsl #15
    e410:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e414:	ldrbtmi	r4, [ip], #2836	; 0xb14
    e418:	addlt	fp, r3, r0, lsr r5
    e41c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    e420:			; <UNDEFINED> instruction: 0x460d4614
    e424:	strtmi	r4, [r1], -sl, ror #12
    e428:	movwls	r6, #6171	; 0x181b
    e42c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e430:			; <UNDEFINED> instruction: 0xf85af7fa
    e434:	blle	5843c <mkdtemp@@Base+0x3ce1c>
    e438:	stmdblt	ip, {r5, r9, sl, lr}^
    e43c:	blmi	2a0c70 <mkdtemp@@Base+0x285650>
    e440:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e444:	blls	684b4 <mkdtemp@@Base+0x4ce94>
    e448:	qaddle	r4, sl, r8
    e44c:	ldclt	0, cr11, [r0, #-12]!
    e450:	strtmi	r9, [r2], -r0, lsl #16
    e454:			; <UNDEFINED> instruction: 0xf7f54629
    e458:	andcs	lr, r0, lr, lsl fp
    e45c:			; <UNDEFINED> instruction: 0xf7f5e7ee
    e460:	svclt	0x0000ec50
    e464:	andeq	lr, r3, sl, lsr r7
    e468:	andeq	r0, r0, ip, ror r4
    e46c:	andeq	lr, r3, r0, lsl r7
    e470:			; <UNDEFINED> instruction: 0x4605b530
    e474:	strmi	fp, [r8], -r3, lsl #1
    e478:			; <UNDEFINED> instruction: 0xf7f9460c
    e47c:	andls	pc, r1, fp, asr pc	; <UNPREDICTABLE>
    e480:			; <UNDEFINED> instruction: 0xf7f94620
    e484:	stmdbls	r1, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    e488:	strtmi	r4, [r8], -r2, lsl #12
    e48c:	pop	{r0, r1, ip, sp, pc}
    e490:			; <UNDEFINED> instruction: 0xf7ff4030
    e494:	svclt	0x0000bfbd
    e498:			; <UNDEFINED> instruction: 0xc094f8df
    e49c:	mvnscc	pc, #79	; 0x4f
    e4a0:	ldrbtmi	fp, [ip], #1520	; 0x5f0
    e4a4:	addlt	r4, r9, r3, lsr #24
    e4a8:	ldrmi	r4, [r5], -lr, lsl #12
    e4ac:	andvs	lr, r0, #3358720	; 0x334000
    e4b0:	strls	r2, [r5, #-256]	; 0xffffff00
    e4b4:			; <UNDEFINED> instruction: 0xf85c4607
    e4b8:	strmi	r4, [r8], -r4
    e4bc:	stmdavs	r4!, {r0, r9, sp}
    e4c0:			; <UNDEFINED> instruction: 0xf04f9407
    e4c4:			; <UNDEFINED> instruction: 0xf7f50400
    e4c8:	vmlsne.f64	d14, d4, d2
    e4cc:	tstle	sl, fp, lsr #22
    e4d0:	blmi	620d3c <mkdtemp@@Base+0x60571c>
    e4d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e4d8:	blls	1e8548 <mkdtemp@@Base+0x1ccf28>
    e4dc:	qsuble	r4, sl, r5
    e4e0:	andlt	r4, r9, r0, lsr #12
    e4e4:	stclne	13, cr11, [r1], #-960	; 0xfffffc40
    e4e8:	ldrtmi	sl, [r8], -r6, lsl #20
    e4ec:	tstls	r3, r5, lsl #10
    e4f0:			; <UNDEFINED> instruction: 0xfffaf7f9
    e4f4:	svclt	0x00b81e03
    e4f8:	blle	ffa5fd70 <mkdtemp@@Base+0xffa44750>
    e4fc:			; <UNDEFINED> instruction: 0xf04f9d05
    e500:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    e504:	stmdals	r6, {r0, r9, sp}
    e508:	strls	r9, [r1, #-1536]	; 0xfffffa00
    e50c:	bl	7cc4e8 <mkdtemp@@Base+0x7b0ec8>
    e510:	smlabble	r5, r4, r2, r4
    e514:	tstcs	r1, r8, lsr r6
    e518:			; <UNDEFINED> instruction: 0xf84ef7fa
    e51c:	ldrb	r4, [r7, r4, lsl #12]
    e520:	ldrbtcc	pc, [pc], #79	; e528 <PEM_write_bio_PrivateKey@plt+0xa41c>	; <UNPREDICTABLE>
    e524:			; <UNDEFINED> instruction: 0xf06fe7d4
    e528:	ldrb	r0, [r1, r9, lsl #8]
    e52c:	bl	ffa4c508 <mkdtemp@@Base+0xffa30ee8>
    e530:	andeq	lr, r3, lr, lsr #13
    e534:	andeq	r0, r0, ip, ror r4
    e538:	andeq	lr, r3, ip, ror r6
    e53c:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    e540:	addlt	fp, r2, r0, lsl #10
    e544:	bge	e1184 <mkdtemp@@Base+0xc5b64>
    e548:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    e54c:	blne	14c69c <mkdtemp@@Base+0x13107c>
    e550:	movwls	r6, #6171	; 0x181b
    e554:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e558:			; <UNDEFINED> instruction: 0xf7ff9200
    e55c:	bmi	28e3d8 <mkdtemp@@Base+0x272db8>
    e560:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e568:	subsmi	r9, sl, r1, lsl #22
    e56c:	andlt	sp, r2, r4, lsl #2
    e570:	bl	14c6ec <mkdtemp@@Base+0x1310cc>
    e574:	ldrbmi	fp, [r0, -r3]!
    e578:	bl	ff0cc554 <mkdtemp@@Base+0xff0b0f34>
    e57c:	andeq	lr, r3, r8, lsl #12
    e580:	andeq	r0, r0, ip, ror r4
    e584:	andeq	lr, r3, lr, ror #11
    e588:			; <UNDEFINED> instruction: 0x461db570
    e58c:	addlt	r4, r2, r7, lsl lr
    e590:			; <UNDEFINED> instruction: 0x46144b17
    e594:			; <UNDEFINED> instruction: 0x466a447e
    e598:	ldmpl	r3!, {r3, r8, sp}^
    e59c:	movwls	r6, #6171	; 0x181b
    e5a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e5a4:			; <UNDEFINED> instruction: 0xffa0f7f9
    e5a8:	blle	4d85b0 <mkdtemp@@Base+0x4bcf90>
    e5ac:	vmuleq.f64	d9, d8, d0
    e5b0:	beq	a9165c <mkdtemp@@Base+0xa7603c>
    e5b4:	andsvc	r0, r8, r6, lsr #28
    e5b8:	blls	165c0 <error@@Base+0x6608>
    e5bc:	stceq	0, cr7, [r1], #-356	; 0xfffffe9c
    e5c0:	addsvc	r9, sl, r0, lsl #22
    e5c4:	blls	10e54 <error@@Base+0xe9c>
    e5c8:	blls	2a944 <mkdtemp@@Base+0xf324>
    e5cc:			; <UNDEFINED> instruction: 0x711e71dc
    e5d0:	orrsvc	r7, sl, r9, asr r1
    e5d4:	blmi	1a0df8 <mkdtemp@@Base+0x1857d8>
    e5d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e5dc:	blls	6864c <mkdtemp@@Base+0x4d02c>
    e5e0:	qaddle	r4, sl, r1
    e5e4:	ldcllt	0, cr11, [r0, #-8]!
    e5e8:	bl	fe2cc5c4 <mkdtemp@@Base+0xfe2b0fa4>
    e5ec:			; <UNDEFINED> instruction: 0x0003e5bc
    e5f0:	andeq	r0, r0, ip, ror r4
    e5f4:	andeq	lr, r3, r8, ror r5
    e5f8:	addlt	fp, r3, r0, lsr r5
    e5fc:			; <UNDEFINED> instruction: 0x460c4d13
    e600:			; <UNDEFINED> instruction: 0x466a4b13
    e604:	tstcs	r4, sp, ror r4
    e608:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    e60c:			; <UNDEFINED> instruction: 0xf04f9301
    e610:			; <UNDEFINED> instruction: 0xf7f90300
    e614:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    e618:	blls	4524c <mkdtemp@@Base+0x29c2c>
    e61c:	stceq	14, cr0, [r1], #-148	; 0xffffff6c
    e620:	andcs	r0, r0, r2, lsr #20
    e624:	blls	2a6a0 <mkdtemp@@Base+0xf080>
    e628:	blls	2a794 <mkdtemp@@Base+0xf174>
    e62c:	blls	2a89c <mkdtemp@@Base+0xf27c>
    e630:	bmi	22a9a8 <mkdtemp@@Base+0x20f388>
    e634:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e638:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e63c:	subsmi	r9, sl, r1, lsl #22
    e640:	andlt	sp, r3, r1, lsl #2
    e644:			; <UNDEFINED> instruction: 0xf7f5bd30
    e648:	svclt	0x0000eb5c
    e64c:	andeq	lr, r3, ip, asr #10
    e650:	andeq	r0, r0, ip, ror r4
    e654:	andeq	lr, r3, sl, lsl r5
    e658:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    e65c:	ldrbtmi	r4, [ip], #2834	; 0xb12
    e660:	addlt	fp, r2, r0, lsl r5
    e664:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    e668:	strbtmi	r4, [sl], -ip, lsl #12
    e66c:	ldmdavs	fp, {r1, r8, sp}
    e670:			; <UNDEFINED> instruction: 0xf04f9301
    e674:			; <UNDEFINED> instruction: 0xf7f90300
    e678:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    e67c:	blls	45298 <mkdtemp@@Base+0x29c78>
    e680:	andcs	r0, r0, r2, lsr #20
    e684:	blls	2a6f4 <mkdtemp@@Base+0xf0d4>
    e688:	bmi	22a800 <mkdtemp@@Base+0x20f1e0>
    e68c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e690:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e694:	subsmi	r9, sl, r1, lsl #22
    e698:	andlt	sp, r2, r1, lsl #2
    e69c:			; <UNDEFINED> instruction: 0xf7f5bd10
    e6a0:	svclt	0x0000eb30
    e6a4:	strdeq	lr, [r3], -r2
    e6a8:	andeq	r0, r0, ip, ror r4
    e6ac:	andeq	lr, r3, r2, asr #9
    e6b0:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    e6b4:	ldrbtmi	r4, [ip], #2832	; 0xb10
    e6b8:	addlt	fp, r2, r0, lsl r5
    e6bc:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    e6c0:	strbtmi	r4, [sl], -ip, lsl #12
    e6c4:	ldmdavs	fp, {r0, r8, sp}
    e6c8:			; <UNDEFINED> instruction: 0xf04f9301
    e6cc:			; <UNDEFINED> instruction: 0xf7f90300
    e6d0:	bmi	2ce304 <mkdtemp@@Base+0x2b2ce4>
    e6d4:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
    e6d8:	blls	3e568 <mkdtemp@@Base+0x22f48>
    e6dc:	andsvc	r2, ip, r0
    e6e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    e6e4:	blls	68754 <mkdtemp@@Base+0x4d134>
    e6e8:	qaddle	r4, sl, r1
    e6ec:	ldclt	0, cr11, [r0, #-8]
    e6f0:	bl	1cc6cc <mkdtemp@@Base+0x1b10ac>
    e6f4:	muleq	r3, sl, r4
    e6f8:	andeq	r0, r0, ip, ror r4
    e6fc:	andeq	lr, r3, ip, ror r4
    e700:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e704:	ldrbtmi	fp, [ip], #1392	; 0x570
    e708:	addlt	r4, r2, r8, lsl lr
    e70c:			; <UNDEFINED> instruction: 0x461d4614
    e710:	strbtmi	r2, [fp], -r8, lsl #4
    e714:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    e718:			; <UNDEFINED> instruction: 0x96016836
    e71c:	streq	pc, [r0], -pc, asr #32
    e720:	strls	r2, [r0], -r0, lsl #12
    e724:	blx	ff0cc72a <mkdtemp@@Base+0xff0b110a>
    e728:	blls	3cd70 <mkdtemp@@Base+0x21750>
    e72c:	stceq	14, cr0, [r9], #-184	; 0xffffff48
    e730:	andsvc	r0, lr, sl, lsr #20
    e734:	blls	11fd4 <error@@Base+0x201c>
    e738:	stceq	0, cr7, [r1], #-356	; 0xfffffe9c
    e73c:	addsvc	r9, sl, r0, lsl #22
    e740:	blls	10fd0 <error@@Base+0x1018>
    e744:	blls	2aac0 <mkdtemp@@Base+0xf4a0>
    e748:			; <UNDEFINED> instruction: 0x711e71dc
    e74c:	orrsvc	r7, sl, r9, asr r1
    e750:	blmi	1a0f74 <mkdtemp@@Base+0x185954>
    e754:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e758:	blls	687c8 <mkdtemp@@Base+0x4d1a8>
    e75c:	qaddle	r4, sl, r1
    e760:	ldcllt	0, cr11, [r0, #-8]!
    e764:	b	ff34c740 <mkdtemp@@Base+0xff331120>
    e768:	andeq	lr, r3, sl, asr #8
    e76c:	andeq	r0, r0, ip, ror r4
    e770:	strdeq	lr, [r3], -ip
    e774:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e778:	ldrbtmi	fp, [ip], #1328	; 0x530
    e77c:	addlt	r4, r3, r4, lsl sp
    e780:	andcs	r4, r4, #20, 12	; 0x1400000
    e784:			; <UNDEFINED> instruction: 0xf85c466b
    e788:	stmdavs	sp!, {r0, r2, ip, lr}
    e78c:			; <UNDEFINED> instruction: 0xf04f9501
    e790:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    e794:			; <UNDEFINED> instruction: 0xf7ff9500
    e798:	ldmdblt	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    e79c:	vmuleq.f64	d9, d5, d0
    e7a0:	beq	89182c <mkdtemp@@Base+0x87620c>
    e7a4:	blls	2a820 <mkdtemp@@Base+0xf200>
    e7a8:	blls	2a914 <mkdtemp@@Base+0xf2f4>
    e7ac:	blls	2aa1c <mkdtemp@@Base+0xf3fc>
    e7b0:	bmi	22ab28 <mkdtemp@@Base+0x20f508>
    e7b4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e7b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e7bc:	subsmi	r9, sl, r1, lsl #22
    e7c0:	andlt	sp, r3, r1, lsl #2
    e7c4:			; <UNDEFINED> instruction: 0xf7f5bd30
    e7c8:	svclt	0x0000ea9c
    e7cc:	ldrdeq	lr, [r3], -r6
    e7d0:	andeq	r0, r0, ip, ror r4
    e7d4:	muleq	r3, sl, r3
    e7d8:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    e7dc:	ldrbtmi	fp, [ip], #1328	; 0x530
    e7e0:	addlt	r4, r3, r1, lsl sp
    e7e4:	andcs	r4, r2, #20, 12	; 0x1400000
    e7e8:			; <UNDEFINED> instruction: 0xf85c466b
    e7ec:	stmdavs	sp!, {r0, r2, ip, lr}
    e7f0:			; <UNDEFINED> instruction: 0xf04f9501
    e7f4:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    e7f8:			; <UNDEFINED> instruction: 0xf7ff9500
    e7fc:	stmdblt	r0!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    e800:	beq	8b5408 <mkdtemp@@Base+0x899de8>
    e804:	blls	2a874 <mkdtemp@@Base+0xf254>
    e808:	bmi	22a980 <mkdtemp@@Base+0x20f360>
    e80c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e810:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e814:	subsmi	r9, sl, r1, lsl #22
    e818:	andlt	sp, r3, r1, lsl #2
    e81c:			; <UNDEFINED> instruction: 0xf7f5bd30
    e820:	svclt	0x0000ea70
    e824:	andeq	lr, r3, r2, ror r3
    e828:	andeq	r0, r0, ip, ror r4
    e82c:	andeq	lr, r3, r2, asr #6
    e830:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    e834:	ldrbtmi	fp, [ip], #1328	; 0x530
    e838:	addlt	r4, r3, pc, lsl #26
    e83c:	andcs	r4, r1, #20, 12	; 0x1400000
    e840:			; <UNDEFINED> instruction: 0xf85c466b
    e844:	stmdavs	sp!, {r0, r2, ip, lr}
    e848:			; <UNDEFINED> instruction: 0xf04f9501
    e84c:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    e850:			; <UNDEFINED> instruction: 0xf7ff9500
    e854:	stmdblt	r8, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    e858:	andsvc	r9, ip, r0, lsl #22
    e85c:	blmi	1a1080 <mkdtemp@@Base+0x185a60>
    e860:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e864:	blls	688d4 <mkdtemp@@Base+0x4d2b4>
    e868:	qaddle	r4, sl, r1
    e86c:	ldclt	0, cr11, [r0, #-12]!
    e870:	b	11cc84c <mkdtemp@@Base+0x11b122c>
    e874:	andeq	lr, r3, sl, lsl r3
    e878:	andeq	r0, r0, ip, ror r4
    e87c:	strdeq	lr, [r3], -r0
    e880:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    e884:	ldrbtmi	fp, [ip], #1328	; 0x530
    e888:	addlt	r4, r5, r2, lsl ip
    e88c:			; <UNDEFINED> instruction: 0x461a4615
    e890:	blge	b309c <mkdtemp@@Base+0x97a7c>
    e894:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    e898:	strls	r6, [r3], #-2084	; 0xfffff7dc
    e89c:	streq	pc, [r0], #-79	; 0xffffffb1
    e8a0:	strls	r2, [r2], #-1024	; 0xfffffc00
    e8a4:	blx	cc8aa <mkdtemp@@Base+0xb128a>
    e8a8:	stmdblt	r0!, {r2, r9, sl, lr}
    e8ac:	strtmi	r9, [r9], -r1, lsl #20
    e8b0:			; <UNDEFINED> instruction: 0xf7f59802
    e8b4:	bmi	248c7c <mkdtemp@@Base+0x22d65c>
    e8b8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    e8bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e8c0:	subsmi	r9, sl, r3, lsl #22
    e8c4:	strtmi	sp, [r0], -r2, lsl #2
    e8c8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    e8cc:	b	64c8a8 <mkdtemp@@Base+0x631288>
    e8d0:	andeq	lr, r3, sl, asr #5
    e8d4:	andeq	r0, r0, ip, ror r4
    e8d8:	muleq	r3, r6, r2
    e8dc:			; <UNDEFINED> instruction: 0x460db530
    e8e0:			; <UNDEFINED> instruction: 0x4614491c
    e8e4:			; <UNDEFINED> instruction: 0xf64f4a1c
    e8e8:	ldrbtmi	r7, [r9], #-1020	; 0xfffffc04
    e8ec:	mvnsvc	pc, #192, 4
    e8f0:	umulllt	r4, r3, ip, r2
    e8f4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    e8f8:			; <UNDEFINED> instruction: 0xf04f9201
    e8fc:	stmdale	r4!, {r9}
    e900:	strbtmi	r1, [sl], -r1, lsr #26
    e904:	ldc2l	7, cr15, [r0, #996]!	; 0x3e4
    e908:	blle	318910 <mkdtemp@@Base+0x2fd2f0>
    e90c:	cdpeq	8, 2, cr9, cr1, cr0, {0}
    e910:	beq	8d19a0 <mkdtemp@@Base+0x8b6380>
    e914:	strtmi	r7, [r0], -r1
    e918:	subvc	r9, sl, r0, lsl #18
    e91c:	addsvc	r9, r3, r0, lsl #20
    e920:	sbcsvc	r9, ip, r0, lsl #22
    e924:	bmi	37ce5c <mkdtemp@@Base+0x36183c>
    e928:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    e92c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e930:	subsmi	r9, sl, r1, lsl #22
    e934:	andlt	sp, r3, ip, lsl #2
    e938:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    e93c:	strtmi	r4, [r9], -r2, lsr #12
    e940:			; <UNDEFINED> instruction: 0xf7f53004
    e944:	andcs	lr, r0, r8, lsr #17
    e948:			; <UNDEFINED> instruction: 0xf06fe7ed
    e94c:	strb	r0, [sl, r8]!
    e950:	ldmib	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e954:	andeq	lr, r3, r6, ror #4
    e958:	andeq	r0, r0, ip, ror r4
    e95c:	andeq	lr, r3, r6, lsr #4
    e960:			; <UNDEFINED> instruction: 0x460ab538
    e964:	strmi	r4, [ip], -r5, lsl #12
    e968:			; <UNDEFINED> instruction: 0x4608b119
    e96c:	ldmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e970:	strtmi	r4, [r1], -r2, lsl #12
    e974:	pop	{r3, r5, r9, sl, lr}
    e978:			; <UNDEFINED> instruction: 0xf7ff4038
    e97c:	svclt	0x0000bfaf
    e980:			; <UNDEFINED> instruction: 0x460ab530
    e984:	strmi	fp, [ip], -r3, lsl #1
    e988:			; <UNDEFINED> instruction: 0x4605b151
    e98c:			; <UNDEFINED> instruction: 0xf7f94608
    e990:	ldrdls	pc, [r1], -r1
    e994:			; <UNDEFINED> instruction: 0xf7f94620
    e998:	stmdbls	r1, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    e99c:	strtmi	r4, [r8], -r2, lsl #12
    e9a0:	pop	{r0, r1, ip, sp, pc}
    e9a4:			; <UNDEFINED> instruction: 0xf7ff4030
    e9a8:	svclt	0x0000bf99
    e9ac:	blx	fec7c174 <mkdtemp@@Base+0xfec60b54>
    e9b0:	stcmi	3, cr15, [r1], #-516	; 0xfffffdfc
    e9b4:	bmi	87abd0 <mkdtemp@@Base+0x85f5b0>
    e9b8:	ldrbtmi	r0, [ip], #-2395	; 0xfffff6a5
    e9bc:	svclt	0x00082800
    e9c0:	stmiapl	r2!, {r0, r8, r9, sp}
    e9c4:	andls	r6, r3, #1179648	; 0x120000
    e9c8:	andeq	pc, r0, #79	; 0x4f
    e9cc:	andvs	fp, fp, r3, ror #22
    e9d0:	strmi	sl, [sp], -r2, lsl #20
    e9d4:	strmi	sl, [r6], -r1, lsl #18
    e9d8:	blx	ff44c9de <mkdtemp@@Base+0xff4313be>
    e9dc:	cmplt	r0, r4, lsl #12
    e9e0:	blmi	5a1244 <mkdtemp@@Base+0x585c24>
    e9e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e9e8:	blls	e8a58 <mkdtemp@@Base+0xcd438>
    e9ec:	qsuble	r4, sl, r1
    e9f0:	andlt	r4, r5, r0, lsr #12
    e9f4:	ldmib	sp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    e9f8:			; <UNDEFINED> instruction: 0xf7f90101
    e9fc:	strmi	pc, [r7], -pc, asr #20
    ea00:	stmdbls	r2, {r3, r5, r7, r8, ip, sp, pc}
    ea04:	tstcc	r4, r0, lsr r6
    ea08:	stc2	7, cr15, [r8, #996]	; 0x3e4
    ea0c:	ldmdblt	r8!, {r2, r9, sl, lr}
    ea10:			; <UNDEFINED> instruction: 0x46384631
    ea14:	blx	184ca00 <mkdtemp@@Base+0x18313e0>
    ea18:	stmdblt	r8, {r2, r9, sl, lr}
    ea1c:	ldrb	r6, [pc, pc, lsr #32]
    ea20:			; <UNDEFINED> instruction: 0xf7f94638
    ea24:	ldrb	pc, [fp, r9, lsr #21]	; <UNPREDICTABLE>
    ea28:	streq	pc, [r9], #-111	; 0xffffff91
    ea2c:			; <UNDEFINED> instruction: 0xf06fe7d8
    ea30:	ldrb	r0, [r5, r1, lsl #8]
    ea34:	stmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea38:	muleq	r3, r6, r1
    ea3c:	andeq	r0, r0, ip, ror r4
    ea40:	andeq	lr, r3, ip, ror #2
    ea44:	mvnsmi	lr, sp, lsr #18
    ea48:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    ea4c:	bmi	a602a4 <mkdtemp@@Base+0xa44c84>
    ea50:	mvnsvc	pc, #82837504	; 0x4f00000
    ea54:	vmvn.i32	q10, #589824	; 0x00090000
    ea58:	addsmi	r7, ip, #-67108861	; 0xfc000003
    ea5c:	stmpl	sl, {r1, r7, ip, sp, pc}
    ea60:	andls	r6, r1, #1179648	; 0x120000
    ea64:	andeq	pc, r0, #79	; 0x4f
    ea68:	cmnlt	r4, sp, lsr r8
    ea6c:	and	r4, r2, fp, lsr #12
    ea70:	ldrmi	r3, [sp], -r1, lsl #24
    ea74:	ldmdavc	lr, {r0, r3, ip, lr, pc}
    ea78:	movwcc	r4, #5661	; 0x161d
    ea7c:	rscsle	r2, r7, r0, lsl #28
    ea80:	ldmdbne	r7!, {r1, r2, r4, r5, r6, r7, r8, fp}
    ea84:			; <UNDEFINED> instruction: 0x46b01d39
    ea88:	strtmi	lr, [r7], -r3
    ea8c:	smlatbcs	r4, r0, r6, r4
    ea90:	strbtmi	r4, [sl], -r6, lsr #12
    ea94:	stc2	7, cr15, [r8, #-996]!	; 0xfffffc1c
    ea98:	blle	418aa0 <mkdtemp@@Base+0x3fd480>
    ea9c:	vaddeq.f64	d9, d8, d0
    eaa0:	beq	e91b8c <mkdtemp@@Base+0xe7656c>
    eaa4:	blls	2ab0c <mkdtemp@@Base+0xf4ec>
    eaa8:	blls	2ac14 <mkdtemp@@Base+0xf5f4>
    eaac:	blls	2ad1c <mkdtemp@@Base+0xf6fc>
    eab0:	ldrsblt	r7, [r6, -pc]
    eab4:	andcs	r9, r0, #0, 22
    eab8:	ldmdblt	ip, {r1, r3, r4, r8, ip, sp, lr}^
    eabc:	bmi	396ac4 <mkdtemp@@Base+0x37b4a4>
    eac0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    eac4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eac8:	subsmi	r9, sl, r1, lsl #22
    eacc:	andlt	sp, r2, lr, lsl #2
    ead0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ead4:			; <UNDEFINED> instruction: 0xf1089800
    ead8:	strtmi	r0, [r2], -r4, lsl #16
    eadc:	strbmi	r4, [r0], #-1577	; 0xfffff9d7
    eae0:	svc	0x00d8f7f4
    eae4:			; <UNDEFINED> instruction: 0xf06fe7ea
    eae8:	strb	r0, [r8, r8]!
    eaec:	stmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eaf0:	strdeq	lr, [r3], -ip
    eaf4:	andeq	r0, r0, ip, ror r4
    eaf8:	andeq	lr, r3, lr, lsl #1
    eafc:	mvnsmi	lr, #737280	; 0xb4000
    eb00:	stcmi	0, cr11, [r8], #-532	; 0xfffffdec
    eb04:	blmi	a20348 <mkdtemp@@Base+0xa04d28>
    eb08:	ldrbtmi	sl, [ip], #-2305	; 0xfffff6ff
    eb0c:	bge	a0554 <mkdtemp@@Base+0x84f34>
    eb10:	stmiapl	r3!, {r0, r7, r9, sl, lr}^
    eb14:	movwls	r6, #14363	; 0x381b
    eb18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eb1c:	blx	bccb22 <mkdtemp@@Base+0xbb1502>
    eb20:	blle	a58b28 <mkdtemp@@Base+0xa3d508>
    eb24:	stmdbcs	r0, {r1, r8, fp, ip, pc}
    eb28:	stcls	0, cr13, [r1, #-196]	; 0xffffff3c
    eb2c:	strteq	r7, [r3], -ip, lsr #16
    eb30:			; <UNDEFINED> instruction: 0xf640d432
    eb34:	addsmi	r0, r9, #67108864	; 0x4000000
    eb38:	tstle	r0, fp, lsr #16
    eb3c:			; <UNDEFINED> instruction: 0x1c6bbb4c
    eb40:	ldmdane	sl, {r0, r2, r3, sl, lr}^
    eb44:	adcmi	lr, fp, #4
    eb48:	eorle	r9, r0, r1, lsl #6
    eb4c:	blmi	8cba0 <mkdtemp@@Base+0x71580>
    eb50:			; <UNDEFINED> instruction: 0x2c001ad6
    eb54:	strdlt	sp, [pc, -r7]
    eb58:	eorsvs	r9, fp, r1, lsl #22
    eb5c:	svceq	0x0000f1b8
    eb60:			; <UNDEFINED> instruction: 0xf8c8d001
    eb64:	mrscc	r6, (UNDEF: 4)
    eb68:			; <UNDEFINED> instruction: 0xf7f94648
    eb6c:	stmdacc	r0, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    eb70:	andcs	fp, r1, r8, lsl pc
    eb74:	blx	fe54abb4 <mkdtemp@@Base+0xfe52f594>
    eb78:	blmi	2e13b0 <mkdtemp@@Base+0x2c5d90>
    eb7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eb80:	blls	e8bf0 <mkdtemp@@Base+0xcd5d0>
    eb84:	qaddle	r4, sl, sl
    eb88:	pop	{r0, r2, ip, sp, pc}
    eb8c:			; <UNDEFINED> instruction: 0x260083f0
    eb90:			; <UNDEFINED> instruction: 0xf06fe7e1
    eb94:	strb	r0, [pc, r6]!
    eb98:	andeq	pc, r4, pc, rrx
    eb9c:			; <UNDEFINED> instruction: 0xf7f5e7ec
    eba0:	svclt	0x0000e8b0
    eba4:	andeq	lr, r3, r6, asr #32
    eba8:	andeq	r0, r0, ip, ror r4
    ebac:	ldrdeq	sp, [r3], -r4
    ebb0:	rsble	r2, r9, r0, lsl #18
    ebb4:	svcmi	0x00f8e92d
    ebb8:	blmi	d205c8 <mkdtemp@@Base+0xd04fa8>
    ebbc:			; <UNDEFINED> instruction: 0xf8df4616
    ebc0:	pkhtbmi	r9, r8, r0, asr #1
    ebc4:	ldrdlt	pc, [ip], #143	; 0x8f
    ebc8:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    ebcc:	ldrbtmi	r8, [r9], #2818	; 0xb02
    ebd0:			; <UNDEFINED> instruction: 0x270044fb
    ebd4:	bcc	44a3fc <mkdtemp@@Base+0x42eddc>
    ebd8:			; <UNDEFINED> instruction: 0x463d463b
    ebdc:	bcs	44a444 <mkdtemp@@Base+0x42ee24>
    ebe0:	tstcs	r1, r0, lsl r7
    ebe4:			; <UNDEFINED> instruction: 0xf7f54630
    ebe8:	adcsmi	lr, sp, #164, 16	; 0xa40000
    ebec:	strtmi	sp, [ip], -r1, asr #4
    ebf0:			; <UNDEFINED> instruction: 0xf81ae008
    ebf4:	ldrbmi	r3, [sl], -r4
    ebf8:	ldrtmi	r3, [r0], -r1, lsl #8
    ebfc:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ec00:			; <UNDEFINED> instruction: 0xd00c42bc
    ec04:	ldrtmi	r4, [r3], -r0, lsr #11
    ec08:	andeq	pc, r3, #79	; 0x4f
    ec0c:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    ec10:	stmiale	lr!, {r3, r6, r9, sl, lr}^
    ec14:			; <UNDEFINED> instruction: 0xf7f53401
    ec18:	adcsmi	lr, ip, #24, 16	; 0x180000
    ec1c:			; <UNDEFINED> instruction: 0x4631d1f2
    ec20:			; <UNDEFINED> instruction: 0xf7f52020
    ec24:	mul	r6, sl, r8
    ec28:	eorcs	r4, lr, r1, lsr r6
    ec2c:	ldm	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ec30:	adcsmi	r3, sp, #4194304	; 0x400000
    ec34:	strmi	sp, [r8, #19]!
    ec38:			; <UNDEFINED> instruction: 0xf81ad9fa
    ec3c:	strteq	r4, [r2], -r5
    ec40:			; <UNDEFINED> instruction: 0xf7f5d4f2
    ec44:	stmdavs	r3, {r1, r4, r5, fp, sp, lr, pc}
    ec48:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    ec4c:	strble	r0, [fp, #1115]!	; 0x45b
    ec50:	strtmi	r3, [r0], -r1, lsl #10
    ec54:			; <UNDEFINED> instruction: 0xf7f54631
    ec58:	adcsmi	lr, sp, #128, 16	; 0x800000
    ec5c:	ldrtmi	sp, [r1], -fp, ror #3
    ec60:			; <UNDEFINED> instruction: 0xf7f5200a
    ec64:	ldrmi	lr, [r8, #2170]!	; 0x87a
    ec68:	ldc	8, cr13, [sp], #728	; 0x2d8
    ec6c:	pop	{r1, r8, r9, fp, pc}
    ec70:	shsub8mi	r8, r1, r8
    ec74:			; <UNDEFINED> instruction: 0xf7f52020
    ec78:			; <UNDEFINED> instruction: 0x4631e870
    ec7c:			; <UNDEFINED> instruction: 0xf7f5200a
    ec80:	ldrmi	lr, [r8, #2156]!	; 0x86c
    ec84:	ldrb	sp, [r0, r8, lsr #17]!
    ec88:	svclt	0x00004770
    ec8c:			; <UNDEFINED> instruction: 0x000103bc
    ec90:	andeq	r0, r1, r6, asr #7
    ec94:			; <UNDEFINED> instruction: 0x000103bc
    ec98:	addlt	fp, r2, r0, ror r5
    ec9c:	strmi	r4, [r4], -sp, lsl #12
    eca0:	blx	ff94cc8c <mkdtemp@@Base+0xff93166c>
    eca4:	strtmi	r4, [r3], -fp, lsl #20
    eca8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ecac:	strtmi	r9, [r8], -r0
    ecb0:	ldmda	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ecb4:			; <UNDEFINED> instruction: 0xf7f94620
    ecb8:			; <UNDEFINED> instruction: 0x4606fb3d
    ecbc:			; <UNDEFINED> instruction: 0xf7f94620
    ecc0:			; <UNDEFINED> instruction: 0x462afad5
    ecc4:	ldrtmi	r4, [r0], -r1, lsl #12
    ecc8:	pop	{r1, ip, sp, pc}
    eccc:			; <UNDEFINED> instruction: 0xf7ff4070
    ecd0:	svclt	0x0000bf6f
    ecd4:	andeq	r0, r1, lr, ror #5
    ecd8:	blmi	b61590 <mkdtemp@@Base+0xb45f70>
    ecdc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    ece0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    ece4:	cfmadda32mi	mvax0, mvax4, mvfx11, mvfx5
    ece8:	movwls	r6, #22555	; 0x581b
    ecec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ecf0:	blx	fef4ccdc <mkdtemp@@Base+0xfef316bc>
    ecf4:			; <UNDEFINED> instruction: 0x4604447e
    ecf8:			; <UNDEFINED> instruction: 0xf7f94628
    ecfc:			; <UNDEFINED> instruction: 0x466dfb1b
    ed00:	cfmadd32gt	mvax0, mvfx4, mvfx15, mvfx7
    ed04:	strgt	r6, [pc, #-2102]	; e4d6 <PEM_write_bio_PrivateKey@plt+0xa3ca>
    ed08:	cmnlt	r4, #46	; 0x2e
    ed0c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    ed10:	eorle	r4, r8, #156, 4	; 0xc0000009
    ed14:	stclne	0, cr0, [r8], #-404	; 0xfffffe6c
    ed18:	svc	0x00e6f7f4
    ed1c:	mrcne	3, 3, fp, cr9, cr8, {0}
    ed20:	strmi	r4, [r2], -r5, lsl #8
    ed24:	svccc	0x0001f811
    ed28:	andcc	sl, r2, #6, 28	; 0x60
    ed2c:	tstne	r3, #6144	; 0x1800
    ed30:	ldccc	8, cr15, [r8], {19}
    ed34:	stccc	8, cr15, [r2], {2}
    ed38:			; <UNDEFINED> instruction: 0xf003780b
    ed3c:	ldrtmi	r0, [r3], #-783	; 0xfffffcf1
    ed40:	ldccc	8, cr15, [r8], {19}
    ed44:	stccc	8, cr15, [r1], {2}
    ed48:			; <UNDEFINED> instruction: 0xd1eb4295
    ed4c:			; <UNDEFINED> instruction: 0xf8002300
    ed50:	bmi	45ada8 <mkdtemp@@Base+0x43f788>
    ed54:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    ed58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ed5c:	subsmi	r9, sl, r5, lsl #22
    ed60:	andlt	sp, r7, r2, lsl r1
    ed64:	strdcs	fp, [r0], -r0
    ed68:	bmi	348d3c <mkdtemp@@Base+0x32d71c>
    ed6c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    ed70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ed74:	subsmi	r9, sl, r5, lsl #22
    ed78:	stmdami	r9, {r1, r2, r8, ip, lr, pc}
    ed7c:	andlt	r4, r7, r8, ror r4
    ed80:	ldrhtmi	lr, [r0], #141	; 0x8d
    ed84:	svclt	0x00a8f7f4
    ed88:	svc	0x00baf7f4
    ed8c:	andeq	sp, r3, r4, ror lr
    ed90:	andeq	r0, r0, ip, ror r4
    ed94:			; <UNDEFINED> instruction: 0x000102bc
    ed98:	strdeq	sp, [r3], -sl
    ed9c:	andeq	sp, r3, r2, ror #27
    eda0:	ldrdeq	r0, [r1], -ip
    eda4:	svclt	0x00182900
    eda8:	push	{fp, sp}
    edac:	vstr	FPSCR_nzcvqc, [sp, #-480]!	; 0xfffffe20
    edb0:			; <UNDEFINED> instruction: 0xf0008b02
    edb4:	ldrmi	r8, [r0], r3, lsl #1
    edb8:	strmi	r4, [r4], -sp, lsl #12
    edbc:	blx	15ccda8 <mkdtemp@@Base+0x15b1788>
    edc0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    edc4:	rsbsle	r4, r9, #152, 4	; 0x80000009
    edc8:			; <UNDEFINED> instruction: 0xf7f94620
    edcc:	strmi	pc, [r3], pc, asr #20
    edd0:			; <UNDEFINED> instruction: 0xecbdb920
    edd4:	ldrbmi	r8, [r8], -r2, lsl #22
    edd8:	svchi	0x00f8e8bd
    eddc:			; <UNDEFINED> instruction: 0xf7f94620
    ede0:			; <UNDEFINED> instruction: 0xf64afa45
    ede4:			; <UNDEFINED> instruction: 0xf6ca23ab
    ede8:	stcne	3, cr2, [r6], {170}	; 0xaa
    edec:	strcc	pc, [r6], -r3, lsr #23
    edf0:	adcseq	r0, r6, r6, ror r8
    edf4:			; <UNDEFINED> instruction: 0x46181c73
    edf8:	bcc	44a620 <mkdtemp@@Base+0x42f000>
    edfc:			; <UNDEFINED> instruction: 0xf7f4461e
    ee00:			; <UNDEFINED> instruction: 0x4607ef74
    ee04:	subsle	r2, ip, r0, lsl #16
    ee08:			; <UNDEFINED> instruction: 0xf7f94620
    ee0c:	pkhbtmi	pc, r1, r3, lsl #21	; <UNPREDICTABLE>
    ee10:			; <UNDEFINED> instruction: 0xf7f94620
    ee14:	ldrtmi	pc, [r3], -fp, lsr #20	; <UNPREDICTABLE>
    ee18:			; <UNDEFINED> instruction: 0x4601463a
    ee1c:			; <UNDEFINED> instruction: 0xf00a4648
    ee20:			; <UNDEFINED> instruction: 0xf1b0feb9
    ee24:			; <UNDEFINED> instruction: 0x46833fff
    ee28:			; <UNDEFINED> instruction: 0xf1b8d027
    ee2c:	eorle	r0, lr, r0, lsl #30
    ee30:	mvnlt	r7, #3735552	; 0x390000
    ee34:	stmiaeq	fp!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    ee38:			; <UNDEFINED> instruction: 0xf6ce1c7e
    ee3c:	b	1bd8e7c <mkdtemp@@Base+0x1bbd85c>
    ee40:			; <UNDEFINED> instruction: 0xf04f0907
    ee44:	and	r0, r2, r6, asr #20
    ee48:	blne	8cea8 <mkdtemp@@Base+0x71888>
    ee4c:			; <UNDEFINED> instruction: 0x4628b371
    ee50:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
    ee54:	andeq	lr, r6, #9216	; 0x2400
    ee58:	ldmdblt	r0!, {r0, r1, r7, r9, sl, lr}^
    ee5c:	blx	fea10fb6 <mkdtemp@@Base+0xfe9f5996>
    ee60:	stmdbeq	r4!, {r2, sl, ip, sp}^
    ee64:	ldrcs	pc, [r4], #-2826	; 0xfffff4f6
    ee68:	mvnle	r2, r5, asr #24
    ee6c:	strtmi	r2, [r8], -sl, lsl #2
    ee70:	ldc2	7, cr15, [lr], {255}	; 0xff
    ee74:	rscle	r2, r7, r0, lsl #16
    ee78:	cfmsub32	mvax4, mvfx4, mvfx8, mvfx3
    ee7c:			; <UNDEFINED> instruction: 0x46381a10
    ee80:			; <UNDEFINED> instruction: 0xf916f00c
    ee84:	blhi	ca180 <mkdtemp@@Base+0xaeb60>
    ee88:	pop	{r3, r4, r6, r9, sl, lr}
    ee8c:	shsub8mi	r8, r8, r8
    ee90:	stcl	7, cr15, [sl, #976]	; 0x3d0
    ee94:			; <UNDEFINED> instruction: 0x46024639
    ee98:			; <UNDEFINED> instruction: 0xf7ff4628
    ee9c:	mrc	10, 0, APSR_nzcv, cr8, cr9, {5}
    eea0:	pkhbtmi	r1, r3, r0, lsl #20
    eea4:			; <UNDEFINED> instruction: 0xf00c4638
    eea8:	strb	pc, [fp, r3, lsl #18]!	; <UNPREDICTABLE>
    eeac:	rscle	r2, r4, r5, asr #24
    eeb0:	tstcs	sl, r8, lsr #12
    eeb4:	blx	fff4ceba <mkdtemp@@Base+0xfff3189a>
    eeb8:	ldrb	r4, [lr, r3, lsl #13]
    eebc:	bleq	28b080 <mkdtemp@@Base+0x26fa60>
    eec0:			; <UNDEFINED> instruction: 0xf06fe787
    eec4:	str	r0, [r4, r1, lsl #22]
    eec8:			; <UNDEFINED> instruction: 0x4607b5f8
    eecc:	strmi	r4, [sp], -r8, lsl #12
    eed0:	stc	7, cr15, [sl, #976]!	; 0x3d0
    eed4:	ldmdblt	r0, {r2, r9, sl, lr}
    eed8:	strtmi	r4, [r8], -r5, lsl #12
    eedc:			; <UNDEFINED> instruction: 0xf7f4bdf8
    eee0:	strmi	lr, [r6], -r4, lsl #30
    eee4:	strtmi	fp, [r2], -r0, lsr #6
    eee8:	ldrtmi	r4, [r1], -r8, lsr #12
    eeec:	cdp2	0, 15, cr15, cr6, cr10, {0}
    eef0:	blle	456700 <mkdtemp@@Base+0x43b0e0>
    eef4:			; <UNDEFINED> instruction: 0x46384631
    eef8:	blx	fe2ccefc <mkdtemp@@Base+0xfe2b18dc>
    eefc:			; <UNDEFINED> instruction: 0xf04f4621
    ef00:	mcrne	2, 0, r3, cr5, cr15, {7}
    ef04:	svclt	0x00a84630
    ef08:			; <UNDEFINED> instruction: 0xf7f42500
    ef0c:	ldrtmi	lr, [r0], -r2, lsl #28
    ef10:	stc	7, cr15, [r4], #976	; 0x3d0
    ef14:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    ef18:			; <UNDEFINED> instruction: 0x46214630
    ef1c:	rscscc	pc, pc, #79	; 0x4f
    ef20:	streq	pc, [r3, #-111]	; 0xffffff91
    ef24:	ldcl	7, cr15, [r4, #976]!	; 0x3d0
    ef28:			; <UNDEFINED> instruction: 0xf7f44630
    ef2c:	bfi	lr, r8, (invalid: 25:20)
    ef30:	streq	pc, [r1, #-111]	; 0xffffff91
    ef34:	svclt	0x0000e7d1
    ef38:			; <UNDEFINED> instruction: 0x4604b570
    ef3c:			; <UNDEFINED> instruction: 0xf9faf7f9
    ef40:	strtmi	r4, [r0], -r5, lsl #12
    ef44:			; <UNDEFINED> instruction: 0xf992f7f9
    ef48:	strmi	fp, [r4], -r5, ror #3
    ef4c:	strmi	fp, [r2], -r0, lsr #3
    ef50:	strtmi	r2, [r8], -r0, lsl #2
    ef54:	stm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ef58:	mcrne	1, 3, fp, cr6, cr8, {5}
    ef5c:	addsmi	r1, r8, #2801664	; 0x2ac000
    ef60:			; <UNDEFINED> instruction: 0x4620d110
    ef64:	mcr	7, 6, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    ef68:	cmplt	r8, r3, lsl #12
    ef6c:			; <UNDEFINED> instruction: 0x461cb9de
    ef70:	ldrmi	r2, [r8], -r0, lsl #4
    ef74:	ldcllt	0, cr7, [r0, #-136]!	; 0xffffff78
    ef78:			; <UNDEFINED> instruction: 0xf7f42001
    ef7c:			; <UNDEFINED> instruction: 0x4603eeb6
    ef80:	mvnsle	r2, r0, lsl #16
    ef84:	ldrmi	r2, [r8], -r0, lsl #6
    ef88:	stclne	13, cr11, [r0], #-448	; 0xfffffe40
    ef8c:	mcr	7, 5, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    ef90:	stmdacs	r0, {r0, r1, r9, sl, lr}
    ef94:			; <UNDEFINED> instruction: 0x4622d0f6
    ef98:			; <UNDEFINED> instruction: 0x46294618
    ef9c:	ldcl	7, cr15, [sl, #-976]!	; 0xfffffc30
    efa0:	strmi	r4, [r3], -r4, lsl #8
    efa4:	ldrtmi	lr, [r4], -r4, ror #15
    efa8:	svclt	0x0000e7f5
    efac:			; <UNDEFINED> instruction: 0x4605b570
    efb0:			; <UNDEFINED> instruction: 0xf7f8460e
    efb4:			; <UNDEFINED> instruction: 0x4604ff53
    efb8:	ldrtmi	fp, [r2], -r8, ror #2
    efbc:	strtmi	r4, [r1], -r8, lsr #12
    efc0:	mrc2	7, 7, pc, cr0, cr15, {7}
    efc4:	strtmi	fp, [r0], -r8, asr #18
    efc8:			; <UNDEFINED> instruction: 0xffb6f7ff
    efcc:	strtmi	r4, [r0], -r1, lsl #12
    efd0:			; <UNDEFINED> instruction: 0xf7f8460c
    efd4:			; <UNDEFINED> instruction: 0x4620ffd1
    efd8:			; <UNDEFINED> instruction: 0x4620bd70
    efdc:			; <UNDEFINED> instruction: 0xf7f82400
    efe0:	strtmi	pc, [r0], -fp, asr #31
    efe4:	svclt	0x0000bd70
    efe8:	mvnsmi	lr, sp, lsr #18
    efec:	ldrmi	r4, [r7], -ip, lsl #12
    eff0:			; <UNDEFINED> instruction: 0x4606461d
    eff4:			; <UNDEFINED> instruction: 0xf99ef7f9
    eff8:	cdpne	3, 6, cr11, cr11, cr8, {0}
    effc:	svcvs	0x0000f1b4
    f000:			; <UNDEFINED> instruction: 0xf1b3bf98
    f004:	andsle	r6, r4, #0, 30
    f008:	bl	1208d0 <mkdtemp@@Base+0x1052b0>
    f00c:			; <UNDEFINED> instruction: 0xf7f90805
    f010:	strmi	pc, [r0, #2349]	; 0x92d
    f014:			; <UNDEFINED> instruction: 0x4630d810
    f018:			; <UNDEFINED> instruction: 0xf98cf7f9
    f01c:	ldrtmi	r4, [r9], -sl, lsr #12
    f020:			; <UNDEFINED> instruction: 0xf00c4420
    f024:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f028:			; <UNDEFINED> instruction: 0xf06fbf18
    f02c:	pop	{r0, r1}
    f030:			; <UNDEFINED> instruction: 0xf06f81f0
    f034:	ldrb	r0, [sl, r9]!
    f038:	andeq	pc, r2, pc, rrx
    f03c:			; <UNDEFINED> instruction: 0xf04fe7f7
    f040:	udf	#17167	; 0x430f
    f044:	ldrbmi	lr, [r0, sp, lsr #18]!
    f048:			; <UNDEFINED> instruction: 0xf8dd4605
    f04c:	strmi	r8, [ip], -r0, lsr #32
    f050:			; <UNDEFINED> instruction: 0x461f4691
    f054:	svceq	0x0000f1b8
    f058:	movwcs	sp, #2
    f05c:	andcc	pc, r0, r8, asr #17
    f060:			; <UNDEFINED> instruction: 0xf7f94628
    f064:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    f068:	mrcne	0, 3, sp, cr14, cr13, {1}
    f06c:	svcvs	0x0000f1b4
    f070:			; <UNDEFINED> instruction: 0xf1b6bf98
    f074:	svclt	0x002c6f00
    f078:	strcs	r2, [r0], -r1, lsl #12
    f07c:			; <UNDEFINED> instruction: 0x4628d230
    f080:			; <UNDEFINED> instruction: 0xf8f4f7f9
    f084:			; <UNDEFINED> instruction: 0xd32842a0
    f088:	bl	120930 <mkdtemp@@Base+0x105310>
    f08c:			; <UNDEFINED> instruction: 0xf7f90a07
    f090:	strmi	pc, [r2, #2285]	; 0x8ed
    f094:	strtmi	sp, [r8], -r1, lsr #16
    f098:			; <UNDEFINED> instruction: 0xf94cf7f9
    f09c:	beq	149ca4 <mkdtemp@@Base+0x12e684>
    f0a0:			; <UNDEFINED> instruction: 0xf7f94628
    f0a4:	ldrtmi	pc, [fp], -r3, ror #17	; <UNPREDICTABLE>
    f0a8:	strmi	r4, [r1], -sl, asr #12
    f0ac:	blne	2609f4 <mkdtemp@@Base+0x2453d4>
    f0b0:	ldcl	7, cr15, [lr, #-976]	; 0xfffffc30
    f0b4:	biclt	r4, r8, r4, lsl #12
    f0b8:			; <UNDEFINED> instruction: 0xf1b84640
    f0bc:	andle	r0, sl, r0, lsl #30
    f0c0:			; <UNDEFINED> instruction: 0xf7f94628
    f0c4:			; <UNDEFINED> instruction: 0x4601f937
    f0c8:			; <UNDEFINED> instruction: 0xf00d4620
    f0cc:	strmi	pc, [r3], -fp, asr #31
    f0d0:			; <UNDEFINED> instruction: 0xf8c84630
    f0d4:	pop	{ip, sp}
    f0d8:			; <UNDEFINED> instruction: 0xf06f87f0
    f0dc:	ldrb	r0, [sl, r2]!
    f0e0:	andeq	pc, r9, pc, rrx
    f0e4:			; <UNDEFINED> instruction: 0xf04fe7f7
    f0e8:	udf	#17167	; 0x430f
    f0ec:	andeq	pc, r3, pc, rrx
    f0f0:	svclt	0x0000e7f1
    f0f4:	mcrne	5, 2, fp, cr14, cr0, {3}
    f0f8:	addlt	r2, r2, r4, lsl #29
    f0fc:			; <UNDEFINED> instruction: 0x461dd815
    f100:	blcs	12d114 <mkdtemp@@Base+0x111af4>
    f104:	ldrmi	sp, [r4], -lr, lsl #2
    f108:	strmi	fp, [fp], -sl, asr #2
    f10c:	strtmi	r4, [r1], -r2, lsl #12
    f110:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    f114:			; <UNDEFINED> instruction: 0xf7f49400
    f118:	stmdacs	r1, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    f11c:	andcs	sp, r0, r2, lsl #2
    f120:	ldcllt	0, cr11, [r0, #-8]!
    f124:	andeq	pc, r3, pc, rrx
    f128:			; <UNDEFINED> instruction: 0xf06fe7fa
    f12c:	ldrb	r0, [r7, r7]!
    f130:	blmi	7219a4 <mkdtemp@@Base+0x706384>
    f134:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    f138:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    f13c:	movwls	r6, #14363	; 0x381b
    f140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f144:	movwcs	fp, #497	; 0x1f1
    f148:	andvs	sl, fp, r2, lsl #20
    f14c:	stmdbge	r1, {r2, r3, r9, sl, lr}
    f150:	ldc2l	7, cr15, [r4], {255}	; 0xff
    f154:	ldmdblt	r0, {r0, r2, r9, sl, lr}^
    f158:	ldcl	7, cr15, [lr], #976	; 0x3d0
    f15c:			; <UNDEFINED> instruction: 0xb1b84606
    f160:	ldmib	sp, {r1, r9, sl, lr}^
    f164:			; <UNDEFINED> instruction: 0xf7f40101
    f168:			; <UNDEFINED> instruction: 0xb188ea90
    f16c:	bmi	3a720c <mkdtemp@@Base+0x38bbec>
    f170:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    f174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f178:	subsmi	r9, sl, r3, lsl #22
    f17c:	strtmi	sp, [r8], -lr, lsl #2
    f180:	ldcllt	0, cr11, [r0, #-16]!
    f184:	stmdbge	r1, {r1, r9, fp, sp, pc}
    f188:	ldc2	7, cr15, [r8], #1020	; 0x3fc
    f18c:	strb	r4, [lr, r5, lsl #12]!
    f190:			; <UNDEFINED> instruction: 0xf06f4630
    f194:			; <UNDEFINED> instruction: 0xf7f40501
    f198:	ubfx	lr, r0, #23, #9
    f19c:	ldc	7, cr15, [r0, #976]!	; 0x3d0
    f1a0:	andeq	sp, r3, ip, lsl sl
    f1a4:	andeq	r0, r0, ip, ror r4
    f1a8:	ldrdeq	sp, [r3], -lr
    f1ac:	ldrdlt	fp, [r4], r0
    f1b0:			; <UNDEFINED> instruction: 0x460c4f18
    f1b4:	stmdbge	r1, {r3, r4, r8, r9, fp, lr}
    f1b8:			; <UNDEFINED> instruction: 0x4616447f
    f1bc:	ldmpl	fp!, {r1, r9, fp, sp, pc}^
    f1c0:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    f1c4:			; <UNDEFINED> instruction: 0xf04f9303
    f1c8:			; <UNDEFINED> instruction: 0xf7fe0300
    f1cc:	mcrne	15, 0, pc, cr2, cr7, {6}	; <UNPREDICTABLE>
    f1d0:	strtmi	sp, [r2], -r7, lsl #22
    f1d4:	ldrdeq	lr, [r1, -sp]
    f1d8:			; <UNDEFINED> instruction: 0xf7ff4633
    f1dc:	strmi	pc, [r2], -fp, lsl #31
    f1e0:	stmdbmi	lr, {r4, r6, r8, ip, sp, pc}
    f1e4:	ldrbtmi	r4, [r9], #-2828	; 0xfffff4f4
    f1e8:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    f1ec:	subsmi	r9, r9, r3, lsl #22
    f1f0:	ldrmi	sp, [r0], -sp, lsl #2
    f1f4:	ldcllt	0, cr11, [r0, #16]
    f1f8:			; <UNDEFINED> instruction: 0x46384611
    f1fc:			; <UNDEFINED> instruction: 0xffeef7fe
    f200:	svclt	0x00183800
    f204:			; <UNDEFINED> instruction: 0xf00d2001
    f208:	strmi	pc, [r2], -fp, asr #30
    f20c:			; <UNDEFINED> instruction: 0xf7f4e7e9
    f210:	svclt	0x0000ed78
    f214:	muleq	r3, r8, r9
    f218:	andeq	r0, r0, ip, ror r4
    f21c:	andeq	sp, r3, sl, ror #18
    f220:	blmi	ae1ad0 <mkdtemp@@Base+0xac64b0>
    f224:	ldrblt	r4, [r0, #1146]!	; 0x47a
    f228:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    f22c:	strmi	fp, [r8], -r7, lsl #1
    f230:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    f234:			; <UNDEFINED> instruction: 0xf04f9305
    f238:			; <UNDEFINED> instruction: 0xf7f40300
    f23c:			; <UNDEFINED> instruction: 0xf7f4ead6
    f240:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    f244:	bge	143340 <mkdtemp@@Base+0x127d20>
    f248:	strmi	sl, [r5], -r3, lsl #18
    f24c:			; <UNDEFINED> instruction: 0xf7fe4638
    f250:	mcrne	15, 0, pc, cr4, cr5, {4}	; <UNPREDICTABLE>
    f254:	stmdbls	r4, {r1, r5, r8, r9, fp, ip, lr, pc}
    f258:	stcls	6, cr4, [r3], {48}	; 0x30
    f25c:			; <UNDEFINED> instruction: 0xf7f49101
    f260:	stmdbls	r1, {r2, r6, r7, r9, fp, sp, lr, pc}
    f264:	strmi	r4, [r3], -sl, lsr #12
    f268:			; <UNDEFINED> instruction: 0xf7ff4620
    f26c:	strmi	pc, [r4], -r3, asr #30
    f270:	ldrtmi	fp, [r0], -r0, lsr #19
    f274:			; <UNDEFINED> instruction: 0xf7f44629
    f278:	stmdacs	r1, {r3, r4, r6, r9, fp, sp, lr, pc}
    f27c:	tstle	fp, r8, lsr #12
    f280:	stcl	7, cr15, [sl, #976]!	; 0x3d0
    f284:	strtmi	r4, [r1], -r2, lsr #12
    f288:			; <UNDEFINED> instruction: 0xf7fe4638
    f28c:	stmdacc	r0, {r0, r1, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f290:	andcs	fp, r1, r8, lsl pc
    f294:			; <UNDEFINED> instruction: 0xff04f00d
    f298:	and	r4, r2, r4, lsl #12
    f29c:			; <UNDEFINED> instruction: 0xf7f44628
    f2a0:	bmi	34aa18 <mkdtemp@@Base+0x32f3f8>
    f2a4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    f2a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f2ac:	subsmi	r9, sl, r5, lsl #22
    f2b0:	strtmi	sp, [r0], -sl, lsl #2
    f2b4:	ldcllt	0, cr11, [r0, #28]!
    f2b8:	streq	pc, [r1], #-111	; 0xffffff91
    f2bc:	stcl	7, cr15, [ip, #976]	; 0x3d0
    f2c0:			; <UNDEFINED> instruction: 0xf06fe7ef
    f2c4:	strb	r0, [ip, r1, lsl #8]!
    f2c8:	ldc	7, cr15, [sl, #-976]	; 0xfffffc30
    f2cc:	andeq	sp, r3, ip, lsr #18
    f2d0:	andeq	r0, r0, ip, ror r4
    f2d4:	andeq	sp, r3, sl, lsr #17
    f2d8:	blmi	be1b98 <mkdtemp@@Base+0xbc6578>
    f2dc:	push	{r1, r3, r4, r5, r6, sl, lr}
    f2e0:			; <UNDEFINED> instruction: 0x460741f0
    f2e4:			; <UNDEFINED> instruction: 0xf6ad58d3
    f2e8:	strmi	r0, [r8], -r8, lsl #26
    f2ec:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    f2f0:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    f2f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f2f8:	b	11cd2d0 <mkdtemp@@Base+0x11b1cb0>
    f2fc:			; <UNDEFINED> instruction: 0xf00d2107
    f300:	stclne	14, cr15, [r4, #628]	; 0x274
    f304:	strteq	lr, [r0], #-2580	; 0xfffff5ec
    f308:			; <UNDEFINED> instruction: 0x4604bf38
    f30c:			; <UNDEFINED> instruction: 0xf5b410e4
    f310:	ldmdale	r6!, {r8, r9, sl, fp, sp, lr}
    f314:	tsteq	r1, sp, lsl #2	; <UNPREDICTABLE>
    f318:	strbtmi	r4, [r8], r5, lsl #12
    f31c:	movwcs	r4, #1584	; 0x630
    f320:	andcc	pc, r0, r8, lsl #17
    f324:	ldcl	7, cr15, [r6, #976]	; 0x3d0
    f328:			; <UNDEFINED> instruction: 0xd12d42a0
    f32c:	svclt	0x00d82d07
    f330:	cfldr32le	mvfx2, [ip], {1}
    f334:	bl	220bc4 <mkdtemp@@Base+0x2055a4>
    f338:	ldrtmi	r0, [r8], -r5, lsl #2
    f33c:	blx	ff3cd340 <mkdtemp@@Base+0xff3b1d20>
    f340:	andeq	pc, r1, #64, 12	; 0x4000000
    f344:	mcrne	6, 0, r4, cr4, cr1, {0}
    f348:	svclt	0x00a84640
    f34c:			; <UNDEFINED> instruction: 0xf7f42400
    f350:	bmi	4ca2d8 <mkdtemp@@Base+0x4aecb8>
    f354:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    f358:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f35c:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f360:	tstle	r4, sl, asr r0
    f364:			; <UNDEFINED> instruction: 0xf60d4620
    f368:	pop	{r3, r8, sl, fp}
    f36c:			; <UNDEFINED> instruction: 0xf89881f0
    f370:	strtmi	r0, [r1], -r1
    f374:			; <UNDEFINED> instruction: 0xf1c009c0
    f378:			; <UNDEFINED> instruction: 0xf00d0501
    f37c:			; <UNDEFINED> instruction: 0x4604fe5f
    f380:			; <UNDEFINED> instruction: 0xf06fe7d8
    f384:	strb	r0, [r4, r9, lsl #8]!
    f388:	ldrbtcc	pc, [pc], #79	; f390 <PEM_write_bio_PrivateKey@plt+0xb284>	; <UNPREDICTABLE>
    f38c:			; <UNDEFINED> instruction: 0xf7f4e7e1
    f390:	svclt	0x0000ecb8
    f394:	andeq	sp, r3, r4, ror r8
    f398:	andeq	r0, r0, ip, ror r4
    f39c:	strdeq	sp, [r3], -sl
    f3a0:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    f3a4:	mvnsmi	lr, #737280	; 0xb4000
    f3a8:	cfstrsmi	mvf4, [r2], #-1008	; 0xfffffc10
    f3ac:	strcs	fp, [r0], -r7, lsr #1
    f3b0:			; <UNDEFINED> instruction: 0x96014615
    f3b4:	strls	r4, [r0], -r7, lsl #12
    f3b8:			; <UNDEFINED> instruction: 0xf85c4610
    f3bc:	ldrtmi	r4, [r3], -r4
    f3c0:	strmi	r2, [r8], r4, lsl #4
    f3c4:	strtls	r6, [r5], #-2084	; 0xfffff7dc
    f3c8:	streq	pc, [r0], #-79	; 0xffffffb1
    f3cc:	b	1c4d3a4 <mkdtemp@@Base+0x1c31d84>
    f3d0:	stmdale	r7!, {r0, r2, r7, fp, sp}
    f3d4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    f3d8:	stmib	sp, {r2, r9, sl, lr}^
    f3dc:	strbmi	r0, [r1], -r0, lsl #12
    f3e0:	strbmi	r4, [fp], -r8, lsr #12
    f3e4:			; <UNDEFINED> instruction: 0xf7f42204
    f3e8:	adcmi	lr, r0, #100, 20	; 0x64000
    f3ec:	tstle	r6, r5, lsl #12
    f3f0:	strbmi	r4, [r9], -sl, lsr #12
    f3f4:			; <UNDEFINED> instruction: 0xf7ff4638
    f3f8:			; <UNDEFINED> instruction: 0x4629fa71
    f3fc:	strmi	r2, [r4], -r5, lsl #5
    f400:			; <UNDEFINED> instruction: 0xf7f44648
    f404:	bmi	34a224 <mkdtemp@@Base+0x32ec04>
    f408:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    f40c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f410:	subsmi	r9, sl, r5, lsr #22
    f414:	strtmi	sp, [r0], -r9, lsl #2
    f418:	pop	{r0, r1, r2, r5, ip, sp, pc}
    f41c:			; <UNDEFINED> instruction: 0xf04f83f0
    f420:	udf	#847	; 0x34f
    f424:	streq	pc, [r9], #-111	; 0xffffff91
    f428:			; <UNDEFINED> instruction: 0xf7f4e7ed
    f42c:	svclt	0x0000ec6a
    f430:	andeq	sp, r3, r8, lsr #15
    f434:	andeq	r0, r0, ip, ror r4
    f438:	andeq	sp, r3, r6, asr #14
    f43c:			; <UNDEFINED> instruction: 0x4605b530
    f440:	strmi	fp, [r8], -r3, lsl #1
    f444:			; <UNDEFINED> instruction: 0xf7f4460c
    f448:	andls	lr, r1, r0, lsl #18
    f44c:			; <UNDEFINED> instruction: 0xf7f44620
    f450:	stmdbls	r1, {r2, r3, r6, r7, r8, fp, sp, lr, pc}
    f454:	strtmi	r4, [r8], -r2, lsl #12
    f458:	pop	{r0, r1, ip, sp, pc}
    f45c:			; <UNDEFINED> instruction: 0xf7ff4030
    f460:	svclt	0x0000bf9f
    f464:	svcmi	0x00f8e92d
    f468:	ldcmi	6, cr2, [fp, #-0]
    f46c:	ldcmi	6, cr4, [fp], {129}	; 0x81
    f470:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
    f474:	ldrbtmi	r4, [ip], #-1714	; 0xfffff94e
    f478:	and	r2, r0, r1, lsl #6
    f47c:	ldreq	r6, [fp, -fp, ror #18]
    f480:			; <UNDEFINED> instruction: 0xf1b8d41d
    f484:	andle	r0, r1, r0, lsl #30
    f488:	biclt	r6, r3, fp, lsr #18
    f48c:			; <UNDEFINED> instruction: 0xf1ba4637
    f490:	andle	r0, r2, r0, lsl #30
    f494:			; <UNDEFINED> instruction: 0xf80a1c77
    f498:	strtmi	r9, [r0], -r6
    f49c:	b	ff14d474 <mkdtemp@@Base+0xff131e54>
    f4a0:			; <UNDEFINED> instruction: 0x4683183e
    f4a4:			; <UNDEFINED> instruction: 0x46501cb1
    f4a8:	ldc	7, cr15, [sl, #976]	; 0x3d0
    f4ac:			; <UNDEFINED> instruction: 0xf10b4621
    f4b0:	strmi	r0, [r4], -r1, lsl #4
    f4b4:	cmplt	ip, r8, lsr r4
    f4b8:	b	ffb4d490 <mkdtemp@@Base+0xffb31e70>
    f4bc:			; <UNDEFINED> instruction: 0xf85546a2
    f4c0:	stccs	15, cr4, [r0], {28}
    f4c4:			; <UNDEFINED> instruction: 0x4650d1da
    f4c8:	svchi	0x00f8e8bd
    f4cc:	ssatmi	r4, #3, r0, asr #12
    f4d0:	stmib	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f4d4:	svclt	0x0000e7f7
    f4d8:	andeq	sp, r3, sl, lsl #8
    f4dc:	andeq	pc, r0, lr, asr #22
    f4e0:	stmdami	r3, {r4, r8, fp, ip, sp, pc}
    f4e4:			; <UNDEFINED> instruction: 0x47704478
    f4e8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    f4ec:	svclt	0x00004770
    f4f0:	andeq	pc, r0, r8, lsl #22
    f4f4:	andeq	pc, r0, r6, ror #21
    f4f8:	ldrbmi	r6, [r0, -r0, asr #16]!
    f4fc:	ldrbmi	r6, [r0, -r0, lsl #17]!
    f500:			; <UNDEFINED> instruction: 0x4604b510
    f504:	stmdavs	r1!, {r2, fp, lr}
    f508:			; <UNDEFINED> instruction: 0xf7f44478
    f50c:			; <UNDEFINED> instruction: 0xb108edb8
    f510:	ldclt	8, cr6, [r0, #-640]	; 0xfffffd80
    f514:	ldclt	0, cr2, [r0, #-56]	; 0xffffffc8
    f518:			; <UNDEFINED> instruction: 0x0000fabc
    f51c:	ldrbmi	r6, [r0, -r0, lsl #18]!
    f520:	ldmdblt	fp, {r0, r1, r6, r7, fp, sp, lr}
    f524:	ldreq	r6, [r2, r2, asr #18]
    f528:	stmdavs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
    f52c:			; <UNDEFINED> instruction: 0x47704618
    f530:			; <UNDEFINED> instruction: 0xf0006940
    f534:	ldrbmi	r0, [r0, -r1]!
    f538:	ldrbmi	r6, [r0, -r0, lsl #16]!
    f53c:			; <UNDEFINED> instruction: 0x4605b538
    f540:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
    f544:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    f548:	stmibvs	r0!, {r0, sp, lr, pc}^
    f54c:	strtmi	fp, [r9], -r8, asr #2
    f550:			; <UNDEFINED> instruction: 0xf7f4461c
    f554:			; <UNDEFINED> instruction: 0xf104ed94
    f558:	stmdacs	r0, {r2, r3, r4, r8, r9}
    f55c:			; <UNDEFINED> instruction: 0x4620d1f5
    f560:			; <UNDEFINED> instruction: 0x4604bd38
    f564:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f568:	andeq	sp, r3, r8, lsr r3
    f56c:	andeq	pc, r0, lr, ror sl	; <UNPREDICTABLE>
    f570:	blmi	a21e14 <mkdtemp@@Base+0xa067f4>
    f574:	push	{r1, r3, r4, r5, r6, sl, lr}
    f578:	strdlt	r4, [r3], r0
    f57c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f580:			; <UNDEFINED> instruction: 0xf04f9301
    f584:	mrslt	r0, (UNDEF: 56)
    f588:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}^
    f58c:	bmi	897594 <mkdtemp@@Base+0x87bf74>
    f590:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    f594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f598:	subsmi	r9, sl, r1, lsl #22
    f59c:	andlt	sp, r3, r6, lsr r1
    f5a0:	mvnshi	lr, #12386304	; 0xbd0000
    f5a4:	bl	fe6cd57c <mkdtemp@@Base+0xfe6b1f5c>
    f5a8:	andls	r4, r0, r1, lsl #13
    f5ac:	rscle	r2, sp, r0, lsl #16
    f5b0:			; <UNDEFINED> instruction: 0x466e491a
    f5b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    f5b8:	stmda	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5bc:	mvnlt	r4, r5, lsl #12
    f5c0:			; <UNDEFINED> instruction: 0xf8df4f17
    f5c4:	ldrbtmi	r8, [pc], #-96	; f5cc <PEM_write_bio_PrivateKey@plt+0xb4c0>
    f5c8:	stmdavc	fp!, {r3, r4, r5, r6, r7, sl, lr}
    f5cc:	ldfmid	f3, [r6], {171}	; 0xab
    f5d0:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
    f5d4:			; <UNDEFINED> instruction: 0xf854e002
    f5d8:	orrslt	r0, r8, ip, lsl pc
    f5dc:			; <UNDEFINED> instruction: 0xf7f44629
    f5e0:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    f5e4:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    f5e8:	strle	r0, [fp], #-1819	; 0xfffff8e5
    f5ec:	ldrtmi	r4, [r0], -r1, asr #12
    f5f0:	svc	0x00e8f7f3
    f5f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f5f8:	strbmi	sp, [r8], -r7, ror #3
    f5fc:	stmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f600:	strb	r2, [r4, r1]
    f604:			; <UNDEFINED> instruction: 0xf7f44648
    f608:	ldr	lr, [pc, sl, lsr #18]!
    f60c:	bl	1e4d5e4 <mkdtemp@@Base+0x1e31fc4>
    f610:	ldrdeq	sp, [r3], -ip
    f614:	andeq	r0, r0, ip, ror r4
    f618:			; <UNDEFINED> instruction: 0x0003d5be
    f61c:	andeq	pc, r0, r2, asr #9
    f620:	strdeq	pc, [r0], -lr
    f624:			; <UNDEFINED> instruction: 0x0000f4b0
    f628:	andeq	sp, r3, sl, lsr #5
    f62c:	ldrbmi	r2, [r0, -r0]!
    f630:	svcmi	0x00f0e92d
    f634:	addlt	r4, r3, r0, lsl #13
    f638:	strmi	r2, [sp], -r0
    f63c:	andeq	pc, r0, r8, asr #17
    f640:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    f644:	svcls	0x000e70ca
    f648:			; <UNDEFINED> instruction: 0x461e4691
    f64c:	ldmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f650:			; <UNDEFINED> instruction: 0xf0002800
    f654:	stmiavs	r9!, {r0, r2, r3, r7, pc}
    f658:	stmdbvs	fp!, {r2, r9, sl, lr}^
    f65c:	strhvs	r4, [r7], #-33	; 0xffffffdf
    f660:	sbceq	pc, r0, #201326595	; 0xc000003
    f664:	beq	24b678 <mkdtemp@@Base+0x230058>
    f668:	stmdale	r7!, {r1, sp, lr}^
    f66c:	orrslt	r9, sl, ip, lsl #20
    f670:	ldmdblt	r2!, {r1, r3, r5, r6, r7, fp, sp, lr}^
    f674:	ldrble	r0, [sl, #-1946]	; 0xfffff866
    f678:	orrspl	pc, r0, r0, asr #17
    f67c:	andeq	pc, ip, r4, lsl #2
    f680:			; <UNDEFINED> instruction: 0x46494632
    f684:	blx	fea4b6a4 <mkdtemp@@Base+0xfea30084>
    f688:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f68c:	stmiavs	r3!, {r3, r6, ip, lr, pc}
    f690:	stmdbls	sp, {r0, r1, r2, r4, r6, sp, lr, pc}
    f694:	ldmdale	r1, {r1, r3, r7, r9, lr}^
    f698:			; <UNDEFINED> instruction: 0xf8c4079b
    f69c:	strbtle	r5, [sp], #400	; 0x190
    f6a0:	svceq	0x0000f1ba
    f6a4:	stmibvs	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}
    f6a8:	pkhbtmi	r4, r3, r8, lsl #15
    f6ac:	b	fe64d684 <mkdtemp@@Base+0xfe632064>
    f6b0:	adcvs	r4, r0, r3, lsl #12
    f6b4:	subsle	r2, r4, r0, lsl #16
    f6b8:	streq	pc, [r1, -r7, lsr #3]
    f6bc:	blx	fedf62f4 <mkdtemp@@Base+0xfeddacd4>
    f6c0:	ldrbmi	pc, [r2], -r7, lsl #15	; <UNPREDICTABLE>
    f6c4:	ldmdbeq	pc!, {r0, r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    f6c8:			; <UNDEFINED> instruction: 0xf7f39700
    f6cc:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    f6d0:	stmdbvs	fp!, {r1, r3, r6, ip, lr, pc}
    f6d4:	smlaltblt	r6, r3, r0, r8
    f6d8:			; <UNDEFINED> instruction: 0xf04f9b0c
    f6dc:			; <UNDEFINED> instruction: 0x211232ff
    f6e0:	svc	0x00eaf7f3
    f6e4:	eorsle	r2, pc, r0, lsl #16
    f6e8:			; <UNDEFINED> instruction: 0xf7f368a0
    f6ec:	stmdacs	r0, {r3, r6, r8, r9, sl, fp, sp, lr, pc}
    f6f0:	movwcs	fp, #8140	; 0x1fcc
    f6f4:	adcsmi	r2, r0, #0, 6
    f6f8:	andcs	fp, r0, ip, lsl #30
    f6fc:	andeq	pc, r1, r3
    f700:	stmiavs	r0!, {r5, r8, ip, sp, pc}
    f704:			; <UNDEFINED> instruction: 0xf7f44631
    f708:	cmnlt	r8, #84, 20	; 0x54000
    f70c:			; <UNDEFINED> instruction: 0xf04f2300
    f710:			; <UNDEFINED> instruction: 0x464a30ff
    f714:	ldrmi	r9, [r9], -r0
    f718:			; <UNDEFINED> instruction: 0xf7f368a0
    f71c:	tstlt	r8, #3680	; 0xe60
    f720:			; <UNDEFINED> instruction: 0xf8c82500
    f724:	strtmi	r4, [r8], -r0
    f728:	pop	{r0, r1, ip, sp, pc}
    f72c:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    f730:	addsmi	r9, sl, #53248	; 0xd000
    f734:			; <UNDEFINED> instruction: 0xf8c0bf28
    f738:	adcsle	r5, r1, #144, 2	; 0x24
    f73c:			; <UNDEFINED> instruction: 0xf06f68a3
    f740:	ldrmi	r0, [r8], -r9, lsl #10
    f744:	bl	194d71c <mkdtemp@@Base+0x19320fc>
    f748:	sbcvc	pc, sl, #1325400064	; 0x4f000000
    f74c:	ldrmi	r4, [r1], -r0, lsr #12
    f750:	ldmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f754:			; <UNDEFINED> instruction: 0xf7f44620
    f758:	strtmi	lr, [r8], -r2, lsl #17
    f75c:	pop	{r0, r1, ip, sp, pc}
    f760:			; <UNDEFINED> instruction: 0xf06f8ff0
    f764:	strb	r0, [ip, r1, lsl #10]!
    f768:			; <UNDEFINED> instruction: 0xf06f68a3
    f76c:			; <UNDEFINED> instruction: 0xe7e80515
    f770:	streq	pc, [r1, #-111]	; 0xffffff91
    f774:	svclt	0x0000e7f1
    f778:	svcmi	0x00f0e92d
    f77c:	cdpmi	6, 4, cr4, cr13, cr4, {0}
    f780:			; <UNDEFINED> instruction: 0xf8d0b087
    f784:	stfmie	f0, [ip, #-576]	; 0xfffffdc0
    f788:			; <UNDEFINED> instruction: 0xf8dd447e
    f78c:	ldmib	sp, {r6, ip, sp, pc}^
    f790:	ldmdbpl	r5!, {r0, r4, r9, fp, ip, pc}^
    f794:	stmdavs	sp!, {r1, r2, r6, r8, fp, sp, lr}
    f798:			; <UNDEFINED> instruction: 0xf04f9505
    f79c:			; <UNDEFINED> instruction: 0xf0160500
    f7a0:			; <UNDEFINED> instruction: 0xd12e0802
    f7a4:			; <UNDEFINED> instruction: 0x0733461d
    f7a8:	ldrble	r4, [r1], #-1559	; 0xfffff9e9
    f7ac:	svceq	0x0000f1ba
    f7b0:			; <UNDEFINED> instruction: 0xf1b9d121
    f7b4:	cmple	r3, r0, lsl #30
    f7b8:	ldrbmi	r6, [r8], -r1, asr #16
    f7bc:			; <UNDEFINED> instruction: 0xf8fef00d
    f7c0:	ldmiblt	r9, {r1, r2, r3, r9, sl, lr}^
    f7c4:	bl	169a4c <mkdtemp@@Base+0x14e42c>
    f7c8:	bl	1cfff4 <mkdtemp@@Base+0x1b49d4>
    f7cc:	ldrbmi	r0, [fp], -r9, lsl #2
    f7d0:	bl	16cd7a8 <mkdtemp@@Base+0x16b2188>
    f7d4:	blle	16197dc <mkdtemp@@Base+0x15fe1bc>
    f7d8:	svceq	0x0000f1ba
    f7dc:	andcs	sp, r0, r0, asr #2
    f7e0:	blmi	d620c0 <mkdtemp@@Base+0xd46aa0>
    f7e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f7e8:	blls	169858 <mkdtemp@@Base+0x14e238>
    f7ec:	cmple	pc, sl, asr r0	; <UNPREDICTABLE>
    f7f0:	pop	{r0, r1, r2, ip, sp, pc}
    f7f4:	stmdbvs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f7f8:	mulle	sp, sl, r5
    f7fc:	andeq	pc, r9, pc, rrx
    f800:	stmdavs	r5!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    f804:	andeq	pc, ip, r4, lsl #2
    f808:	bls	89f44 <mkdtemp@@Base+0x6e924>
    f80c:	andlt	pc, r0, sp, asr #17
    f810:			; <UNDEFINED> instruction: 0xf0069503
    f814:			; <UNDEFINED> instruction: 0xe7e3f9f7
    f818:	blge	129aa0 <mkdtemp@@Base+0x10e480>
    f81c:	tstcs	r3, r1, lsl #4
    f820:	svc	0x004af7f3
    f824:	stmdavs	r3!, {r3, r7, r8, r9, ip, sp, pc}^
    f828:			; <UNDEFINED> instruction: 0xf1b9b393
    f82c:	andle	r0, ip, r0, lsl #30
    f830:	strbmi	r6, [fp], -r0, lsr #17
    f834:	tstcs	r0, sl, lsr #12
    f838:	bl	9cd810 <mkdtemp@@Base+0x9b21f0>
    f83c:	blle	919844 <mkdtemp@@Base+0x8fe224>
    f840:	strtmi	r4, [r9], -sl, asr #12
    f844:			; <UNDEFINED> instruction: 0xf7f44638
    f848:			; <UNDEFINED> instruction: 0xf8d4e926
    f84c:			; <UNDEFINED> instruction: 0xe7b30190
    f850:	andeq	lr, fp, #9216	; 0x2400
    f854:	ldrtmi	r4, [r8], -r9, lsr #12
    f858:	ldmdb	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f85c:	ldr	r4, [pc, r0, asr #12]!
    f860:	stmiavs	r0!, {r0, r1, r4, r5, r9, sl, lr}
    f864:			; <UNDEFINED> instruction: 0x46314632
    f868:	bl	3cd840 <mkdtemp@@Base+0x3b2220>
    f86c:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
    f870:	blcs	464dc <mkdtemp@@Base+0x2aebc>
    f874:	bl	283b48 <mkdtemp@@Base+0x268528>
    f878:	stmiavs	r0!, {r0, r1, r3, r8, r9}
    f87c:			; <UNDEFINED> instruction: 0x4652443b
    f880:			; <UNDEFINED> instruction: 0xf7f32110
    f884:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    f888:			; <UNDEFINED> instruction: 0xf06fd1a9
    f88c:			; <UNDEFINED> instruction: 0xe7a70015
    f890:	movweq	lr, #47881	; 0xbb09
    f894:	strtmi	r6, [fp], #-2208	; 0xfffff760
    f898:	tstcs	r1, r2, asr r6
    f89c:	svc	0x000cf7f3
    f8a0:	bicle	r2, r2, r0, lsl #16
    f8a4:			; <UNDEFINED> instruction: 0xf06fe7f1
    f8a8:	blcs	f924 <PEM_write_bio_PrivateKey@plt+0xb818>
    f8ac:			; <UNDEFINED> instruction: 0xe7ecd098
    f8b0:	b	9cd888 <mkdtemp@@Base+0x9b2268>
    f8b4:	andeq	sp, r3, r8, asr #7
    f8b8:	andeq	r0, r0, ip, ror r4
    f8bc:	andeq	sp, r3, ip, ror #6
    f8c0:			; <UNDEFINED> instruction: 0xf8d0b4f0
    f8c4:	svcls	0x00044190
    f8c8:			; <UNDEFINED> instruction: 0xf0146964
    f8cc:	tstle	ip, r2, lsl #8
    f8d0:	svclt	0x00812f03
    f8d4:			; <UNDEFINED> instruction: 0x460d461e
    f8d8:			; <UNDEFINED> instruction: 0x46206833
    f8dc:			; <UNDEFINED> instruction: 0xf06fbf92
    f8e0:	blt	6cf8f0 <mkdtemp@@Base+0x6b42d0>
    f8e4:	ldcllt	0, cr6, [r0], #172	; 0xac
    f8e8:	ldcllt	7, cr4, [r0], #448	; 0x1c0
    f8ec:			; <UNDEFINED> instruction: 0xf006300c
    f8f0:	svclt	0x0000ba4b
    f8f4:	ldrlt	fp, [r0, #-832]	; 0xfffffcc0
    f8f8:			; <UNDEFINED> instruction: 0xf8d04604
    f8fc:	ldmdbvs	fp, {r4, r7, r8, ip, sp}^
    f900:	ldrle	r0, [r2], #-1946	; 0xfffff866
    f904:	ldrle	r0, [r7], #-1883	; 0xfffff8a5
    f908:			; <UNDEFINED> instruction: 0xf7f468a0
    f90c:	strtmi	lr, [r0], -r2, lsl #21
    f910:			; <UNDEFINED> instruction: 0xf04f2300
    f914:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    f918:	bicvc	pc, sl, pc, asr #8
    f91c:	ldm	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f920:	pop	{r5, r9, sl, lr}
    f924:			; <UNDEFINED> instruction: 0xf7f34010
    f928:	mulcc	ip, r7, pc	; <UNPREDICTABLE>
    f92c:	rscscc	pc, pc, #79	; 0x4f
    f930:			; <UNDEFINED> instruction: 0xf7f42180
    f934:	strb	lr, [r7, lr, ror #17]!
    f938:			; <UNDEFINED> instruction: 0xf04f308c
    f93c:	vst1.64	{d19-d22}, [pc :256]
    f940:			; <UNDEFINED> instruction: 0xf7f47182
    f944:	ldrb	lr, [pc, r6, ror #17]
    f948:	svclt	0x00004770
    f94c:			; <UNDEFINED> instruction: 0x3190f8d0
    f950:			; <UNDEFINED> instruction: 0x079a695b
    f954:	ldrbeq	sp, [fp, -r6, lsl #8]
    f958:	stmvs	r0, {r1, sl, ip, lr, pc}
    f95c:	ldcllt	7, cr15, [r6, #972]	; 0x3cc
    f960:			; <UNDEFINED> instruction: 0x47702010
    f964:	ldrbmi	r2, [r0, -r0]!
    f968:			; <UNDEFINED> instruction: 0x4604b5f8
    f96c:			; <UNDEFINED> instruction: 0x5190f8d0
    f970:	stmdbvs	fp!, {r1, r2, r4, r9, sl, lr}^
    f974:	andeq	pc, r2, r3, lsl r0	; <UNPREDICTABLE>
    f978:	bllt	fe2c3988 <mkdtemp@@Base+0xfe2a8368>
    f97c:	ldcllt	0, cr2, [r8]
    f980:			; <UNDEFINED> instruction: 0x460f075a
    f984:	cfmul32cs	mvfx13, mvfx0, mvfx14
    f988:			; <UNDEFINED> instruction: 0xf8d4d12a
    f98c:			; <UNDEFINED> instruction: 0xf8d46180
    f990:			; <UNDEFINED> instruction: 0xf8d45184
    f994:			; <UNDEFINED> instruction: 0xf8d42188
    f998:	andvs	r3, lr, ip, lsl #3
    f99c:	addvs	r6, sl, sp, asr #32
    f9a0:	ldcllt	0, cr6, [r8, #812]!	; 0x32c
    f9a4:	strbtle	r0, [r9], #1819	; 0x71b
    f9a8:			; <UNDEFINED> instruction: 0xf7f368a0
    f9ac:	stmdacs	r0, {r1, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    f9b0:	blle	2c3d48 <mkdtemp@@Base+0x2a8728>
    f9b4:	tstle	r3, r6, lsl #5
    f9b8:	stmiavs	r0!, {r0, r1, r3, r5, r8, fp, sp, lr}
    f9bc:	ldrtmi	fp, [r2], -r3, asr #18
    f9c0:			; <UNDEFINED> instruction: 0xf00a4639
    f9c4:	stmdacs	r0, {r0, r5, r7, fp, ip, sp, lr, pc}
    f9c8:			; <UNDEFINED> instruction: 0xf06fd1d8
    f9cc:	ldcllt	0, cr0, [r8, #84]!	; 0x54
    f9d0:			; <UNDEFINED> instruction: 0x4632463b
    f9d4:			; <UNDEFINED> instruction: 0xf7f32113
    f9d8:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    f9dc:	ldrb	sp, [r4, lr, asr #3]!
    f9e0:	andeq	pc, r9, pc, rrx
    f9e4:	svclt	0x0000bdf8
    f9e8:			; <UNDEFINED> instruction: 0xf8d0b5f8
    f9ec:	ldmdbvs	fp!, {r4, r7, r8, ip, sp, lr}^
    f9f0:	svceq	0x000af013
    f9f4:	andcs	sp, r0, r1
    f9f8:			; <UNDEFINED> instruction: 0x4604bdf8
    f9fc:	strmi	r6, [lr], -r0, lsl #17
    fa00:			; <UNDEFINED> instruction: 0xf7f34615
    fa04:	stmdacs	r0, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    fa08:	addmi	sp, r5, #12, 26	; 0x300
    fa0c:	ldmdbvs	fp!, {r2, r4, r8, ip, lr, pc}
    fa10:	cmplt	r3, r0, lsr #17
    fa14:			; <UNDEFINED> instruction: 0xf04f4633
    fa18:			; <UNDEFINED> instruction: 0x211232ff
    fa1c:	mcr	7, 2, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
    fa20:	mvnle	r2, r0, lsl #16
    fa24:	andseq	pc, r5, pc, rrx
    fa28:			; <UNDEFINED> instruction: 0x462abdf8
    fa2c:			; <UNDEFINED> instruction: 0xf00a4631
    fa30:	stmdacs	r0, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
    fa34:	ubfx	sp, pc, #3, #22
    fa38:	andeq	pc, r9, pc, rrx
    fa3c:	svclt	0x0000bdf8
    fa40:	andcs	fp, r1, pc, lsl #8
    fa44:	addlt	fp, r3, r0, lsl #10
    fa48:	ldrdgt	pc, [r4], -pc	; <UNPREDICTABLE>
    fa4c:	blmi	27a264 <mkdtemp@@Base+0x25ec44>
    fa50:			; <UNDEFINED> instruction: 0xf85244fc
    fa54:			; <UNDEFINED> instruction: 0xf85c1b04
    fa58:	ldmdavs	fp, {r0, r1, ip, sp}
    fa5c:			; <UNDEFINED> instruction: 0xf04f9301
    fa60:	andls	r0, r0, #0, 6
    fa64:			; <UNDEFINED> instruction: 0xf99cf000
    fa68:			; <UNDEFINED> instruction: 0xf7f620ff
    fa6c:	svclt	0x0000fd47
    fa70:	andeq	sp, r3, r0, lsl #2
    fa74:	andeq	r0, r0, ip, ror r4
    fa78:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fa7c:			; <UNDEFINED> instruction: 0x47706818
    fa80:	muleq	r3, r6, r5
    fa84:	ldrblt	fp, [r0, #-496]!	; 0xfffffe10
    fa88:	cfmsub32mi	mvax0, mvfx4, mvfx0, mvfx5
    fa8c:	ldmdami	r0, {sl, sp}
    fa90:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    fa94:			; <UNDEFINED> instruction: 0xf00de005
    fa98:			; <UNDEFINED> instruction: 0x4604fad1
    fa9c:	eorseq	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    faa0:	strtmi	fp, [r9], -r8, ror #2
    faa4:	stcl	7, cr15, [r4, #972]	; 0x3cc
    faa8:	strmi	r2, [r3], -r1, lsl #2
    faac:	blcs	21334 <mkdtemp@@Base+0x5d14>
    fab0:	blmi	24427c <mkdtemp@@Base+0x228c5c>
    fab4:	bl	e0ca8 <mkdtemp@@Base+0xc5688>
    fab8:	stmdavs	r0!, {r2, r6, r7, sl}^
    fabc:			; <UNDEFINED> instruction: 0xf04fbd70
    fac0:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    fac4:	rscscc	pc, pc, pc, asr #32
    fac8:	svclt	0x00004770
    facc:	andeq	ip, r3, r4, asr ip
    fad0:	andeq	pc, r0, lr, lsl r6	; <UNPREDICTABLE>
    fad4:	andeq	ip, r3, r0, lsr ip
    fad8:	tstcs	r0, r6, lsl #22
    fadc:	ldrbtmi	r4, [fp], #-2566	; 0xfffff5fa
    fae0:	and	r4, r3, sl, ror r4
    fae4:	svccs	0x0008f853
    fae8:	ldmdavs	r9, {r1, r4, r8, ip, sp, pc}^
    faec:	mvnsle	r4, r8, lsl #5
    faf0:			; <UNDEFINED> instruction: 0x47704610
    faf4:	andeq	ip, r3, r6, lsl #24
    faf8:	ldrdeq	pc, [r0], -r0
    fafc:	ldrblt	fp, [r0, #-504]!	; 0xfffffe08
    fb00:	ldcmi	6, cr4, [r0, #-24]	; 0xffffffe8
    fb04:	ldmdami	r0, {sl, sp}
    fb08:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    fb0c:	and	r3, r5, r8, ror #10
    fb10:	blx	fe54bb4c <mkdtemp@@Base+0xfe53052c>
    fb14:			; <UNDEFINED> instruction: 0xf8554604
    fb18:	cmnlt	r8, r0, lsr r0
    fb1c:			; <UNDEFINED> instruction: 0xf7f34631
    fb20:	smlabbcs	r1, r8, sp, lr
    fb24:	strtmi	r4, [r0], -r3, lsl #12
    fb28:	mvnsle	r2, r0, lsl #22
    fb2c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    fb30:	strbeq	lr, [r4], #2819	; 0xb03
    fb34:	ldcllt	14, cr6, [r0, #-896]!	; 0xfffffc80
    fb38:	rscscc	pc, pc, pc, asr #32
    fb3c:			; <UNDEFINED> instruction: 0xf04fbd70
    fb40:			; <UNDEFINED> instruction: 0x477030ff
    fb44:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    fb48:	andeq	pc, r0, lr, lsr #11
    fb4c:			; <UNDEFINED> instruction: 0x0003cbb6
    fb50:	tstcs	r0, r7, lsl #22
    fb54:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    fb58:	cmncc	r8, #2046820352	; 0x7a000000
    fb5c:			; <UNDEFINED> instruction: 0xf853e003
    fb60:	tstlt	r2, r8, lsl #30
    fb64:	addmi	r6, r8, #5832704	; 0x590000
    fb68:			; <UNDEFINED> instruction: 0x4610d1f9
    fb6c:	svclt	0x00004770
    fb70:	andeq	ip, r3, lr, lsl #23
    fb74:	andeq	pc, r0, r0, ror #10
    fb78:	andcs	fp, r1, pc, lsl #8
    fb7c:			; <UNDEFINED> instruction: 0xf7f3b508
    fb80:	svclt	0x0000ee40
    fb84:	cfstr64mi	mvdx11, [r5], {112}	; 0x70
    fb88:	ldrbtmi	r4, [ip], #-3653	; 0xfffff1bb
    fb8c:	eorvs	r4, r0, lr, ror r4
    fb90:	stmdbcs	r7, {r5, r8, ip, sp, pc}
    fb94:	mcrrmi	8, 7, sp, r3, cr0
    fb98:	eorvs	r4, r1, ip, ror r4
    fb9c:	strcs	r4, [r0, #-2370]	; 0xfffff6be
    fba0:	ldrbtmi	r4, [r9], #-3138	; 0xfffff3be
    fba4:	stmib	r1, {r2, r3, r4, r5, r6, sl, lr}^
    fba8:	rsbvs	r5, r3, r1, lsl #10
    fbac:	bcs	2fe0e0 <mkdtemp@@Base+0x2e2ac0>
    fbb0:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    fbb4:	ldrcs	pc, [r4, #-2]
    fbb8:	ldfccs	f3, [r7, #-172]!	; 0xffffff54
    fbbc:	strbpl	r4, [pc, #-2371]	; f281 <PEM_write_bio_PrivateKey@plt+0xb175>
    fbc0:	ldcllt	7, cr0, [r0, #-364]!	; 0xfffffe94
    fbc4:			; <UNDEFINED> instruction: 0x21b84b3a
    fbc8:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fbcc:			; <UNDEFINED> instruction: 0xb1686099
    fbd0:			; <UNDEFINED> instruction: 0xf7f32101
    fbd4:	pop	{r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    fbd8:			; <UNDEFINED> instruction: 0xf7f44070
    fbdc:	blmi	d7e150 <mkdtemp@@Base+0xd62b30>
    fbe0:			; <UNDEFINED> instruction: 0x460a2118
    fbe4:	addsvs	r4, r9, fp, ror r4
    fbe8:	mvnsle	r2, r0, lsl #16
    fbec:	tstcs	r1, r2, lsr fp
    fbf0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    fbf4:	mcr	7, 3, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    fbf8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    fbfc:	stmdblt	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc00:	tstcs	r8, lr, lsr #22
    fc04:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc08:			; <UNDEFINED> instruction: 0xe7e06099
    fc0c:			; <UNDEFINED> instruction: 0x21204b2c
    fc10:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc14:	bfi	r6, r9, #1, #26
    fc18:	cmpcs	r0, sl, lsr #22
    fc1c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc20:	bfi	r6, r9, #1, #20
    fc24:	orrcs	r4, r0, r8, lsr #22
    fc28:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc2c:	bfi	r6, r9, #1, #14
    fc30:	orrcs	r4, r8, r6, lsr #22
    fc34:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc38:	bfi	r6, r9, #1, #8
    fc3c:	orrscs	r4, r0, r4, lsr #22
    fc40:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc44:	bfi	r6, r9, #1, #2
    fc48:	orrscs	r4, r8, r2, lsr #22
    fc4c:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc50:			; <UNDEFINED> instruction: 0xe7bc6099
    fc54:	lsrcs	r4, r0, #22
    fc58:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc5c:			; <UNDEFINED> instruction: 0xe7b66099
    fc60:			; <UNDEFINED> instruction: 0x21a84b1e
    fc64:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc68:			; <UNDEFINED> instruction: 0xe7b06099
    fc6c:	lslscs	r4, ip, fp
    fc70:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
    fc74:			; <UNDEFINED> instruction: 0xe7aa6099
    fc78:			; <UNDEFINED> instruction: 0x460b4a1a
    fc7c:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
    fc80:	tstcs	r1, r0, lsr r8
    fc84:			; <UNDEFINED> instruction: 0xf7f46800
    fc88:	andcs	lr, r1, r4, asr r8
    fc8c:	b	cdc64 <mkdtemp@@Base+0xb2644>
    fc90:	bmi	5a14e4 <mkdtemp@@Base+0x585ec4>
    fc94:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    fc98:	svclt	0x0000e7f2
    fc9c:	andeq	sp, r3, r2, lsl #10
    fca0:	andeq	ip, r3, r4, asr #31
    fca4:	andeq	sp, r3, r8, ror r4
    fca8:	andeq	sp, r3, sl, ror #9
    fcac:	andeq	sp, r3, ip, ror #8
    fcb0:	andeq	sp, r3, r6, asr #8
    fcb4:	andeq	sp, r3, ip, lsr #8
    fcb8:	andeq	r0, r0, r4, asr r4
    fcbc:	andeq	sp, r3, sl, lsl #8
    fcc0:	strdeq	sp, [r3], -lr
    fcc4:	strdeq	sp, [r3], -r2
    fcc8:	andeq	sp, r3, r6, ror #7
    fccc:	ldrdeq	sp, [r3], -sl
    fcd0:	andeq	sp, r3, lr, asr #7
    fcd4:	andeq	sp, r3, r2, asr #7
    fcd8:			; <UNDEFINED> instruction: 0x0003d3b6
    fcdc:	andeq	sp, r3, sl, lsr #7
    fce0:	muleq	r3, lr, r3
    fce4:	andeq	pc, r0, r2, asr #8
    fce8:	muleq	r0, r4, r4
    fcec:	andeq	pc, r0, r6, asr r4	; <UNPREDICTABLE>
    fcf0:	strmi	r4, [r3], -r7, lsl #20
    fcf4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    fcf8:	blcs	1fc200 <mkdtemp@@Base+0x1e0be0>
    fcfc:	bmi	185d14 <mkdtemp@@Base+0x16a6f4>
    fd00:	ldrbtmi	r2, [sl], #-0
    fd04:			; <UNDEFINED> instruction: 0x47706013
    fd08:	rscscc	pc, pc, pc, asr #32
    fd0c:	svclt	0x00004770
    fd10:	muleq	r3, r8, r3
    fd14:	andeq	sp, r3, lr, lsl #6
    fd18:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    fd1c:			; <UNDEFINED> instruction: 0xb1286858
    fd20:			; <UNDEFINED> instruction: 0xf1a068d8
    fd24:	blx	fec0fd34 <mkdtemp@@Base+0xfebf4714>
    fd28:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    fd2c:	svclt	0x00004770
    fd30:	strdeq	sp, [r3], -r6
    fd34:	vst3.8	{d27,d29,d31}, [pc :256], r0
    fd38:	addlt	r7, r3, r0, asr #5
    fd3c:	cmpmi	r1, r0, asr #4	; <UNPREDICTABLE>
    fd40:			; <UNDEFINED> instruction: 0xf7f34604
    fd44:	blmi	3cb98c <mkdtemp@@Base+0x3b036c>
    fd48:	cfstrdne	mvd4, [r2], {123}	; 0x7b
    fd4c:	blmi	383d64 <mkdtemp@@Base+0x368744>
    fd50:	sbcsvs	r4, r8, fp, ror r4
    fd54:	ldclt	0, cr11, [r0, #-12]!
    fd58:	ldmpl	fp, {r0, r1, r3, r9, fp, lr}
    fd5c:			; <UNDEFINED> instruction: 0xf7f4681d
    fd60:	stmdavs	r0, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    fd64:	bl	1fcdd38 <mkdtemp@@Base+0x1fb2718>
    fd68:	tstcs	r1, r3, lsr #12
    fd6c:	andls	r4, r0, #2097152	; 0x200000
    fd70:	strtmi	r4, [r8], -r6, lsl #20
    fd74:			; <UNDEFINED> instruction: 0xf7f3447a
    fd78:	ldrdcs	lr, [r1], -ip
    fd7c:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd80:	andeq	ip, r3, r8, lsl #28
    fd84:	andeq	sp, r3, r0, asr #5
    fd88:	muleq	r0, r4, r4
    fd8c:	andeq	pc, r0, r8, lsr #7
    fd90:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    fd94:	smlabteq	r1, r3, r9, lr
    fd98:	svclt	0x00004770
    fd9c:	strdeq	sp, [r3], -sl
    fda0:	push	{r4, r5, r6, r8, r9, fp, lr}
    fda4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    fda8:	stmdbmi	pc!, {r1, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    fdac:	bmi	1be160c <mkdtemp@@Base+0x1bc5fec>
    fdb0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    fdb4:			; <UNDEFINED> instruction: 0x91b8f8df
    fdb8:	stceq	6, cr15, [r4, #-692]!	; 0xfffffd4c
    fdbc:	addmi	r5, r3, #9043968	; 0x8a0000
    fdc0:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    fdc4:	ldmdacs	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    fdc8:	andeq	pc, r0, #79	; 0x4f
    fdcc:			; <UNDEFINED> instruction: 0x4604db3d
    fdd0:	stmdb	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fdd4:			; <UNDEFINED> instruction: 0xf8d01e63
    fdd8:	strmi	fp, [r5], -r0
    fddc:	vqdmulh.s<illegal width 8>	d2, d0, d6
    fde0:	ldm	pc, {r0, r1, r3, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    fde4:	strbvc	pc, [fp, #-3]!	; <UNPREDICTABLE>
    fde8:	eorsvs	r0, pc, #4, 8	; 0x4000000
    fdec:	movwcs	r0, #24679	; 0x6067
    fdf0:	svcge	0x00079305
    fdf4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    fdf8:	andcs	r4, r1, #26214400	; 0x1900000
    fdfc:			; <UNDEFINED> instruction: 0x96014638
    fe00:	andge	pc, r0, sp, asr #17
    fe04:	ldmdami	ip, {r0, r2, r3, r9, ip, sp, lr, pc}
    fe08:	mcr	7, 5, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    fe0c:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
    fe10:	addvs	pc, r0, #1325400064	; 0x4f000000
    fe14:			; <UNDEFINED> instruction: 0x46394e58
    fe18:			; <UNDEFINED> instruction: 0x464044fa
    fe1c:			; <UNDEFINED> instruction: 0xf8da447e
    fe20:	blcs	1be38 <mkdtemp@@Base+0x818>
    fe24:			; <UNDEFINED> instruction: 0x2321bf14
    fe28:			; <UNDEFINED> instruction: 0xf00c231b
    fe2c:	ldmdavs	r3!, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}^
    fe30:	subsle	r2, r6, r0, lsl #22
    fe34:	ldmvs	r2!, {r5, r9, sl, lr}
    fe38:	movwls	r4, #22081	; 0x5641
    fe3c:	rsbsvs	r2, r4, r0, lsl #8
    fe40:	blls	161ca8 <mkdtemp@@Base+0x146688>
    fe44:			; <UNDEFINED> instruction: 0xf8c56073
    fe48:	bmi	133be50 <mkdtemp@@Base+0x1320830>
    fe4c:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    fe50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fe54:	ldmdacc	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    fe58:	cmnle	fp, sl, asr r0
    fe5c:	stceq	6, cr15, [r4, #-52]!	; 0xffffffcc
    fe60:	svchi	0x00f0e8bd
    fe64:	movwcs	r4, #31302	; 0x7a46
    fe68:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
    fe6c:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    fe70:	blcs	29fe4 <mkdtemp@@Base+0xe9c4>
    fe74:	vand	d13, d29, d29
    fe78:	stmdbmi	r3, {r2, r3, r4, fp, lr}^
    fe7c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    fe80:	bcs	8a5bc <mkdtemp@@Base+0x6ef9c>
    fe84:	svcge	0x00074479
    fe88:	strbmi	r9, [r0], -r0, lsl #2
    fe8c:	andcs	r4, r1, #26214400	; 0x1900000
    fe90:	mrc	7, 4, APSR_nzcv, cr4, cr3, {7}
    fe94:	orrvs	pc, r0, #1325400064	; 0x4f000000
    fe98:			; <UNDEFINED> instruction: 0x46194638
    fe9c:			; <UNDEFINED> instruction: 0xf8cd2201
    fea0:	strls	r8, [r1], -r0
    fea4:	mrc	7, 2, APSR_nzcv, cr2, cr3, {7}
    fea8:	bmi	e49d70 <mkdtemp@@Base+0xe2e750>
    feac:	movwls	r2, #21255	; 0x5307
    feb0:			; <UNDEFINED> instruction: 0xe7db447a
    feb4:	strls	r4, [r5], #-2614	; 0xfffff5ca
    feb8:			; <UNDEFINED> instruction: 0xe7d7447a
    febc:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    fec0:	blcs	2a034 <mkdtemp@@Base+0xea14>
    fec4:	bmi	d443c4 <mkdtemp@@Base+0xd28da4>
    fec8:	movwls	r2, #21250	; 0x5302
    fecc:			; <UNDEFINED> instruction: 0xe7cd447a
    fed0:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    fed4:	bllt	fe4ea048 <mkdtemp@@Base+0xfe4cea28>
    fed8:	movwcs	r4, #14897	; 0x3a31
    fedc:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
    fee0:			; <UNDEFINED> instruction: 0xf8dae7c4
    fee4:	stmiblt	fp, {r2, ip, sp}
    fee8:	cmnlt	r0, #48, 16	; 0x300000
    feec:	tstcs	r1, sp, lsr #22
    fef0:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    fef4:	stcl	7, cr15, [r2], #972	; 0x3cc
    fef8:	stmdals	r5, {r0, r1, r3, r5, r9, fp, lr}
    fefc:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    ff00:			; <UNDEFINED> instruction: 0xf7f32101
    ff04:			; <UNDEFINED> instruction: 0xf7f3ee80
    ff08:	ldr	lr, [ip, r8, asr #31]
    ff0c:	vst1.8	{d20-d21}, [pc :128], r7
    ff10:	ldrmi	r6, [r9], -r0, lsl #7
    ff14:	rscscc	pc, sp, r0, asr #4
    ff18:			; <UNDEFINED> instruction: 0xf8cd447a
    ff1c:	stmib	sp, {r3, pc}^
    ff20:	andcs	r2, r1, #0
    ff24:			; <UNDEFINED> instruction: 0xf7f34638
    ff28:	ldrtmi	lr, [r8], -sl, asr #28
    ff2c:	ldcl	7, cr15, [ip, #-972]!	; 0xfffffc34
    ff30:			; <UNDEFINED> instruction: 0x46024639
    ff34:	ldrdeq	pc, [ip], -sl
    ff38:	ldc	7, cr15, [ip], {243}	; 0xf3
    ff3c:	movwcs	lr, #14211	; 0x3783
    ff40:	ldrb	r9, [r6, -r5, lsl #6]
    ff44:	movwls	r2, #21250	; 0x5302
    ff48:	blmi	689c9c <mkdtemp@@Base+0x66e67c>
    ff4c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ff50:	bfi	r6, r8, (invalid: 16:11)
    ff54:	mrc	7, 6, APSR_nzcv, cr4, cr3, {7}
    ff58:	movwcs	r4, #14870	; 0x3a16
    ff5c:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
    ff60:	svclt	0x0000e784
    ff64:	andeq	sp, r3, sl, ror #4
    ff68:	andeq	ip, r3, r0, lsr #27
    ff6c:	andeq	r0, r0, ip, ror r4
    ff70:	muleq	r3, r0, sp
    ff74:	strdeq	sp, [r3], -r8
    ff78:	andeq	sp, r3, r0, ror r2
    ff7c:	andeq	ip, r3, r2, lsl #26
    ff80:	ldrdeq	pc, [r0], -r2
    ff84:	andeq	sp, r3, lr, lsl r2
    ff88:	andeq	pc, r0, ip, ror #24
    ff8c:	muleq	r0, r4, r2
    ff90:	muleq	r0, r4, r2
    ff94:	andeq	sp, r3, r2, asr r1
    ff98:	muleq	r0, r8, r2
    ff9c:	andeq	sp, r3, lr, lsr r1
    ffa0:	andeq	lr, r0, lr, asr #22
    ffa4:	andeq	sp, r3, r0, lsr #2
    ffa8:	andeq	pc, r0, r6, ror r2	; <UNPREDICTABLE>
    ffac:	andeq	pc, r0, r4, asr r2	; <UNPREDICTABLE>
    ffb0:	andeq	r0, r0, r4, asr r4
    ffb4:	strdeq	pc, [r0], -r6

0000ffb8 <error@@Base>:
    ffb8:	push	{r0, r1, r2, r3}
    ffba:	movs	r0, #2
    ffbc:	push	{lr}
    ffbe:	sub	sp, #12
    ffc0:	ldr.w	ip, [pc, #60]	; 10000 <error@@Base+0x48>
    ffc4:	add	r2, sp, #16
    ffc6:	ldr	r3, [pc, #60]	; (10004 <error@@Base+0x4c>)
    ffc8:	add	ip, pc
    ffca:	ldr.w	r1, [r2], #4
    ffce:	ldr.w	r3, [ip, r3]
    ffd2:	ldr	r3, [r3, #0]
    ffd4:	str	r3, [sp, #4]
    ffd6:	mov.w	r3, #0
    ffda:	str	r2, [sp, #0]
    ffdc:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
    ffe0:	ldr	r2, [pc, #36]	; (10008 <error@@Base+0x50>)
    ffe2:	ldr	r3, [pc, #32]	; (10004 <error@@Base+0x4c>)
    ffe4:	add	r2, pc
    ffe6:	ldr	r3, [r2, r3]
    ffe8:	ldr	r2, [r3, #0]
    ffea:	ldr	r3, [sp, #4]
    ffec:	eors	r2, r3
    ffee:	bne.n	fffa <error@@Base+0x42>
    fff0:	add	sp, #12
    fff2:	ldr.w	lr, [sp], #4
    fff6:	add	sp, #16
    fff8:	bx	lr
    fffa:	blx	3d00 <__stack_chk_fail@plt>
    fffe:	nop
   10000:	ldmia	r3, {r3, r7}
   10002:	movs	r3, r0
   10004:	lsls	r4, r7, #17
   10006:	movs	r0, r0
   10008:	ldmia	r3, {r2, r3, r5, r6}
   1000a:	movs	r3, r0
   1000c:	push	{r0, r1, r2, r3}
   1000e:	movs	r0, #3
   10010:	push	{lr}
   10012:	sub	sp, #12
   10014:	ldr.w	ip, [pc, #36]	; 1003c <error@@Base+0x84>
   10018:	add	r2, sp, #16
   1001a:	ldr	r3, [pc, #36]	; (10040 <error@@Base+0x88>)
   1001c:	add	ip, pc
   1001e:	ldr.w	r1, [r2], #4
   10022:	ldr.w	r3, [ip, r3]
   10026:	ldr	r3, [r3, #0]
   10028:	str	r3, [sp, #4]
   1002a:	mov.w	r3, #0
   1002e:	str	r2, [sp, #0]
   10030:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   10034:	movs	r0, #255	; 0xff
   10036:	bl	64fc <PEM_write_bio_PrivateKey@plt+0x23f0>
   1003a:	nop
   1003c:	ldmia	r3!, {r2, r4, r5}
   1003e:	movs	r3, r0
   10040:	lsls	r4, r7, #17
   10042:	movs	r0, r0
   10044:	push	{r0, r1, r2, r3}
   10046:	movs	r0, #3
   10048:	push	{lr}
   1004a:	sub	sp, #12
   1004c:	ldr.w	ip, [pc, #60]	; 1008c <error@@Base+0xd4>
   10050:	add	r2, sp, #16
   10052:	ldr	r3, [pc, #60]	; (10090 <error@@Base+0xd8>)
   10054:	add	ip, pc
   10056:	ldr.w	r1, [r2], #4
   1005a:	ldr.w	r3, [ip, r3]
   1005e:	ldr	r3, [r3, #0]
   10060:	str	r3, [sp, #4]
   10062:	mov.w	r3, #0
   10066:	str	r2, [sp, #0]
   10068:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   1006c:	ldr	r2, [pc, #36]	; (10094 <error@@Base+0xdc>)
   1006e:	ldr	r3, [pc, #32]	; (10090 <error@@Base+0xd8>)
   10070:	add	r2, pc
   10072:	ldr	r3, [r2, r3]
   10074:	ldr	r2, [r3, #0]
   10076:	ldr	r3, [sp, #4]
   10078:	eors	r2, r3
   1007a:	bne.n	10086 <error@@Base+0xce>
   1007c:	add	sp, #12
   1007e:	ldr.w	lr, [sp], #4
   10082:	add	sp, #16
   10084:	bx	lr
   10086:	blx	3d00 <__stack_chk_fail@plt>
   1008a:	nop
   1008c:	ldmia	r2, {r2, r3, r4, r5, r6, r7}
   1008e:	movs	r3, r0
   10090:	lsls	r4, r7, #17
   10092:	movs	r0, r0
   10094:	ldmia	r2!, {r5, r6, r7}
   10096:	movs	r3, r0
   10098:	push	{r0, r1, r2, r3}
   1009a:	movs	r0, #4
   1009c:	push	{lr}
   1009e:	sub	sp, #12
   100a0:	ldr.w	ip, [pc, #60]	; 100e0 <error@@Base+0x128>
   100a4:	add	r2, sp, #16
   100a6:	ldr	r3, [pc, #60]	; (100e4 <error@@Base+0x12c>)
   100a8:	add	ip, pc
   100aa:	ldr.w	r1, [r2], #4
   100ae:	ldr.w	r3, [ip, r3]
   100b2:	ldr	r3, [r3, #0]
   100b4:	str	r3, [sp, #4]
   100b6:	mov.w	r3, #0
   100ba:	str	r2, [sp, #0]
   100bc:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   100c0:	ldr	r2, [pc, #36]	; (100e8 <error@@Base+0x130>)
   100c2:	ldr	r3, [pc, #32]	; (100e4 <error@@Base+0x12c>)
   100c4:	add	r2, pc
   100c6:	ldr	r3, [r2, r3]
   100c8:	ldr	r2, [r3, #0]
   100ca:	ldr	r3, [sp, #4]
   100cc:	eors	r2, r3
   100ce:	bne.n	100da <error@@Base+0x122>
   100d0:	add	sp, #12
   100d2:	ldr.w	lr, [sp], #4
   100d6:	add	sp, #16
   100d8:	bx	lr
   100da:	blx	3d00 <__stack_chk_fail@plt>
   100de:	nop
   100e0:	ldmia	r2!, {r3, r5, r7}
   100e2:	movs	r3, r0
   100e4:	lsls	r4, r7, #17
   100e6:	movs	r0, r0
   100e8:	ldmia	r2, {r2, r3, r7}
   100ea:	movs	r3, r0
   100ec:	push	{r0, r1, r2, r3}
   100ee:	movs	r0, #5
   100f0:	push	{lr}
   100f2:	sub	sp, #12
   100f4:	ldr.w	ip, [pc, #60]	; 10134 <error@@Base+0x17c>
   100f8:	add	r2, sp, #16
   100fa:	ldr	r3, [pc, #60]	; (10138 <error@@Base+0x180>)
   100fc:	add	ip, pc
   100fe:	ldr.w	r1, [r2], #4
   10102:	ldr.w	r3, [ip, r3]
   10106:	ldr	r3, [r3, #0]
   10108:	str	r3, [sp, #4]
   1010a:	mov.w	r3, #0
   1010e:	str	r2, [sp, #0]
   10110:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   10114:	ldr	r2, [pc, #36]	; (1013c <error@@Base+0x184>)
   10116:	ldr	r3, [pc, #32]	; (10138 <error@@Base+0x180>)
   10118:	add	r2, pc
   1011a:	ldr	r3, [r2, r3]
   1011c:	ldr	r2, [r3, #0]
   1011e:	ldr	r3, [sp, #4]
   10120:	eors	r2, r3
   10122:	bne.n	1012e <error@@Base+0x176>
   10124:	add	sp, #12
   10126:	ldr.w	lr, [sp], #4
   1012a:	add	sp, #16
   1012c:	bx	lr
   1012e:	blx	3d00 <__stack_chk_fail@plt>
   10132:	nop
   10134:	ldmia	r2, {r2, r4, r6}
   10136:	movs	r3, r0
   10138:	lsls	r4, r7, #17
   1013a:	movs	r0, r0
   1013c:	ldmia	r2!, {r3, r4, r5}
   1013e:	movs	r3, r0
   10140:	push	{r0, r1, r2, r3}
   10142:	movs	r0, #6
   10144:	push	{lr}
   10146:	sub	sp, #12
   10148:	ldr.w	ip, [pc, #60]	; 10188 <error@@Base+0x1d0>
   1014c:	add	r2, sp, #16
   1014e:	ldr	r3, [pc, #60]	; (1018c <error@@Base+0x1d4>)
   10150:	add	ip, pc
   10152:	ldr.w	r1, [r2], #4
   10156:	ldr.w	r3, [ip, r3]
   1015a:	ldr	r3, [r3, #0]
   1015c:	str	r3, [sp, #4]
   1015e:	mov.w	r3, #0
   10162:	str	r2, [sp, #0]
   10164:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   10168:	ldr	r2, [pc, #36]	; (10190 <error@@Base+0x1d8>)
   1016a:	ldr	r3, [pc, #32]	; (1018c <error@@Base+0x1d4>)
   1016c:	add	r2, pc
   1016e:	ldr	r3, [r2, r3]
   10170:	ldr	r2, [r3, #0]
   10172:	ldr	r3, [sp, #4]
   10174:	eors	r2, r3
   10176:	bne.n	10182 <error@@Base+0x1ca>
   10178:	add	sp, #12
   1017a:	ldr.w	lr, [sp], #4
   1017e:	add	sp, #16
   10180:	bx	lr
   10182:	blx	3d00 <__stack_chk_fail@plt>
   10186:	nop
   10188:	ldmia	r2!, {}
   1018a:	movs	r3, r0
   1018c:	lsls	r4, r7, #17
   1018e:	movs	r0, r0
   10190:	ldmia	r1!, {r2, r5, r6, r7}
   10192:	movs	r3, r0
   10194:	push	{r0, r1, r2, r3}
   10196:	movs	r0, #7
   10198:	push	{lr}
   1019a:	sub	sp, #12
   1019c:	ldr.w	ip, [pc, #60]	; 101dc <error@@Base+0x224>
   101a0:	add	r2, sp, #16
   101a2:	ldr	r3, [pc, #60]	; (101e0 <error@@Base+0x228>)
   101a4:	add	ip, pc
   101a6:	ldr.w	r1, [r2], #4
   101aa:	ldr.w	r3, [ip, r3]
   101ae:	ldr	r3, [r3, #0]
   101b0:	str	r3, [sp, #4]
   101b2:	mov.w	r3, #0
   101b6:	str	r2, [sp, #0]
   101b8:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   101bc:	ldr	r2, [pc, #36]	; (101e4 <error@@Base+0x22c>)
   101be:	ldr	r3, [pc, #32]	; (101e0 <error@@Base+0x228>)
   101c0:	add	r2, pc
   101c2:	ldr	r3, [r2, r3]
   101c4:	ldr	r2, [r3, #0]
   101c6:	ldr	r3, [sp, #4]
   101c8:	eors	r2, r3
   101ca:	bne.n	101d6 <error@@Base+0x21e>
   101cc:	add	sp, #12
   101ce:	ldr.w	lr, [sp], #4
   101d2:	add	sp, #16
   101d4:	bx	lr
   101d6:	blx	3d00 <__stack_chk_fail@plt>
   101da:	nop
   101dc:	ldmia	r1!, {r2, r3, r5, r7}
   101de:	movs	r3, r0
   101e0:	lsls	r4, r7, #17
   101e2:	movs	r0, r0
   101e4:	ldmia	r1!, {r4, r7}
   101e6:	movs	r3, r0
   101e8:	push	{r1, r2, r3}
   101ea:	ldr	r1, [pc, #60]	; (10228 <error@@Base+0x270>)
   101ec:	push	{lr}
   101ee:	sub	sp, #8
   101f0:	ldr	r3, [pc, #56]	; (1022c <error@@Base+0x274>)
   101f2:	add	r2, sp, #12
   101f4:	add	r1, pc
   101f6:	ldr	r3, [r1, r3]
   101f8:	ldr.w	r1, [r2], #4
   101fc:	ldr	r3, [r3, #0]
   101fe:	str	r3, [sp, #4]
   10200:	mov.w	r3, #0
   10204:	str	r2, [sp, #0]
   10206:	bl	fda0 <PEM_write_bio_PrivateKey@plt+0xbc94>
   1020a:	ldr	r2, [pc, #36]	; (10230 <error@@Base+0x278>)
   1020c:	ldr	r3, [pc, #28]	; (1022c <error@@Base+0x274>)
   1020e:	add	r2, pc
   10210:	ldr	r3, [r2, r3]
   10212:	ldr	r2, [r3, #0]
   10214:	ldr	r3, [sp, #4]
   10216:	eors	r2, r3
   10218:	bne.n	10224 <error@@Base+0x26c>
   1021a:	add	sp, #8
   1021c:	ldr.w	lr, [sp], #4
   10220:	add	sp, #12
   10222:	bx	lr
   10224:	blx	3d00 <__stack_chk_fail@plt>
   10228:	ldmia	r1!, {r2, r3, r4, r6}
   1022a:	movs	r3, r0
   1022c:	lsls	r4, r7, #17
   1022e:	movs	r0, r0
   10230:	ldmia	r1, {r1, r6}
   10232:	movs	r3, r0
   10234:	ldrb	r3, [r1, #0]
   10236:	cmp	r3, #0
   10238:	beq.n	102b6 <error@@Base+0x2fe>
   1023a:	mov	r2, r0
   1023c:	push	{r4, r5, r6, lr}
   1023e:	b.n	10256 <error@@Base+0x29e>
   10240:	ldrb.w	r0, [r2], #1
   10244:	cbz	r0, 10280 <error@@Base+0x2c8>
   10246:	cmp	r3, #63	; 0x3f
   10248:	it	ne
   1024a:	cmpne	r0, r3
   1024c:	mov	r0, r2
   1024e:	bne.n	102b2 <error@@Base+0x2fa>
   10250:	ldrb.w	r3, [r1, #1]!
   10254:	cbz	r3, 10282 <error@@Base+0x2ca>
   10256:	cmp	r3, #42	; 0x2a
   10258:	mov	r5, r2
   1025a:	bne.n	10240 <error@@Base+0x288>
   1025c:	ldrb	r6, [r1, #1]
   1025e:	cbz	r6, 102ae <error@@Base+0x2f6>
   10260:	cmp	r6, #63	; 0x3f
   10262:	it	ne
   10264:	cmpne	r6, #42	; 0x2a
   10266:	ldrb	r0, [r2, #0]
   10268:	bne.n	1028c <error@@Base+0x2d4>
   1026a:	adds	r4, r1, #1
   1026c:	cbz	r0, 10280 <error@@Base+0x2c8>
   1026e:	mov	r1, r4
   10270:	mov	r0, r5
   10272:	bl	10234 <error@@Base+0x27c>
   10276:	cbnz	r0, 102ae <error@@Base+0x2f6>
   10278:	ldrb.w	r3, [r5, #1]!
   1027c:	cmp	r3, #0
   1027e:	bne.n	1026e <error@@Base+0x2b6>
   10280:	pop	{r4, r5, r6, pc}
   10282:	ldrb	r0, [r0, #0]
   10284:	clz	r0, r0
   10288:	lsrs	r0, r0, #5
   1028a:	pop	{r4, r5, r6, pc}
   1028c:	cmp	r0, #0
   1028e:	beq.n	10280 <error@@Base+0x2c8>
   10290:	adds	r4, r2, #1
   10292:	adds	r5, r1, #2
   10294:	b.n	1029e <error@@Base+0x2e6>
   10296:	ldrb.w	r0, [r4], #1
   1029a:	cmp	r0, #0
   1029c:	beq.n	10280 <error@@Base+0x2c8>
   1029e:	cmp	r6, r0
   102a0:	bne.n	10296 <error@@Base+0x2de>
   102a2:	mov	r1, r5
   102a4:	mov	r0, r4
   102a6:	bl	10234 <error@@Base+0x27c>
   102aa:	cmp	r0, #0
   102ac:	beq.n	10296 <error@@Base+0x2de>
   102ae:	movs	r0, #1
   102b0:	pop	{r4, r5, r6, pc}
   102b2:	movs	r0, #0
   102b4:	pop	{r4, r5, r6, pc}
   102b6:	ldrb	r0, [r0, #0]
   102b8:	clz	r0, r0
   102bc:	lsrs	r0, r0, #5
   102be:	bx	lr
   102c0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   102c4:	subw	sp, sp, #1060	; 0x424
   102c8:	mov	r8, r2
   102ca:	ldr	r2, [pc, #304]	; (103fc <error@@Base+0x444>)
   102cc:	mov	r3, r0
   102ce:	str	r3, [sp, #16]
   102d0:	ldr	r3, [pc, #300]	; (10400 <error@@Base+0x448>)
   102d2:	add	r2, pc
   102d4:	str	r1, [sp, #12]
   102d6:	mov	r0, r1
   102d8:	ldr	r3, [r2, r3]
   102da:	ldr	r3, [r3, #0]
   102dc:	str.w	r3, [sp, #1052]	; 0x41c
   102e0:	mov.w	r3, #0
   102e4:	blx	3a28 <strlen@plt>
   102e8:	cbnz	r0, 1030a <error@@Base+0x352>
   102ea:	movs	r3, #0
   102ec:	str	r3, [sp, #8]
   102ee:	ldr	r2, [pc, #276]	; (10404 <error@@Base+0x44c>)
   102f0:	ldr	r3, [pc, #268]	; (10400 <error@@Base+0x448>)
   102f2:	add	r2, pc
   102f4:	ldr	r3, [r2, r3]
   102f6:	ldr	r2, [r3, #0]
   102f8:	ldr.w	r3, [sp, #1052]	; 0x41c
   102fc:	eors	r2, r3
   102fe:	bne.n	103f6 <error@@Base+0x43e>
   10300:	ldr	r0, [sp, #8]
   10302:	addw	sp, sp, #1060	; 0x424
   10306:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1030a:	ldr	r3, [sp, #12]
   1030c:	mov	r7, r0
   1030e:	movw	sl, #1022	; 0x3fe
   10312:	ldrb	r4, [r3, #0]
   10314:	movs	r3, #0
   10316:	mov	r5, r3
   10318:	str	r3, [sp, #8]
   1031a:	cmp	r4, #33	; 0x21
   1031c:	itte	eq
   1031e:	addeq	r5, #1
   10320:	moveq	r3, #1
   10322:	movne	r3, #0
   10324:	cmp	r7, r5
   10326:	str	r3, [sp, #20]
   10328:	bls.n	103ea <error@@Base+0x432>
   1032a:	ldr	r2, [sp, #12]
   1032c:	subs	r3, r5, #1
   1032e:	add.w	r9, sp, #27
   10332:	movs	r6, #0
   10334:	add.w	fp, r2, r3
   10338:	b.n	10376 <error@@Base+0x3be>
   1033a:	cmp.w	r8, #0
   1033e:	beq.n	1035e <error@@Base+0x3a6>
   10340:	blx	3ca8 <__ctype_b_loc@plt>
   10344:	sxth	r3, r4
   10346:	str	r3, [sp, #4]
   10348:	ldr	r2, [r0, #0]
   1034a:	ldrh.w	r2, [r2, r3, lsl #1]
   1034e:	lsls	r3, r2, #23
   10350:	bpl.n	1035e <error@@Base+0x3a6>
   10352:	blx	3ab8 <__ctype_tolower_loc@plt>
   10356:	ldr	r3, [sp, #4]
   10358:	ldr	r2, [r0, #0]
   1035a:	ldrb.w	r4, [r2, r3, lsl #2]
   1035e:	adds	r5, #1
   10360:	adds	r6, #1
   10362:	cmp	r7, r5
   10364:	strb.w	r4, [r9, #1]!
   10368:	ite	hi
   1036a:	movhi	r1, #1
   1036c:	movls	r1, #0
   1036e:	cmp	r6, sl
   10370:	it	hi
   10372:	movhi	r1, #0
   10374:	cbz	r1, 103a2 <error@@Base+0x3ea>
   10376:	ldrb.w	r4, [fp, #1]!
   1037a:	cmp	r4, #44	; 0x2c
   1037c:	bne.n	1033a <error@@Base+0x382>
   1037e:	cmp	r7, r5
   10380:	bhi.n	103d4 <error@@Base+0x41c>
   10382:	add	r1, sp, #28
   10384:	ldr	r0, [sp, #16]
   10386:	mov.w	r3, #0
   1038a:	strb	r3, [r1, r6]
   1038c:	bl	10234 <error@@Base+0x27c>
   10390:	cmp	r0, #0
   10392:	beq.n	102ee <error@@Base+0x336>
   10394:	ldr	r3, [sp, #20]
   10396:	cbnz	r3, 103ee <error@@Base+0x436>
   10398:	movs	r3, #1
   1039a:	str	r3, [sp, #8]
   1039c:	cmp	r7, r5
   1039e:	bls.n	102ee <error@@Base+0x336>
   103a0:	b.n	103ce <error@@Base+0x416>
   103a2:	movw	r3, #1023	; 0x3ff
   103a6:	cmp	r6, r3
   103a8:	beq.n	102ea <error@@Base+0x332>
   103aa:	cmp	r7, r5
   103ac:	bls.n	10382 <error@@Base+0x3ca>
   103ae:	ldr	r3, [sp, #12]
   103b0:	ldrb	r4, [r3, r5]
   103b2:	cmp	r4, #44	; 0x2c
   103b4:	beq.n	103d4 <error@@Base+0x41c>
   103b6:	add	r3, sp, #28
   103b8:	ldr	r0, [sp, #16]
   103ba:	strb	r1, [r3, r6]
   103bc:	mov	r1, r3
   103be:	bl	10234 <error@@Base+0x27c>
   103c2:	cmp	r0, #0
   103c4:	beq.n	1031a <error@@Base+0x362>
   103c6:	ldr	r3, [sp, #20]
   103c8:	cbnz	r3, 103ee <error@@Base+0x436>
   103ca:	movs	r3, #1
   103cc:	str	r3, [sp, #8]
   103ce:	ldr	r3, [sp, #12]
   103d0:	ldrb	r4, [r3, r5]
   103d2:	b.n	1031a <error@@Base+0x362>
   103d4:	add	r1, sp, #28
   103d6:	ldr	r0, [sp, #16]
   103d8:	mov.w	r3, #0
   103dc:	adds	r5, #1
   103de:	strb	r3, [r1, r6]
   103e0:	bl	10234 <error@@Base+0x27c>
   103e4:	cmp	r0, #0
   103e6:	beq.n	1039c <error@@Base+0x3e4>
   103e8:	b.n	10394 <error@@Base+0x3dc>
   103ea:	movs	r6, #0
   103ec:	b.n	10382 <error@@Base+0x3ca>
   103ee:	mov.w	r3, #4294967295	; 0xffffffff
   103f2:	str	r3, [sp, #8]
   103f4:	b.n	102ee <error@@Base+0x336>
   103f6:	blx	3d00 <__stack_chk_fail@plt>
   103fa:	nop
   103fc:	ldmia	r0!, {r1, r2, r3, r4, r5, r6}
   103fe:	movs	r3, r0
   10400:	lsls	r4, r7, #17
   10402:	movs	r0, r0
   10404:	ldmia	r0!, {r1, r2, r3, r4, r6}
   10406:	movs	r3, r0
   10408:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1040c:	mov	r5, r2
   1040e:	ldr	r2, [pc, #196]	; (104d4 <error@@Base+0x51c>)
   10410:	sub	sp, #12
   10412:	ldr	r3, [pc, #196]	; (104d8 <error@@Base+0x520>)
   10414:	mov	r7, r1
   10416:	add	r2, pc
   10418:	mov	r4, r0
   1041a:	ldr	r3, [r2, r3]
   1041c:	ldr	r3, [r3, #0]
   1041e:	str	r3, [sp, #4]
   10420:	mov.w	r3, #0
   10424:	blx	3a28 <strlen@plt>
   10428:	add.w	fp, r0, #1
   1042c:	mov	r0, fp
   1042e:	blx	3ce8 <malloc@plt>
   10432:	mov	r9, r0
   10434:	mov	r0, r4
   10436:	blx	3cdc <strdup@plt+0x4>
   1043a:	clz	r3, r0
   1043e:	lsrs	r3, r3, #5
   10440:	cmp.w	r9, #0
   10444:	it	eq
   10446:	moveq	r3, #1
   10448:	cmp	r3, #0
   1044a:	bne.n	104c4 <error@@Base+0x50c>
   1044c:	and.w	r5, r5, #1
   10450:	mov	sl, r0
   10452:	mov	r8, sp
   10454:	str	r0, [sp, #0]
   10456:	strb.w	r3, [r9]
   1045a:	ldr	r6, [pc, #128]	; (104dc <error@@Base+0x524>)
   1045c:	add	r6, pc
   1045e:	b.n	10476 <error@@Base+0x4be>
   10460:	movs	r2, #0
   10462:	mov	r1, r7
   10464:	bl	102c0 <error@@Base+0x308>
   10468:	sub.w	r0, r0, #1
   1046c:	clz	r0, r0
   10470:	lsrs	r0, r0, #5
   10472:	cmp	r0, r5
   10474:	bne.n	104a2 <error@@Base+0x4ea>
   10476:	mov	r1, r6
   10478:	mov	r0, r8
   1047a:	blx	35c4 <strsep@plt>
   1047e:	mov	r4, r0
   10480:	cmp	r0, #0
   10482:	bne.n	10460 <error@@Base+0x4a8>
   10484:	mov	r0, sl
   10486:	blx	385c <free@plt+0x4>
   1048a:	ldr	r2, [pc, #84]	; (104e0 <error@@Base+0x528>)
   1048c:	ldr	r3, [pc, #72]	; (104d8 <error@@Base+0x520>)
   1048e:	add	r2, pc
   10490:	ldr	r3, [r2, r3]
   10492:	ldr	r2, [r3, #0]
   10494:	ldr	r3, [sp, #4]
   10496:	eors	r2, r3
   10498:	bne.n	104c0 <error@@Base+0x508>
   1049a:	mov	r0, r9
   1049c:	add	sp, #12
   1049e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   104a2:	ldrb.w	r3, [r9]
   104a6:	cbnz	r3, 104b4 <error@@Base+0x4fc>
   104a8:	mov	r1, r4
   104aa:	mov	r2, fp
   104ac:	mov	r0, r9
   104ae:	bl	1bbec <mkdtemp@@Base+0x5cc>
   104b2:	b.n	1045a <error@@Base+0x4a2>
   104b4:	mov	r1, r6
   104b6:	mov	r2, fp
   104b8:	mov	r0, r9
   104ba:	bl	1bbec <mkdtemp@@Base+0x5cc>
   104be:	b.n	104a8 <error@@Base+0x4f0>
   104c0:	blx	3d00 <__stack_chk_fail@plt>
   104c4:	blx	385c <free@plt+0x4>
   104c8:	mov	r0, r9
   104ca:	blx	385c <free@plt+0x4>
   104ce:	mov.w	r9, #0
   104d2:	b.n	1048a <error@@Base+0x4d2>
   104d4:	stmia	r7!, {r1, r3, r4, r5}
   104d6:	movs	r3, r0
   104d8:	lsls	r4, r7, #17
   104da:	movs	r0, r0
   104dc:	b.n	10118 <error@@Base+0x160>
   104de:	movs	r0, r0
   104e0:	stmia	r6!, {r1, r6, r7}
   104e2:	movs	r3, r0
   104e4:	movs	r2, #0
   104e6:	b.w	102c0 <error@@Base+0x308>
   104ea:	nop
   104ec:	push	{r4, r5, lr}
   104ee:	sub	sp, #12
   104f0:	str	r1, [sp, #4]
   104f2:	bl	10ee0 <error@@Base+0xf28>
   104f6:	mov	r4, r0
   104f8:	bl	13344 <error@@Base+0x338c>
   104fc:	ldr	r1, [sp, #4]
   104fe:	movs	r2, #1
   10500:	mov	r0, r4
   10502:	bl	102c0 <error@@Base+0x308>
   10506:	mov	r5, r0
   10508:	mov	r0, r4
   1050a:	blx	385c <free@plt+0x4>
   1050e:	mov	r0, r5
   10510:	add	sp, #12
   10512:	pop	{r4, r5, pc}
   10514:	push	{r4, r5, r6, lr}
   10516:	mov	r4, r1
   10518:	sub	sp, #8
   1051a:	mov	r1, r2
   1051c:	mov	r6, r0
   1051e:	mov	r0, r4
   10520:	str	r2, [sp, #4]
   10522:	bl	11380 <error@@Base+0x13c8>
   10526:	adds	r2, r0, #2
   10528:	it	eq
   1052a:	moveq.w	r0, #4294967295	; 0xffffffff
   1052e:	beq.n	1054e <error@@Base+0x596>
   10530:	clz	r3, r4
   10534:	ldr	r1, [sp, #4]
   10536:	mov	r5, r0
   10538:	lsrs	r3, r3, #5
   1053a:	cmp	r6, #0
   1053c:	it	eq
   1053e:	moveq	r3, #1
   10540:	cmp.w	r0, #4294967295	; 0xffffffff
   10544:	it	eq
   10546:	orreq.w	r3, r3, #1
   1054a:	cbz	r3, 10552 <error@@Base+0x59a>
   1054c:	movs	r0, #0
   1054e:	add	sp, #8
   10550:	pop	{r4, r5, r6, pc}
   10552:	mov	r0, r6
   10554:	bl	104ec <error@@Base+0x534>
   10558:	adds	r3, r0, #1
   1055a:	beq.n	1054c <error@@Base+0x594>
   1055c:	orrs.w	r3, r5, r0
   10560:	ite	ne
   10562:	movne	r0, #1
   10564:	moveq	r0, #0
   10566:	add	sp, #8
   10568:	pop	{r4, r5, r6, pc}
   1056a:	nop
   1056c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10570:	mov	r4, r0
   10572:	mov	r6, r1
   10574:	mov	r0, r3
   10576:	movs	r1, #64	; 0x40
   10578:	mov	r7, r2
   1057a:	mov	r5, r3
   1057c:	blx	3624 <strchr@plt>
   10580:	orr.w	r1, r6, r7
   10584:	orrs	r1, r4
   10586:	beq.n	105c6 <error@@Base+0x60e>
   10588:	cbz	r0, 105ba <error@@Base+0x602>
   1058a:	mov	r0, r5
   1058c:	bl	10ee0 <error@@Base+0xf28>
   10590:	movs	r1, #64	; 0x40
   10592:	mov	r5, r0
   10594:	blx	3624 <strchr@plt>
   10598:	movs	r3, #0
   1059a:	mov	r1, r5
   1059c:	mov	r8, r0
   1059e:	mov	r0, r4
   105a0:	strb.w	r3, [r8]
   105a4:	bl	10234 <error@@Base+0x27c>
   105a8:	cmp	r0, #1
   105aa:	mov	r4, r0
   105ac:	beq.n	105e2 <error@@Base+0x62a>
   105ae:	mov	r0, r5
   105b0:	blx	385c <free@plt+0x4>
   105b4:	mov	r0, r4
   105b6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   105ba:	mov	r1, r5
   105bc:	mov	r0, r4
   105be:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   105c2:	b.w	10234 <error@@Base+0x27c>
   105c6:	mov	r4, r0
   105c8:	cmp	r0, #0
   105ca:	beq.n	105b4 <error@@Base+0x5fc>
   105cc:	adds	r2, r0, #1
   105ce:	mov	r0, r1
   105d0:	bl	10514 <error@@Base+0x55c>
   105d4:	lsrs	r0, r0, #31
   105d6:	bl	1d0a0 <mkdtemp@@Base+0x1a80>
   105da:	mov	r4, r0
   105dc:	mov	r0, r4
   105de:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   105e2:	add.w	r2, r8, #1
   105e6:	mov	r1, r7
   105e8:	mov	r0, r6
   105ea:	bl	10514 <error@@Base+0x55c>
   105ee:	mov	r4, r0
   105f0:	b.n	105ae <error@@Base+0x5f6>
   105f2:	nop
   105f4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   105f8:	sub	sp, #188	; 0xbc
   105fa:	ldr	r3, [pc, #284]	; (10718 <error@@Base+0x760>)
   105fc:	mov	r4, r1
   105fe:	str	r2, [sp, #0]
   10600:	add	r6, sp, #16
   10602:	ldr	r2, [pc, #280]	; (1071c <error@@Base+0x764>)
   10604:	add	r2, pc
   10606:	ldr	r3, [r2, r3]
   10608:	ldr	r3, [r3, #0]
   1060a:	str	r3, [sp, #180]	; 0xb4
   1060c:	mov.w	r3, #0
   10610:	bl	10ee0 <error@@Base+0xf28>
   10614:	mov	r7, r0
   10616:	mov	r0, r4
   10618:	str	r7, [sp, #12]
   1061a:	bl	10ee0 <error@@Base+0xf28>
   1061e:	ldr	r1, [pc, #256]	; (10720 <error@@Base+0x768>)
   10620:	add	r1, pc
   10622:	mov	r8, r0
   10624:	mov	r0, r6
   10626:	str.w	r8, [sp, #16]
   1062a:	blx	35c4 <strsep@plt>
   1062e:	mov	r4, r0
   10630:	cmp	r0, #0
   10632:	beq.n	10710 <error@@Base+0x758>
   10634:	ldr.w	sl, [pc, #236]	; 10724 <error@@Base+0x76c>
   10638:	mov	fp, r6
   1063a:	movs	r5, #0
   1063c:	add	sl, pc
   1063e:	b.n	1065e <error@@Base+0x6a6>
   10640:	cmp	r5, #40	; 0x28
   10642:	beq.n	10664 <error@@Base+0x6ac>
   10644:	mov	r1, sl
   10646:	str.w	r4, [fp, #4]!
   1064a:	mov	r0, r6
   1064c:	blx	35c4 <strsep@plt>
   10650:	movs	r1, #1
   10652:	mov	r4, r0
   10654:	mov	r0, r5
   10656:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1065a:	mov	r5, r0
   1065c:	cbz	r4, 10664 <error@@Base+0x6ac>
   1065e:	ldrb	r3, [r4, #0]
   10660:	cmp	r3, #0
   10662:	bne.n	10640 <error@@Base+0x688>
   10664:	ldr	r1, [pc, #192]	; (10728 <error@@Base+0x770>)
   10666:	add.w	sl, sp, #12
   1066a:	add	r1, pc
   1066c:	mov	r0, sl
   1066e:	blx	35c4 <strsep@plt>
   10672:	mov	r9, r0
   10674:	cmp	r0, #0
   10676:	beq.n	106ec <error@@Base+0x734>
   10678:	ldr	r3, [pc, #176]	; (1072c <error@@Base+0x774>)
   1067a:	add.w	r4, r6, r5, lsl #2
   1067e:	add	r3, pc
   10680:	str	r3, [sp, #4]
   10682:	ldrb.w	r3, [r9]
   10686:	cbz	r3, 106ec <error@@Base+0x734>
   10688:	mov	fp, r6
   1068a:	cbnz	r5, 10692 <error@@Base+0x6da>
   1068c:	b.n	106de <error@@Base+0x726>
   1068e:	cmp	fp, r4
   10690:	beq.n	106de <error@@Base+0x726>
   10692:	ldr.w	r1, [fp, #4]!
   10696:	mov	r0, r9
   10698:	blx	407c <strcmp@plt>
   1069c:	cmp	r0, #0
   1069e:	bne.n	1068e <error@@Base+0x6d6>
   106a0:	mov	r0, r9
   106a2:	bl	10ee0 <error@@Base+0xf28>
   106a6:	ldr	r3, [sp, #0]
   106a8:	mov	r4, r0
   106aa:	cbz	r3, 106ba <error@@Base+0x702>
   106ac:	ldr	r0, [sp, #12]
   106ae:	cbz	r0, 10708 <error@@Base+0x750>
   106b0:	mov	r1, r7
   106b2:	bl	1d064 <mkdtemp@@Base+0x1a44>
   106b6:	ldr	r3, [sp, #0]
   106b8:	str	r0, [r3, #0]
   106ba:	mov	r0, r7
   106bc:	blx	385c <free@plt+0x4>
   106c0:	mov	r0, r8
   106c2:	blx	385c <free@plt+0x4>
   106c6:	ldr	r2, [pc, #104]	; (10730 <error@@Base+0x778>)
   106c8:	ldr	r3, [pc, #76]	; (10718 <error@@Base+0x760>)
   106ca:	add	r2, pc
   106cc:	ldr	r3, [r2, r3]
   106ce:	ldr	r2, [r3, #0]
   106d0:	ldr	r3, [sp, #180]	; 0xb4
   106d2:	eors	r2, r3
   106d4:	bne.n	10714 <error@@Base+0x75c>
   106d6:	mov	r0, r4
   106d8:	add	sp, #188	; 0xbc
   106da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   106de:	ldr	r1, [sp, #4]
   106e0:	mov	r0, sl
   106e2:	blx	35c4 <strsep@plt>
   106e6:	mov	r9, r0
   106e8:	cmp	r0, #0
   106ea:	bne.n	10682 <error@@Base+0x6ca>
   106ec:	ldr	r4, [sp, #0]
   106ee:	cbz	r4, 106f8 <error@@Base+0x740>
   106f0:	mov	r0, r7
   106f2:	blx	3a28 <strlen@plt>
   106f6:	str	r0, [r4, #0]
   106f8:	mov	r0, r7
   106fa:	movs	r4, #0
   106fc:	blx	385c <free@plt+0x4>
   10700:	mov	r0, r8
   10702:	blx	385c <free@plt+0x4>
   10706:	b.n	106c6 <error@@Base+0x70e>
   10708:	mov	r0, r7
   1070a:	blx	3a28 <strlen@plt>
   1070e:	b.n	106b6 <error@@Base+0x6fe>
   10710:	mov	r5, r0
   10712:	b.n	10664 <error@@Base+0x6ac>
   10714:	blx	3d00 <__stack_chk_fail@plt>
   10718:	lsls	r4, r7, #17
   1071a:	movs	r0, r0
   1071c:	stmia	r5!, {r2, r3, r6}
   1071e:	movs	r3, r0
   10720:	b.n	ffd4 <error@@Base+0x1c>
   10722:	movs	r0, r0
   10724:	b.n	ffa0 <PEM_write_bio_PrivateKey@plt+0xbe94>
   10726:	movs	r0, r0
   10728:	b.n	ff48 <PEM_write_bio_PrivateKey@plt+0xbe3c>
   1072a:	movs	r0, r0
   1072c:	b.n	10f24 <error@@Base+0xf6c>
   1072e:	movs	r0, r0
   10730:	stmia	r4!, {r1, r2, r7}
   10732:	movs	r3, r0
   10734:	movs	r2, #1
   10736:	b.n	10408 <error@@Base+0x450>
   10738:	movs	r2, #0
   1073a:	b.n	10408 <error@@Base+0x450>
   1073c:	ldr	r2, [pc, #780]	; (10a4c <error@@Base+0xa94>)
   1073e:	ldr	r3, [pc, #784]	; (10a50 <error@@Base+0xa98>)
   10740:	add	r2, pc
   10742:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   10746:	sub.w	sp, sp, #1048	; 0x418
   1074a:	ldr	r3, [r2, r3]
   1074c:	add.w	r8, sp, #7
   10750:	ldr	r5, [pc, #768]	; (10a54 <error@@Base+0xa9c>)
   10752:	mov	r6, r0
   10754:	ands.w	r0, r1, #8
   10758:	ldr	r3, [r3, #0]
   1075a:	str.w	r3, [sp, #1044]	; 0x414
   1075e:	mov.w	r3, #0
   10762:	add	r5, pc
   10764:	mov.w	r3, #13
   10768:	and.w	r7, r1, #1
   1076c:	mov	r4, r1
   1076e:	strb.w	r3, [r8]
   10772:	beq.w	108b0 <error@@Base+0x8f8>
   10776:	ldr	r0, [pc, #736]	; (10a58 <error@@Base+0xaa0>)
   10778:	add	r0, pc
   1077a:	blx	35f4 <getenv@plt>
   1077e:	cmp	r0, #0
   10780:	beq.w	108d6 <error@@Base+0x91e>
   10784:	ldr	r0, [pc, #724]	; (10a5c <error@@Base+0xaa4>)
   10786:	add	r0, pc
   10788:	blx	35f4 <getenv@plt>
   1078c:	cmp	r0, #0
   1078e:	beq.n	1086a <error@@Base+0x8b2>
   10790:	ldr	r7, [pc, #716]	; (10a60 <error@@Base+0xaa8>)
   10792:	add	r7, pc
   10794:	mov	r0, r7
   10796:	blx	35f4 <getenv@plt>
   1079a:	cmp	r0, #0
   1079c:	beq.w	108de <error@@Base+0x926>
   107a0:	mov	r0, r7
   107a2:	blx	35f4 <getenv@plt>
   107a6:	mov	r8, r0
   107a8:	ands.w	sl, r4, #32768	; 0x8000
   107ac:	beq.n	107b4 <error@@Base+0x7fc>
   107ae:	ldr.w	sl, [pc, #692]	; 10a64 <error@@Base+0xaac>
   107b2:	add	sl, pc
   107b4:	ldr	r3, [pc, #688]	; (10a68 <error@@Base+0xab0>)
   107b6:	ldr	r3, [r5, r3]
   107b8:	ldr	r0, [r3, #0]
   107ba:	blx	39b0 <fflush@plt>
   107be:	cmp	r0, #0
   107c0:	bne.w	108fe <error@@Base+0x946>
   107c4:	cmp.w	r8, #0
   107c8:	beq.w	10a42 <error@@Base+0xa8a>
   107cc:	add	r7, sp, #12
   107ce:	mov	r0, r7
   107d0:	blx	401c <pipe@plt>
   107d4:	adds	r0, #1
   107d6:	beq.w	109ee <error@@Base+0xa36>
   107da:	movs	r1, #0
   107dc:	movs	r0, #17
   107de:	bl	144dc <error@@Base+0x4524>
   107e2:	mov	r9, r0
   107e4:	blx	3ebc <fork@plt>
   107e8:	mov	r5, r0
   107ea:	adds	r0, r5, #1
   107ec:	beq.w	10a1c <error@@Base+0xa64>
   107f0:	cmp	r5, #0
   107f2:	bne.w	10918 <error@@Base+0x960>
   107f6:	ldr	r0, [r7, #0]
   107f8:	blx	3c20 <close@plt+0x4>
   107fc:	movs	r1, #1
   107fe:	ldr	r0, [r7, #4]
   10800:	blx	3df8 <dup2@plt>
   10804:	mov	r4, r0
   10806:	blx	40ac <__errno_location@plt>
   1080a:	adds	r4, #1
   1080c:	mov	r5, r0
   1080e:	beq.w	10a08 <error@@Base+0xa50>
   10812:	cmp.w	sl, #0
   10816:	beq.n	10824 <error@@Base+0x86c>
   10818:	ldr	r0, [pc, #592]	; (10a6c <error@@Base+0xab4>)
   1081a:	mov	r1, sl
   1081c:	movs	r2, #1
   1081e:	add	r0, pc
   10820:	blx	4070 <setenv@plt>
   10824:	mov	r2, r6
   10826:	movs	r3, #0
   10828:	mov	r1, r8
   1082a:	mov	r0, r8
   1082c:	blx	37a0 <execlp@plt>
   10830:	ldr	r0, [r5, #0]
   10832:	blx	3464 <strerror@plt+0x4>
   10836:	ldr	r1, [pc, #568]	; (10a70 <error@@Base+0xab8>)
   10838:	mov	r2, r8
   1083a:	add	r1, pc
   1083c:	mov	r3, r0
   1083e:	ldr	r0, [pc, #564]	; (10a74 <error@@Base+0xabc>)
   10840:	add	r0, pc
   10842:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10846:	ldr.w	sl, [pc, #560]	; 10a78 <error@@Base+0xac0>
   1084a:	movs	r1, #2
   1084c:	orrs	r7, r1
   1084e:	add	sl, pc
   10850:	mov	r0, sl
   10852:	blx	3b64 <open64@plt>
   10856:	subs.w	r9, r0, #0
   1085a:	blt.n	108e6 <error@@Base+0x92e>
   1085c:	mov	r1, r8
   1085e:	movs	r2, #1
   10860:	blx	3874 <write@plt>
   10864:	mov	r0, r9
   10866:	blx	3c20 <close@plt+0x4>
   1086a:	add.w	r8, sp, #20
   1086e:	mov	r3, r7
   10870:	mov	r0, r6
   10872:	mov.w	r2, #1024	; 0x400
   10876:	mov	r1, r8
   10878:	bl	1b648 <mkdtemp@@Base+0x28>
   1087c:	cbz	r0, 108c6 <error@@Base+0x90e>
   1087e:	mov	r0, r8
   10880:	bl	10ee0 <error@@Base+0xf28>
   10884:	mov.w	r2, #1024	; 0x400
   10888:	mov	r1, r2
   1088a:	mov	r5, r0
   1088c:	mov	r0, r8
   1088e:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   10892:	ldr	r2, [pc, #488]	; (10a7c <error@@Base+0xac4>)
   10894:	ldr	r3, [pc, #440]	; (10a50 <error@@Base+0xa98>)
   10896:	add	r2, pc
   10898:	ldr	r3, [r2, r3]
   1089a:	ldr	r2, [r3, #0]
   1089c:	ldr.w	r3, [sp, #1044]	; 0x414
   108a0:	eors	r2, r3
   108a2:	bne.w	10a3e <error@@Base+0xa86>
   108a6:	mov	r0, r5
   108a8:	add.w	sp, sp, #1048	; 0x418
   108ac:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   108b0:	lsls	r3, r1, #30
   108b2:	bpl.n	10846 <error@@Base+0x88e>
   108b4:	blx	39ec <isatty@plt>
   108b8:	cmp	r0, #0
   108ba:	bne.n	1086a <error@@Base+0x8b2>
   108bc:	ldr	r0, [pc, #448]	; (10a80 <error@@Base+0xac8>)
   108be:	add	r0, pc
   108c0:	bl	100ec <error@@Base+0x134>
   108c4:	b.n	10784 <error@@Base+0x7cc>
   108c6:	lsls	r3, r4, #29
   108c8:	bmi.n	108da <error@@Base+0x922>
   108ca:	ldr	r0, [pc, #440]	; (10a84 <error@@Base+0xacc>)
   108cc:	add	r0, pc
   108ce:	bl	10ee0 <error@@Base+0xf28>
   108d2:	mov	r5, r0
   108d4:	b.n	10892 <error@@Base+0x8da>
   108d6:	lsls	r4, r4, #29
   108d8:	bpl.n	109cc <error@@Base+0xa14>
   108da:	movs	r5, #0
   108dc:	b.n	10892 <error@@Base+0x8da>
   108de:	ldr.w	r8, [pc, #424]	; 10a88 <error@@Base+0xad0>
   108e2:	add	r8, pc
   108e4:	b.n	107a8 <error@@Base+0x7f0>
   108e6:	blx	40ac <__errno_location@plt>
   108ea:	ldr	r0, [r0, #0]
   108ec:	blx	3464 <strerror@plt+0x4>
   108f0:	mov	r1, sl
   108f2:	mov	r2, r0
   108f4:	ldr	r0, [pc, #404]	; (10a8c <error@@Base+0xad4>)
   108f6:	add	r0, pc
   108f8:	bl	100ec <error@@Base+0x134>
   108fc:	b.n	10784 <error@@Base+0x7cc>
   108fe:	blx	40ac <__errno_location@plt>
   10902:	ldr	r0, [r0, #0]
   10904:	blx	3464 <strerror@plt+0x4>
   10908:	ldr	r1, [pc, #388]	; (10a90 <error@@Base+0xad8>)
   1090a:	add	r1, pc
   1090c:	mov	r2, r0
   1090e:	ldr	r0, [pc, #388]	; (10a94 <error@@Base+0xadc>)
   10910:	add	r0, pc
   10912:	bl	ffb8 <error@@Base>
   10916:	b.n	107c4 <error@@Base+0x80c>
   10918:	ldr	r0, [r7, #4]
   1091a:	add.w	r8, sp, #20
   1091e:	blx	3c20 <close@plt+0x4>
   10922:	mov.w	sl, #0
   10926:	movw	r6, #1023	; 0x3ff
   1092a:	b.n	10936 <error@@Base+0x97e>
   1092c:	cmp	r0, #0
   1092e:	ble.n	10952 <error@@Base+0x99a>
   10930:	add	sl, r0
   10932:	cmp	sl, r6
   10934:	beq.n	10952 <error@@Base+0x99a>
   10936:	add.w	r1, r8, sl
   1093a:	ldr	r0, [r7, #0]
   1093c:	sub.w	r2, r6, sl
   10940:	blx	3868 <read@plt>
   10944:	adds	r1, r0, #1
   10946:	bne.n	1092c <error@@Base+0x974>
   10948:	blx	40ac <__errno_location@plt>
   1094c:	ldr	r3, [r0, #0]
   1094e:	cmp	r3, #4
   10950:	beq.n	10932 <error@@Base+0x97a>
   10952:	ldr	r0, [r7, #0]
   10954:	movs	r3, #0
   10956:	add	r6, sp, #8
   10958:	strb.w	r3, [r8, sl]
   1095c:	blx	3c20 <close@plt+0x4>
   10960:	b.n	1096c <error@@Base+0x9b4>
   10962:	blx	40ac <__errno_location@plt>
   10966:	ldr	r3, [r0, #0]
   10968:	cmp	r3, #4
   1096a:	bne.n	109d8 <error@@Base+0xa20>
   1096c:	movs	r2, #0
   1096e:	mov	r1, r6
   10970:	mov	r0, r5
   10972:	blx	3b40 <waitpid@plt>
   10976:	adds	r0, #1
   10978:	beq.n	10962 <error@@Base+0x9aa>
   1097a:	mov	r1, r9
   1097c:	movs	r0, #17
   1097e:	bl	144dc <error@@Base+0x4524>
   10982:	ldr	r3, [r6, #0]
   10984:	ubfx	r2, r3, #8, #8
   10988:	and.w	r3, r3, #127	; 0x7f
   1098c:	orrs.w	r5, r2, r3
   10990:	bne.n	109e0 <error@@Base+0xa28>
   10992:	ldr	r1, [pc, #260]	; (10a98 <error@@Base+0xae0>)
   10994:	mov	r0, r8
   10996:	add	r1, pc
   10998:	blx	3f74 <strcspn@plt>
   1099c:	mov	r3, r0
   1099e:	mov	r0, r8
   109a0:	strb.w	r5, [r8, r3]
   109a4:	bl	10ee0 <error@@Base+0xf28>
   109a8:	mov.w	r2, #1024	; 0x400
   109ac:	mov	r1, r2
   109ae:	mov	r5, r0
   109b0:	mov	r0, r8
   109b2:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   109b6:	cmp	r5, #0
   109b8:	bne.w	10892 <error@@Base+0x8da>
   109bc:	lsls	r2, r4, #29
   109be:	bmi.n	108da <error@@Base+0x922>
   109c0:	ldr	r0, [pc, #216]	; (10a9c <error@@Base+0xae4>)
   109c2:	add	r0, pc
   109c4:	bl	10ee0 <error@@Base+0xf28>
   109c8:	mov	r5, r0
   109ca:	b.n	10892 <error@@Base+0x8da>
   109cc:	ldr	r0, [pc, #208]	; (10aa0 <error@@Base+0xae8>)
   109ce:	add	r0, pc
   109d0:	bl	10ee0 <error@@Base+0xf28>
   109d4:	mov	r5, r0
   109d6:	b.n	10892 <error@@Base+0x8da>
   109d8:	mov	r1, r9
   109da:	movs	r0, #17
   109dc:	bl	144dc <error@@Base+0x4524>
   109e0:	mov.w	r2, #1024	; 0x400
   109e4:	mov	r0, r8
   109e6:	mov	r1, r2
   109e8:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   109ec:	b.n	109bc <error@@Base+0xa04>
   109ee:	blx	40ac <__errno_location@plt>
   109f2:	ldr	r0, [r0, #0]
   109f4:	blx	3464 <strerror@plt+0x4>
   109f8:	ldr	r1, [pc, #168]	; (10aa4 <error@@Base+0xaec>)
   109fa:	add	r1, pc
   109fc:	mov	r2, r0
   109fe:	ldr	r0, [pc, #168]	; (10aa8 <error@@Base+0xaf0>)
   10a00:	add	r0, pc
   10a02:	bl	ffb8 <error@@Base>
   10a06:	b.n	109bc <error@@Base+0xa04>
   10a08:	ldr	r0, [r0, #0]
   10a0a:	blx	3464 <strerror@plt+0x4>
   10a0e:	ldr	r1, [pc, #156]	; (10aac <error@@Base+0xaf4>)
   10a10:	add	r1, pc
   10a12:	mov	r2, r0
   10a14:	ldr	r0, [pc, #152]	; (10ab0 <error@@Base+0xaf8>)
   10a16:	add	r0, pc
   10a18:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10a1c:	blx	40ac <__errno_location@plt>
   10a20:	ldr	r0, [r0, #0]
   10a22:	blx	3464 <strerror@plt+0x4>
   10a26:	ldr	r1, [pc, #140]	; (10ab4 <error@@Base+0xafc>)
   10a28:	add	r1, pc
   10a2a:	mov	r2, r0
   10a2c:	ldr	r0, [pc, #136]	; (10ab8 <error@@Base+0xb00>)
   10a2e:	add	r0, pc
   10a30:	bl	ffb8 <error@@Base>
   10a34:	mov	r1, r9
   10a36:	movs	r0, #17
   10a38:	bl	144dc <error@@Base+0x4524>
   10a3c:	b.n	109bc <error@@Base+0xa04>
   10a3e:	blx	3d00 <__stack_chk_fail@plt>
   10a42:	ldr	r0, [pc, #120]	; (10abc <error@@Base+0xb04>)
   10a44:	add	r0, pc
   10a46:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10a4a:	nop
   10a4c:	stmia	r4!, {r4}
   10a4e:	movs	r3, r0
   10a50:	lsls	r4, r7, #17
   10a52:	movs	r0, r0
   10a54:	stmia	r3!, {r1, r2, r3, r5, r6, r7}
   10a56:	movs	r3, r0
   10a58:	adds.w	r0, ip, r0
   10a5c:	add.w	r0, lr, r0
   10a60:	add.w	r0, sl, r0
   10a64:	eor.w	r0, r6, r0
   10a68:	lsls	r0, r2, #18
   10a6a:	movs	r0, r0
   10a6c:			; <UNDEFINED> instruction: 0xeade0000
   10a70:			; <UNDEFINED> instruction: 0xeb260000
   10a74:			; <UNDEFINED> instruction: 0xead00000
   10a78:	ands.w	r0, r6, r0
   10a7c:	stmia	r2!, {r1, r3, r4, r5, r7}
   10a7e:	movs	r3, r0
   10a80:			; <UNDEFINED> instruction: 0xe9820000
   10a84:	stc	0, cr0, [ip]
   10a88:	ldmdb	lr!, {}
   10a8c:	ldrd	r0, r0, [sl, #-0]!
   10a90:	orrs.w	r0, r6, r0
   10a94:			; <UNDEFINED> instruction: 0xe9980000
   10a98:	b.n	10a50 <error@@Base+0xa98>
   10a9a:	movs	r0, r0
   10a9c:	ldc	0, cr0, [r6], {0}
   10aa0:	stc	0, cr0, [sl], {0}
   10aa4:	strd	r0, r0, [r6, #-0]!
   10aa8:			; <UNDEFINED> instruction: 0xe8dc0000
   10aac:	ldrd	r0, r0, [r0, #-0]
   10ab0:	bvs.n	10a88 <error@@Base+0xad0>
   10ab2:	movs	r0, r0
   10ab4:	ldmdb	r8!, {}
   10ab8:	ldmia.w	lr!, {}
   10abc:	ldrd	r0, r0, [r4], #-0
   10ac0:	push	{r0, r1, r2, r3}
   10ac2:	mov.w	r3, #1024	; 0x400
   10ac6:	push	{r4, r5, lr}
   10ac8:	subw	sp, sp, #1044	; 0x414
   10acc:	ldr.w	ip, [pc, #132]	; 10b54 <error@@Base+0xb9c>
   10ad0:	add.w	r2, sp, #1056	; 0x420
   10ad4:	ldr	r5, [pc, #128]	; (10b58 <error@@Base+0xba0>)
   10ad6:	add	r4, sp, #12
   10ad8:	add	ip, pc
   10ada:	ldr.w	r1, [r2], #4
   10ade:	mov	r0, r4
   10ae0:	ldr.w	r5, [ip, r5]
   10ae4:	ldr	r5, [r5, #0]
   10ae6:	str.w	r5, [sp, #1036]	; 0x40c
   10aea:	mov.w	r5, #0
   10aee:	strd	r1, r2, [sp]
   10af2:	str	r2, [sp, #8]
   10af4:	mov	r1, r3
   10af6:	movs	r2, #1
   10af8:	blx	3b4c <__vsnprintf_chk@plt>
   10afc:	mov	r0, r4
   10afe:	movw	r1, #32780	; 0x800c
   10b02:	bl	1073c <error@@Base+0x784>
   10b06:	mov	r4, r0
   10b08:	mov	r5, r0
   10b0a:	cbz	r0, 10b20 <error@@Base+0xb68>
   10b0c:	ldrb	r3, [r0, #0]
   10b0e:	cmp	r3, #10
   10b10:	it	ne
   10b12:	cmpne	r3, #0
   10b14:	it	eq
   10b16:	moveq	r5, #1
   10b18:	bne.n	10b40 <error@@Base+0xb88>
   10b1a:	mov	r0, r4
   10b1c:	blx	385c <free@plt+0x4>
   10b20:	ldr	r2, [pc, #56]	; (10b5c <error@@Base+0xba4>)
   10b22:	ldr	r3, [pc, #52]	; (10b58 <error@@Base+0xba0>)
   10b24:	add	r2, pc
   10b26:	ldr	r3, [r2, r3]
   10b28:	ldr	r2, [r3, #0]
   10b2a:	ldr.w	r3, [sp, #1036]	; 0x40c
   10b2e:	eors	r2, r3
   10b30:	bne.n	10b50 <error@@Base+0xb98>
   10b32:	mov	r0, r5
   10b34:	addw	sp, sp, #1044	; 0x414
   10b38:	ldmia.w	sp!, {r4, r5, lr}
   10b3c:	add	sp, #16
   10b3e:	bx	lr
   10b40:	ldr	r1, [pc, #28]	; (10b60 <error@@Base+0xba8>)
   10b42:	add	r1, pc
   10b44:	blx	3630 <strcasecmp@plt>
   10b48:	clz	r5, r0
   10b4c:	lsrs	r5, r5, #5
   10b4e:	b.n	10b1a <error@@Base+0xb62>
   10b50:	blx	3d00 <__stack_chk_fail@plt>
   10b54:	stmia	r0!, {r3, r4, r5, r6}
   10b56:	movs	r3, r0
   10b58:	lsls	r4, r7, #17
   10b5a:	movs	r0, r0
   10b5c:	stmia	r0!, {r2, r3, r5}
   10b5e:	movs	r3, r0
   10b60:	b.n	10b28 <error@@Base+0xb70>
   10b62:	movs	r0, r0
   10b64:	push	{r1, r2, r3}
   10b66:	push	{r4, r5, r6, r7, lr}
   10b68:	sub	sp, #24
   10b6a:	ldr	r6, [pc, #516]	; (10d70 <error@@Base+0xdb8>)
   10b6c:	add	r2, sp, #44	; 0x2c
   10b6e:	ldr	r3, [pc, #516]	; (10d74 <error@@Base+0xdbc>)
   10b70:	movs	r4, #0
   10b72:	add	r6, pc
   10b74:	ldr.w	r1, [r2], #4
   10b78:	mov	r5, r0
   10b7a:	add	r0, sp, #16
   10b7c:	ldr	r3, [r6, r3]
   10b7e:	ldr	r3, [r3, #0]
   10b80:	str	r3, [sp, #20]
   10b82:	mov.w	r3, #0
   10b86:	strd	r2, r4, [sp, #12]
   10b8a:	bl	10f04 <error@@Base+0xf4c>
   10b8e:	mov	r0, r4
   10b90:	blx	39b0 <fflush@plt>
   10b94:	cmp	r0, #0
   10b96:	bne.n	10c16 <error@@Base+0xc5e>
   10b98:	cbnz	r5, 10ba6 <error@@Base+0xbee>
   10b9a:	movs	r0, #2
   10b9c:	blx	39ec <isatty@plt>
   10ba0:	cmp	r0, #0
   10ba2:	bne.w	10cde <error@@Base+0xd26>
   10ba6:	ldr	r0, [pc, #464]	; (10d78 <error@@Base+0xdc0>)
   10ba8:	add	r0, pc
   10baa:	blx	35f4 <getenv@plt>
   10bae:	mov	r5, r0
   10bb0:	cmp	r0, #0
   10bb2:	beq.n	10c8e <error@@Base+0xcd6>
   10bb4:	ldr	r0, [pc, #452]	; (10d7c <error@@Base+0xdc4>)
   10bb6:	add	r0, pc
   10bb8:	blx	35f4 <getenv@plt>
   10bbc:	cmp	r0, #0
   10bbe:	beq.n	10c76 <error@@Base+0xcbe>
   10bc0:	ldrb	r3, [r5, #0]
   10bc2:	cmp	r3, #0
   10bc4:	beq.n	10c76 <error@@Base+0xcbe>
   10bc6:	movs	r1, #0
   10bc8:	movs	r0, #17
   10bca:	bl	144dc <error@@Base+0x4524>
   10bce:	mov	r6, r0
   10bd0:	blx	3ebc <fork@plt>
   10bd4:	adds	r2, r0, #1
   10bd6:	mov	r4, r0
   10bd8:	beq.w	10d12 <error@@Base+0xd5a>
   10bdc:	cbz	r0, 10c32 <error@@Base+0xc7a>
   10bde:	movs	r1, #8
   10be0:	movs	r0, #1
   10be2:	blx	3670 <calloc@plt+0x4>
   10be6:	mov	r5, r0
   10be8:	cmp	r0, #0
   10bea:	beq.w	10d5a <error@@Base+0xda2>
   10bee:	strd	r4, r6, [r0]
   10bf2:	ldr	r0, [sp, #16]
   10bf4:	blx	385c <free@plt+0x4>
   10bf8:	ldr	r2, [pc, #388]	; (10d80 <error@@Base+0xdc8>)
   10bfa:	ldr	r3, [pc, #376]	; (10d74 <error@@Base+0xdbc>)
   10bfc:	add	r2, pc
   10bfe:	ldr	r3, [r2, r3]
   10c00:	ldr	r2, [r3, #0]
   10c02:	ldr	r3, [sp, #20]
   10c04:	eors	r2, r3
   10c06:	bne.w	10d3e <error@@Base+0xd86>
   10c0a:	mov	r0, r5
   10c0c:	add	sp, #24
   10c0e:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   10c12:	add	sp, #12
   10c14:	bx	lr
   10c16:	blx	40ac <__errno_location@plt>
   10c1a:	ldr	r0, [r0, #0]
   10c1c:	blx	3464 <strerror@plt+0x4>
   10c20:	ldr	r1, [pc, #352]	; (10d84 <error@@Base+0xdcc>)
   10c22:	add	r1, pc
   10c24:	adds	r1, #12
   10c26:	mov	r2, r0
   10c28:	ldr	r0, [pc, #348]	; (10d88 <error@@Base+0xdd0>)
   10c2a:	add	r0, pc
   10c2c:	bl	ffb8 <error@@Base>
   10c30:	b.n	10b98 <error@@Base+0xbe0>
   10c32:	ldr	r0, [pc, #344]	; (10d8c <error@@Base+0xdd4>)
   10c34:	movs	r1, #2
   10c36:	add	r0, pc
   10c38:	blx	3b64 <open64@plt>
   10c3c:	mov	r6, r0
   10c3e:	blx	40ac <__errno_location@plt>
   10c42:	adds	r3, r6, #1
   10c44:	mov	r7, r0
   10c46:	beq.n	10d42 <error@@Base+0xd8a>
   10c48:	mov	r1, r4
   10c4a:	mov	r0, r6
   10c4c:	blx	3df8 <dup2@plt>
   10c50:	adds	r0, #1
   10c52:	beq.n	10c60 <error@@Base+0xca8>
   10c54:	mov	r0, r6
   10c56:	movs	r1, #1
   10c58:	blx	3df8 <dup2@plt>
   10c5c:	adds	r0, #1
   10c5e:	bne.n	10ca0 <error@@Base+0xce8>
   10c60:	ldr	r0, [r7, #0]
   10c62:	blx	3464 <strerror@plt+0x4>
   10c66:	ldr	r1, [pc, #296]	; (10d90 <error@@Base+0xdd8>)
   10c68:	add	r1, pc
   10c6a:	adds	r1, #12
   10c6c:	mov	r2, r0
   10c6e:	ldr	r0, [pc, #292]	; (10d94 <error@@Base+0xddc>)
   10c70:	add	r0, pc
   10c72:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10c76:	ldr	r1, [pc, #288]	; (10d98 <error@@Base+0xde0>)
   10c78:	movs	r5, #0
   10c7a:	ldr	r0, [pc, #288]	; (10d9c <error@@Base+0xde4>)
   10c7c:	add	r1, pc
   10c7e:	add	r0, pc
   10c80:	adds	r1, #12
   10c82:	bl	10194 <error@@Base+0x1dc>
   10c86:	ldr	r0, [sp, #16]
   10c88:	blx	385c <free@plt+0x4>
   10c8c:	b.n	10bf8 <error@@Base+0xc40>
   10c8e:	ldr	r0, [pc, #272]	; (10da0 <error@@Base+0xde8>)
   10c90:	add	r0, pc
   10c92:	blx	35f4 <getenv@plt>
   10c96:	cmp	r0, #0
   10c98:	beq.n	10c76 <error@@Base+0xcbe>
   10c9a:	ldr	r5, [pc, #264]	; (10da4 <error@@Base+0xdec>)
   10c9c:	add	r5, pc
   10c9e:	b.n	10bc6 <error@@Base+0xc0e>
   10ca0:	movs	r0, #3
   10ca2:	bl	19904 <error@@Base+0x994c>
   10ca6:	ldr	r1, [pc, #256]	; (10da8 <error@@Base+0xdf0>)
   10ca8:	ldr	r0, [pc, #256]	; (10dac <error@@Base+0xdf4>)
   10caa:	movs	r2, #1
   10cac:	add	r1, pc
   10cae:	add	r0, pc
   10cb0:	blx	4070 <setenv@plt>
   10cb4:	ldr	r2, [sp, #16]
   10cb6:	mov	r3, r4
   10cb8:	mov	r1, r5
   10cba:	mov	r0, r5
   10cbc:	blx	37a0 <execlp@plt>
   10cc0:	ldr	r0, [r7, #0]
   10cc2:	blx	3464 <strerror@plt+0x4>
   10cc6:	ldr	r1, [pc, #232]	; (10db0 <error@@Base+0xdf8>)
   10cc8:	mov	r2, r5
   10cca:	add	r1, pc
   10ccc:	adds	r1, #12
   10cce:	mov	r3, r0
   10cd0:	ldr	r0, [pc, #224]	; (10db4 <error@@Base+0xdfc>)
   10cd2:	add	r0, pc
   10cd4:	bl	ffb8 <error@@Base>
   10cd8:	movs	r0, #1
   10cda:	blx	3800 <_exit@plt>
   10cde:	ldr	r1, [pc, #216]	; (10db8 <error@@Base+0xe00>)
   10ce0:	movs	r2, #1
   10ce2:	movs	r0, #2
   10ce4:	add	r1, pc
   10ce6:	blx	3874 <write@plt>
   10cea:	ldr	r1, [sp, #16]
   10cec:	mov	r0, r1
   10cee:	str	r1, [sp, #4]
   10cf0:	blx	3a28 <strlen@plt>
   10cf4:	ldr	r1, [sp, #4]
   10cf6:	mov	r2, r0
   10cf8:	movs	r0, #2
   10cfa:	blx	3874 <write@plt>
   10cfe:	ldr	r1, [pc, #188]	; (10dbc <error@@Base+0xe04>)
   10d00:	movs	r2, #2
   10d02:	add	r1, pc
   10d04:	mov	r0, r2
   10d06:	blx	3874 <write@plt>
   10d0a:	ldr	r0, [sp, #16]
   10d0c:	blx	385c <free@plt+0x4>
   10d10:	b.n	10bf8 <error@@Base+0xc40>
   10d12:	blx	40ac <__errno_location@plt>
   10d16:	movs	r5, #0
   10d18:	ldr	r0, [r0, #0]
   10d1a:	blx	3464 <strerror@plt+0x4>
   10d1e:	ldr	r1, [pc, #160]	; (10dc0 <error@@Base+0xe08>)
   10d20:	add	r1, pc
   10d22:	adds	r1, #12
   10d24:	mov	r2, r0
   10d26:	ldr	r0, [pc, #156]	; (10dc4 <error@@Base+0xe0c>)
   10d28:	add	r0, pc
   10d2a:	bl	ffb8 <error@@Base>
   10d2e:	mov	r1, r6
   10d30:	movs	r0, #17
   10d32:	bl	144dc <error@@Base+0x4524>
   10d36:	ldr	r0, [sp, #16]
   10d38:	blx	385c <free@plt+0x4>
   10d3c:	b.n	10bf8 <error@@Base+0xc40>
   10d3e:	blx	3d00 <__stack_chk_fail@plt>
   10d42:	ldr	r0, [r0, #0]
   10d44:	blx	3464 <strerror@plt+0x4>
   10d48:	ldr	r3, [pc, #124]	; (10dc8 <error@@Base+0xe10>)
   10d4a:	add	r3, pc
   10d4c:	add.w	r1, r3, #12
   10d50:	mov	r2, r0
   10d52:	ldr	r0, [pc, #120]	; (10dcc <error@@Base+0xe14>)
   10d54:	add	r0, pc
   10d56:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10d5a:	movs	r1, #15
   10d5c:	mov	r0, r4
   10d5e:	blx	3fbc <kill@plt>
   10d62:	ldr	r1, [pc, #108]	; (10dd0 <error@@Base+0xe18>)
   10d64:	ldr	r0, [pc, #108]	; (10dd4 <error@@Base+0xe1c>)
   10d66:	add	r1, pc
   10d68:	add	r0, pc
   10d6a:	adds	r1, #12
   10d6c:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10d70:	ittt	le
   10d72:	movle	r3, r0
   10d74:	lslle	r4, r7, #17
   10d76:	movle	r0, r0
   10d78:	b.n	10b64 <error@@Base+0xbac>
   10d7a:	movs	r0, r0
   10d7c:	b.n	10b3c <error@@Base+0xb84>
   10d7e:	movs	r0, r0
   10d80:	ite	pl
   10d82:	movpl	r3, r0
   10d84:	bmi.n	10c04 <error@@Base+0xc4c>
   10d86:	movs	r0, r0
   10d88:	b.n	10a88 <error@@Base+0xad0>
   10d8a:	movs	r0, r0
   10d8c:	ldmia	r7!, {r1, r3, r5}
   10d8e:	movs	r0, r0
   10d90:	b.n	10b84 <error@@Base+0xbcc>
   10d92:	movs	r0, r0
   10d94:	bmi.n	10cb8 <error@@Base+0xd00>
   10d96:	movs	r0, r0
   10d98:	b.n	10b64 <error@@Base+0xbac>
   10d9a:	movs	r0, r0
   10d9c:	b.n	10afc <error@@Base+0xb44>
   10d9e:	movs	r0, r0
   10da0:	b.n	109ac <error@@Base+0x9f4>
   10da2:	movs	r0, r0
   10da4:	b.n	108b0 <error@@Base+0x8f8>
   10da6:	movs	r0, r0
   10da8:	stmia	r7!, {r2, r5}
   10daa:	movs	r0, r0
   10dac:	b.n	10a4c <error@@Base+0xa94>
   10dae:	movs	r0, r0
   10db0:	b.n	10ae0 <error@@Base+0xb28>
   10db2:	movs	r0, r0
   10db4:	b.n	10a34 <error@@Base+0xa7c>
   10db6:	movs	r0, r0
   10db8:	b.n	10a44 <error@@Base+0xa8c>
   10dba:	movs	r0, r0
   10dbc:	b.n	1069c <error@@Base+0x6e4>
   10dbe:	movs	r0, r0
   10dc0:	b.n	10a44 <error@@Base+0xa8c>
   10dc2:	movs	r0, r0
   10dc4:	b.n	10950 <error@@Base+0x998>
   10dc6:	movs	r0, r0
   10dc8:	b.n	109f8 <error@@Base+0xa40>
   10dca:	movs	r0, r0
   10dcc:	b.n	109a8 <error@@Base+0x9f0>
   10dce:	movs	r0, r0
   10dd0:	b.n	109c8 <error@@Base+0xa10>
   10dd2:	movs	r0, r0
   10dd4:	b.n	109a0 <error@@Base+0x9e8>
   10dd6:	movs	r0, r0
   10dd8:	push	{r4, lr}
   10dda:	mov	r4, r0
   10ddc:	cbz	r0, 10e0c <error@@Base+0xe54>
   10dde:	ldr	r0, [r0, #0]
   10de0:	cmp	r0, #0
   10de2:	ble.n	10e0c <error@@Base+0xe54>
   10de4:	movs	r1, #15
   10de6:	blx	3fbc <kill@plt>
   10dea:	b.n	10df6 <error@@Base+0xe3e>
   10dec:	blx	40ac <__errno_location@plt>
   10df0:	ldr	r0, [r0, #0]
   10df2:	cmp	r0, #4
   10df4:	bne.n	10e16 <error@@Base+0xe5e>
   10df6:	movs	r2, #0
   10df8:	ldr	r0, [r4, #0]
   10dfa:	mov	r1, r2
   10dfc:	blx	3b40 <waitpid@plt>
   10e00:	adds	r0, #1
   10e02:	beq.n	10dec <error@@Base+0xe34>
   10e04:	ldr	r1, [r4, #4]
   10e06:	movs	r0, #17
   10e08:	bl	144dc <error@@Base+0x4524>
   10e0c:	mov	r0, r4
   10e0e:	ldmia.w	sp!, {r4, lr}
   10e12:	b.w	3858 <free@plt>
   10e16:	blx	3464 <strerror@plt+0x4>
   10e1a:	ldr	r3, [pc, #16]	; (10e2c <error@@Base+0xe74>)
   10e1c:	add	r3, pc
   10e1e:	add.w	r1, r3, #28
   10e22:	mov	r2, r0
   10e24:	ldr	r0, [pc, #8]	; (10e30 <error@@Base+0xe78>)
   10e26:	add	r0, pc
   10e28:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10e2c:	b.n	108b8 <error@@Base+0x900>
   10e2e:	movs	r0, r0
   10e30:	bmi.n	10e70 <error@@Base+0xeb8>
   10e32:	movs	r0, r0
   10e34:	push	{r4, lr}
   10e36:	cbz	r0, 10e42 <error@@Base+0xe8a>
   10e38:	mov	r4, r0
   10e3a:	blx	3ce8 <malloc@plt>
   10e3e:	cbz	r0, 10e4a <error@@Base+0xe92>
   10e40:	pop	{r4, pc}
   10e42:	ldr	r0, [pc, #16]	; (10e54 <error@@Base+0xe9c>)
   10e44:	add	r0, pc
   10e46:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10e4a:	ldr	r0, [pc, #12]	; (10e58 <error@@Base+0xea0>)
   10e4c:	mov	r1, r4
   10e4e:	add	r0, pc
   10e50:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10e54:	b.n	108e8 <error@@Base+0x930>
   10e56:	movs	r0, r0
   10e58:	b.n	10900 <error@@Base+0x948>
   10e5a:	movs	r0, r0
   10e5c:	cmp	r0, #0
   10e5e:	it	ne
   10e60:	cmpne	r1, #0
   10e62:	push	{r3, r4, r5, lr}
   10e64:	beq.n	10e80 <error@@Base+0xec8>
   10e66:	umull	r2, r3, r0, r1
   10e6a:	mov	r5, r0
   10e6c:	mov	r4, r1
   10e6e:	cbnz	r3, 10e78 <error@@Base+0xec0>
   10e70:	blx	3670 <calloc@plt+0x4>
   10e74:	cbz	r0, 10e88 <error@@Base+0xed0>
   10e76:	pop	{r3, r4, r5, pc}
   10e78:	ldr	r0, [pc, #24]	; (10e94 <error@@Base+0xedc>)
   10e7a:	add	r0, pc
   10e7c:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10e80:	ldr	r0, [pc, #20]	; (10e98 <error@@Base+0xee0>)
   10e82:	add	r0, pc
   10e84:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10e88:	ldr	r0, [pc, #16]	; (10e9c <error@@Base+0xee4>)
   10e8a:	mul.w	r1, r5, r4
   10e8e:	add	r0, pc
   10e90:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10e94:	b.n	1096c <error@@Base+0x9b4>
   10e96:	movs	r0, r0
   10e98:	b.n	10938 <error@@Base+0x980>
   10e9a:	movs	r0, r0
   10e9c:	b.n	10994 <error@@Base+0x9dc>
   10e9e:	movs	r0, r0
   10ea0:	push	{r3, r4, r5, lr}
   10ea2:	mov	r4, r1
   10ea4:	mov	r5, r2
   10ea6:	blx	3654 <reallocarray@plt>
   10eaa:	cbz	r0, 10eae <error@@Base+0xef6>
   10eac:	pop	{r3, r4, r5, pc}
   10eae:	ldr	r0, [pc, #12]	; (10ebc <error@@Base+0xf04>)
   10eb0:	mov	r2, r5
   10eb2:	mov	r1, r4
   10eb4:	add	r0, pc
   10eb6:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10eba:	nop
   10ebc:	b.n	109c8 <error@@Base+0xa10>
   10ebe:	movs	r0, r0
   10ec0:	push	{r3, r4, r5, lr}
   10ec2:	mov	r4, r2
   10ec4:	mov	r5, r3
   10ec6:	bl	1bb08 <mkdtemp@@Base+0x4e8>
   10eca:	cbz	r0, 10ece <error@@Base+0xf16>
   10ecc:	pop	{r3, r4, r5, pc}
   10ece:	ldr	r0, [pc, #12]	; (10edc <error@@Base+0xf24>)
   10ed0:	mov	r2, r5
   10ed2:	mov	r1, r4
   10ed4:	add	r0, pc
   10ed6:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10eda:	nop
   10edc:	b.n	10a20 <error@@Base+0xa68>
   10ede:	movs	r0, r0
   10ee0:	push	{r4, lr}
   10ee2:	sub	sp, #8
   10ee4:	str	r0, [sp, #4]
   10ee6:	blx	3a28 <strlen@plt>
   10eea:	adds	r2, r0, #1
   10eec:	str	r2, [sp, #0]
   10eee:	mov	r0, r2
   10ef0:	bl	10e34 <error@@Base+0xe7c>
   10ef4:	ldrd	r2, r1, [sp]
   10ef8:	mov	r4, r0
   10efa:	bl	1bc5c <mkdtemp@@Base+0x63c>
   10efe:	mov	r0, r4
   10f00:	add	sp, #8
   10f02:	pop	{r4, pc}
   10f04:	mov	r3, r2
   10f06:	mov	r2, r1
   10f08:	push	{r4, lr}
   10f0a:	movs	r1, #1
   10f0c:	mov	r4, r0
   10f0e:	blx	40a0 <__vasprintf_chk@plt>
   10f12:	cmp	r0, #0
   10f14:	blt.n	10f1c <error@@Base+0xf64>
   10f16:	ldr	r3, [r4, #0]
   10f18:	cbz	r3, 10f1c <error@@Base+0xf64>
   10f1a:	pop	{r4, pc}
   10f1c:	ldr	r0, [pc, #4]	; (10f24 <error@@Base+0xf6c>)
   10f1e:	add	r0, pc
   10f20:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   10f24:	b.n	10a4c <error@@Base+0xa94>
   10f26:	movs	r0, r0
   10f28:	push	{r1, r2, r3}
   10f2a:	ldr	r1, [pc, #60]	; (10f68 <error@@Base+0xfb0>)
   10f2c:	push	{lr}
   10f2e:	sub	sp, #8
   10f30:	ldr	r3, [pc, #56]	; (10f6c <error@@Base+0xfb4>)
   10f32:	add	r2, sp, #12
   10f34:	add	r1, pc
   10f36:	ldr	r3, [r1, r3]
   10f38:	ldr.w	r1, [r2], #4
   10f3c:	ldr	r3, [r3, #0]
   10f3e:	str	r3, [sp, #4]
   10f40:	mov.w	r3, #0
   10f44:	str	r2, [sp, #0]
   10f46:	bl	10f04 <error@@Base+0xf4c>
   10f4a:	ldr	r2, [pc, #36]	; (10f70 <error@@Base+0xfb8>)
   10f4c:	ldr	r3, [pc, #28]	; (10f6c <error@@Base+0xfb4>)
   10f4e:	add	r2, pc
   10f50:	ldr	r3, [r2, r3]
   10f52:	ldr	r2, [r3, #0]
   10f54:	ldr	r3, [sp, #4]
   10f56:	eors	r2, r3
   10f58:	bne.n	10f64 <error@@Base+0xfac>
   10f5a:	add	sp, #8
   10f5c:	ldr.w	lr, [sp], #4
   10f60:	add	sp, #12
   10f62:	bx	lr
   10f64:	blx	3d00 <__stack_chk_fail@plt>
   10f68:	pop	{r2, r3, r4}
   10f6a:	movs	r3, r0
   10f6c:	lsls	r4, r7, #17
   10f6e:	movs	r0, r0
   10f70:	pop	{r1}
   10f72:	movs	r3, r0
   10f74:	push	{r4, r5, r6, r7}
   10f76:	mov	r6, r2
   10f78:	ldrh	r3, [r6, #0]
   10f7a:	ldrh	r2, [r1, #0]
   10f7c:	cmp	r2, r3
   10f7e:	bne.n	10f9e <error@@Base+0xfe6>
   10f80:	mov	r5, r1
   10f82:	mov	r7, r1
   10f84:	mov	r4, r0
   10f86:	mov	ip, r0
   10f88:	ldmia	r5!, {r0, r1, r2, r3}
   10f8a:	stmia	r4!, {r0, r1, r2, r3}
   10f8c:	ldmia.w	r5, {r0, r1}
   10f90:	stmia.w	r4, {r0, r1}
   10f94:	ldrh	r3, [r7, #0]
   10f96:	cmp	r3, #2
   10f98:	beq.n	10fcc <error@@Base+0x1014>
   10f9a:	cmp	r3, #10
   10f9c:	beq.n	10fa6 <error@@Base+0xfee>
   10f9e:	mov.w	r0, #4294967295	; 0xffffffff
   10fa2:	pop	{r4, r5, r6, r7}
   10fa4:	bx	lr
   10fa6:	ldr	r1, [r7, #20]
   10fa8:	adds	r2, r6, #4
   10faa:	add.w	r3, ip, #4
   10fae:	add.w	r4, ip, #20
   10fb2:	str.w	r1, [ip, #20]
   10fb6:	ldr	r1, [r3, #0]
   10fb8:	ldr.w	r0, [r2], #4
   10fbc:	ands	r1, r0
   10fbe:	str.w	r1, [r3], #4
   10fc2:	cmp	r3, r4
   10fc4:	bne.n	10fb6 <error@@Base+0xffe>
   10fc6:	movs	r0, #0
   10fc8:	pop	{r4, r5, r6, r7}
   10fca:	bx	lr
   10fcc:	ldr	r2, [r6, #4]
   10fce:	movs	r0, #0
   10fd0:	ldr.w	r3, [ip, #4]
   10fd4:	ands	r3, r2
   10fd6:	str.w	r3, [ip, #4]
   10fda:	pop	{r4, r5, r6, r7}
   10fdc:	bx	lr
   10fde:	nop
   10fe0:	ldr	r2, [pc, #184]	; (1109c <error@@Base+0x10e4>)
   10fe2:	ldr	r3, [pc, #188]	; (110a0 <error@@Base+0x10e8>)
   10fe4:	add	r2, pc
   10fe6:	push	{r4, r5, r6, r7, lr}
   10fe8:	sub	sp, #44	; 0x2c
   10fea:	ldr	r3, [r2, r3]
   10fec:	movs	r4, #4
   10fee:	mov	r5, r1
   10ff0:	add.w	r2, sp, r4
   10ff4:	ldr	r3, [r3, #0]
   10ff6:	str	r3, [sp, #36]	; 0x24
   10ff8:	mov.w	r3, #0
   10ffc:	movs	r1, #0
   10ffe:	str	r4, [sp, #4]
   11000:	str	r1, [sp, #12]
   11002:	str	r1, [sp, #0]
   11004:	str	r1, [sp, #8]
   11006:	strd	r1, r1, [sp, #16]
   1100a:	strd	r1, r1, [sp, #24]
   1100e:	str	r1, [sp, #32]
   11010:	cbz	r0, 11060 <error@@Base+0x10a8>
   11012:	mov	r3, sp
   11014:	blx	39a4 <getaddrinfo@plt>
   11018:	ldr	r6, [sp, #0]
   1101a:	mov	r4, r0
   1101c:	cbnz	r0, 1105c <error@@Base+0x10a4>
   1101e:	cbz	r6, 11060 <error@@Base+0x10a8>
   11020:	ldr	r7, [r6, #20]
   11022:	cbz	r7, 1103c <error@@Base+0x1084>
   11024:	ldr	r2, [r6, #16]
   11026:	strd	r0, r0, [r5]
   1102a:	strd	r0, r0, [r5, #8]
   1102e:	strd	r0, r0, [r5, #16]
   11032:	ldrh	r3, [r7, #0]
   11034:	cmp	r3, #2
   11036:	beq.n	1108c <error@@Base+0x10d4>
   11038:	cmp	r3, #10
   1103a:	beq.n	11066 <error@@Base+0x10ae>
   1103c:	mov.w	r4, #4294967295	; 0xffffffff
   11040:	mov	r0, r6
   11042:	blx	3710 <freeaddrinfo@plt>
   11046:	ldr	r2, [pc, #92]	; (110a4 <error@@Base+0x10ec>)
   11048:	ldr	r3, [pc, #84]	; (110a0 <error@@Base+0x10e8>)
   1104a:	add	r2, pc
   1104c:	ldr	r3, [r2, r3]
   1104e:	ldr	r2, [r3, #0]
   11050:	ldr	r3, [sp, #36]	; 0x24
   11052:	eors	r2, r3
   11054:	bne.n	11098 <error@@Base+0x10e0>
   11056:	mov	r0, r4
   11058:	add	sp, #44	; 0x2c
   1105a:	pop	{r4, r5, r6, r7, pc}
   1105c:	cmp	r6, #0
   1105e:	bne.n	1103c <error@@Base+0x1084>
   11060:	mov.w	r4, #4294967295	; 0xffffffff
   11064:	b.n	11046 <error@@Base+0x108e>
   11066:	cmp	r2, #27
   11068:	bls.n	1103c <error@@Base+0x1084>
   1106a:	mov	lr, r7
   1106c:	mov	ip, r5
   1106e:	strh.w	r3, [ip], #4
   11072:	ldr.w	r0, [lr, #8]!
   11076:	ldr.w	r3, [lr, #12]
   1107a:	ldr.w	r1, [lr, #4]
   1107e:	ldr.w	r2, [lr, #8]
   11082:	stmia.w	ip!, {r0, r1, r2, r3}
   11086:	ldr	r3, [r7, #24]
   11088:	str	r3, [r5, #20]
   1108a:	b.n	11040 <error@@Base+0x1088>
   1108c:	cmp	r2, #15
   1108e:	bls.n	1103c <error@@Base+0x1084>
   11090:	strh	r3, [r5, #0]
   11092:	ldr	r3, [r7, #4]
   11094:	str	r3, [r5, #4]
   11096:	b.n	11040 <error@@Base+0x1088>
   11098:	blx	3d00 <__stack_chk_fail@plt>
   1109c:	cbnz	r4, 110fa <error@@Base+0x1142>
   1109e:	movs	r3, r0
   110a0:	lsls	r4, r7, #17
   110a2:	movs	r0, r0
   110a4:	cbnz	r6, 110e8 <error@@Base+0x1130>
   110a6:	movs	r3, r0
   110a8:	cmp	r0, #2
   110aa:	push	{r3, r4, r5, r6, r7, lr}
   110ac:	mov	r6, r0
   110ae:	mov	r4, r1
   110b0:	mov	r5, r2
   110b2:	beq.n	11122 <error@@Base+0x116a>
   110b4:	cmp	r0, #10
   110b6:	bne.n	1111c <error@@Base+0x1164>
   110b8:	cmp	r1, #128	; 0x80
   110ba:	bhi.n	1111c <error@@Base+0x1164>
   110bc:	cmp	r1, #31
   110be:	mov.w	r0, #0
   110c2:	strd	r0, r0, [r2]
   110c6:	it	ls
   110c8:	movls	r3, #1
   110ca:	strd	r0, r0, [r2, #8]
   110ce:	strd	r0, r0, [r2, #16]
   110d2:	strh	r6, [r2, #0]
   110d4:	bls.n	110fe <error@@Base+0x1146>
   110d6:	adds	r6, r5, #4
   110d8:	mov.w	r7, #4294967295	; 0xffffffff
   110dc:	movs	r1, #1
   110de:	str.w	r7, [r6], #4
   110e2:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   110e6:	subs	r4, #32
   110e8:	cmp	r0, #3
   110ea:	ite	gt
   110ec:	movgt	r3, #0
   110ee:	movle	r3, #1
   110f0:	cmp	r4, #31
   110f2:	ite	ls
   110f4:	movls	r2, #0
   110f6:	andhi.w	r2, r3, #1
   110fa:	cmp	r2, #0
   110fc:	bne.n	110dc <error@@Base+0x1124>
   110fe:	cmp	r4, #0
   11100:	it	eq
   11102:	moveq	r3, #0
   11104:	cbz	r3, 11148 <error@@Base+0x1190>
   11106:	rsb	r1, r4, #32
   1110a:	add.w	r2, r5, r0, lsl #2
   1110e:	mov.w	r4, #4294967295	; 0xffffffff
   11112:	movs	r0, #0
   11114:	lsls	r4, r1
   11116:	rev	r4, r4
   11118:	str	r4, [r2, #4]
   1111a:	pop	{r3, r4, r5, r6, r7, pc}
   1111c:	mov.w	r0, #4294967295	; 0xffffffff
   11120:	pop	{r3, r4, r5, r6, r7, pc}
   11122:	cmp	r1, #32
   11124:	bhi.n	1111c <error@@Base+0x1164>
   11126:	movs	r0, #0
   11128:	strd	r0, r0, [r2]
   1112c:	strd	r0, r0, [r2, #8]
   11130:	strd	r0, r0, [r2, #16]
   11134:	strh	r6, [r2, #0]
   11136:	cbz	r1, 11148 <error@@Base+0x1190>
   11138:	rsb	r1, r4, #32
   1113c:	mov.w	r4, #4294967295	; 0xffffffff
   11140:	lsls	r4, r1
   11142:	rev	r4, r4
   11144:	str	r4, [r5, #4]
   11146:	pop	{r3, r4, r5, r6, r7, pc}
   11148:	movs	r0, #0
   1114a:	pop	{r3, r4, r5, r6, r7, pc}
   1114c:	ldr.w	ip, [pc, #172]	; 111fc <error@@Base+0x1244>
   11150:	push	{r4, r5, lr}
   11152:	mov	r5, r0
   11154:	ldrh	r3, [r0, #0]
   11156:	mov	r4, r1
   11158:	ldrh	r0, [r1, #0]
   1115a:	mov	r1, r2
   1115c:	ldr	r2, [pc, #160]	; (11200 <error@@Base+0x1248>)
   1115e:	add	ip, pc
   11160:	cmp	r0, r3
   11162:	sub	sp, #68	; 0x44
   11164:	ldr.w	r2, [ip, r2]
   11168:	ldr	r2, [r2, #0]
   1116a:	str	r2, [sp, #60]	; 0x3c
   1116c:	mov.w	r2, #0
   11170:	bne.n	111c0 <error@@Base+0x1208>
   11172:	add	r2, sp, #12
   11174:	str	r2, [sp, #4]
   11176:	bl	110a8 <error@@Base+0x10f0>
   1117a:	adds	r0, #1
   1117c:	beq.n	111c0 <error@@Base+0x1208>
   1117e:	ldr	r2, [sp, #4]
   11180:	add	r0, sp, #36	; 0x24
   11182:	mov	r1, r5
   11184:	bl	10f74 <error@@Base+0xfbc>
   11188:	adds	r0, #1
   1118a:	beq.n	111c0 <error@@Base+0x1208>
   1118c:	ldrh.w	r2, [sp, #36]	; 0x24
   11190:	ldrh	r3, [r4, #0]
   11192:	cmp	r3, r2
   11194:	bne.n	111d8 <error@@Base+0x1220>
   11196:	cmp	r3, #2
   11198:	beq.n	111e4 <error@@Base+0x122c>
   1119a:	cmp	r3, #10
   1119c:	bne.n	111c0 <error@@Base+0x1208>
   1119e:	add	r2, sp, #40	; 0x28
   111a0:	adds	r3, r4, #3
   111a2:	add.w	r5, r4, #19
   111a6:	ldrb.w	r0, [r2], #1
   111aa:	ldrb.w	r1, [r3, #1]!
   111ae:	cmp	r0, r1
   111b0:	bne.n	111be <error@@Base+0x1206>
   111b2:	cmp	r3, r5
   111b4:	bne.n	111a6 <error@@Base+0x11ee>
   111b6:	ldr	r3, [r4, #20]
   111b8:	ldr	r2, [sp, #56]	; 0x38
   111ba:	cmp	r2, r3
   111bc:	beq.n	111e0 <error@@Base+0x1228>
   111be:	bhi.n	111dc <error@@Base+0x1224>
   111c0:	mov.w	r0, #4294967295	; 0xffffffff
   111c4:	ldr	r2, [pc, #60]	; (11204 <error@@Base+0x124c>)
   111c6:	ldr	r3, [pc, #56]	; (11200 <error@@Base+0x1248>)
   111c8:	add	r2, pc
   111ca:	ldr	r3, [r2, r3]
   111cc:	ldr	r2, [r3, #0]
   111ce:	ldr	r3, [sp, #60]	; 0x3c
   111d0:	eors	r2, r3
   111d2:	bne.n	111f6 <error@@Base+0x123e>
   111d4:	add	sp, #68	; 0x44
   111d6:	pop	{r4, r5, pc}
   111d8:	cmp	r2, #10
   111da:	bne.n	111c0 <error@@Base+0x1208>
   111dc:	movs	r0, #1
   111de:	b.n	111c4 <error@@Base+0x120c>
   111e0:	movs	r0, #0
   111e2:	b.n	111c4 <error@@Base+0x120c>
   111e4:	ldr	r3, [r4, #4]
   111e6:	ldr	r2, [sp, #40]	; 0x28
   111e8:	cmp	r2, r3
   111ea:	beq.n	111e0 <error@@Base+0x1228>
   111ec:	rev	r2, r2
   111ee:	rev	r3, r3
   111f0:	cmp	r2, r3
   111f2:	bhi.n	111dc <error@@Base+0x1224>
   111f4:	b.n	111c0 <error@@Base+0x1208>
   111f6:	blx	3d00 <__stack_chk_fail@plt>
   111fa:	nop
   111fc:	cbnz	r2, 1123c <error@@Base+0x1284>
   111fe:	movs	r3, r0
   11200:	lsls	r4, r7, #17
   11202:	movs	r0, r0
   11204:	cbnz	r0, 1122a <error@@Base+0x1272>
   11206:	movs	r3, r0
   11208:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1120c:	mov	r7, r2
   1120e:	ldr	r2, [pc, #356]	; (11374 <error@@Base+0x13bc>)
   11210:	sub	sp, #172	; 0xac
   11212:	ldr	r3, [pc, #356]	; (11378 <error@@Base+0x13c0>)
   11214:	add	r2, pc
   11216:	ldr	r3, [r2, r3]
   11218:	ldr	r3, [r3, #0]
   1121a:	str	r3, [sp, #164]	; 0xa4
   1121c:	mov.w	r3, #0
   11220:	cmp	r0, #0
   11222:	beq.w	1136a <error@@Base+0x13b2>
   11226:	add	r6, sp, #100	; 0x64
   11228:	mov	r4, r1
   1122a:	movs	r2, #64	; 0x40
   1122c:	mov	r1, r0
   1122e:	mov	r0, r6
   11230:	bl	1bc5c <mkdtemp@@Base+0x63c>
   11234:	cmp	r0, #63	; 0x3f
   11236:	bhi.w	1136a <error@@Base+0x13b2>
   1123a:	movs	r1, #47	; 0x2f
   1123c:	mov	r0, r6
   1123e:	blx	3624 <strchr@plt>
   11242:	mov	r5, r0
   11244:	cbz	r0, 112a6 <error@@Base+0x12ee>
   11246:	movs	r3, #0
   11248:	movs	r2, #10
   1124a:	strb.w	r3, [r0], #1
   1124e:	mov	r1, sp
   11250:	blx	3a64 <strtoul@plt>
   11254:	ldrb	r3, [r5, #1]
   11256:	mov	r8, r0
   11258:	cmp	r3, #0
   1125a:	beq.w	1136a <error@@Base+0x13b2>
   1125e:	ldr	r3, [sp, #0]
   11260:	ldrb	r3, [r3, #0]
   11262:	cmp	r0, #128	; 0x80
   11264:	it	ls
   11266:	cmpls	r3, #0
   11268:	bne.n	1136a <error@@Base+0x13b2>
   1126a:	add.w	r9, sp, #4
   1126e:	mov	r0, r6
   11270:	mov	r1, r9
   11272:	bl	10fe0 <error@@Base+0x1028>
   11276:	adds	r0, #1
   11278:	beq.n	1136a <error@@Base+0x13b2>
   1127a:	ldrh.w	ip, [sp, #4]
   1127e:	cmp.w	ip, #2
   11282:	beq.n	1134c <error@@Base+0x1394>
   11284:	cmp.w	ip, #10
   11288:	beq.n	112ca <error@@Base+0x1312>
   1128a:	mvn.w	r6, #1
   1128e:	ldr	r2, [pc, #236]	; (1137c <error@@Base+0x13c4>)
   11290:	ldr	r3, [pc, #228]	; (11378 <error@@Base+0x13c0>)
   11292:	add	r2, pc
   11294:	ldr	r3, [r2, r3]
   11296:	ldr	r2, [r3, #0]
   11298:	ldr	r3, [sp, #164]	; 0xa4
   1129a:	eors	r2, r3
   1129c:	bne.n	11370 <error@@Base+0x13b8>
   1129e:	mov	r0, r6
   112a0:	add	sp, #172	; 0xac
   112a2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112a6:	add.w	r9, sp, #4
   112aa:	mov	r0, r6
   112ac:	mov	r1, r9
   112ae:	bl	10fe0 <error@@Base+0x1028>
   112b2:	adds	r0, #1
   112b4:	beq.n	1136a <error@@Base+0x13b2>
   112b6:	ldrh.w	ip, [sp, #4]
   112ba:	cmp.w	ip, #2
   112be:	beq.n	11364 <error@@Base+0x13ac>
   112c0:	cmp.w	ip, #10
   112c4:	bne.n	1128a <error@@Base+0x12d2>
   112c6:	mov.w	r8, #128	; 0x80
   112ca:	mov	r6, r9
   112cc:	add.w	sl, sp, #28
   112d0:	ldmia	r6!, {r0, r1, r2, r3}
   112d2:	mov	r5, sl
   112d4:	add.w	fp, sp, #52	; 0x34
   112d8:	stmia	r5!, {r0, r1, r2, r3}
   112da:	mov	r2, fp
   112dc:	ldmia.w	r6, {r0, r1}
   112e0:	stmia.w	r5, {r0, r1}
   112e4:	mov	r0, ip
   112e6:	mov	r1, r8
   112e8:	bl	110a8 <error@@Base+0x10f0>
   112ec:	adds	r0, #1
   112ee:	beq.n	1128a <error@@Base+0x12d2>
   112f0:	ldrh.w	r3, [sp, #52]	; 0x34
   112f4:	cmp	r3, #2
   112f6:	beq.n	11354 <error@@Base+0x139c>
   112f8:	cmp	r3, #10
   112fa:	bne.n	1128a <error@@Base+0x12d2>
   112fc:	add	r3, sp, #56	; 0x38
   112fe:	add	r1, sp, #72	; 0x48
   11300:	ldr	r2, [r3, #0]
   11302:	mvns	r2, r2
   11304:	str.w	r2, [r3], #4
   11308:	cmp	r3, r1
   1130a:	bne.n	11300 <error@@Base+0x1348>
   1130c:	add	r0, sp, #76	; 0x4c
   1130e:	mov	r2, fp
   11310:	mov	r1, sl
   11312:	bl	10f74 <error@@Base+0xfbc>
   11316:	adds	r0, #1
   11318:	beq.n	1128a <error@@Base+0x12d2>
   1131a:	ldrh.w	r3, [sp, #76]	; 0x4c
   1131e:	cmp	r3, #2
   11320:	beq.n	1135c <error@@Base+0x13a4>
   11322:	cmp	r3, #10
   11324:	bne.n	1128a <error@@Base+0x12d2>
   11326:	add	r3, sp, #80	; 0x50
   11328:	add	r1, sp, #96	; 0x60
   1132a:	ldr.w	r2, [r3], #4
   1132e:	cmp	r2, #0
   11330:	bne.n	1128a <error@@Base+0x12d2>
   11332:	cmp	r3, r1
   11334:	bne.n	1132a <error@@Base+0x1372>
   11336:	mov	r5, r9
   11338:	movs	r6, #0
   1133a:	ldmia	r5!, {r0, r1, r2, r3}
   1133c:	stmia	r4!, {r0, r1, r2, r3}
   1133e:	ldmia.w	r5, {r0, r1}
   11342:	stmia.w	r4, {r0, r1}
   11346:	str.w	r8, [r7]
   1134a:	b.n	1128e <error@@Base+0x12d6>
   1134c:	cmp.w	r8, #32
   11350:	bls.n	112ca <error@@Base+0x1312>
   11352:	b.n	1128a <error@@Base+0x12d2>
   11354:	ldr	r3, [sp, #56]	; 0x38
   11356:	mvns	r3, r3
   11358:	str	r3, [sp, #56]	; 0x38
   1135a:	b.n	1130c <error@@Base+0x1354>
   1135c:	ldr	r3, [sp, #80]	; 0x50
   1135e:	cmp	r3, #0
   11360:	beq.n	11336 <error@@Base+0x137e>
   11362:	b.n	1128a <error@@Base+0x12d2>
   11364:	mov.w	r8, #32
   11368:	b.n	112ca <error@@Base+0x1312>
   1136a:	mov.w	r6, #4294967295	; 0xffffffff
   1136e:	b.n	1128e <error@@Base+0x12d6>
   11370:	blx	3d00 <__stack_chk_fail@plt>
   11374:	cbnz	r4, 11386 <error@@Base+0x13ce>
   11376:	movs	r3, r0
   11378:	lsls	r4, r7, #17
   1137a:	movs	r0, r0
   1137c:			; <UNDEFINED> instruction: 0xb8be
   1137e:	movs	r3, r0
   11380:	ldr	r2, [pc, #280]	; (1149c <error@@Base+0x14e4>)
   11382:	ldr	r3, [pc, #284]	; (114a0 <error@@Base+0x14e8>)
   11384:	add	r2, pc
   11386:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1138a:	sub	sp, #76	; 0x4c
   1138c:	ldr	r3, [r2, r3]
   1138e:	mov	r4, r1
   11390:	mov	r5, r0
   11392:	ldr	r3, [r3, #0]
   11394:	str	r3, [sp, #68]	; 0x44
   11396:	mov.w	r3, #0
   1139a:	cbz	r0, 113a6 <error@@Base+0x13ee>
   1139c:	add	r1, sp, #20
   1139e:	bl	10fe0 <error@@Base+0x1028>
   113a2:	cmp	r0, #0
   113a4:	bne.n	11460 <error@@Base+0x14a8>
   113a6:	mov	r0, r4
   113a8:	blx	3cdc <strdup@plt+0x4>
   113ac:	mov	r7, r0
   113ae:	str	r0, [sp, #12]
   113b0:	cmp	r0, #0
   113b2:	beq.n	11494 <error@@Base+0x14dc>
   113b4:	ldr.w	r8, [pc, #236]	; 114a4 <error@@Base+0x14ec>
   113b8:	add.w	r9, sp, #12
   113bc:	add.w	sl, sp, #16
   113c0:	add	r6, sp, #44	; 0x2c
   113c2:	add	r8, pc
   113c4:	movs	r3, #0
   113c6:	str	r3, [sp, #4]
   113c8:	mov	r1, r8
   113ca:	mov	r0, r9
   113cc:	blx	35c4 <strsep@plt>
   113d0:	mov	fp, r0
   113d2:	cbz	r0, 11426 <error@@Base+0x146e>
   113d4:	ldrb.w	r4, [fp]
   113d8:	cmp	r4, #33	; 0x21
   113da:	itet	eq
   113dc:	ldrbeq.w	r2, [fp, #1]
   113e0:	movne	r2, r4
   113e2:	addeq.w	fp, fp, #1
   113e6:	cmp	r2, #0
   113e8:	beq.n	11474 <error@@Base+0x14bc>
   113ea:	mov	r2, sl
   113ec:	mov	r1, r6
   113ee:	mov	r0, fp
   113f0:	bl	11208 <error@@Base+0x1250>
   113f4:	cmn.w	r0, #2
   113f8:	mov	ip, r0
   113fa:	beq.n	1147c <error@@Base+0x14c4>
   113fc:	cbnz	r0, 11444 <error@@Base+0x148c>
   113fe:	cmp	r5, #0
   11400:	beq.n	113c8 <error@@Base+0x1410>
   11402:	ldr	r2, [sp, #16]
   11404:	add	r0, sp, #20
   11406:	mov	r1, r6
   11408:	bl	1114c <error@@Base+0x1194>
   1140c:	cmp	r0, #0
   1140e:	bne.n	113c8 <error@@Base+0x1410>
   11410:	cmp	r4, #33	; 0x21
   11412:	beq.n	11458 <error@@Base+0x14a0>
   11414:	mov	r1, r8
   11416:	mov	r0, r9
   11418:	movs	r3, #1
   1141a:	str	r3, [sp, #4]
   1141c:	blx	35c4 <strsep@plt>
   11420:	mov	fp, r0
   11422:	cmp	r0, #0
   11424:	bne.n	113d4 <error@@Base+0x141c>
   11426:	mov	r0, r7
   11428:	blx	385c <free@plt+0x4>
   1142c:	ldr	r2, [pc, #120]	; (114a8 <error@@Base+0x14f0>)
   1142e:	ldr	r3, [pc, #112]	; (114a0 <error@@Base+0x14e8>)
   11430:	add	r2, pc
   11432:	ldr	r3, [r2, r3]
   11434:	ldr	r2, [r3, #0]
   11436:	ldr	r3, [sp, #68]	; 0x44
   11438:	eors	r2, r3
   1143a:	bne.n	11490 <error@@Base+0x14d8>
   1143c:	ldr	r0, [sp, #4]
   1143e:	add	sp, #76	; 0x4c
   11440:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11444:	cmp	r5, #0
   11446:	beq.n	113c8 <error@@Base+0x1410>
   11448:	mov	r1, fp
   1144a:	mov	r0, r5
   1144c:	bl	10234 <error@@Base+0x27c>
   11450:	cmp	r0, #1
   11452:	bne.n	113c8 <error@@Base+0x1410>
   11454:	cmp	r4, #33	; 0x21
   11456:	bne.n	11414 <error@@Base+0x145c>
   11458:	mov.w	r3, #4294967295	; 0xffffffff
   1145c:	str	r3, [sp, #4]
   1145e:	b.n	11426 <error@@Base+0x146e>
   11460:	ldr	r1, [pc, #72]	; (114ac <error@@Base+0x14f4>)
   11462:	mov	r2, r5
   11464:	ldr	r0, [pc, #72]	; (114b0 <error@@Base+0x14f8>)
   11466:	movs	r3, #0
   11468:	add	r1, pc
   1146a:	str	r3, [sp, #4]
   1146c:	add	r0, pc
   1146e:	bl	10140 <error@@Base+0x188>
   11472:	b.n	1142c <error@@Base+0x1474>
   11474:	mvn.w	r3, #1
   11478:	str	r3, [sp, #4]
   1147a:	b.n	11426 <error@@Base+0x146e>
   1147c:	ldr	r1, [pc, #52]	; (114b4 <error@@Base+0x14fc>)
   1147e:	mov	r2, fp
   11480:	ldr	r0, [pc, #52]	; (114b8 <error@@Base+0x1500>)
   11482:	add	r1, pc
   11484:	str.w	ip, [sp, #4]
   11488:	add	r0, pc
   1148a:	bl	10140 <error@@Base+0x188>
   1148e:	b.n	11426 <error@@Base+0x146e>
   11490:	blx	3d00 <__stack_chk_fail@plt>
   11494:	mov.w	r3, #4294967295	; 0xffffffff
   11498:	str	r3, [sp, #4]
   1149a:	b.n	1142c <error@@Base+0x1474>
   1149c:			; <UNDEFINED> instruction: 0xb7cc
   1149e:	movs	r3, r0
   114a0:	lsls	r4, r7, #17
   114a2:	movs	r0, r0
   114a4:	bvs.n	11414 <error@@Base+0x145c>
   114a6:	movs	r0, r0
   114a8:			; <UNDEFINED> instruction: 0xb720
   114aa:	movs	r3, r0
   114ac:	b.n	11818 <error@@Base+0x1860>
   114ae:	movs	r0, r0
   114b0:	b.n	1158c <error@@Base+0x15d4>
   114b2:	movs	r0, r0
   114b4:	b.n	117ec <error@@Base+0x1834>
   114b6:	movs	r0, r0
   114b8:	b.n	115a4 <error@@Base+0x15ec>
   114ba:	movs	r0, r0
   114bc:	ldr	r2, [pc, #320]	; (11600 <error@@Base+0x1648>)
   114be:	ldr	r3, [pc, #324]	; (11604 <error@@Base+0x164c>)
   114c0:	add	r2, pc
   114c2:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114c6:	sub	sp, #76	; 0x4c
   114c8:	ldr	r3, [r2, r3]
   114ca:	mov	r4, r1
   114cc:	mov	r5, r0
   114ce:	ldr	r3, [r3, #0]
   114d0:	str	r3, [sp, #68]	; 0x44
   114d2:	mov.w	r3, #0
   114d6:	cbz	r0, 114e2 <error@@Base+0x152a>
   114d8:	add	r1, sp, #20
   114da:	bl	10fe0 <error@@Base+0x1028>
   114de:	cmp	r0, #0
   114e0:	bne.n	115e2 <error@@Base+0x162a>
   114e2:	mov	r0, r4
   114e4:	blx	3cdc <strdup@plt+0x4>
   114e8:	mov	sl, r0
   114ea:	str	r0, [sp, #12]
   114ec:	cmp	r0, #0
   114ee:	beq.w	115f6 <error@@Base+0x163e>
   114f2:	ldr.w	r9, [pc, #276]	; 11608 <error@@Base+0x1650>
   114f6:	add.w	r8, sp, #12
   114fa:	movs	r7, #0
   114fc:	add	r9, pc
   114fe:	add.w	r9, r9, #16
   11502:	ldr	r6, [pc, #264]	; (1160c <error@@Base+0x1654>)
   11504:	add	r6, pc
   11506:	mov	r1, r6
   11508:	mov	r0, r8
   1150a:	blx	35c4 <strsep@plt>
   1150e:	mov	r4, r0
   11510:	cmp	r0, #0
   11512:	beq.n	11590 <error@@Base+0x15d8>
   11514:	ldrb	r3, [r4, #0]
   11516:	cmp	r3, #0
   11518:	beq.n	1157c <error@@Base+0x15c4>
   1151a:	blx	3a28 <strlen@plt>
   1151e:	cmp	r0, #49	; 0x31
   11520:	mov	fp, r0
   11522:	bhi.n	115ae <error@@Base+0x15f6>
   11524:	ldr	r1, [pc, #232]	; (11610 <error@@Base+0x1658>)
   11526:	mov	r0, r4
   11528:	add	r1, pc
   1152a:	blx	3ee0 <strspn@plt>
   1152e:	cmp	fp, r0
   11530:	beq.n	11542 <error@@Base+0x158a>
   11532:	ldr	r0, [pc, #224]	; (11614 <error@@Base+0x165c>)
   11534:	mov	r2, r4
   11536:	mov	r1, r9
   11538:	mov.w	r7, #4294967295	; 0xffffffff
   1153c:	add	r0, pc
   1153e:	bl	ffb8 <error@@Base>
   11542:	add	r1, sp, #44	; 0x2c
   11544:	add	r2, sp, #16
   11546:	mov	r0, r4
   11548:	str	r1, [sp, #4]
   1154a:	bl	11208 <error@@Base+0x1250>
   1154e:	adds	r1, r0, #1
   11550:	mov	r3, r0
   11552:	ldr	r1, [sp, #4]
   11554:	beq.n	115c4 <error@@Base+0x160c>
   11556:	adds	r2, r0, #2
   11558:	beq.n	115d2 <error@@Base+0x161a>
   1155a:	subs	r0, r5, #0
   1155c:	it	ne
   1155e:	movne	r0, #1
   11560:	cmp	r3, #0
   11562:	ite	eq
   11564:	moveq	r3, r0
   11566:	movne	r3, #0
   11568:	cmp	r3, #0
   1156a:	beq.n	11506 <error@@Base+0x154e>
   1156c:	ldr	r2, [sp, #16]
   1156e:	add	r0, sp, #20
   11570:	bl	1114c <error@@Base+0x1194>
   11574:	cmp	r0, #0
   11576:	it	eq
   11578:	moveq	r7, #1
   1157a:	b.n	11502 <error@@Base+0x154a>
   1157c:	ldr	r1, [pc, #152]	; (11618 <error@@Base+0x1660>)
   1157e:	mov	r2, sl
   11580:	ldr	r0, [pc, #152]	; (1161c <error@@Base+0x1664>)
   11582:	mov.w	r7, #4294967295	; 0xffffffff
   11586:	add	r1, pc
   11588:	add	r0, pc
   1158a:	adds	r1, #16
   1158c:	bl	ffb8 <error@@Base>
   11590:	mov	r0, sl
   11592:	blx	385c <free@plt+0x4>
   11596:	ldr	r2, [pc, #136]	; (11620 <error@@Base+0x1668>)
   11598:	ldr	r3, [pc, #104]	; (11604 <error@@Base+0x164c>)
   1159a:	add	r2, pc
   1159c:	ldr	r3, [r2, r3]
   1159e:	ldr	r2, [r3, #0]
   115a0:	ldr	r3, [sp, #68]	; 0x44
   115a2:	eors	r2, r3
   115a4:	bne.n	115fc <error@@Base+0x1644>
   115a6:	mov	r0, r7
   115a8:	add	sp, #76	; 0x4c
   115aa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115ae:	ldr	r1, [pc, #116]	; (11624 <error@@Base+0x166c>)
   115b0:	mov	r2, r4
   115b2:	ldr	r0, [pc, #116]	; (11628 <error@@Base+0x1670>)
   115b4:	mov.w	r7, #4294967295	; 0xffffffff
   115b8:	add	r1, pc
   115ba:	add	r0, pc
   115bc:	adds	r1, #16
   115be:	bl	ffb8 <error@@Base>
   115c2:	b.n	11590 <error@@Base+0x15d8>
   115c4:	ldr	r0, [pc, #100]	; (1162c <error@@Base+0x1674>)
   115c6:	mov	r1, r4
   115c8:	mov	r7, r3
   115ca:	add	r0, pc
   115cc:	bl	ffb8 <error@@Base>
   115d0:	b.n	11590 <error@@Base+0x15d8>
   115d2:	ldr	r0, [pc, #92]	; (11630 <error@@Base+0x1678>)
   115d4:	mov	r1, r4
   115d6:	mov.w	r7, #4294967295	; 0xffffffff
   115da:	add	r0, pc
   115dc:	bl	ffb8 <error@@Base>
   115e0:	b.n	11590 <error@@Base+0x15d8>
   115e2:	ldr	r1, [pc, #80]	; (11634 <error@@Base+0x167c>)
   115e4:	mov	r2, r5
   115e6:	ldr	r0, [pc, #80]	; (11638 <error@@Base+0x1680>)
   115e8:	movs	r7, #0
   115ea:	add	r1, pc
   115ec:	add	r0, pc
   115ee:	adds	r1, #16
   115f0:	bl	10140 <error@@Base+0x188>
   115f4:	b.n	11596 <error@@Base+0x15de>
   115f6:	mov.w	r7, #4294967295	; 0xffffffff
   115fa:	b.n	11596 <error@@Base+0x15de>
   115fc:	blx	3d00 <__stack_chk_fail@plt>
   11600:			; <UNDEFINED> instruction: 0xb690
   11602:	movs	r3, r0
   11604:	lsls	r4, r7, #17
   11606:	movs	r0, r0
   11608:	b.n	1184c <error@@Base+0x1894>
   1160a:	movs	r0, r0
   1160c:	bpl.n	116f8 <error@@Base+0x1740>
   1160e:	movs	r0, r0
   11610:	b.n	116bc <error@@Base+0x1704>
   11612:	movs	r0, r0
   11614:	b.n	116d0 <error@@Base+0x1718>
   11616:	movs	r0, r0
   11618:	b.n	11748 <error@@Base+0x1790>
   1161a:	movs	r0, r0
   1161c:	svc	172	; 0xac
   1161e:	movs	r0, r0
   11620:	push	{r1, r2, r4, r5, r7, lr}
   11622:	movs	r3, r0
   11624:	b.n	116f0 <error@@Base+0x1738>
   11626:	movs	r0, r0
   11628:	svc	158	; 0x9e
   1162a:	movs	r0, r0
   1162c:	b.n	11634 <error@@Base+0x167c>
   1162e:	movs	r0, r0
   11630:	b.n	11658 <error@@Base+0x16a0>
   11632:	movs	r0, r0
   11634:	b.n	1169c <error@@Base+0x16e4>
   11636:	movs	r0, r0
   11638:	udf	#236	; 0xec
   1163a:	movs	r0, r0
   1163c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11640:	mov	r7, r1
   11642:	ldr	r6, [pc, #208]	; (11714 <error@@Base+0x175c>)
   11644:	sub	sp, #28
   11646:	ldr	r1, [pc, #208]	; (11718 <error@@Base+0x1760>)
   11648:	mov	r8, r2
   1164a:	add	r6, pc
   1164c:	ldr	r4, [pc, #204]	; (1171c <error@@Base+0x1764>)
   1164e:	ldr	r5, [pc, #208]	; (11720 <error@@Base+0x1768>)
   11650:	ldr	r1, [r6, r1]
   11652:	add	r4, pc
   11654:	ldrd	r9, sl, [sp, #64]	; 0x40
   11658:	ldr	r1, [r1, #0]
   1165a:	str	r1, [sp, #20]
   1165c:	mov.w	r1, #0
   11660:	mov	r1, r4
   11662:	str	r7, [sp, #12]
   11664:	ldr	r4, [r4, r5]
   11666:	cmp	r0, r4
   11668:	ite	eq
   1166a:	moveq	r2, #1
   1166c:	movne	r2, #4
   1166e:	strh.w	r2, [sp, #16]
   11672:	cbz	r3, 116d8 <error@@Base+0x1720>
   11674:	add.w	fp, sp, #12
   11678:	mov	r6, r0
   1167a:	mov	r5, r3
   1167c:	movs	r4, #0
   1167e:	add.w	r1, r8, r4
   11682:	subs	r2, r5, r4
   11684:	mov	r0, r7
   11686:	blx	r6
   11688:	adds	r3, r0, #1
   1168a:	mov	r1, r0
   1168c:	beq.n	116c6 <error@@Base+0x170e>
   1168e:	cbz	r0, 116bc <error@@Base+0x1704>
   11690:	add	r4, r0
   11692:	cmp.w	r9, #0
   11696:	beq.n	116a0 <error@@Base+0x16e8>
   11698:	mov	r0, sl
   1169a:	blx	r9
   1169c:	adds	r0, #1
   1169e:	beq.n	116f8 <error@@Base+0x1740>
   116a0:	cmp	r5, r4
   116a2:	bhi.n	1167e <error@@Base+0x16c6>
   116a4:	ldr	r2, [pc, #124]	; (11724 <error@@Base+0x176c>)
   116a6:	ldr	r3, [pc, #112]	; (11718 <error@@Base+0x1760>)
   116a8:	add	r2, pc
   116aa:	ldr	r3, [r2, r3]
   116ac:	ldr	r2, [r3, #0]
   116ae:	ldr	r3, [sp, #20]
   116b0:	eors	r2, r3
   116b2:	bne.n	1170e <error@@Base+0x1756>
   116b4:	mov	r0, r4
   116b6:	add	sp, #28
   116b8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116bc:	blx	40ac <__errno_location@plt>
   116c0:	movs	r3, #32
   116c2:	str	r3, [r0, #0]
   116c4:	b.n	116a4 <error@@Base+0x16ec>
   116c6:	str	r0, [sp, #0]
   116c8:	blx	40ac <__errno_location@plt>
   116cc:	ldr	r1, [sp, #0]
   116ce:	ldr	r2, [r0, #0]
   116d0:	cmp	r2, #4
   116d2:	beq.n	116dc <error@@Base+0x1724>
   116d4:	cmp	r2, #11
   116d6:	beq.n	11702 <error@@Base+0x174a>
   116d8:	movs	r4, #0
   116da:	b.n	116a4 <error@@Base+0x16ec>
   116dc:	strd	r0, r2, [sp]
   116e0:	cmp.w	r9, #0
   116e4:	beq.n	116a0 <error@@Base+0x16e8>
   116e6:	movs	r1, #0
   116e8:	mov	r0, sl
   116ea:	blx	r9
   116ec:	ldrd	r3, r2, [sp]
   116f0:	adds	r0, #1
   116f2:	bne.n	116a0 <error@@Base+0x16e8>
   116f4:	str	r2, [r3, #0]
   116f6:	b.n	116a4 <error@@Base+0x16ec>
   116f8:	blx	40ac <__errno_location@plt>
   116fc:	movs	r3, #4
   116fe:	str	r3, [r0, #0]
   11700:	b.n	116a4 <error@@Base+0x16ec>
   11702:	mov	r2, r1
   11704:	mov	r0, fp
   11706:	movs	r1, #1
   11708:	blx	3d48 <poll@plt>
   1170c:	b.n	116a0 <error@@Base+0x16e8>
   1170e:	blx	3d00 <__stack_chk_fail@plt>
   11712:	nop
   11714:	push	{r1, r2, lr}
   11716:	movs	r3, r0
   11718:	lsls	r4, r7, #17
   1171a:	movs	r0, r0
   1171c:	push	{r1, r2, r3, r4, r5, r6, r7}
   1171e:	movs	r3, r0
   11720:	lsls	r4, r4, #17
   11722:	movs	r0, r0
   11724:	push	{r3, r5, r7}
   11726:	movs	r3, r0
   11728:	push	{r4, lr}
   1172a:	sub	sp, #8
   1172c:	movs	r4, #0
   1172e:	strd	r4, r4, [sp]
   11732:	bl	1163c <error@@Base+0x1684>
   11736:	add	sp, #8
   11738:	pop	{r4, pc}
   1173a:	nop
   1173c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11740:	mov	r7, r0
   11742:	ldr	r0, [pc, #392]	; (118cc <error@@Base+0x1914>)
   11744:	mov	r8, r1
   11746:	ldr	r1, [pc, #392]	; (118d0 <error@@Base+0x1918>)
   11748:	sub.w	sp, sp, #8192	; 0x2000
   1174c:	add	r0, pc
   1174e:	sub	sp, #36	; 0x24
   11750:	mov	r4, r3
   11752:	add.w	r3, sp, #8192	; 0x2000
   11756:	ldr	r1, [r0, r1]
   11758:	adds	r3, #28
   1175a:	ldr	r5, [pc, #376]	; (118d4 <error@@Base+0x191c>)
   1175c:	cmp.w	r4, #1024	; 0x400
   11760:	ldr	r1, [r1, #0]
   11762:	str	r1, [r3, #0]
   11764:	mov.w	r1, #0
   11768:	add.w	r3, sp, #8256	; 0x2040
   1176c:	add.w	r3, r3, #8
   11770:	add	r5, pc
   11772:	ldr	r3, [r3, #0]
   11774:	str	r3, [sp, #4]
   11776:	add.w	r3, sp, #8256	; 0x2040
   1177a:	add.w	r3, r3, #12
   1177e:	ldr	r3, [r3, #0]
   11780:	str	r3, [sp, #8]
   11782:	bls.n	117b4 <error@@Base+0x17fc>
   11784:	blx	40ac <__errno_location@plt>
   11788:	mov.w	r9, #0
   1178c:	movs	r3, #22
   1178e:	str	r3, [r0, #0]
   11790:	ldr	r1, [pc, #324]	; (118d8 <error@@Base+0x1920>)
   11792:	add.w	r3, sp, #8192	; 0x2000
   11796:	ldr	r2, [pc, #312]	; (118d0 <error@@Base+0x1918>)
   11798:	adds	r3, #28
   1179a:	add	r1, pc
   1179c:	ldr	r2, [r1, r2]
   1179e:	ldr	r1, [r2, #0]
   117a0:	ldr	r2, [r3, #0]
   117a2:	eors	r1, r2
   117a4:	bne.w	118be <error@@Base+0x1906>
   117a8:	mov	r0, r9
   117aa:	add.w	sp, sp, #8192	; 0x2000
   117ae:	add	sp, #36	; 0x24
   117b0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117b4:	add	r6, sp, #32
   117b6:	mov	r1, r2
   117b8:	sub.w	sl, r6, #4
   117bc:	mov.w	r3, #8192	; 0x2000
   117c0:	lsls	r2, r4, #3
   117c2:	mov.w	r9, #0
   117c6:	mov	r0, sl
   117c8:	blx	3928 <__memcpy_chk@plt>
   117cc:	ldr	r3, [pc, #268]	; (118dc <error@@Base+0x1924>)
   117ce:	str.w	r8, [r6, #-12]!
   117d2:	ldr	r3, [r5, r3]
   117d4:	cmp	r7, r3
   117d6:	ite	eq
   117d8:	moveq	r3, #1
   117da:	movne	r3, #4
   117dc:	strh	r3, [r6, #4]
   117de:	cmp	r4, #0
   117e0:	beq.n	11850 <error@@Base+0x1898>
   117e2:	ldr.w	r2, [sl, #4]
   117e6:	cmp	r2, #0
   117e8:	beq.n	11790 <error@@Base+0x17d8>
   117ea:	mov	r2, r4
   117ec:	mov	r1, sl
   117ee:	mov	r0, r8
   117f0:	blx	r7
   117f2:	adds	r3, r0, #1
   117f4:	mov	r5, r0
   117f6:	beq.n	11840 <error@@Base+0x1888>
   117f8:	cbz	r0, 11856 <error@@Base+0x189e>
   117fa:	add	r9, r0
   117fc:	mov	fp, r0
   117fe:	ldr.w	r3, [sl, #4]
   11802:	cmp	r3, fp
   11804:	bhi.n	1187a <error@@Base+0x18c2>
   11806:	mov	r0, r4
   11808:	mov.w	r1, #4294967295	; 0xffffffff
   1180c:	sub.w	fp, fp, r3
   11810:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   11814:	add.w	sl, sl, #8
   11818:	mov	r4, r0
   1181a:	cmp	r0, #0
   1181c:	bne.n	117fe <error@@Base+0x1846>
   1181e:	cmp.w	fp, #0
   11822:	bne.n	118b2 <error@@Base+0x18fa>
   11824:	ldr	r3, [sp, #4]
   11826:	cmp	r3, #0
   11828:	beq.n	11790 <error@@Base+0x17d8>
   1182a:	ldrd	r3, r0, [sp, #4]
   1182e:	mov	r1, r5
   11830:	blx	r3
   11832:	adds	r0, #1
   11834:	bne.n	11790 <error@@Base+0x17d8>
   11836:	blx	40ac <__errno_location@plt>
   1183a:	movs	r3, #4
   1183c:	str	r3, [r0, #0]
   1183e:	b.n	11790 <error@@Base+0x17d8>
   11840:	blx	40ac <__errno_location@plt>
   11844:	ldr	r3, [r0, #0]
   11846:	mov	fp, r0
   11848:	cmp	r3, #4
   1184a:	beq.n	11860 <error@@Base+0x18a8>
   1184c:	cmp	r3, #11
   1184e:	beq.n	118a6 <error@@Base+0x18ee>
   11850:	mov.w	r9, #0
   11854:	b.n	11790 <error@@Base+0x17d8>
   11856:	blx	40ac <__errno_location@plt>
   1185a:	movs	r3, #32
   1185c:	str	r3, [r0, #0]
   1185e:	b.n	11790 <error@@Base+0x17d8>
   11860:	str	r3, [sp, #12]
   11862:	ldr	r3, [sp, #4]
   11864:	cmp	r3, #0
   11866:	beq.n	117e2 <error@@Base+0x182a>
   11868:	ldr	r0, [sp, #8]
   1186a:	movs	r1, #0
   1186c:	blx	r3
   1186e:	ldr	r3, [sp, #12]
   11870:	adds	r0, #1
   11872:	bne.n	117e2 <error@@Base+0x182a>
   11874:	str.w	r3, [fp]
   11878:	b.n	11790 <error@@Base+0x17d8>
   1187a:	cmp.w	fp, #0
   1187e:	beq.n	118c2 <error@@Base+0x190a>
   11880:	sub.w	r3, r3, fp
   11884:	str.w	r3, [sl, #4]
   11888:	ldr	r3, [sp, #4]
   1188a:	ldr.w	r1, [sl]
   1188e:	add	r1, fp
   11890:	str.w	r1, [sl]
   11894:	cmp	r3, #0
   11896:	beq.n	117e2 <error@@Base+0x182a>
   11898:	ldrd	r3, r0, [sp, #4]
   1189c:	mov	r1, r5
   1189e:	blx	r3
   118a0:	adds	r0, #1
   118a2:	bne.n	117e2 <error@@Base+0x182a>
   118a4:	b.n	11836 <error@@Base+0x187e>
   118a6:	mov	r2, r5
   118a8:	movs	r1, #1
   118aa:	mov	r0, r6
   118ac:	blx	3d48 <poll@plt>
   118b0:	b.n	117e2 <error@@Base+0x182a>
   118b2:	blx	40ac <__errno_location@plt>
   118b6:	mov	r9, r4
   118b8:	movs	r3, #14
   118ba:	str	r3, [r0, #0]
   118bc:	b.n	11790 <error@@Base+0x17d8>
   118be:	blx	3d00 <__stack_chk_fail@plt>
   118c2:	ldr	r3, [sp, #4]
   118c4:	cmp	r3, #0
   118c6:	beq.n	117e2 <error@@Base+0x182a>
   118c8:	b.n	11898 <error@@Base+0x18e0>
   118ca:	nop
   118cc:	push	{r2}
   118ce:	movs	r3, r0
   118d0:	lsls	r4, r7, #17
   118d2:	movs	r0, r0
   118d4:	cbz	r0, 11950 <error@@Base+0x1998>
   118d6:	movs	r3, r0
   118d8:	cbz	r6, 11948 <error@@Base+0x1990>
   118da:	movs	r3, r0
   118dc:	lsls	r0, r3, #18
   118de:	movs	r0, r0
   118e0:	push	{r4, lr}
   118e2:	sub	sp, #8
   118e4:	movs	r4, #0
   118e6:	strd	r4, r4, [sp]
   118ea:	bl	1173c <error@@Base+0x1784>
   118ee:	add	sp, #8
   118f0:	pop	{r4, pc}
   118f2:	nop
   118f4:	movs	r0, r0
   118f6:	movs	r0, r0
   118f8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   118fc:	sub	sp, #8
   118fe:	ldr	r7, [r0, #0]
   11900:	cmp	r7, #0
   11902:	beq.n	119ac <error@@Base+0x19f4>
   11904:	mov	r4, r0
   11906:	mov	r6, r1
   11908:	cbnz	r1, 11964 <error@@Base+0x19ac>
   1190a:	ldr	r1, [pc, #184]	; (119c4 <error@@Base+0x1a0c>)
   1190c:	add	r1, pc
   1190e:	mov	r0, r7
   11910:	blx	4040 <strpbrk@plt>
   11914:	mov	r5, r0
   11916:	str	r0, [r4, #0]
   11918:	cbz	r0, 1195c <error@@Base+0x19a4>
   1191a:	ldrb.w	r8, [r0]
   1191e:	cmp.w	r8, #34	; 0x22
   11922:	beq.n	11986 <error@@Base+0x19ce>
   11924:	cbz	r6, 1196a <error@@Base+0x19b2>
   11926:	movs	r3, #0
   11928:	ldr	r1, [pc, #156]	; (119c8 <error@@Base+0x1a10>)
   1192a:	strb	r3, [r0, #0]
   1192c:	ldr	r5, [r4, #0]
   1192e:	add	r1, pc
   11930:	str	r1, [sp, #4]
   11932:	adds	r0, r5, #1
   11934:	blx	3ee0 <strspn@plt>
   11938:	cmp.w	r8, #61	; 0x3d
   1193c:	ldr	r1, [sp, #4]
   1193e:	add.w	r0, r0, #1
   11942:	add.w	r6, r5, r0
   11946:	str	r6, [r4, #0]
   11948:	ldrb	r3, [r5, r0]
   1194a:	sub.w	r3, r3, #61	; 0x3d
   1194e:	clz	r3, r3
   11952:	mov.w	r3, r3, lsr #5
   11956:	it	eq
   11958:	moveq	r3, #0
   1195a:	cbnz	r3, 119b6 <error@@Base+0x19fe>
   1195c:	mov	r0, r7
   1195e:	add	sp, #8
   11960:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11964:	ldr	r1, [pc, #100]	; (119cc <error@@Base+0x1a14>)
   11966:	add	r1, pc
   11968:	b.n	1190e <error@@Base+0x1956>
   1196a:	ldr	r1, [pc, #100]	; (119d0 <error@@Base+0x1a18>)
   1196c:	strb	r6, [r0, #0]
   1196e:	ldr	r5, [r4, #0]
   11970:	add	r1, pc
   11972:	adds	r0, r5, #1
   11974:	blx	3ee0 <strspn@plt>
   11978:	adds	r0, #1
   1197a:	add	r5, r0
   1197c:	mov	r0, r7
   1197e:	str	r5, [r4, #0]
   11980:	add	sp, #8
   11982:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11986:	blx	3a28 <strlen@plt>
   1198a:	adds	r1, r5, #1
   1198c:	mov	r2, r0
   1198e:	mov	r0, r5
   11990:	blx	3db0 <memmove@plt>
   11994:	ldr	r0, [r4, #0]
   11996:	mov	r1, r8
   11998:	blx	3624 <strchr@plt>
   1199c:	str	r0, [r4, #0]
   1199e:	cbz	r0, 119ac <error@@Base+0x19f4>
   119a0:	ldr	r1, [pc, #48]	; (119d4 <error@@Base+0x1a1c>)
   119a2:	movs	r3, #0
   119a4:	strb	r3, [r0, #0]
   119a6:	add	r1, pc
   119a8:	ldr	r5, [r4, #0]
   119aa:	b.n	11972 <error@@Base+0x19ba>
   119ac:	movs	r7, #0
   119ae:	mov	r0, r7
   119b0:	add	sp, #8
   119b2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   119b6:	adds	r0, r6, #1
   119b8:	blx	3ee0 <strspn@plt>
   119bc:	adds	r0, #1
   119be:	add	r6, r0
   119c0:	str	r6, [r4, #0]
   119c2:	b.n	1195c <error@@Base+0x19a4>
   119c4:	ble.n	11a48 <error@@Base+0x1a90>
   119c6:	movs	r0, r0
   119c8:	ble.n	11a18 <error@@Base+0x1a60>
   119ca:	movs	r0, r0
   119cc:	bgt.n	1198c <error@@Base+0x19d4>
   119ce:	movs	r0, r0
   119d0:	bgt.n	1199c <error@@Base+0x19e4>
   119d2:	movs	r0, r0
   119d4:	bgt.n	11934 <error@@Base+0x197c>
   119d6:	movs	r0, r0
   119d8:	ldr	r2, [pc, #268]	; (11ae8 <error@@Base+0x1b30>)
   119da:	ldr	r3, [pc, #272]	; (11aec <error@@Base+0x1b34>)
   119dc:	add	r2, pc
   119de:	push	{r4, r5, r6, r7, lr}
   119e0:	sub	sp, #12
   119e2:	ldr	r3, [r2, r3]
   119e4:	mov	r4, r0
   119e6:	ldr	r3, [r3, #0]
   119e8:	str	r3, [sp, #4]
   119ea:	mov.w	r3, #0
   119ee:	blx	3a28 <strlen@plt>
   119f2:	adds	r0, #1
   119f4:	bl	10e34 <error@@Base+0xe7c>
   119f8:	ldrb	r3, [r4, #0]
   119fa:	mov	r7, r0
   119fc:	cmp	r3, #0
   119fe:	beq.n	11ae0 <error@@Base+0x1b28>
   11a00:	adds	r5, r0, #1
   11a02:	movs	r6, #32
   11a04:	b.n	11a16 <error@@Base+0x1a5e>
   11a06:	mov	r2, r4
   11a08:	mov	r1, r5
   11a0a:	strb.w	r6, [r5, #-1]
   11a0e:	ldrb	r3, [r2, #1]
   11a10:	adds	r5, #1
   11a12:	adds	r4, r2, #1
   11a14:	cbz	r3, 11a30 <error@@Base+0x1a78>
   11a16:	cmp	r3, #37	; 0x25
   11a18:	beq.n	11a4a <error@@Base+0x1a92>
   11a1a:	cmp	r3, #43	; 0x2b
   11a1c:	beq.n	11a06 <error@@Base+0x1a4e>
   11a1e:	mov	r2, r4
   11a20:	strb.w	r3, [r5, #-1]
   11a24:	ldrb	r3, [r2, #1]
   11a26:	mov	r1, r5
   11a28:	adds	r4, r2, #1
   11a2a:	adds	r5, #1
   11a2c:	cmp	r3, #0
   11a2e:	bne.n	11a16 <error@@Base+0x1a5e>
   11a30:	movs	r3, #0
   11a32:	strb	r3, [r1, #0]
   11a34:	ldr	r2, [pc, #184]	; (11af0 <error@@Base+0x1b38>)
   11a36:	ldr	r3, [pc, #180]	; (11aec <error@@Base+0x1b34>)
   11a38:	add	r2, pc
   11a3a:	ldr	r3, [r2, r3]
   11a3c:	ldr	r2, [r3, #0]
   11a3e:	ldr	r3, [sp, #4]
   11a40:	eors	r2, r3
   11a42:	bne.n	11ae4 <error@@Base+0x1b2c>
   11a44:	mov	r0, r7
   11a46:	add	sp, #12
   11a48:	pop	{r4, r5, r6, r7, pc}
   11a4a:	blx	3ca8 <__ctype_b_loc@plt>
   11a4e:	ldrb	r3, [r4, #1]
   11a50:	ldr	r2, [r0, #0]
   11a52:	ldrh.w	r1, [r2, r3, lsl #1]
   11a56:	lsls	r1, r1, #19
   11a58:	bpl.n	11ad6 <error@@Base+0x1b1e>
   11a5a:	ldrb	r1, [r4, #2]
   11a5c:	ldrh.w	r2, [r2, r1, lsl #1]
   11a60:	lsls	r2, r2, #19
   11a62:	bpl.n	11ad6 <error@@Base+0x1b1e>
   11a64:	sub.w	r2, r3, #48	; 0x30
   11a68:	uxtb	r2, r2
   11a6a:	cmp	r2, #9
   11a6c:	bls.n	11ac8 <error@@Base+0x1b10>
   11a6e:	sub.w	r2, r3, #97	; 0x61
   11a72:	cmp	r2, #5
   11a74:	bls.n	11ace <error@@Base+0x1b16>
   11a76:	sub.w	r2, r3, #65	; 0x41
   11a7a:	cmp	r2, #5
   11a7c:	bhi.n	11ad6 <error@@Base+0x1b1e>
   11a7e:	subs	r3, #55	; 0x37
   11a80:	strb.w	r3, [sp]
   11a84:	sub.w	r3, r1, #48	; 0x30
   11a88:	adds	r2, r4, #2
   11a8a:	uxtb	r3, r3
   11a8c:	cmp	r3, #9
   11a8e:	it	ls
   11a90:	strbls.w	r3, [sp, #1]
   11a94:	bls.n	11ab4 <error@@Base+0x1afc>
   11a96:	sub.w	r3, r1, #97	; 0x61
   11a9a:	cmp	r3, #5
   11a9c:	itt	ls
   11a9e:	subls	r1, #87	; 0x57
   11aa0:	strbls.w	r1, [sp, #1]
   11aa4:	bls.n	11ab4 <error@@Base+0x1afc>
   11aa6:	sub.w	r3, r1, #65	; 0x41
   11aaa:	cmp	r3, #5
   11aac:	bhi.n	11ad6 <error@@Base+0x1b1e>
   11aae:	subs	r1, #55	; 0x37
   11ab0:	strb.w	r1, [sp, #1]
   11ab4:	ldrb.w	r0, [sp]
   11ab8:	mov	r1, r5
   11aba:	ldrb.w	r3, [sp, #1]
   11abe:	orr.w	r3, r3, r0, lsl #4
   11ac2:	strb.w	r3, [r5, #-1]
   11ac6:	b.n	11a0e <error@@Base+0x1a56>
   11ac8:	strb.w	r2, [sp]
   11acc:	b.n	11a84 <error@@Base+0x1acc>
   11ace:	subs	r3, #87	; 0x57
   11ad0:	strb.w	r3, [sp]
   11ad4:	b.n	11a84 <error@@Base+0x1acc>
   11ad6:	mov	r0, r7
   11ad8:	movs	r7, #0
   11ada:	blx	385c <free@plt+0x4>
   11ade:	b.n	11a34 <error@@Base+0x1a7c>
   11ae0:	mov	r1, r0
   11ae2:	b.n	11a30 <error@@Base+0x1a78>
   11ae4:	blx	3d00 <__stack_chk_fail@plt>
   11ae8:	cbz	r4, 11b08 <error@@Base+0x1b50>
   11aea:	movs	r3, r0
   11aec:	lsls	r4, r7, #17
   11aee:	movs	r0, r0
   11af0:	cbz	r0, 11afa <error@@Base+0x1b42>
   11af2:	movs	r3, r0
   11af4:	ldrb	r3, [r0, #0]
   11af6:	cbz	r3, 11b10 <error@@Base+0x1b58>
   11af8:	mov	r2, r0
   11afa:	b.n	11b02 <error@@Base+0x1b4a>
   11afc:	ldrb.w	r3, [r2, #1]!
   11b00:	cbz	r3, 11b10 <error@@Base+0x1b58>
   11b02:	cmp	r3, #13
   11b04:	it	ne
   11b06:	cmpne	r3, #10
   11b08:	bne.n	11afc <error@@Base+0x1b44>
   11b0a:	movs	r3, #0
   11b0c:	strb	r3, [r2, #0]
   11b0e:	bx	lr
   11b10:	bx	lr
   11b12:	nop
   11b14:	push	{r4, r5, r6, lr}
   11b16:	movs	r1, #3
   11b18:	mov	r5, r0
   11b1a:	blx	3ba4 <fcntl64@plt>
   11b1e:	mov	r4, r0
   11b20:	adds	r0, #1
   11b22:	beq.n	11b58 <error@@Base+0x1ba0>
   11b24:	ands.w	r6, r4, #2048	; 0x800
   11b28:	mov	r1, r5
   11b2a:	bne.n	11b4a <error@@Base+0x1b92>
   11b2c:	ldr	r0, [pc, #92]	; (11b8c <error@@Base+0x1bd4>)
   11b2e:	add	r0, pc
   11b30:	bl	10140 <error@@Base+0x188>
   11b34:	orr.w	r2, r4, #2048	; 0x800
   11b38:	movs	r1, #4
   11b3a:	mov	r0, r5
   11b3c:	blx	3ba4 <fcntl64@plt>
   11b40:	adds	r3, r0, #1
   11b42:	mov	r4, r0
   11b44:	beq.n	11b72 <error@@Base+0x1bba>
   11b46:	mov	r0, r6
   11b48:	pop	{r4, r5, r6, pc}
   11b4a:	ldr	r0, [pc, #68]	; (11b90 <error@@Base+0x1bd8>)
   11b4c:	movs	r6, #0
   11b4e:	add	r0, pc
   11b50:	bl	10194 <error@@Base+0x1dc>
   11b54:	mov	r0, r6
   11b56:	pop	{r4, r5, r6, pc}
   11b58:	blx	40ac <__errno_location@plt>
   11b5c:	mov	r6, r4
   11b5e:	ldr	r0, [r0, #0]
   11b60:	blx	3464 <strerror@plt+0x4>
   11b64:	mov	r1, r5
   11b66:	mov	r2, r0
   11b68:	ldr	r0, [pc, #40]	; (11b94 <error@@Base+0x1bdc>)
   11b6a:	add	r0, pc
   11b6c:	bl	ffb8 <error@@Base>
   11b70:	b.n	11b46 <error@@Base+0x1b8e>
   11b72:	blx	40ac <__errno_location@plt>
   11b76:	mov	r6, r4
   11b78:	ldr	r0, [r0, #0]
   11b7a:	blx	3464 <strerror@plt+0x4>
   11b7e:	mov	r1, r5
   11b80:	mov	r2, r0
   11b82:	ldr	r0, [pc, #20]	; (11b98 <error@@Base+0x1be0>)
   11b84:	add	r0, pc
   11b86:	bl	100ec <error@@Base+0x134>
   11b8a:	b.n	11b46 <error@@Base+0x1b8e>
   11b8c:	blt.n	11c44 <error@@Base+0x1c8c>
   11b8e:	movs	r0, r0
   11b90:	blt.n	11be0 <error@@Base+0x1c28>
   11b92:	movs	r0, r0
   11b94:	bge.n	11b7c <error@@Base+0x1bc4>
   11b96:	movs	r0, r0
   11b98:	blt.n	11bdc <error@@Base+0x1c24>
   11b9a:	movs	r0, r0
   11b9c:	push	{r4, r5, r6, lr}
   11b9e:	movs	r1, #3
   11ba0:	mov	r6, r0
   11ba2:	blx	3ba4 <fcntl64@plt>
   11ba6:	mov	r4, r0
   11ba8:	adds	r0, #1
   11baa:	beq.n	11be2 <error@@Base+0x1c2a>
   11bac:	ands.w	r5, r4, #2048	; 0x800
   11bb0:	mov	r1, r6
   11bb2:	beq.n	11bd6 <error@@Base+0x1c1e>
   11bb4:	ldr	r0, [pc, #92]	; (11c14 <error@@Base+0x1c5c>)
   11bb6:	add	r0, pc
   11bb8:	bl	100ec <error@@Base+0x134>
   11bbc:	bic.w	r2, r4, #2048	; 0x800
   11bc0:	movs	r1, #4
   11bc2:	mov	r0, r6
   11bc4:	blx	3ba4 <fcntl64@plt>
   11bc8:	adds	r3, r0, #1
   11bca:	mov	r5, r0
   11bcc:	it	ne
   11bce:	movne	r5, #0
   11bd0:	beq.n	11bfc <error@@Base+0x1c44>
   11bd2:	mov	r0, r5
   11bd4:	pop	{r4, r5, r6, pc}
   11bd6:	ldr	r0, [pc, #64]	; (11c18 <error@@Base+0x1c60>)
   11bd8:	add	r0, pc
   11bda:	bl	10194 <error@@Base+0x1dc>
   11bde:	mov	r0, r5
   11be0:	pop	{r4, r5, r6, pc}
   11be2:	blx	40ac <__errno_location@plt>
   11be6:	mov	r5, r4
   11be8:	ldr	r0, [r0, #0]
   11bea:	blx	3464 <strerror@plt+0x4>
   11bee:	mov	r1, r6
   11bf0:	mov	r2, r0
   11bf2:	ldr	r0, [pc, #40]	; (11c1c <error@@Base+0x1c64>)
   11bf4:	add	r0, pc
   11bf6:	bl	ffb8 <error@@Base>
   11bfa:	b.n	11bd2 <error@@Base+0x1c1a>
   11bfc:	blx	40ac <__errno_location@plt>
   11c00:	ldr	r0, [r0, #0]
   11c02:	blx	3464 <strerror@plt+0x4>
   11c06:	mov	r1, r6
   11c08:	mov	r2, r0
   11c0a:	ldr	r0, [pc, #20]	; (11c20 <error@@Base+0x1c68>)
   11c0c:	add	r0, pc
   11c0e:	bl	100ec <error@@Base+0x134>
   11c12:	b.n	11bd2 <error@@Base+0x1c1a>
   11c14:	blt.n	11c6c <error@@Base+0x1cb4>
   11c16:	movs	r0, r0
   11c18:	bge.n	11bfc <error@@Base+0x1c44>
   11c1a:	movs	r0, r0
   11c1c:	bge.n	11cf0 <error@@Base+0x1d38>
   11c1e:	movs	r0, r0
   11c20:	bge.n	11c04 <error@@Base+0x1c4c>
   11c22:	movs	r0, r0
   11c24:	push	{r4, lr}
   11c26:	mov	r4, r0
   11c28:	adds	r0, #11
   11c2a:	bne.n	11c34 <error@@Base+0x1c7c>
   11c2c:	blx	40ac <__errno_location@plt>
   11c30:	ldr	r0, [r0, #0]
   11c32:	cbnz	r0, 11c3e <error@@Base+0x1c86>
   11c34:	mov	r0, r4
   11c36:	ldmia.w	sp!, {r4, lr}
   11c3a:	b.w	36d0 <gai_strerror@plt>
   11c3e:	ldmia.w	sp!, {r4, lr}
   11c42:	b.w	3460 <strerror@plt>
   11c46:	nop
   11c48:	push	{r4, r5, r6, lr}
   11c4a:	sub	sp, #32
   11c4c:	ldr	r5, [pc, #160]	; (11cf0 <error@@Base+0x1d38>)
   11c4e:	add	r3, sp, #20
   11c50:	ldr	r4, [pc, #160]	; (11cf4 <error@@Base+0x1d3c>)
   11c52:	add	r1, sp, #24
   11c54:	add	r5, pc
   11c56:	str	r3, [sp, #12]
   11c58:	str	r1, [sp, #0]
   11c5a:	movs	r2, #1
   11c5c:	ldr	r4, [r5, r4]
   11c5e:	movs	r1, #6
   11c60:	movs	r5, #4
   11c62:	ldr	r4, [r4, #0]
   11c64:	str	r4, [sp, #28]
   11c66:	mov.w	r4, #0
   11c6a:	mov	r4, r0
   11c6c:	str	r5, [sp, #24]
   11c6e:	blx	4010 <getsockopt@plt>
   11c72:	ldr	r3, [sp, #12]
   11c74:	adds	r0, #1
   11c76:	beq.n	11cd6 <error@@Base+0x1d1e>
   11c78:	ldr	r2, [sp, #20]
   11c7a:	cmp	r2, #1
   11c7c:	beq.n	11cb4 <error@@Base+0x1cfc>
   11c7e:	ldr	r0, [pc, #120]	; (11cf8 <error@@Base+0x1d40>)
   11c80:	movs	r6, #1
   11c82:	mov	r1, r4
   11c84:	str	r3, [sp, #12]
   11c86:	add	r0, pc
   11c88:	str	r6, [sp, #20]
   11c8a:	bl	10140 <error@@Base+0x188>
   11c8e:	ldr	r3, [sp, #12]
   11c90:	mov	r2, r6
   11c92:	mov	r0, r4
   11c94:	movs	r1, #6
   11c96:	str	r5, [sp, #0]
   11c98:	blx	4028 <setsockopt@plt>
   11c9c:	adds	r0, #1
   11c9e:	beq.n	11cc0 <error@@Base+0x1d08>
   11ca0:	ldr	r2, [pc, #88]	; (11cfc <error@@Base+0x1d44>)
   11ca2:	ldr	r3, [pc, #80]	; (11cf4 <error@@Base+0x1d3c>)
   11ca4:	add	r2, pc
   11ca6:	ldr	r3, [r2, r3]
   11ca8:	ldr	r2, [r3, #0]
   11caa:	ldr	r3, [sp, #28]
   11cac:	eors	r2, r3
   11cae:	bne.n	11cec <error@@Base+0x1d34>
   11cb0:	add	sp, #32
   11cb2:	pop	{r4, r5, r6, pc}
   11cb4:	ldr	r0, [pc, #72]	; (11d00 <error@@Base+0x1d48>)
   11cb6:	mov	r1, r4
   11cb8:	add	r0, pc
   11cba:	bl	10140 <error@@Base+0x188>
   11cbe:	b.n	11ca0 <error@@Base+0x1ce8>
   11cc0:	blx	40ac <__errno_location@plt>
   11cc4:	ldr	r0, [r0, #0]
   11cc6:	blx	3464 <strerror@plt+0x4>
   11cca:	mov	r1, r0
   11ccc:	ldr	r0, [pc, #52]	; (11d04 <error@@Base+0x1d4c>)
   11cce:	add	r0, pc
   11cd0:	bl	ffb8 <error@@Base>
   11cd4:	b.n	11ca0 <error@@Base+0x1ce8>
   11cd6:	blx	40ac <__errno_location@plt>
   11cda:	ldr	r0, [r0, #0]
   11cdc:	blx	3464 <strerror@plt+0x4>
   11ce0:	mov	r1, r0
   11ce2:	ldr	r0, [pc, #36]	; (11d08 <error@@Base+0x1d50>)
   11ce4:	add	r0, pc
   11ce6:	bl	100ec <error@@Base+0x134>
   11cea:	b.n	11ca0 <error@@Base+0x1ce8>
   11cec:	blx	3d00 <__stack_chk_fail@plt>
   11cf0:	add	r6, sp, #1008	; 0x3f0
   11cf2:	movs	r3, r0
   11cf4:	lsls	r4, r7, #17
   11cf6:	movs	r0, r0
   11cf8:	bge.n	11ca0 <error@@Base+0x1ce8>
   11cfa:	movs	r0, r0
   11cfc:	add	r6, sp, #688	; 0x2b0
   11cfe:	movs	r3, r0
   11d00:	bge.n	11c14 <error@@Base+0x1c5c>
   11d02:	movs	r0, r0
   11d04:	bge.n	11c54 <error@@Base+0x1c9c>
   11d06:	movs	r0, r0
   11d08:	bge.n	11d84 <error@@Base+0x1dcc>
   11d0a:	movs	r0, r0
   11d0c:	push	{r4, r5, lr}
   11d0e:	sub	sp, #20
   11d10:	ldr	r5, [pc, #92]	; (11d70 <error@@Base+0x1db8>)
   11d12:	movs	r3, #4
   11d14:	ldr	r4, [pc, #92]	; (11d74 <error@@Base+0x1dbc>)
   11d16:	movs	r1, #1
   11d18:	add	r5, pc
   11d1a:	str	r3, [sp, #0]
   11d1c:	movs	r2, #2
   11d1e:	add	r3, sp, #8
   11d20:	ldr	r4, [r5, r4]
   11d22:	mov	r5, r0
   11d24:	ldr	r4, [r4, #0]
   11d26:	str	r4, [sp, #12]
   11d28:	mov.w	r4, #0
   11d2c:	str	r1, [sp, #8]
   11d2e:	blx	4028 <setsockopt@plt>
   11d32:	adds	r3, r0, #1
   11d34:	it	ne
   11d36:	movne	r4, #0
   11d38:	beq.n	11d50 <error@@Base+0x1d98>
   11d3a:	ldr	r2, [pc, #60]	; (11d78 <error@@Base+0x1dc0>)
   11d3c:	ldr	r3, [pc, #52]	; (11d74 <error@@Base+0x1dbc>)
   11d3e:	add	r2, pc
   11d40:	ldr	r3, [r2, r3]
   11d42:	ldr	r2, [r3, #0]
   11d44:	ldr	r3, [sp, #12]
   11d46:	eors	r2, r3
   11d48:	bne.n	11d6a <error@@Base+0x1db2>
   11d4a:	mov	r0, r4
   11d4c:	add	sp, #20
   11d4e:	pop	{r4, r5, pc}
   11d50:	mov	r4, r0
   11d52:	blx	40ac <__errno_location@plt>
   11d56:	ldr	r0, [r0, #0]
   11d58:	blx	3464 <strerror@plt+0x4>
   11d5c:	mov	r1, r5
   11d5e:	mov	r2, r0
   11d60:	ldr	r0, [pc, #24]	; (11d7c <error@@Base+0x1dc4>)
   11d62:	add	r0, pc
   11d64:	bl	ffb8 <error@@Base>
   11d68:	b.n	11d3a <error@@Base+0x1d82>
   11d6a:	blx	3d00 <__stack_chk_fail@plt>
   11d6e:	nop
   11d70:	add	r6, sp, #224	; 0xe0
   11d72:	movs	r3, r0
   11d74:	lsls	r4, r7, #17
   11d76:	movs	r0, r0
   11d78:	add	r6, sp, #72	; 0x48
   11d7a:	movs	r3, r0
   11d7c:	bge.n	11de4 <error@@Base+0x1e2c>
   11d7e:	movs	r0, r0
   11d80:	b.w	1c360 <mkdtemp@@Base+0xd40>
   11d84:	b.w	1c3ec <mkdtemp@@Base+0xdcc>
   11d88:	movs	r1, #1
   11d8a:	b.n	118f8 <error@@Base+0x1940>
   11d8c:	movs	r1, #0
   11d8e:	b.n	118f8 <error@@Base+0x1940>
   11d90:	push	{r3, r4, r5, lr}
   11d92:	movs	r1, #28
   11d94:	mov	r5, r0
   11d96:	movs	r0, #1
   11d98:	bl	10e5c <error@@Base+0xea4>
   11d9c:	mov	r4, r0
   11d9e:	ldr	r0, [r5, #0]
   11da0:	bl	10ee0 <error@@Base+0xf28>
   11da4:	str	r0, [r4, #0]
   11da6:	ldr	r0, [r5, #4]
   11da8:	bl	10ee0 <error@@Base+0xf28>
   11dac:	str	r0, [r4, #4]
   11dae:	ldr	r0, [r5, #16]
   11db0:	bl	10ee0 <error@@Base+0xf28>
   11db4:	str	r0, [r4, #16]
   11db6:	ldr	r3, [r5, #8]
   11db8:	str	r3, [r4, #8]
   11dba:	ldr	r3, [r5, #12]
   11dbc:	str	r3, [r4, #12]
   11dbe:	ldr	r0, [r5, #20]
   11dc0:	bl	10ee0 <error@@Base+0xf28>
   11dc4:	str	r0, [r4, #20]
   11dc6:	ldr	r0, [r5, #24]
   11dc8:	bl	10ee0 <error@@Base+0xf28>
   11dcc:	mov	r3, r0
   11dce:	mov	r0, r4
   11dd0:	str	r3, [r4, #24]
   11dd2:	pop	{r3, r4, r5, pc}
   11dd4:	push	{r4, r5, lr}
   11dd6:	sub	sp, #28
   11dd8:	movw	r4, #65535	; 0xffff
   11ddc:	movs	r5, #0
   11dde:	strd	r4, r5, [sp]
   11de2:	add	r3, sp, #16
   11de4:	ldr	r4, [pc, #76]	; (11e34 <error@@Base+0x1e7c>)
   11de6:	movs	r2, #0
   11de8:	ldr	r1, [pc, #76]	; (11e38 <error@@Base+0x1e80>)
   11dea:	add	r4, pc
   11dec:	str	r3, [sp, #8]
   11dee:	movs	r3, #0
   11df0:	ldr	r1, [r4, r1]
   11df2:	mov	r4, r0
   11df4:	ldr	r1, [r1, #0]
   11df6:	str	r1, [sp, #20]
   11df8:	mov.w	r1, #0
   11dfc:	bl	1bcb0 <mkdtemp@@Base+0x690>
   11e00:	ldr	r3, [sp, #16]
   11e02:	cbz	r3, 11e16 <error@@Base+0x1e5e>
   11e04:	ldr	r1, [pc, #52]	; (11e3c <error@@Base+0x1e84>)
   11e06:	mov	r0, r4
   11e08:	add	r1, pc
   11e0a:	blx	4004 <getservbyname@plt>
   11e0e:	cbz	r0, 11e2a <error@@Base+0x1e72>
   11e10:	ldr	r0, [r0, #8]
   11e12:	rev16	r0, r0
   11e14:	uxth	r0, r0
   11e16:	ldr	r2, [pc, #40]	; (11e40 <error@@Base+0x1e88>)
   11e18:	ldr	r3, [pc, #28]	; (11e38 <error@@Base+0x1e80>)
   11e1a:	add	r2, pc
   11e1c:	ldr	r3, [r2, r3]
   11e1e:	ldr	r2, [r3, #0]
   11e20:	ldr	r3, [sp, #20]
   11e22:	eors	r2, r3
   11e24:	bne.n	11e30 <error@@Base+0x1e78>
   11e26:	add	sp, #28
   11e28:	pop	{r4, r5, pc}
   11e2a:	mov.w	r0, #4294967295	; 0xffffffff
   11e2e:	b.n	11e16 <error@@Base+0x1e5e>
   11e30:	blx	3d00 <__stack_chk_fail@plt>
   11e34:	add	r5, sp, #408	; 0x198
   11e36:	movs	r3, r0
   11e38:	lsls	r4, r7, #17
   11e3a:	movs	r0, r0
   11e3c:	bls.n	11da0 <error@@Base+0x1de8>
   11e3e:	movs	r0, r0
   11e40:	add	r5, sp, #216	; 0xd8
   11e42:	movs	r3, r0
   11e44:	ldr	r2, [pc, #204]	; (11f14 <error@@Base+0x1f5c>)
   11e46:	ldr	r3, [pc, #208]	; (11f18 <error@@Base+0x1f60>)
   11e48:	add	r2, pc
   11e4a:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11e4e:	sub	sp, #24
   11e50:	ldr	r3, [r2, r3]
   11e52:	movs	r6, #0
   11e54:	mov	r8, r0
   11e56:	ldr	r3, [r3, #0]
   11e58:	str	r3, [sp, #20]
   11e5a:	mov.w	r3, #0
   11e5e:	str	r6, [sp, #16]
   11e60:	cbz	r1, 11ebe <error@@Base+0x1f06>
   11e62:	mvn.w	r3, #2147483648	; 0x80000000
   11e66:	str	r3, [r1, #0]
   11e68:	mov	r4, r1
   11e6a:	bl	10ee0 <error@@Base+0xf28>
   11e6e:	movs	r1, #58	; 0x3a
   11e70:	mov	r7, r0
   11e72:	blx	3624 <strchr@plt>
   11e76:	mov	r5, r0
   11e78:	cmp	r0, #0
   11e7a:	beq.n	11efc <error@@Base+0x1f44>
   11e7c:	mov	r1, r6
   11e7e:	strb.w	r6, [r0], #1
   11e82:	bl	11e44 <error@@Base+0x1e8c>
   11e86:	mov	r1, r6
   11e88:	str	r0, [r4, #0]
   11e8a:	mov	r0, r7
   11e8c:	bl	11e44 <error@@Base+0x1e8c>
   11e90:	mov	r5, r0
   11e92:	mov	r0, r7
   11e94:	blx	385c <free@plt+0x4>
   11e98:	ldr	r2, [r4, #0]
   11e9a:	movw	r3, #65534	; 0xfffe
   11e9e:	movt	r3, #32767	; 0x7fff
   11ea2:	cmp	r2, r3
   11ea4:	beq.n	11ef2 <error@@Base+0x1f3a>
   11ea6:	ldr	r2, [pc, #116]	; (11f1c <error@@Base+0x1f64>)
   11ea8:	ldr	r3, [pc, #108]	; (11f18 <error@@Base+0x1f60>)
   11eaa:	add	r2, pc
   11eac:	ldr	r3, [r2, r3]
   11eae:	ldr	r2, [r3, #0]
   11eb0:	ldr	r3, [sp, #20]
   11eb2:	eors	r2, r3
   11eb4:	bne.n	11f0e <error@@Base+0x1f56>
   11eb6:	mov	r0, r5
   11eb8:	add	sp, #24
   11eba:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11ebe:	ldr	r1, [pc, #96]	; (11f20 <error@@Base+0x1f68>)
   11ec0:	mvn.w	r5, #2147483648	; 0x80000000
   11ec4:	add	r1, pc
   11ec6:	blx	3630 <strcasecmp@plt>
   11eca:	cmp	r0, #0
   11ecc:	beq.n	11ea6 <error@@Base+0x1eee>
   11ece:	add	r3, sp, #16
   11ed0:	movs	r5, #0
   11ed2:	str	r3, [sp, #8]
   11ed4:	mov	r0, r8
   11ed6:	movs	r3, #0
   11ed8:	movw	r4, #65533	; 0xfffd
   11edc:	movs	r2, #0
   11ede:	movt	r4, #32767	; 0x7fff
   11ee2:	strd	r4, r5, [sp]
   11ee6:	bl	1bcb0 <mkdtemp@@Base+0x690>
   11eea:	ldr	r3, [sp, #16]
   11eec:	mov	r5, r0
   11eee:	cmp	r3, #0
   11ef0:	beq.n	11ea6 <error@@Base+0x1eee>
   11ef2:	movw	r5, #65534	; 0xfffe
   11ef6:	movt	r5, #32767	; 0x7fff
   11efa:	b.n	11ea6 <error@@Base+0x1eee>
   11efc:	mov	r0, r7
   11efe:	blx	385c <free@plt+0x4>
   11f02:	mov	r1, r5
   11f04:	mov	r0, r8
   11f06:	bl	11e44 <error@@Base+0x1e8c>
   11f0a:	mov	r5, r0
   11f0c:	b.n	11ea6 <error@@Base+0x1eee>
   11f0e:	blx	3d00 <__stack_chk_fail@plt>
   11f12:	nop
   11f14:	add	r5, sp, #32
   11f16:	movs	r3, r0
   11f18:	lsls	r4, r7, #17
   11f1a:	movs	r0, r0
   11f1c:	add	r4, sp, #664	; 0x298
   11f1e:	movs	r3, r0
   11f20:	bhi.n	11f14 <error@@Base+0x1f5c>
   11f22:	movs	r0, r0
   11f24:	ldr	r2, [pc, #340]	; (1207c <error@@Base+0x20c4>)
   11f26:	ldr	r3, [pc, #344]	; (12080 <error@@Base+0x20c8>)
   11f28:	add	r2, pc
   11f2a:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f2e:	sub	sp, #20
   11f30:	ldr	r3, [r2, r3]
   11f32:	mov	r9, r0
   11f34:	movs	r4, #0
   11f36:	ldr	r3, [r3, #0]
   11f38:	str	r3, [sp, #12]
   11f3a:	mov.w	r3, #0
   11f3e:	blx	40ac <__errno_location@plt>
   11f42:	str	r4, [r0, #0]
   11f44:	cmp.w	r9, #0
   11f48:	beq.n	12032 <error@@Base+0x207a>
   11f4a:	ldrb.w	r2, [r9]
   11f4e:	cmp	r2, #0
   11f50:	beq.n	12032 <error@@Base+0x207a>
   11f52:	movw	r7, #6699	; 0x1a2b
   11f56:	mov.w	sl, #14976	; 0x3a80
   11f5a:	movt	r7, #9
   11f5e:	movt	sl, #9
   11f62:	add.w	r8, sp, #8
   11f66:	mov	r6, r0
   11f68:	movs	r5, #1
   11f6a:	mov.w	r3, #20864	; 0x5180
   11f6e:	movt	r3, #1
   11f72:	str	r3, [sp, #4]
   11f74:	movs	r2, #10
   11f76:	mov	r1, r8
   11f78:	mov	r0, r9
   11f7a:	blx	3b34 <strtol@plt>
   11f7e:	ldr	r2, [sp, #8]
   11f80:	cmp	r2, r9
   11f82:	mov	fp, r0
   11f84:	beq.n	12032 <error@@Base+0x207a>
   11f86:	ldr	r3, [r6, #0]
   11f88:	cmp	r3, #34	; 0x22
   11f8a:	beq.n	12028 <error@@Base+0x2070>
   11f8c:	cmp.w	fp, #0
   11f90:	blt.n	12032 <error@@Base+0x207a>
   11f92:	adds	r3, r2, #1
   11f94:	str	r3, [sp, #8]
   11f96:	ldrb	r3, [r2, #0]
   11f98:	cmp	r3, #0
   11f9a:	beq.n	1206a <error@@Base+0x20b2>
   11f9c:	subs	r3, #68	; 0x44
   11f9e:	uxtb	r2, r3
   11fa0:	cmp	r2, #51	; 0x33
   11fa2:	bhi.n	12032 <error@@Base+0x207a>
   11fa4:	cmp	r3, #51	; 0x33
   11fa6:	bhi.n	12032 <error@@Base+0x207a>
   11fa8:	tbb	[pc, r3]
   11fac:	muls	r5, r2
   11fae:	muls	r3, r0
   11fb0:	orrs	r2, r7
   11fb2:	muls	r3, r0
   11fb4:	subs	r3, r0, r1
   11fb6:	muls	r3, r0
   11fb8:	muls	r3, r0
   11fba:	ldr	r3, [r0, r5]
   11fbc:	muls	r3, r0
   11fbe:	str	r3, [r0, r5]
   11fc0:	muls	r3, r0
   11fc2:	muls	r3, r0
   11fc4:	muls	r3, r0
   11fc6:	muls	r3, r0
   11fc8:	muls	r3, r0
   11fca:	muls	r3, r0
   11fcc:	muls	r5, r2
   11fce:	muls	r3, r0
   11fd0:	orrs	r2, r7
   11fd2:	muls	r3, r0
   11fd4:	subs	r3, r0, r1
   11fd6:	muls	r3, r0
   11fd8:	muls	r3, r0
   11fda:	ldr	r3, [r0, r5]
   11fdc:	muls	r3, r0
   11fde:	str	r3, [r0, r5]
   11fe0:	movw	r0, #8738	; 0x2222
   11fe4:	movt	r0, #546	; 0x222
   11fe8:	movs	r5, #60	; 0x3c
   11fea:	cmp	r0, fp
   11fec:	ble.n	12032 <error@@Base+0x207a>
   11fee:	mov	r1, fp
   11ff0:	mov	r0, r5
   11ff2:	bl	1d08c <mkdtemp@@Base+0x1a6c>
   11ff6:	mov	r1, r0
   11ff8:	mvn.w	r0, #2147483648	; 0x80000000
   11ffc:	str	r1, [sp, #0]
   11ffe:	bl	1d064 <mkdtemp@@Base+0x1a44>
   12002:	cmp	r0, r4
   12004:	ble.n	12032 <error@@Base+0x207a>
   12006:	mov	r0, r4
   12008:	ldr	r1, [sp, #0]
   1200a:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1200e:	subs	r4, r0, #0
   12010:	blt.n	12032 <error@@Base+0x207a>
   12012:	ldr.w	r9, [sp, #8]
   12016:	ldrb.w	r2, [r9]
   1201a:	cmp	r2, #0
   1201c:	bne.n	11f74 <error@@Base+0x1fbc>
   1201e:	b.n	12036 <error@@Base+0x207e>
   12020:	mov	r0, r7
   12022:	mov.w	r5, #3600	; 0xe10
   12026:	b.n	11fea <error@@Base+0x2032>
   12028:	add.w	r3, r0, #2147483648	; 0x80000000
   1202c:	subs	r3, #1
   1202e:	adds	r3, #3
   12030:	bls.n	11f8c <error@@Base+0x1fd4>
   12032:	mov.w	r4, #4294967295	; 0xffffffff
   12036:	ldr	r2, [pc, #76]	; (12084 <error@@Base+0x20cc>)
   12038:	ldr	r3, [pc, #68]	; (12080 <error@@Base+0x20c8>)
   1203a:	add	r2, pc
   1203c:	ldr	r3, [r2, r3]
   1203e:	ldr	r2, [r3, #0]
   12040:	ldr	r3, [sp, #12]
   12042:	eors	r2, r3
   12044:	bne.n	12078 <error@@Base+0x20c0>
   12046:	mov	r0, r4
   12048:	add	sp, #20
   1204a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1204e:	movw	r0, #3550	; 0xdde
   12052:	mov	r5, sl
   12054:	b.n	11fea <error@@Base+0x2032>
   12056:	ldr	r5, [sp, #4]
   12058:	movw	r0, #24855	; 0x6117
   1205c:	b.n	11fea <error@@Base+0x2032>
   1205e:	mov	r1, r5
   12060:	mvn.w	r0, #2147483648	; 0x80000000
   12064:	bl	1c9d8 <mkdtemp@@Base+0x13b8>
   12068:	b.n	11fea <error@@Base+0x2032>
   1206a:	mov	r1, r5
   1206c:	mvn.w	r0, #2147483648	; 0x80000000
   12070:	str	r2, [sp, #8]
   12072:	bl	1c9d8 <mkdtemp@@Base+0x13b8>
   12076:	b.n	11fea <error@@Base+0x2032>
   12078:	blx	3d00 <__stack_chk_fail@plt>
   1207c:	add	r4, sp, #160	; 0xa0
   1207e:	movs	r3, r0
   12080:	lsls	r4, r7, #17
   12082:	movs	r0, r0
   12084:	add	r3, sp, #88	; 0x58
   12086:	movs	r3, r0
   12088:	ldr	r2, [pc, #108]	; (120f8 <error@@Base+0x2140>)
   1208a:	cmp	r1, #22
   1208c:	it	ne
   1208e:	cmpne	r1, #0
   12090:	ldr	r3, [pc, #104]	; (120fc <error@@Base+0x2144>)
   12092:	add	r2, pc
   12094:	push	{lr}
   12096:	sub	sp, #20
   12098:	ldr	r3, [r2, r3]
   1209a:	ldr	r3, [r3, #0]
   1209c:	str	r3, [sp, #12]
   1209e:	mov.w	r3, #0
   120a2:	beq.n	120da <error@@Base+0x2122>
   120a4:	ldr	r2, [pc, #88]	; (12100 <error@@Base+0x2148>)
   120a6:	mov	r3, r0
   120a8:	str	r1, [sp, #0]
   120aa:	add	r0, sp, #8
   120ac:	add	r2, pc
   120ae:	movs	r1, #1
   120b0:	blx	38f8 <__asprintf_chk@plt>
   120b4:	adds	r0, #1
   120b6:	beq.n	120e4 <error@@Base+0x212c>
   120b8:	ldr	r0, [pc, #72]	; (12104 <error@@Base+0x214c>)
   120ba:	ldr	r1, [sp, #8]
   120bc:	add	r0, pc
   120be:	bl	10194 <error@@Base+0x1dc>
   120c2:	ldr	r0, [sp, #8]
   120c4:	ldr	r2, [pc, #64]	; (12108 <error@@Base+0x2150>)
   120c6:	ldr	r3, [pc, #52]	; (120fc <error@@Base+0x2144>)
   120c8:	add	r2, pc
   120ca:	ldr	r3, [r2, r3]
   120cc:	ldr	r2, [r3, #0]
   120ce:	ldr	r3, [sp, #12]
   120d0:	eors	r2, r3
   120d2:	bne.n	120e0 <error@@Base+0x2128>
   120d4:	add	sp, #20
   120d6:	ldr.w	pc, [sp], #4
   120da:	bl	10ee0 <error@@Base+0xf28>
   120de:	b.n	120c4 <error@@Base+0x210c>
   120e0:	blx	3d00 <__stack_chk_fail@plt>
   120e4:	blx	40ac <__errno_location@plt>
   120e8:	ldr	r0, [r0, #0]
   120ea:	blx	3464 <strerror@plt+0x4>
   120ee:	mov	r1, r0
   120f0:	ldr	r0, [pc, #24]	; (1210c <error@@Base+0x2154>)
   120f2:	add	r0, pc
   120f4:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   120f8:	add	r2, sp, #760	; 0x2f8
   120fa:	movs	r3, r0
   120fc:	lsls	r4, r7, #17
   120fe:	movs	r0, r0
   12100:	bvc.n	1212c <error@@Base+0x2174>
   12102:	movs	r0, r0
   12104:	bvc.n	12158 <error@@Base+0x21a0>
   12106:	movs	r0, r0
   12108:	add	r2, sp, #544	; 0x220
   1210a:	movs	r3, r0
   1210c:	bvs.n	120bc <error@@Base+0x2104>
   1210e:	movs	r0, r0
   12110:	push	{r4, r5, r6, lr}
   12112:	mov	r4, r0
   12114:	cbz	r0, 1213c <error@@Base+0x2184>
   12116:	ldr	r5, [r0, #0]
   12118:	cbz	r5, 1213e <error@@Base+0x2186>
   1211a:	ldrb	r3, [r5, #0]
   1211c:	mov	r6, r1
   1211e:	cmp	r3, #91	; 0x5b
   12120:	beq.n	12148 <error@@Base+0x2190>
   12122:	ldr	r1, [pc, #84]	; (12178 <error@@Base+0x21c0>)
   12124:	mov	r0, r5
   12126:	add	r1, pc
   12128:	blx	4040 <strpbrk@plt>
   1212c:	mov	r3, r0
   1212e:	cbz	r0, 1216e <error@@Base+0x21b6>
   12130:	ldrb	r2, [r3, #0]
   12132:	cmp	r2, #47	; 0x2f
   12134:	beq.n	1215e <error@@Base+0x21a6>
   12136:	cmp	r2, #58	; 0x3a
   12138:	beq.n	1215e <error@@Base+0x21a6>
   1213a:	cbz	r2, 12142 <error@@Base+0x218a>
   1213c:	movs	r5, #0
   1213e:	mov	r0, r5
   12140:	pop	{r4, r5, r6, pc}
   12142:	mov	r0, r5
   12144:	str	r2, [r4, #0]
   12146:	pop	{r4, r5, r6, pc}
   12148:	movs	r1, #93	; 0x5d
   1214a:	mov	r0, r5
   1214c:	blx	3624 <strchr@plt>
   12150:	mov	r3, r0
   12152:	cmp	r0, #0
   12154:	beq.n	1213c <error@@Base+0x2184>
   12156:	ldrb	r2, [r3, #1]
   12158:	adds	r3, #1
   1215a:	cmp	r2, #47	; 0x2f
   1215c:	bne.n	12136 <error@@Base+0x217e>
   1215e:	cbz	r6, 12162 <error@@Base+0x21aa>
   12160:	strb	r2, [r6, #0]
   12162:	movs	r2, #0
   12164:	mov	r0, r5
   12166:	strb.w	r2, [r3], #1
   1216a:	str	r3, [r4, #0]
   1216c:	pop	{r4, r5, r6, pc}
   1216e:	mov	r0, r5
   12170:	blx	3a28 <strlen@plt>
   12174:	adds	r3, r5, r0
   12176:	b.n	12130 <error@@Base+0x2178>
   12178:	bvs.n	12120 <error@@Base+0x2168>
   1217a:	movs	r0, r0
   1217c:	movs	r1, #0
   1217e:	b.w	12110 <error@@Base+0x2158>
   12182:	nop
   12184:	push	{r4, lr}
   12186:	mov	r4, r0
   12188:	ldrb	r3, [r0, #0]
   1218a:	cmp	r3, #91	; 0x5b
   1218c:	bne.n	121a0 <error@@Base+0x21e8>
   1218e:	blx	3a28 <strlen@plt>
   12192:	subs	r0, #1
   12194:	ldrb	r3, [r4, r0]
   12196:	cmp	r3, #93	; 0x5d
   12198:	ittt	eq
   1219a:	moveq	r3, #0
   1219c:	strbeq	r3, [r4, r0]
   1219e:	addeq	r4, #1
   121a0:	mov	r0, r4
   121a2:	pop	{r4, pc}
   121a4:	ldrb	r3, [r0, #0]
   121a6:	cmp	r3, #58	; 0x3a
   121a8:	beq.n	121de <error@@Base+0x2226>
   121aa:	sub.w	r2, r3, #91	; 0x5b
   121ae:	clz	r2, r2
   121b2:	lsrs	r2, r2, #5
   121b4:	cbnz	r3, 121c8 <error@@Base+0x2210>
   121b6:	b.n	121de <error@@Base+0x2226>
   121b8:	cmp	r3, #93	; 0x5d
   121ba:	bne.n	121e2 <error@@Base+0x222a>
   121bc:	ldrb	r3, [r0, #1]
   121be:	cmp	r3, #58	; 0x3a
   121c0:	beq.n	121ec <error@@Base+0x2234>
   121c2:	ldrb	r3, [r0, #1]
   121c4:	adds	r0, #1
   121c6:	cbz	r3, 121de <error@@Base+0x2226>
   121c8:	cmp	r3, #64	; 0x40
   121ca:	bne.n	121b8 <error@@Base+0x2200>
   121cc:	ldrb	r3, [r0, #1]
   121ce:	cmp	r3, #91	; 0x5b
   121d0:	bne.n	121c2 <error@@Base+0x220a>
   121d2:	ldrb	r3, [r0, #2]
   121d4:	adds	r0, #1
   121d6:	adds	r0, #1
   121d8:	movs	r2, #1
   121da:	cmp	r3, #0
   121dc:	bne.n	121c8 <error@@Base+0x2210>
   121de:	movs	r0, #0
   121e0:	bx	lr
   121e2:	cmp	r3, #58	; 0x3a
   121e4:	bne.n	121f4 <error@@Base+0x223c>
   121e6:	cmp	r2, #0
   121e8:	bne.n	121c2 <error@@Base+0x220a>
   121ea:	bx	lr
   121ec:	cmp	r2, #0
   121ee:	beq.n	121c2 <error@@Base+0x220a>
   121f0:	adds	r0, #1
   121f2:	bx	lr
   121f4:	cmp	r3, #47	; 0x2f
   121f6:	bne.n	121c2 <error@@Base+0x220a>
   121f8:	movs	r0, #0
   121fa:	bx	lr
   121fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   12200:	mov	r6, r2
   12202:	mov	r5, r3
   12204:	mov	r7, r1
   12206:	cbz	r1, 1220c <error@@Base+0x2254>
   12208:	movs	r3, #0
   1220a:	str	r3, [r1, #0]
   1220c:	cbz	r6, 12212 <error@@Base+0x225a>
   1220e:	movs	r3, #0
   12210:	str	r3, [r6, #0]
   12212:	cbz	r5, 12218 <error@@Base+0x2260>
   12214:	movs	r3, #0
   12216:	str	r3, [r5, #0]
   12218:	bl	10ee0 <error@@Base+0xf28>
   1221c:	mov	r8, r0
   1221e:	bl	121a4 <error@@Base+0x21ec>
   12222:	mov	r4, r0
   12224:	cmp	r0, #0
   12226:	beq.n	122b4 <error@@Base+0x22fc>
   12228:	ldrb	r3, [r0, #1]
   1222a:	movs	r2, #0
   1222c:	adds	r0, #1
   1222e:	strb.w	r2, [r0, #-1]
   12232:	cbz	r3, 12296 <error@@Base+0x22de>
   12234:	bl	10ee0 <error@@Base+0xf28>
   12238:	movs	r1, #64	; 0x40
   1223a:	mov	r9, r0
   1223c:	mov	r0, r8
   1223e:	blx	3734 <strrchr@plt>
   12242:	mov	r4, r0
   12244:	cbz	r0, 122a6 <error@@Base+0x22ee>
   12246:	movs	r3, #0
   12248:	strb.w	r3, [r0], #1
   1224c:	bl	12184 <error@@Base+0x21cc>
   12250:	bl	10ee0 <error@@Base+0xf28>
   12254:	ldrb.w	r4, [r8]
   12258:	mov	sl, r0
   1225a:	cbnz	r4, 1229c <error@@Base+0x22e4>
   1225c:	cbz	r7, 12262 <error@@Base+0x22aa>
   1225e:	str	r4, [r7, #0]
   12260:	movs	r4, #0
   12262:	cbz	r6, 1226c <error@@Base+0x22b4>
   12264:	str.w	sl, [r6]
   12268:	mov.w	sl, #0
   1226c:	cbz	r5, 12278 <error@@Base+0x22c0>
   1226e:	str.w	r9, [r5]
   12272:	mov.w	r9, #0
   12276:	mov	r5, r9
   12278:	mov	r0, r8
   1227a:	blx	385c <free@plt+0x4>
   1227e:	mov	r0, r4
   12280:	blx	385c <free@plt+0x4>
   12284:	mov	r0, sl
   12286:	blx	385c <free@plt+0x4>
   1228a:	mov	r0, r9
   1228c:	blx	385c <free@plt+0x4>
   12290:	mov	r0, r5
   12292:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   12296:	ldr	r0, [pc, #40]	; (122c0 <error@@Base+0x2308>)
   12298:	add	r0, pc
   1229a:	b.n	12234 <error@@Base+0x227c>
   1229c:	mov	r0, r8
   1229e:	bl	10ee0 <error@@Base+0xf28>
   122a2:	mov	r4, r0
   122a4:	b.n	1225c <error@@Base+0x22a4>
   122a6:	mov	r0, r8
   122a8:	bl	12184 <error@@Base+0x21cc>
   122ac:	bl	10ee0 <error@@Base+0xf28>
   122b0:	mov	sl, r0
   122b2:	b.n	1225c <error@@Base+0x22a4>
   122b4:	mov	r9, r0
   122b6:	mov	sl, r0
   122b8:	mov.w	r5, #4294967295	; 0xffffffff
   122bc:	b.n	12278 <error@@Base+0x22c0>
   122be:	nop
   122c0:	bpl.n	1238c <error@@Base+0x23d4>
   122c2:	movs	r0, r0
   122c4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   122c8:	mov	r7, r2
   122ca:	ldr	r2, [pc, #236]	; (123b8 <error@@Base+0x2400>)
   122cc:	mov	r5, r3
   122ce:	ldr	r3, [pc, #236]	; (123bc <error@@Base+0x2404>)
   122d0:	sub	sp, #12
   122d2:	add	r2, pc
   122d4:	mov	r8, r1
   122d6:	ldr	r3, [r2, r3]
   122d8:	ldr	r3, [r3, #0]
   122da:	str	r3, [sp, #4]
   122dc:	mov.w	r3, #0
   122e0:	cbz	r1, 122e6 <error@@Base+0x232e>
   122e2:	movs	r3, #0
   122e4:	str	r3, [r1, #0]
   122e6:	cbz	r7, 122ec <error@@Base+0x2334>
   122e8:	movs	r3, #0
   122ea:	str	r3, [r7, #0]
   122ec:	cbz	r5, 122f4 <error@@Base+0x233c>
   122ee:	mov.w	r3, #4294967295	; 0xffffffff
   122f2:	str	r3, [r5, #0]
   122f4:	blx	3cdc <strdup@plt+0x4>
   122f8:	mov	r4, r0
   122fa:	str	r0, [sp, #0]
   122fc:	cmp	r0, #0
   122fe:	beq.n	123b2 <error@@Base+0x23fa>
   12300:	movs	r1, #64	; 0x40
   12302:	blx	3734 <strrchr@plt>
   12306:	mov	r6, r0
   12308:	cmp	r0, #0
   1230a:	beq.n	123aa <error@@Base+0x23f2>
   1230c:	movs	r3, #0
   1230e:	strb	r3, [r0, #0]
   12310:	ldrb	r3, [r4, #0]
   12312:	cbnz	r3, 12346 <error@@Base+0x238e>
   12314:	movs	r6, #0
   12316:	mov.w	r5, #4294967295	; 0xffffffff
   1231a:	mov	r9, r6
   1231c:	mov	r0, r4
   1231e:	blx	385c <free@plt+0x4>
   12322:	mov	r0, r9
   12324:	blx	385c <free@plt+0x4>
   12328:	mov	r0, r6
   1232a:	blx	385c <free@plt+0x4>
   1232e:	ldr	r2, [pc, #144]	; (123c0 <error@@Base+0x2408>)
   12330:	ldr	r3, [pc, #136]	; (123bc <error@@Base+0x2404>)
   12332:	add	r2, pc
   12334:	ldr	r3, [r2, r3]
   12336:	ldr	r2, [r3, #0]
   12338:	ldr	r3, [sp, #4]
   1233a:	eors	r2, r3
   1233c:	bne.n	123ae <error@@Base+0x23f6>
   1233e:	mov	r0, r5
   12340:	add	sp, #12
   12342:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12346:	mov	r0, r4
   12348:	blx	3cdc <strdup@plt+0x4>
   1234c:	mov	r9, r0
   1234e:	cmp	r0, #0
   12350:	beq.n	12314 <error@@Base+0x235c>
   12352:	adds	r6, #1
   12354:	str	r6, [sp, #0]
   12356:	movs	r1, #0
   12358:	mov	r0, sp
   1235a:	bl	12110 <error@@Base+0x2158>
   1235e:	mov	r6, r0
   12360:	cbz	r0, 123a4 <error@@Base+0x23ec>
   12362:	ldrb	r6, [r0, #0]
   12364:	cbz	r6, 123a4 <error@@Base+0x23ec>
   12366:	bl	12184 <error@@Base+0x21cc>
   1236a:	bl	10ee0 <error@@Base+0xf28>
   1236e:	ldr	r3, [sp, #0]
   12370:	mov	r6, r0
   12372:	cbz	r3, 12378 <error@@Base+0x23c0>
   12374:	ldrb	r2, [r3, #0]
   12376:	cbnz	r2, 1239a <error@@Base+0x23e2>
   12378:	mov.w	r0, #4294967295	; 0xffffffff
   1237c:	cmp.w	r8, #0
   12380:	beq.n	1238a <error@@Base+0x23d2>
   12382:	str.w	r9, [r8]
   12386:	mov.w	r9, #0
   1238a:	cbz	r7, 12390 <error@@Base+0x23d8>
   1238c:	str	r6, [r7, #0]
   1238e:	movs	r6, #0
   12390:	cmp	r5, #0
   12392:	beq.n	1231c <error@@Base+0x2364>
   12394:	str	r0, [r5, #0]
   12396:	movs	r5, #0
   12398:	b.n	1231c <error@@Base+0x2364>
   1239a:	mov	r0, r3
   1239c:	bl	11dd4 <error@@Base+0x1e1c>
   123a0:	cmp	r0, #0
   123a2:	bgt.n	1237c <error@@Base+0x23c4>
   123a4:	mov.w	r5, #4294967295	; 0xffffffff
   123a8:	b.n	1231c <error@@Base+0x2364>
   123aa:	mov	r9, r0
   123ac:	b.n	12356 <error@@Base+0x239e>
   123ae:	blx	3d00 <__stack_chk_fail@plt>
   123b2:	mov.w	r5, #4294967295	; 0xffffffff
   123b6:	b.n	1232e <error@@Base+0x2376>
   123b8:	add	r0, sp, #504	; 0x1f8
   123ba:	movs	r3, r0
   123bc:	lsls	r4, r7, #17
   123be:	movs	r0, r0
   123c0:	add	r0, sp, #120	; 0x78
   123c2:	movs	r3, r0
   123c4:	push	{r1, r2, r3}
   123c6:	movs	r1, #1
   123c8:	push	{r4, r5, r6, lr}
   123ca:	sub	sp, #20
   123cc:	ldr	r6, [pc, #128]	; (12450 <error@@Base+0x2498>)
   123ce:	add	r3, sp, #36	; 0x24
   123d0:	ldr	r5, [pc, #128]	; (12454 <error@@Base+0x249c>)
   123d2:	mov	r4, r0
   123d4:	add	r6, pc
   123d6:	ldr.w	r2, [r3], #4
   123da:	add	r0, sp, #8
   123dc:	ldr	r5, [r6, r5]
   123de:	ldr	r5, [r5, #0]
   123e0:	str	r5, [sp, #12]
   123e2:	mov.w	r5, #0
   123e6:	str	r3, [sp, #4]
   123e8:	blx	40a0 <__vasprintf_chk@plt>
   123ec:	adds	r0, #1
   123ee:	beq.n	12444 <error@@Base+0x248c>
   123f0:	ldr	r0, [r4, #0]
   123f2:	ldr	r1, [r4, #8]
   123f4:	cbz	r0, 1243e <error@@Base+0x2486>
   123f6:	ldr	r3, [r4, #4]
   123f8:	adds	r3, #2
   123fa:	cmp	r3, r1
   123fc:	ite	cs
   123fe:	lslcs	r5, r1, #1
   12400:	movcc	r5, r1
   12402:	movs	r3, #4
   12404:	mov	r2, r5
   12406:	bl	10ec0 <error@@Base+0xf08>
   1240a:	ldr	r3, [r4, #4]
   1240c:	ldr	r2, [sp, #8]
   1240e:	movs	r1, #0
   12410:	adds	r6, r3, #1
   12412:	strd	r6, r5, [r4, #4]
   12416:	str	r0, [r4, #0]
   12418:	str.w	r2, [r0, r3, lsl #2]
   1241c:	ldrd	r3, r2, [r4]
   12420:	str.w	r1, [r3, r2, lsl #2]
   12424:	ldr	r2, [pc, #48]	; (12458 <error@@Base+0x24a0>)
   12426:	ldr	r3, [pc, #44]	; (12454 <error@@Base+0x249c>)
   12428:	add	r2, pc
   1242a:	ldr	r3, [r2, r3]
   1242c:	ldr	r2, [r3, #0]
   1242e:	ldr	r3, [sp, #12]
   12430:	eors	r2, r3
   12432:	bne.n	1244c <error@@Base+0x2494>
   12434:	add	sp, #20
   12436:	ldmia.w	sp!, {r4, r5, r6, lr}
   1243a:	add	sp, #12
   1243c:	bx	lr
   1243e:	movs	r5, #32
   12440:	str	r0, [r4, #4]
   12442:	b.n	12402 <error@@Base+0x244a>
   12444:	ldr	r0, [pc, #20]	; (1245c <error@@Base+0x24a4>)
   12446:	add	r0, pc
   12448:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   1244c:	blx	3d00 <__stack_chk_fail@plt>
   12450:	add	r7, pc, #496	; (adr r7, 12644 <error@@Base+0x268c>)
   12452:	movs	r3, r0
   12454:	lsls	r4, r7, #17
   12456:	movs	r0, r0
   12458:	add	r7, pc, #160	; (adr r7, 124fc <error@@Base+0x2544>)
   1245a:	movs	r3, r0
   1245c:	bcc.n	123d4 <error@@Base+0x241c>
   1245e:	movs	r0, r0
   12460:	push	{r2, r3}
   12462:	push	{r4, r5, lr}
   12464:	sub	sp, #20
   12466:	ldr.w	lr, [pc, #120]	; 124e0 <error@@Base+0x2528>
   1246a:	add	r3, sp, #32
   1246c:	ldr.w	ip, [pc, #116]	; 124e4 <error@@Base+0x252c>
   12470:	mov	r5, r0
   12472:	add	lr, pc
   12474:	ldr.w	r2, [r3], #4
   12478:	add	r0, sp, #8
   1247a:	mov	r4, r1
   1247c:	ldr.w	ip, [lr, ip]
   12480:	movs	r1, #1
   12482:	ldr.w	ip, [ip]
   12486:	str.w	ip, [sp, #12]
   1248a:	mov.w	ip, #0
   1248e:	str	r3, [sp, #4]
   12490:	blx	40a0 <__vasprintf_chk@plt>
   12494:	adds	r0, #1
   12496:	beq.n	124ca <error@@Base+0x2512>
   12498:	ldr	r2, [r5, #4]
   1249a:	cmp	r2, r4
   1249c:	bls.n	124d6 <error@@Base+0x251e>
   1249e:	ldr	r3, [r5, #0]
   124a0:	ldr.w	r0, [r3, r4, lsl #2]
   124a4:	blx	385c <free@plt+0x4>
   124a8:	ldr	r3, [r5, #0]
   124aa:	ldr	r2, [sp, #8]
   124ac:	str.w	r2, [r3, r4, lsl #2]
   124b0:	ldr	r2, [pc, #52]	; (124e8 <error@@Base+0x2530>)
   124b2:	ldr	r3, [pc, #48]	; (124e4 <error@@Base+0x252c>)
   124b4:	add	r2, pc
   124b6:	ldr	r3, [r2, r3]
   124b8:	ldr	r2, [r3, #0]
   124ba:	ldr	r3, [sp, #12]
   124bc:	eors	r2, r3
   124be:	bne.n	124d2 <error@@Base+0x251a>
   124c0:	add	sp, #20
   124c2:	ldmia.w	sp!, {r4, r5, lr}
   124c6:	add	sp, #8
   124c8:	bx	lr
   124ca:	ldr	r0, [pc, #32]	; (124ec <error@@Base+0x2534>)
   124cc:	add	r0, pc
   124ce:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   124d2:	blx	3d00 <__stack_chk_fail@plt>
   124d6:	ldr	r0, [pc, #24]	; (124f0 <error@@Base+0x2538>)
   124d8:	mov	r1, r4
   124da:	add	r0, pc
   124dc:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   124e0:	add	r6, pc, #888	; (adr r6, 1285c <error@@Base+0x28a4>)
   124e2:	movs	r3, r0
   124e4:	lsls	r4, r7, #17
   124e6:	movs	r0, r0
   124e8:	add	r6, pc, #624	; (adr r6, 1275c <error@@Base+0x27a4>)
   124ea:	movs	r3, r0
   124ec:	bcc.n	12590 <error@@Base+0x25d8>
   124ee:	movs	r0, r0
   124f0:	bcc.n	125b8 <error@@Base+0x2600>
   124f2:	movs	r0, r0
   124f4:	push	{r3, r4, r5, lr}
   124f6:	mov	r5, r0
   124f8:	ldr	r0, [r0, #0]
   124fa:	cbz	r0, 12520 <error@@Base+0x2568>
   124fc:	ldr	r3, [r5, #4]
   124fe:	cbz	r3, 12514 <error@@Base+0x255c>
   12500:	movs	r4, #0
   12502:	ldr.w	r0, [r0, r4, lsl #2]
   12506:	adds	r4, #1
   12508:	blx	385c <free@plt+0x4>
   1250c:	ldrd	r0, r3, [r5]
   12510:	cmp	r3, r4
   12512:	bhi.n	12502 <error@@Base+0x254a>
   12514:	blx	385c <free@plt+0x4>
   12518:	movs	r3, #0
   1251a:	strd	r3, r3, [r5, #4]
   1251e:	str	r3, [r5, #0]
   12520:	pop	{r3, r4, r5, pc}
   12522:	nop
   12524:	push	{r4, r5, r6, r7, lr}
   12526:	mov	r6, r1
   12528:	ldr	r1, [pc, #280]	; (12644 <error@@Base+0x268c>)
   1252a:	sub	sp, #156	; 0x9c
   1252c:	ldr	r2, [pc, #280]	; (12648 <error@@Base+0x2690>)
   1252e:	add	r1, pc
   12530:	ldrb	r3, [r0, #0]
   12532:	ldr	r2, [r1, r2]
   12534:	cmp	r3, #126	; 0x7e
   12536:	ldr	r2, [r2, #0]
   12538:	str	r2, [sp, #148]	; 0x94
   1253a:	mov.w	r2, #0
   1253e:	bne.n	125c2 <error@@Base+0x260a>
   12540:	mov	r4, r0
   12542:	adds	r4, #1
   12544:	movs	r1, #47	; 0x2f
   12546:	mov	r0, r4
   12548:	blx	3624 <strchr@plt>
   1254c:	cmp	r0, #0
   1254e:	it	ne
   12550:	cmpne	r4, r0
   12552:	mov	r5, r0
   12554:	bcs.n	125a2 <error@@Base+0x25ea>
   12556:	mov	r1, r4
   12558:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1255c:	cmp	r0, #127	; 0x7f
   1255e:	mov	r6, r0
   12560:	bhi.n	12630 <error@@Base+0x2678>
   12562:	add	r7, sp, #20
   12564:	movs	r3, #128	; 0x80
   12566:	mov	r2, r0
   12568:	mov	r1, r4
   1256a:	mov	r0, r7
   1256c:	blx	3928 <__memcpy_chk@plt>
   12570:	add	r3, sp, #152	; 0x98
   12572:	add	r6, r3
   12574:	mov	r0, r7
   12576:	movs	r3, #0
   12578:	strb.w	r3, [r6, #-132]
   1257c:	blx	40dc <getpwnam@plt>
   12580:	cmp	r0, #0
   12582:	beq.n	12626 <error@@Base+0x266e>
   12584:	ldr	r2, [r0, #20]
   12586:	mov	r0, r2
   12588:	str	r2, [sp, #12]
   1258a:	blx	3a28 <strlen@plt>
   1258e:	ldr	r2, [sp, #12]
   12590:	cbz	r0, 125da <error@@Base+0x2622>
   12592:	add	r0, r2
   12594:	ldrb.w	r3, [r0, #-1]
   12598:	cmp	r3, #47	; 0x2f
   1259a:	beq.n	12612 <error@@Base+0x265a>
   1259c:	ldr	r3, [pc, #172]	; (1264c <error@@Base+0x2694>)
   1259e:	add	r3, pc
   125a0:	b.n	125de <error@@Base+0x2626>
   125a2:	mov	r0, r6
   125a4:	blx	3aac <getpwuid@plt>
   125a8:	cmp	r0, #0
   125aa:	beq.n	12638 <error@@Base+0x2680>
   125ac:	ldr	r2, [r0, #20]
   125ae:	mov	r0, r2
   125b0:	str	r2, [sp, #12]
   125b2:	blx	3a28 <strlen@plt>
   125b6:	ldr	r2, [sp, #12]
   125b8:	cbnz	r0, 125fe <error@@Base+0x2646>
   125ba:	ldr	r3, [pc, #148]	; (12650 <error@@Base+0x2698>)
   125bc:	add	r3, pc
   125be:	cbz	r5, 125e0 <error@@Base+0x2628>
   125c0:	b.n	125de <error@@Base+0x2626>
   125c2:	bl	10ee0 <error@@Base+0xf28>
   125c6:	ldr	r2, [pc, #140]	; (12654 <error@@Base+0x269c>)
   125c8:	ldr	r3, [pc, #124]	; (12648 <error@@Base+0x2690>)
   125ca:	add	r2, pc
   125cc:	ldr	r3, [r2, r3]
   125ce:	ldr	r2, [r3, #0]
   125d0:	ldr	r3, [sp, #148]	; 0x94
   125d2:	eors	r2, r3
   125d4:	bne.n	12622 <error@@Base+0x266a>
   125d6:	add	sp, #156	; 0x9c
   125d8:	pop	{r4, r5, r6, r7, pc}
   125da:	ldr	r3, [pc, #124]	; (12658 <error@@Base+0x26a0>)
   125dc:	add	r3, pc
   125de:	adds	r4, r5, #1
   125e0:	ldr	r1, [pc, #120]	; (1265c <error@@Base+0x26a4>)
   125e2:	add	r0, sp, #16
   125e4:	str	r4, [sp, #0]
   125e6:	add	r1, pc
   125e8:	bl	10f28 <error@@Base+0xf70>
   125ec:	cmp.w	r0, #4096	; 0x1000
   125f0:	it	lt
   125f2:	ldrlt	r0, [sp, #16]
   125f4:	blt.n	125c6 <error@@Base+0x260e>
   125f6:	ldr	r0, [pc, #104]	; (12660 <error@@Base+0x26a8>)
   125f8:	add	r0, pc
   125fa:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   125fe:	add	r0, r2
   12600:	ldrb.w	r3, [r0, #-1]
   12604:	cmp	r3, #47	; 0x2f
   12606:	beq.n	12618 <error@@Base+0x2660>
   12608:	ldr	r3, [pc, #88]	; (12664 <error@@Base+0x26ac>)
   1260a:	add	r3, pc
   1260c:	cmp	r5, #0
   1260e:	beq.n	125e0 <error@@Base+0x2628>
   12610:	b.n	125de <error@@Base+0x2626>
   12612:	ldr	r3, [pc, #84]	; (12668 <error@@Base+0x26b0>)
   12614:	add	r3, pc
   12616:	b.n	125de <error@@Base+0x2626>
   12618:	ldr	r3, [pc, #80]	; (1266c <error@@Base+0x26b4>)
   1261a:	add	r3, pc
   1261c:	cmp	r5, #0
   1261e:	beq.n	125e0 <error@@Base+0x2628>
   12620:	b.n	125de <error@@Base+0x2626>
   12622:	blx	3d00 <__stack_chk_fail@plt>
   12626:	ldr	r0, [pc, #72]	; (12670 <error@@Base+0x26b8>)
   12628:	mov	r1, r7
   1262a:	add	r0, pc
   1262c:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   12630:	ldr	r0, [pc, #64]	; (12674 <error@@Base+0x26bc>)
   12632:	add	r0, pc
   12634:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   12638:	ldr	r0, [pc, #60]	; (12678 <error@@Base+0x26c0>)
   1263a:	mov	r1, r6
   1263c:	add	r0, pc
   1263e:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   12642:	nop
   12644:	add	r6, pc, #136	; (adr r6, 126d0 <error@@Base+0x2718>)
   12646:	movs	r3, r0
   12648:	lsls	r4, r7, #17
   1264a:	movs	r0, r0
   1264c:	ldmia	r7, {r1, r2, r4, r5, r6, r7}
   1264e:	movs	r0, r0
   12650:	ldmia	r7, {r3, r4, r6, r7}
   12652:	movs	r0, r0
   12654:	add	r5, pc, #536	; (adr r5, 12870 <error@@Base+0x28b8>)
   12656:	movs	r3, r0
   12658:	ldmia	r7, {r3, r4, r5, r7}
   1265a:	movs	r0, r0
   1265c:	bcc.n	1266c <error@@Base+0x26b4>
   1265e:	movs	r0, r0
   12660:	bcs.n	1265c <error@@Base+0x26a4>
   12662:	movs	r0, r0
   12664:	ldmia	r7, {r1, r3, r7}
   12666:	movs	r0, r0
   12668:	beq.n	126f4 <error@@Base+0x273c>
   1266a:	movs	r0, r0
   1266c:	beq.n	126ec <error@@Base+0x2734>
   1266e:	movs	r0, r0
   12670:	bcs.n	12758 <error@@Base+0x27a0>
   12672:	movs	r0, r0
   12674:	bcs.n	126f4 <error@@Base+0x273c>
   12676:	movs	r0, r0
   12678:	bcs.n	1258c <error@@Base+0x25d4>
   1267a:	movs	r0, r0
   1267c:	push	{r0, r1, r2, r3}
   1267e:	ldr	r2, [pc, #380]	; (127fc <error@@Base+0x2844>)
   12680:	ldr	r3, [pc, #380]	; (12800 <error@@Base+0x2848>)
   12682:	add	r2, pc
   12684:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12688:	sub	sp, #148	; 0x94
   1268a:	ldr	r3, [r2, r3]
   1268c:	ldr	r7, [sp, #184]	; 0xb8
   1268e:	ldr	r3, [r3, #0]
   12690:	str	r3, [sp, #140]	; 0x8c
   12692:	mov.w	r3, #0
   12696:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   1269a:	cmp	r0, #0
   1269c:	beq.w	127c0 <error@@Base+0x2808>
   126a0:	add	r4, sp, #188	; 0xbc
   126a2:	add.w	r9, sp, #12
   126a6:	mov	sl, r0
   126a8:	movs	r5, #0
   126aa:	mov	r0, r4
   126ac:	mov	r3, r9
   126ae:	str	r4, [sp, #8]
   126b0:	b.n	126b4 <error@@Base+0x26fc>
   126b2:	mov	r0, r1
   126b4:	ldr.w	r2, [r4, r5, lsl #3]
   126b8:	str	r2, [r3, #0]
   126ba:	cbz	r2, 126da <error@@Base+0x2722>
   126bc:	ldr	r2, [r0, #4]
   126be:	add.w	r1, r0, #8
   126c2:	str	r2, [r3, #4]
   126c4:	cmp	r2, #0
   126c6:	beq.n	127b4 <error@@Base+0x27fc>
   126c8:	adds	r5, #1
   126ca:	adds	r3, #8
   126cc:	cmp	r5, #16
   126ce:	bne.n	126b2 <error@@Base+0x26fa>
   126d0:	ldr	r3, [r0, #8]
   126d2:	adds	r0, #12
   126d4:	str	r0, [sp, #8]
   126d6:	cmp	r3, #0
   126d8:	bne.n	127a8 <error@@Base+0x27f0>
   126da:	ldrb	r3, [r7, #0]
   126dc:	cbnz	r3, 126fa <error@@Base+0x2742>
   126de:	b.n	1276a <error@@Base+0x27b2>
   126e0:	ldrb	r1, [r7, #0]
   126e2:	mov	r8, r7
   126e4:	mov	r0, sl
   126e6:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   126ea:	cmp	r0, #0
   126ec:	bne.n	12796 <error@@Base+0x27de>
   126ee:	ldrb.w	r3, [r8, #1]
   126f2:	add.w	r7, r8, #1
   126f6:	cmp	r3, #0
   126f8:	beq.n	1276a <error@@Base+0x27b2>
   126fa:	cmp	r3, #37	; 0x25
   126fc:	bne.n	126e0 <error@@Base+0x2728>
   126fe:	ldrb	r1, [r7, #1]
   12700:	add.w	r8, r7, #1
   12704:	cmp	r1, #37	; 0x25
   12706:	beq.n	126e4 <error@@Base+0x272c>
   12708:	cmp	r1, #0
   1270a:	beq.n	127ee <error@@Base+0x2836>
   1270c:	mov	fp, r1
   1270e:	cbz	r5, 1275c <error@@Base+0x27a4>
   12710:	movs	r4, #1
   12712:	b.n	1271e <error@@Base+0x2766>
   12714:	cmp	r4, r5
   12716:	add.w	r3, r4, #1
   1271a:	beq.n	1275c <error@@Base+0x27a4>
   1271c:	mov	r4, r3
   1271e:	add.w	r3, r9, r4, lsl #3
   12722:	str	r1, [sp, #4]
   12724:	subs	r6, r4, #1
   12726:	ldr.w	r0, [r3, #-8]
   1272a:	blx	3624 <strchr@plt>
   1272e:	ldr	r1, [sp, #4]
   12730:	cmp	r0, #0
   12732:	beq.n	12714 <error@@Base+0x275c>
   12734:	add	r3, sp, #144	; 0x90
   12736:	add.w	r3, r3, r6, lsl #3
   1273a:	ldr.w	r1, [r3, #-128]
   1273e:	mov	r0, r1
   12740:	str	r1, [sp, #4]
   12742:	blx	3a28 <strlen@plt>
   12746:	ldr	r1, [sp, #4]
   12748:	mov	r2, r0
   1274a:	mov	r0, sl
   1274c:	bl	e410 <PEM_write_bio_PrivateKey@plt+0xa304>
   12750:	cmp	r0, #0
   12752:	bne.n	127dc <error@@Base+0x2824>
   12754:	cmp	r6, r5
   12756:	bcc.n	126ee <error@@Base+0x2736>
   12758:	ldrb.w	fp, [r7, #1]
   1275c:	ldr	r1, [pc, #164]	; (12804 <error@@Base+0x284c>)
   1275e:	mov	r2, fp
   12760:	ldr	r0, [pc, #164]	; (12808 <error@@Base+0x2850>)
   12762:	add	r1, pc
   12764:	add	r0, pc
   12766:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   1276a:	mov	r0, sl
   1276c:	bl	ef38 <PEM_write_bio_PrivateKey@plt+0xae2c>
   12770:	mov	r4, r0
   12772:	cbz	r0, 127d0 <error@@Base+0x2818>
   12774:	mov	r0, sl
   12776:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   1277a:	ldr	r2, [pc, #144]	; (1280c <error@@Base+0x2854>)
   1277c:	ldr	r3, [pc, #128]	; (12800 <error@@Base+0x2848>)
   1277e:	add	r2, pc
   12780:	ldr	r3, [r2, r3]
   12782:	ldr	r2, [r3, #0]
   12784:	ldr	r3, [sp, #140]	; 0x8c
   12786:	eors	r2, r3
   12788:	bne.n	127cc <error@@Base+0x2814>
   1278a:	mov	r0, r4
   1278c:	add	sp, #148	; 0x94
   1278e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12792:	add	sp, #16
   12794:	bx	lr
   12796:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   1279a:	ldr	r1, [pc, #116]	; (12810 <error@@Base+0x2858>)
   1279c:	add	r1, pc
   1279e:	mov	r2, r0
   127a0:	ldr	r0, [pc, #112]	; (12814 <error@@Base+0x285c>)
   127a2:	add	r0, pc
   127a4:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127a8:	ldr	r1, [pc, #108]	; (12818 <error@@Base+0x2860>)
   127aa:	ldr	r0, [pc, #112]	; (1281c <error@@Base+0x2864>)
   127ac:	add	r1, pc
   127ae:	add	r0, pc
   127b0:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127b4:	ldr	r1, [pc, #104]	; (12820 <error@@Base+0x2868>)
   127b6:	ldr	r0, [pc, #108]	; (12824 <error@@Base+0x286c>)
   127b8:	add	r1, pc
   127ba:	add	r0, pc
   127bc:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127c0:	ldr	r1, [pc, #100]	; (12828 <error@@Base+0x2870>)
   127c2:	ldr	r0, [pc, #104]	; (1282c <error@@Base+0x2874>)
   127c4:	add	r1, pc
   127c6:	add	r0, pc
   127c8:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127cc:	blx	3d00 <__stack_chk_fail@plt>
   127d0:	ldr	r1, [pc, #92]	; (12830 <error@@Base+0x2878>)
   127d2:	ldr	r0, [pc, #96]	; (12834 <error@@Base+0x287c>)
   127d4:	add	r1, pc
   127d6:	add	r0, pc
   127d8:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127dc:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   127e0:	ldr	r1, [pc, #84]	; (12838 <error@@Base+0x2880>)
   127e2:	add	r1, pc
   127e4:	mov	r2, r0
   127e6:	ldr	r0, [pc, #84]	; (1283c <error@@Base+0x2884>)
   127e8:	add	r0, pc
   127ea:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127ee:	ldr	r1, [pc, #80]	; (12840 <error@@Base+0x2888>)
   127f0:	ldr	r0, [pc, #80]	; (12844 <error@@Base+0x288c>)
   127f2:	add	r1, pc
   127f4:	add	r0, pc
   127f6:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   127fa:	nop
   127fc:	add	r4, pc, #824	; (adr r4, 12b38 <error@@Base+0x2b80>)
   127fe:	movs	r3, r0
   12800:	lsls	r4, r7, #17
   12802:	movs	r0, r0
   12804:	bvc.n	128cc <error@@Base+0x2914>
   12806:	movs	r0, r0
   12808:	bcs.n	12854 <error@@Base+0x289c>
   1280a:	movs	r0, r0
   1280c:	add	r3, pc, #840	; (adr r3, 12b58 <error@@Base+0x2ba0>)
   1280e:	movs	r3, r0
   12810:	bvc.n	12864 <error@@Base+0x28ac>
   12812:	movs	r0, r0
   12814:	bne.n	12764 <error@@Base+0x27ac>
   12816:	movs	r0, r0
   12818:	bvc.n	1284c <error@@Base+0x2894>
   1281a:	movs	r0, r0
   1281c:	bne.n	1272c <error@@Base+0x2774>
   1281e:	movs	r0, r0
   12820:	bvc.n	1283c <error@@Base+0x2884>
   12822:	movs	r0, r0
   12824:	bne.n	128ec <error@@Base+0x2934>
   12826:	movs	r0, r0
   12828:	bvc.n	1282c <error@@Base+0x2874>
   1282a:	movs	r0, r0
   1282c:	add	r3, sp, #376	; 0x178
   1282e:	movs	r0, r0
   12830:	bvs.n	12814 <error@@Base+0x285c>
   12832:	movs	r0, r0
   12834:	bne.n	127cc <error@@Base+0x2814>
   12836:	movs	r0, r0
   12838:	bvs.n	12800 <error@@Base+0x2848>
   1283a:	movs	r0, r0
   1283c:	bne.n	12758 <error@@Base+0x27a0>
   1283e:	movs	r0, r0
   12840:	bvs.n	127e8 <error@@Base+0x2830>
   12842:	movs	r0, r0
   12844:	bne.n	12920 <error@@Base+0x2968>
   12846:	movs	r0, r0
   12848:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1284c:	mov	r6, r0
   1284e:	ldr	r0, [r0, #24]
   12850:	mov	r7, r1
   12852:	bl	16930 <error@@Base+0x6978>
   12856:	cbnz	r0, 12864 <error@@Base+0x28ac>
   12858:	ldr	r3, [r6, #24]
   1285a:	cmp	r3, r7
   1285c:	beq.n	12864 <error@@Base+0x28ac>
   1285e:	movs	r0, #0
   12860:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12864:	ldr	r3, [r6, #16]
   12866:	ands.w	r5, r3, #2
   1286a:	bne.n	1285e <error@@Base+0x28a6>
   1286c:	lsls	r3, r3, #27
   1286e:	it	pl
   12870:	movpl	r0, #1
   12872:	bpl.n	12860 <error@@Base+0x28a8>
   12874:	ldr	r0, [r6, #28]
   12876:	blx	3d8c <getgrgid@plt>
   1287a:	mov	r8, r0
   1287c:	cmp	r0, #0
   1287e:	beq.n	1285e <error@@Base+0x28a6>
   12880:	blx	3fa4 <getpwent@plt>
   12884:	mov	r4, r0
   12886:	cbz	r0, 128ac <error@@Base+0x28f4>
   12888:	ldr	r2, [r4, #12]
   1288a:	ldr.w	r3, [r8, #8]
   1288e:	cmp	r2, r3
   12890:	bne.n	12880 <error@@Base+0x28c8>
   12892:	mov	r0, r5
   12894:	movs	r1, #1
   12896:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1289a:	ldr	r3, [r4, #8]
   1289c:	cmp	r7, r3
   1289e:	mov	r5, r0
   128a0:	bne.n	1285e <error@@Base+0x28a6>
   128a2:	blx	3fa4 <getpwent@plt>
   128a6:	mov	r4, r0
   128a8:	cmp	r0, #0
   128aa:	bne.n	12888 <error@@Base+0x28d0>
   128ac:	blx	3e7c <endpwent@plt>
   128b0:	ldr	r0, [r6, #24]
   128b2:	blx	3aac <getpwuid@plt>
   128b6:	cmp	r0, #0
   128b8:	beq.n	1285e <error@@Base+0x28a6>
   128ba:	ldr.w	r4, [r8, #12]
   128be:	ldr	r1, [r4, #0]
   128c0:	cbz	r1, 128d6 <error@@Base+0x291e>
   128c2:	ldr	r0, [r0, #0]
   128c4:	blx	407c <strcmp@plt>
   128c8:	cmp	r0, #0
   128ca:	bne.n	1285e <error@@Base+0x28a6>
   128cc:	ldr	r0, [r4, #4]
   128ce:	clz	r0, r0
   128d2:	lsrs	r0, r0, #5
   128d4:	b.n	12860 <error@@Base+0x28a8>
   128d6:	subs	r0, r5, #0
   128d8:	it	ne
   128da:	movne	r0, #1
   128dc:	b.n	12860 <error@@Base+0x28a8>
   128de:	nop
   128e0:	b.w	1c488 <mkdtemp@@Base+0xe68>
   128e4:	ldr	r0, [pc, #168]	; (12990 <error@@Base+0x29d8>)
   128e6:	movs	r1, #2
   128e8:	push	{r3, r4, r5, r6, r7, lr}
   128ea:	add	r0, pc
   128ec:	blx	3b64 <open64@plt>
   128f0:	ldr	r7, [pc, #160]	; (12994 <error@@Base+0x29dc>)
   128f2:	add	r7, pc
   128f4:	adds	r3, r0, #1
   128f6:	beq.n	1296a <error@@Base+0x29b2>
   128f8:	movs	r1, #1
   128fa:	mov	r6, r0
   128fc:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   12900:	cmp	r0, #2
   12902:	mov	r4, r0
   12904:	ble.n	12916 <error@@Base+0x295e>
   12906:	b.n	1295a <error@@Base+0x29a2>
   12908:	mov	r0, r4
   1290a:	movs	r1, #1
   1290c:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   12910:	cmp	r0, #3
   12912:	mov	r4, r0
   12914:	beq.n	1295a <error@@Base+0x29a2>
   12916:	movs	r1, #3
   12918:	mov	r0, r4
   1291a:	blx	3ba4 <fcntl64@plt>
   1291e:	adds	r0, #1
   12920:	bne.n	12908 <error@@Base+0x2950>
   12922:	blx	40ac <__errno_location@plt>
   12926:	ldr	r3, [r0, #0]
   12928:	mov	r5, r0
   1292a:	cmp	r3, #9
   1292c:	bne.n	12908 <error@@Base+0x2950>
   1292e:	mov	r1, r4
   12930:	mov	r0, r6
   12932:	blx	3df8 <dup2@plt>
   12936:	adds	r0, #1
   12938:	bne.n	12908 <error@@Base+0x2950>
   1293a:	ldr	r3, [pc, #92]	; (12998 <error@@Base+0x29e0>)
   1293c:	ldr	r0, [r5, #0]
   1293e:	ldr	r3, [r7, r3]
   12940:	ldr	r4, [r3, #0]
   12942:	blx	3464 <strerror@plt+0x4>
   12946:	ldr	r2, [pc, #84]	; (1299c <error@@Base+0x29e4>)
   12948:	movs	r1, #1
   1294a:	add	r2, pc
   1294c:	mov	r3, r0
   1294e:	mov	r0, r4
   12950:	blx	3d30 <__fprintf_chk@plt>
   12954:	movs	r0, #1
   12956:	blx	4094 <exit@plt>
   1295a:	cmp	r6, #2
   1295c:	bgt.n	12960 <error@@Base+0x29a8>
   1295e:	pop	{r3, r4, r5, r6, r7, pc}
   12960:	mov	r0, r6
   12962:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   12966:	b.w	3c1c <close@plt>
   1296a:	ldr	r3, [pc, #44]	; (12998 <error@@Base+0x29e0>)
   1296c:	ldr	r3, [r7, r3]
   1296e:	ldr	r4, [r3, #0]
   12970:	blx	40ac <__errno_location@plt>
   12974:	ldr	r0, [r0, #0]
   12976:	blx	3464 <strerror@plt+0x4>
   1297a:	ldr	r2, [pc, #36]	; (129a0 <error@@Base+0x29e8>)
   1297c:	movs	r1, #1
   1297e:	add	r2, pc
   12980:	mov	r3, r0
   12982:	mov	r0, r4
   12984:	blx	3d30 <__fprintf_chk@plt>
   12988:	movs	r0, #1
   1298a:	blx	4094 <exit@plt>
   1298e:	nop
   12990:	sxtb	r6, r6
   12992:	movs	r0, r0
   12994:	add	r2, pc, #376	; (adr r2, 12b10 <error@@Base+0x2b58>)
   12996:	movs	r3, r0
   12998:	lsls	r4, r2, #18
   1299a:	movs	r0, r0
   1299c:	cpsie	i
   1299e:	movs	r0, r0
   129a0:	beq.n	12a28 <error@@Base+0x2a70>
   129a2:	movs	r0, r0
   129a4:	ldr	r2, [pc, #140]	; (12a34 <error@@Base+0x2a7c>)
   129a6:	cmp.w	r1, #65536	; 0x10000
   129aa:	ldr	r3, [pc, #140]	; (12a38 <error@@Base+0x2a80>)
   129ac:	add	r2, pc
   129ae:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   129b2:	sub	sp, #20
   129b4:	ldr	r3, [r2, r3]
   129b6:	ldr	r3, [r3, #0]
   129b8:	str	r3, [sp, #12]
   129ba:	mov.w	r3, #0
   129be:	bhi.n	12a22 <error@@Base+0x2a6a>
   129c0:	mov.w	r8, r1, lsl #1
   129c4:	mov	r4, r0
   129c6:	movs	r0, #1
   129c8:	add	r8, r0
   129ca:	mov	r5, r1
   129cc:	mov	r1, r8
   129ce:	bl	10e5c <error@@Base+0xea4>
   129d2:	mov	r7, r0
   129d4:	cbz	r5, 12a0a <error@@Base+0x2a52>
   129d6:	ldr.w	r9, [pc, #100]	; 12a3c <error@@Base+0x2a84>
   129da:	subs	r5, #1
   129dc:	add	r5, r4
   129de:	add	r6, sp, #8
   129e0:	add	r9, pc
   129e2:	subs	r4, #1
   129e4:	ldrb.w	ip, [r4, #1]!
   129e8:	movs	r3, #3
   129ea:	mov	r1, r3
   129ec:	movs	r2, #1
   129ee:	mov	r0, r6
   129f0:	str.w	r9, [sp]
   129f4:	str.w	ip, [sp, #4]
   129f8:	blx	3bbc <__snprintf_chk@plt>
   129fc:	mov	r2, r8
   129fe:	mov	r1, r6
   12a00:	mov	r0, r7
   12a02:	bl	1bbec <mkdtemp@@Base+0x5cc>
   12a06:	cmp	r4, r5
   12a08:	bne.n	129e4 <error@@Base+0x2a2c>
   12a0a:	ldr	r2, [pc, #52]	; (12a40 <error@@Base+0x2a88>)
   12a0c:	ldr	r3, [pc, #40]	; (12a38 <error@@Base+0x2a80>)
   12a0e:	add	r2, pc
   12a10:	ldr	r3, [r2, r3]
   12a12:	ldr	r2, [r3, #0]
   12a14:	ldr	r3, [sp, #12]
   12a16:	eors	r2, r3
   12a18:	bne.n	12a2e <error@@Base+0x2a76>
   12a1a:	mov	r0, r7
   12a1c:	add	sp, #20
   12a1e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12a22:	ldr	r0, [pc, #32]	; (12a44 <error@@Base+0x2a8c>)
   12a24:	add	r0, pc
   12a26:	bl	10ee0 <error@@Base+0xf28>
   12a2a:	mov	r7, r0
   12a2c:	b.n	12a0a <error@@Base+0x2a52>
   12a2e:	blx	3d00 <__stack_chk_fail@plt>
   12a32:	nop
   12a34:	add	r1, pc, #656	; (adr r1, 12cc8 <error@@Base+0x2d10>)
   12a36:	movs	r3, r0
   12a38:	lsls	r4, r7, #17
   12a3a:	movs	r0, r0
   12a3c:	beq.n	12a70 <error@@Base+0x2ab8>
   12a3e:	movs	r0, r0
   12a40:	add	r1, pc, #264	; (adr r1, 12b4c <error@@Base+0x2b94>)
   12a42:	movs	r3, r0
   12a44:	ldmia	r7, {r2, r3, r4, r5, r7}
   12a46:	movs	r0, r0
   12a48:	push	{r2, r3}
   12a4a:	push	{r4, r5, r6, lr}
   12a4c:	sub	sp, #24
   12a4e:	ldr	r6, [pc, #124]	; (12acc <error@@Base+0x2b14>)
   12a50:	add	r2, sp, #40	; 0x28
   12a52:	mov	r5, r1
   12a54:	ldr	r1, [pc, #120]	; (12ad0 <error@@Base+0x2b18>)
   12a56:	add	r6, pc
   12a58:	ldr.w	r3, [r2], #4
   12a5c:	mov	r4, r0
   12a5e:	add	r0, sp, #12
   12a60:	ldr	r1, [r6, r1]
   12a62:	ldr	r1, [r1, #0]
   12a64:	str	r1, [sp, #20]
   12a66:	mov.w	r1, #0
   12a6a:	mov	r1, r3
   12a6c:	str	r2, [sp, #8]
   12a6e:	bl	10f04 <error@@Base+0xf4c>
   12a72:	ldr	r2, [r4, #0]
   12a74:	cbz	r2, 12ab6 <error@@Base+0x2afe>
   12a76:	ldrb	r3, [r2, #0]
   12a78:	cbz	r3, 12ab6 <error@@Base+0x2afe>
   12a7a:	cbz	r5, 12ac2 <error@@Base+0x2b0a>
   12a7c:	ldr	r6, [sp, #12]
   12a7e:	mov	r3, r5
   12a80:	ldr	r1, [pc, #80]	; (12ad4 <error@@Base+0x2b1c>)
   12a82:	add	r0, sp, #16
   12a84:	add	r1, pc
   12a86:	str	r6, [sp, #0]
   12a88:	bl	10f28 <error@@Base+0xf70>
   12a8c:	ldr	r0, [sp, #12]
   12a8e:	blx	385c <free@plt+0x4>
   12a92:	ldr	r0, [r4, #0]
   12a94:	blx	385c <free@plt+0x4>
   12a98:	ldr	r3, [sp, #16]
   12a9a:	str	r3, [r4, #0]
   12a9c:	ldr	r2, [pc, #56]	; (12ad8 <error@@Base+0x2b20>)
   12a9e:	ldr	r3, [pc, #48]	; (12ad0 <error@@Base+0x2b18>)
   12aa0:	add	r2, pc
   12aa2:	ldr	r3, [r2, r3]
   12aa4:	ldr	r2, [r3, #0]
   12aa6:	ldr	r3, [sp, #20]
   12aa8:	eors	r2, r3
   12aaa:	bne.n	12ac8 <error@@Base+0x2b10>
   12aac:	add	sp, #24
   12aae:	ldmia.w	sp!, {r4, r5, r6, lr}
   12ab2:	add	sp, #8
   12ab4:	bx	lr
   12ab6:	mov	r0, r2
   12ab8:	blx	385c <free@plt+0x4>
   12abc:	ldr	r3, [sp, #12]
   12abe:	str	r3, [r4, #0]
   12ac0:	b.n	12a9c <error@@Base+0x2ae4>
   12ac2:	ldr	r5, [pc, #24]	; (12adc <error@@Base+0x2b24>)
   12ac4:	add	r5, pc
   12ac6:	b.n	12a7c <error@@Base+0x2ac4>
   12ac8:	blx	3d00 <__stack_chk_fail@plt>
   12acc:	add	r0, pc, #1000	; (adr r0, 12eb8 <error@@Base+0x2f00>)
   12ace:	movs	r3, r0
   12ad0:	lsls	r4, r7, #17
   12ad2:	movs	r0, r0
   12ad4:	ldmia	r6, {r3, r5, r6}
   12ad6:	movs	r0, r0
   12ad8:	add	r0, pc, #704	; (adr r0, 12d9c <error@@Base+0x2de4>)
   12ada:	movs	r3, r0
   12adc:	ldmia	r3!, {r2, r4, r7}
   12ade:	movs	r0, r0
   12ae0:	ldr	r1, [r0, #0]
   12ae2:	ldr	r0, [r0, #4]
   12ae4:	rev	r1, r1
   12ae6:	rev	r0, r0
   12ae8:	bx	lr
   12aea:	nop
   12aec:	ldr	r0, [r0, #0]
   12aee:	rev	r0, r0
   12af0:	bx	lr
   12af2:	nop
   12af4:	ldr	r0, [r0, #0]
   12af6:	bx	lr
   12af8:	ldrh	r0, [r0, #0]
   12afa:	rev16	r0, r0
   12afc:	uxth	r0, r0
   12afe:	bx	lr
   12b00:	push	{r4}
   12b02:	lsrs	r1, r3, #16
   12b04:	lsrs	r4, r3, #24
   12b06:	strb	r3, [r0, #3]
   12b08:	strb	r2, [r0, #7]
   12b0a:	lsrs	r3, r3, #8
   12b0c:	strb	r4, [r0, #0]
   12b0e:	strb	r1, [r0, #1]
   12b10:	lsrs	r1, r2, #24
   12b12:	strb	r3, [r0, #2]
   12b14:	lsrs	r3, r2, #16
   12b16:	ldr.w	r4, [sp], #4
   12b1a:	lsrs	r2, r2, #8
   12b1c:	strb	r1, [r0, #4]
   12b1e:	strb	r3, [r0, #5]
   12b20:	strb	r2, [r0, #6]
   12b22:	bx	lr
   12b24:	lsrs	r2, r1, #24
   12b26:	lsrs	r3, r1, #16
   12b28:	strb	r1, [r0, #3]
   12b2a:	lsrs	r1, r1, #8
   12b2c:	strb	r2, [r0, #0]
   12b2e:	strb	r3, [r0, #1]
   12b30:	strb	r1, [r0, #2]
   12b32:	bx	lr
   12b34:	lsrs	r2, r1, #8
   12b36:	lsrs	r3, r1, #16
   12b38:	strb	r1, [r0, #0]
   12b3a:	lsrs	r1, r1, #24
   12b3c:	strb	r2, [r0, #1]
   12b3e:	strb	r3, [r0, #2]
   12b40:	strb	r1, [r0, #3]
   12b42:	bx	lr
   12b44:	strb	r1, [r0, #1]
   12b46:	lsrs	r1, r1, #8
   12b48:	strb	r1, [r0, #0]
   12b4a:	bx	lr
   12b4c:	bic.w	r2, r1, r1, asr #31
   12b50:	movw	r3, #19923	; 0x4dd3
   12b54:	movt	r3, #4194	; 0x1062
   12b58:	mov.w	r1, #1000	; 0x3e8
   12b5c:	push	{r4, lr}
   12b5e:	umull	r4, r3, r3, r2
   12b62:	mov	r4, r0
   12b64:	lsrs	r3, r3, #6
   12b66:	str	r3, [r0, #0]
   12b68:	mls	r0, r1, r3, r2
   12b6c:	bl	1d08c <mkdtemp@@Base+0x1a6c>
   12b70:	str	r0, [r4, #4]
   12b72:	pop	{r4, pc}
   12b74:	push	{r4, r5, r6, lr}
   12b76:	sub	sp, #16
   12b78:	ldr	r6, [pc, #132]	; (12c00 <error@@Base+0x2c48>)
   12b7a:	mov	r4, r0
   12b7c:	ldr	r2, [pc, #132]	; (12c04 <error@@Base+0x2c4c>)
   12b7e:	ldr	r3, [pc, #136]	; (12c08 <error@@Base+0x2c50>)
   12b80:	add	r6, pc
   12b82:	add	r2, pc
   12b84:	ldr	r5, [r6, #0]
   12b86:	ldr	r3, [r2, r3]
   12b88:	ldr	r3, [r3, #0]
   12b8a:	str	r3, [sp, #12]
   12b8c:	mov.w	r3, #0
   12b90:	cbnz	r5, 12be0 <error@@Base+0x2c28>
   12b92:	mov	r1, r0
   12b94:	movs	r0, #7
   12b96:	blx	3588 <clock_gettime@plt>
   12b9a:	cbnz	r0, 12bb0 <error@@Base+0x2bf8>
   12b9c:	ldr	r2, [pc, #108]	; (12c0c <error@@Base+0x2c54>)
   12b9e:	ldr	r3, [pc, #104]	; (12c08 <error@@Base+0x2c50>)
   12ba0:	add	r2, pc
   12ba2:	ldr	r3, [r2, r3]
   12ba4:	ldr	r2, [r3, #0]
   12ba6:	ldr	r3, [sp, #12]
   12ba8:	eors	r2, r3
   12baa:	bne.n	12bfa <error@@Base+0x2c42>
   12bac:	add	sp, #16
   12bae:	pop	{r4, r5, r6, pc}
   12bb0:	mov	r1, r4
   12bb2:	movs	r0, #1
   12bb4:	blx	3588 <clock_gettime@plt>
   12bb8:	cmp	r0, #0
   12bba:	beq.n	12b9c <error@@Base+0x2be4>
   12bbc:	mov	r0, r5
   12bbe:	mov	r1, r4
   12bc0:	blx	3588 <clock_gettime@plt>
   12bc4:	cmp	r0, #0
   12bc6:	beq.n	12b9c <error@@Base+0x2be4>
   12bc8:	blx	40ac <__errno_location@plt>
   12bcc:	ldr	r0, [r0, #0]
   12bce:	blx	3464 <strerror@plt+0x4>
   12bd2:	mov	r1, r0
   12bd4:	ldr	r0, [pc, #56]	; (12c10 <error@@Base+0x2c58>)
   12bd6:	add	r0, pc
   12bd8:	bl	10194 <error@@Base+0x1dc>
   12bdc:	movs	r3, #1
   12bde:	str	r3, [r6, #0]
   12be0:	movs	r1, #0
   12be2:	add	r0, sp, #4
   12be4:	blx	38c8 <gettimeofday@plt>
   12be8:	ldr	r3, [sp, #4]
   12bea:	ldr	r0, [sp, #8]
   12bec:	mov.w	r1, #1000	; 0x3e8
   12bf0:	str	r3, [r4, #0]
   12bf2:	bl	1d08c <mkdtemp@@Base+0x1a6c>
   12bf6:	str	r0, [r4, #4]
   12bf8:	b.n	12b9c <error@@Base+0x2be4>
   12bfa:	blx	3d00 <__stack_chk_fail@plt>
   12bfe:	nop
   12c00:	add	r5, pc, #96	; (adr r5, 12c64 <error@@Base+0x2cac>)
   12c02:	movs	r3, r0
   12c04:	ldr	r7, [sp, #824]	; 0x338
   12c06:	movs	r3, r0
   12c08:	lsls	r4, r7, #17
   12c0a:	movs	r0, r0
   12c0c:	ldr	r7, [sp, #704]	; 0x2c0
   12c0e:	movs	r3, r0
   12c10:	ldmia	r6!, {r1, r3, r5}
   12c12:	movs	r0, r0
   12c14:	ldr	r2, [pc, #164]	; (12cbc <error@@Base+0x2d04>)
   12c16:	ldr	r3, [pc, #168]	; (12cc0 <error@@Base+0x2d08>)
   12c18:	add	r2, pc
   12c1a:	push	{r4, r5, r6, r7, lr}
   12c1c:	sub	sp, #20
   12c1e:	ldr	r3, [r2, r3]
   12c20:	mov	r7, r0
   12c22:	add	r0, sp, #4
   12c24:	mov	r5, r1
   12c26:	ldr	r3, [r3, #0]
   12c28:	str	r3, [sp, #12]
   12c2a:	mov.w	r3, #0
   12c2e:	bl	12b74 <error@@Base+0x2bbc>
   12c32:	ldr	r3, [sp, #8]
   12c34:	movw	r4, #19923	; 0x4dd3
   12c38:	movt	r4, #4194	; 0x1062
   12c3c:	ldr	r1, [r7, #0]
   12c3e:	ldr	r0, [sp, #4]
   12c40:	smull	r2, r4, r4, r3
   12c44:	asrs	r3, r3, #31
   12c46:	rsb	r4, r3, r4, asr #6
   12c4a:	bl	1d064 <mkdtemp@@Base+0x1a44>
   12c4e:	ldr	r1, [r7, #4]
   12c50:	mov	r6, r0
   12c52:	mov	r0, r4
   12c54:	bl	1d064 <mkdtemp@@Base+0x1a44>
   12c58:	subs	r4, r0, #0
   12c5a:	bge.n	12c78 <error@@Base+0x2cc0>
   12c5c:	mov	r0, r6
   12c5e:	mov.w	r1, #4294967295	; 0xffffffff
   12c62:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   12c66:	movw	r1, #16960	; 0x4240
   12c6a:	movt	r1, #15
   12c6e:	mov	r6, r0
   12c70:	mov	r0, r4
   12c72:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   12c76:	mov	r4, r0
   12c78:	mov.w	r1, #1000	; 0x3e8
   12c7c:	mov	r0, r6
   12c7e:	bl	1d08c <mkdtemp@@Base+0x1a6c>
   12c82:	movw	r3, #19923	; 0x4dd3
   12c86:	movt	r3, #4194	; 0x1062
   12c8a:	asrs	r1, r4, #31
   12c8c:	smull	r3, r4, r3, r4
   12c90:	rsb	r1, r1, r4, asr #6
   12c94:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   12c98:	mov	r1, r0
   12c9a:	ldr	r0, [r5, #0]
   12c9c:	bl	1d064 <mkdtemp@@Base+0x1a44>
   12ca0:	ldr	r2, [pc, #32]	; (12cc4 <error@@Base+0x2d0c>)
   12ca2:	ldr	r3, [pc, #28]	; (12cc0 <error@@Base+0x2d08>)
   12ca4:	add	r2, pc
   12ca6:	str	r0, [r5, #0]
   12ca8:	ldr	r3, [r2, r3]
   12caa:	ldr	r2, [r3, #0]
   12cac:	ldr	r3, [sp, #12]
   12cae:	eors	r2, r3
   12cb0:	bne.n	12cb6 <error@@Base+0x2cfe>
   12cb2:	add	sp, #20
   12cb4:	pop	{r4, r5, r6, r7, pc}
   12cb6:	blx	3d00 <__stack_chk_fail@plt>
   12cba:	nop
   12cbc:	ldr	r7, [sp, #224]	; 0xe0
   12cbe:	movs	r3, r0
   12cc0:	lsls	r4, r7, #17
   12cc2:	movs	r0, r0
   12cc4:	ldr	r6, [sp, #688]	; 0x2b0
   12cc6:	movs	r3, r0
   12cc8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   12ccc:	mov	r6, r2
   12cce:	ldr	r2, [pc, #172]	; (12d7c <error@@Base+0x2dc4>)
   12cd0:	sub	sp, #28
   12cd2:	ldr	r3, [pc, #172]	; (12d80 <error@@Base+0x2dc8>)
   12cd4:	add.w	r8, sp, #12
   12cd8:	add	r2, pc
   12cda:	mov	r5, r0
   12cdc:	mov	r0, r8
   12cde:	mov	r7, r1
   12ce0:	ldr	r3, [r2, r3]
   12ce2:	add.w	r9, sp, #4
   12ce6:	ldr	r3, [r3, #0]
   12ce8:	str	r3, [sp, #20]
   12cea:	mov.w	r3, #0
   12cee:	bl	12b74 <error@@Base+0x2bbc>
   12cf2:	ldr	r3, [sp, #16]
   12cf4:	movw	r1, #19923	; 0x4dd3
   12cf8:	movt	r1, #4194	; 0x1062
   12cfc:	ldr	r4, [sp, #12]
   12cfe:	strh.w	r6, [sp, #16]
   12d02:	smull	r2, r1, r1, r3
   12d06:	asrs	r3, r3, #31
   12d08:	str	r5, [sp, #12]
   12d0a:	str	r4, [sp, #4]
   12d0c:	rsb	r3, r3, r1, asr #6
   12d10:	str	r3, [sp, #8]
   12d12:	blx	40ac <__errno_location@plt>
   12d16:	mov	r6, r0
   12d18:	b.n	12d4a <error@@Base+0x2d92>
   12d1a:	movs	r1, #1
   12d1c:	mov	r0, r8
   12d1e:	blx	3d48 <poll@plt>
   12d22:	ldr	r5, [r6, #0]
   12d24:	mov	r1, r7
   12d26:	mov	r4, r0
   12d28:	mov	r0, r9
   12d2a:	bl	12c14 <error@@Base+0x2c5c>
   12d2e:	cmp	r4, #0
   12d30:	str	r5, [r6, #0]
   12d32:	bgt.n	12d6e <error@@Base+0x2db6>
   12d34:	sub.w	r3, r4, #4294967295	; 0xffffffff
   12d38:	cmp	r5, #11
   12d3a:	clz	r3, r3
   12d3e:	mov.w	r3, r3, lsr #5
   12d42:	it	eq
   12d44:	moveq	r3, #0
   12d46:	cbnz	r3, 12d72 <error@@Base+0x2dba>
   12d48:	cbz	r4, 12d50 <error@@Base+0x2d98>
   12d4a:	ldr	r2, [r7, #0]
   12d4c:	cmp	r2, #0
   12d4e:	bge.n	12d1a <error@@Base+0x2d62>
   12d50:	mov.w	r0, #4294967295	; 0xffffffff
   12d54:	movs	r3, #110	; 0x6e
   12d56:	str	r3, [r6, #0]
   12d58:	ldr	r2, [pc, #40]	; (12d84 <error@@Base+0x2dcc>)
   12d5a:	ldr	r3, [pc, #36]	; (12d80 <error@@Base+0x2dc8>)
   12d5c:	add	r2, pc
   12d5e:	ldr	r3, [r2, r3]
   12d60:	ldr	r2, [r3, #0]
   12d62:	ldr	r3, [sp, #20]
   12d64:	eors	r2, r3
   12d66:	bne.n	12d78 <error@@Base+0x2dc0>
   12d68:	add	sp, #28
   12d6a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12d6e:	movs	r0, #0
   12d70:	b.n	12d58 <error@@Base+0x2da0>
   12d72:	mov.w	r0, #4294967295	; 0xffffffff
   12d76:	b.n	12d58 <error@@Base+0x2da0>
   12d78:	blx	3d00 <__stack_chk_fail@plt>
   12d7c:	ldr	r6, [sp, #480]	; 0x1e0
   12d7e:	movs	r3, r0
   12d80:	lsls	r4, r7, #17
   12d82:	movs	r0, r0
   12d84:	ldr	r5, [sp, #976]	; 0x3d0
   12d86:	movs	r3, r0
   12d88:	movs	r2, #1
   12d8a:	b.n	12cc8 <error@@Base+0x2d10>
   12d8c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12d90:	mov	r5, r1
   12d92:	ldr	r1, [pc, #192]	; (12e54 <error@@Base+0x2e9c>)
   12d94:	mov	r6, r2
   12d96:	ldr	r2, [pc, #192]	; (12e58 <error@@Base+0x2ea0>)
   12d98:	sub	sp, #24
   12d9a:	add	r1, pc
   12d9c:	mov	r4, r3
   12d9e:	movs	r7, #4
   12da0:	movs	r3, #0
   12da2:	ldr	r2, [r1, r2]
   12da4:	mov	r8, r0
   12da6:	ldr	r2, [r2, #0]
   12da8:	str	r2, [sp, #20]
   12daa:	mov.w	r2, #0
   12dae:	strd	r3, r7, [sp, #12]
   12db2:	cmp	r4, #0
   12db4:	beq.n	12e20 <error@@Base+0x2e68>
   12db6:	ldr	r3, [r4, #0]
   12db8:	cmp	r3, #0
   12dba:	ble.n	12e20 <error@@Base+0x2e68>
   12dbc:	bl	11b14 <error@@Base+0x1b5c>
   12dc0:	mov	r2, r6
   12dc2:	mov	r1, r5
   12dc4:	mov	r0, r8
   12dc6:	blx	34c4 <connect@plt>
   12dca:	cbz	r0, 12e00 <error@@Base+0x2e48>
   12dcc:	blx	40ac <__errno_location@plt>
   12dd0:	ldr	r3, [r0, #0]
   12dd2:	mov	r5, r0
   12dd4:	cmp	r3, #115	; 0x73
   12dd6:	bne.n	12e2e <error@@Base+0x2e76>
   12dd8:	mov	r1, r4
   12dda:	movs	r2, #5
   12ddc:	mov	r0, r8
   12dde:	bl	12cc8 <error@@Base+0x2d10>
   12de2:	adds	r0, #1
   12de4:	beq.n	12e2e <error@@Base+0x2e76>
   12de6:	add	r3, sp, #12
   12de8:	add	r1, sp, #16
   12dea:	mov	r2, r7
   12dec:	str	r1, [sp, #0]
   12dee:	mov	r0, r8
   12df0:	movs	r1, #1
   12df2:	blx	4010 <getsockopt@plt>
   12df6:	adds	r3, r0, #1
   12df8:	mov	r4, r0
   12dfa:	beq.n	12e3c <error@@Base+0x2e84>
   12dfc:	ldr	r3, [sp, #12]
   12dfe:	cbnz	r3, 12e34 <error@@Base+0x2e7c>
   12e00:	mov	r0, r8
   12e02:	movs	r4, #0
   12e04:	bl	11b9c <error@@Base+0x1be4>
   12e08:	ldr	r2, [pc, #80]	; (12e5c <error@@Base+0x2ea4>)
   12e0a:	ldr	r3, [pc, #76]	; (12e58 <error@@Base+0x2ea0>)
   12e0c:	add	r2, pc
   12e0e:	ldr	r3, [r2, r3]
   12e10:	ldr	r2, [r3, #0]
   12e12:	ldr	r3, [sp, #20]
   12e14:	eors	r2, r3
   12e16:	bne.n	12e4e <error@@Base+0x2e96>
   12e18:	mov	r0, r4
   12e1a:	add	sp, #24
   12e1c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12e20:	mov	r2, r6
   12e22:	mov	r1, r5
   12e24:	mov	r0, r8
   12e26:	blx	34c4 <connect@plt>
   12e2a:	mov	r4, r0
   12e2c:	b.n	12e08 <error@@Base+0x2e50>
   12e2e:	mov.w	r4, #4294967295	; 0xffffffff
   12e32:	b.n	12e08 <error@@Base+0x2e50>
   12e34:	mov.w	r4, #4294967295	; 0xffffffff
   12e38:	str	r3, [r5, #0]
   12e3a:	b.n	12e08 <error@@Base+0x2e50>
   12e3c:	ldr	r0, [r5, #0]
   12e3e:	blx	3464 <strerror@plt+0x4>
   12e42:	mov	r1, r0
   12e44:	ldr	r0, [pc, #24]	; (12e60 <error@@Base+0x2ea8>)
   12e46:	add	r0, pc
   12e48:	bl	100ec <error@@Base+0x134>
   12e4c:	b.n	12e08 <error@@Base+0x2e50>
   12e4e:	blx	3d00 <__stack_chk_fail@plt>
   12e52:	nop
   12e54:	ldr	r5, [sp, #728]	; 0x2d8
   12e56:	movs	r3, r0
   12e58:	lsls	r4, r7, #17
   12e5a:	movs	r0, r0
   12e5c:	ldr	r5, [sp, #272]	; 0x110
   12e5e:	movs	r3, r0
   12e60:	ldmia	r3, {r1, r2, r3, r6, r7}
   12e62:	movs	r0, r0
   12e64:	ldr	r2, [pc, #76]	; (12eb4 <error@@Base+0x2efc>)
   12e66:	ldr	r3, [pc, #80]	; (12eb8 <error@@Base+0x2f00>)
   12e68:	add	r2, pc
   12e6a:	push	{r4, lr}
   12e6c:	sub	sp, #16
   12e6e:	ldr	r3, [r2, r3]
   12e70:	mov	r4, r0
   12e72:	add	r0, sp, #4
   12e74:	ldr	r3, [r3, #0]
   12e76:	str	r3, [sp, #12]
   12e78:	mov.w	r3, #0
   12e7c:	bl	12b74 <error@@Base+0x2bbc>
   12e80:	ldr	r3, [sp, #8]
   12e82:	movw	r2, #19923	; 0x4dd3
   12e86:	movt	r2, #4194	; 0x1062
   12e8a:	ldr	r1, [sp, #4]
   12e8c:	smull	r0, r2, r2, r3
   12e90:	asrs	r3, r3, #31
   12e92:	str	r1, [r4, #0]
   12e94:	rsb	r3, r3, r2, asr #6
   12e98:	ldr	r2, [pc, #32]	; (12ebc <error@@Base+0x2f04>)
   12e9a:	str	r3, [r4, #4]
   12e9c:	ldr	r3, [pc, #24]	; (12eb8 <error@@Base+0x2f00>)
   12e9e:	add	r2, pc
   12ea0:	ldr	r3, [r2, r3]
   12ea2:	ldr	r2, [r3, #0]
   12ea4:	ldr	r3, [sp, #12]
   12ea6:	eors	r2, r3
   12ea8:	bne.n	12eae <error@@Base+0x2ef6>
   12eaa:	add	sp, #16
   12eac:	pop	{r4, pc}
   12eae:	blx	3d00 <__stack_chk_fail@plt>
   12eb2:	nop
   12eb4:	ldr	r4, [sp, #928]	; 0x3a0
   12eb6:	movs	r3, r0
   12eb8:	lsls	r4, r7, #17
   12eba:	movs	r0, r0
   12ebc:	ldr	r4, [sp, #712]	; 0x2c8
   12ebe:	movs	r3, r0
   12ec0:	ldr	r2, [pc, #52]	; (12ef8 <error@@Base+0x2f40>)
   12ec2:	ldr	r3, [pc, #56]	; (12efc <error@@Base+0x2f44>)
   12ec4:	add	r2, pc
   12ec6:	push	{lr}
   12ec8:	sub	sp, #20
   12eca:	ldr	r3, [r2, r3]
   12ecc:	add	r0, sp, #4
   12ece:	ldr	r3, [r3, #0]
   12ed0:	str	r3, [sp, #12]
   12ed2:	mov.w	r3, #0
   12ed6:	bl	12b74 <error@@Base+0x2bbc>
   12eda:	ldr	r2, [pc, #36]	; (12f00 <error@@Base+0x2f48>)
   12edc:	ldr	r3, [pc, #28]	; (12efc <error@@Base+0x2f44>)
   12ede:	add	r2, pc
   12ee0:	ldr	r0, [sp, #4]
   12ee2:	ldr	r3, [r2, r3]
   12ee4:	ldr	r2, [r3, #0]
   12ee6:	ldr	r3, [sp, #12]
   12ee8:	eors	r2, r3
   12eea:	bne.n	12ef2 <error@@Base+0x2f3a>
   12eec:	add	sp, #20
   12eee:	ldr.w	pc, [sp], #4
   12ef2:	blx	3d00 <__stack_chk_fail@plt>
   12ef6:	nop
   12ef8:	ldr	r4, [sp, #560]	; 0x230
   12efa:	movs	r3, r0
   12efc:	lsls	r4, r7, #17
   12efe:	movs	r0, r0
   12f00:	ldr	r4, [sp, #456]	; 0x1c8
   12f02:	movs	r3, r0
   12f04:	ldr	r2, [pc, #88]	; (12f60 <error@@Base+0x2fa8>)
   12f06:	ldr	r3, [pc, #92]	; (12f64 <error@@Base+0x2fac>)
   12f08:	add	r2, pc
   12f0a:	push	{lr}
   12f0c:	sub	sp, #20
   12f0e:	ldr	r3, [r2, r3]
   12f10:	add	r0, sp, #4
   12f12:	ldr	r3, [r3, #0]
   12f14:	str	r3, [sp, #12]
   12f16:	mov.w	r3, #0
   12f1a:	bl	12b74 <error@@Base+0x2bbc>
   12f1e:	vldr	s15, [sp, #8]
   12f22:	ldr	r2, [pc, #68]	; (12f68 <error@@Base+0x2fb0>)
   12f24:	ldr	r3, [pc, #60]	; (12f64 <error@@Base+0x2fac>)
   12f26:	vldr	d5, [pc, #48]	; 12f58 <error@@Base+0x2fa0>
   12f2a:	add	r2, pc
   12f2c:	ldr	r3, [r2, r3]
   12f2e:	vcvt.f64.s32	d7, s15
   12f32:	ldr	r2, [r3, #0]
   12f34:	ldr	r3, [sp, #12]
   12f36:	eors	r2, r3
   12f38:	vdiv.f64	d6, d7, d5
   12f3c:	vldr	s15, [sp, #4]
   12f40:	vcvt.f64.s32	d0, s15
   12f44:	vadd.f64	d0, d6, d0
   12f48:	bne.n	12f50 <error@@Base+0x2f98>
   12f4a:	add	sp, #20
   12f4c:	ldr.w	pc, [sp], #4
   12f50:	blx	3d00 <__stack_chk_fail@plt>
   12f54:	nop.w
   12f58:	movs	r0, r0
   12f5a:	movs	r0, r0
   12f5c:	ldmia	r5, {r0, r2, r5, r6}
   12f5e:	rors	r5, r1
   12f60:	ldr	r4, [sp, #288]	; 0x120
   12f62:	movs	r3, r0
   12f64:	lsls	r4, r7, #17
   12f66:	movs	r0, r0
   12f68:	ldr	r4, [sp, #152]	; 0x98
   12f6a:	movs	r3, r0
   12f6c:	push	{r4, r5}
   12f6e:	mov	r5, r3
   12f70:	ldr	r1, [sp, #8]
   12f72:	movs	r3, #0
   12f74:	mov	r4, r2
   12f76:	strd	r3, r3, [r0, #32]
   12f7a:	strd	r4, r5, [r0, #8]
   12f7e:	movs	r4, #0
   12f80:	movs	r5, #0
   12f82:	str	r1, [r0, #0]
   12f84:	strd	r4, r5, [r0, #24]
   12f88:	strd	r1, r3, [r0, #16]
   12f8c:	pop	{r4, r5}
   12f8e:	strd	r3, r3, [r0, #40]	; 0x28
   12f92:	bx	lr
   12f94:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f98:	mov	r4, r0
   12f9a:	vpush	{d8}
   12f9e:	ldr	r2, [pc, #568]	; (131d8 <error@@Base+0x3220>)
   12fa0:	ldr	r3, [pc, #568]	; (131dc <error@@Base+0x3224>)
   12fa2:	add	r2, pc
   12fa4:	sub	sp, #44	; 0x2c
   12fa6:	ldrd	r6, r7, [r0, #24]
   12faa:	ldr	r3, [r2, r3]
   12fac:	adds	r6, r6, r1
   12fae:	ldr	r3, [r3, #0]
   12fb0:	str	r3, [sp, #36]	; 0x24
   12fb2:	mov.w	r3, #0
   12fb6:	ldr	r3, [r0, #32]
   12fb8:	adc.w	r7, r7, #0
   12fbc:	strd	r6, r7, [r0, #24]
   12fc0:	cbnz	r3, 12fca <error@@Base+0x3012>
   12fc2:	ldr	r3, [r0, #36]	; 0x24
   12fc4:	add	r0, sp, #28
   12fc6:	cmp	r3, #0
   12fc8:	beq.n	130b0 <error@@Base+0x30f8>
   12fca:	ldrd	r2, r3, [r4, #16]
   12fce:	cmp	r7, r3
   12fd0:	it	eq
   12fd2:	cmpeq	r6, r2
   12fd4:	bcs.n	12ff2 <error@@Base+0x303a>
   12fd6:	ldr	r2, [pc, #520]	; (131e0 <error@@Base+0x3228>)
   12fd8:	ldr	r3, [pc, #512]	; (131dc <error@@Base+0x3224>)
   12fda:	add	r2, pc
   12fdc:	ldr	r3, [r2, r3]
   12fde:	ldr	r2, [r3, #0]
   12fe0:	ldr	r3, [sp, #36]	; 0x24
   12fe2:	eors	r2, r3
   12fe4:	bne.w	131cc <error@@Base+0x3214>
   12fe8:	add	sp, #44	; 0x2c
   12fea:	vpop	{d8}
   12fee:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ff2:	add	r7, sp, #28
   12ff4:	movw	r5, #19923	; 0x4dd3
   12ff8:	movt	r5, #4194	; 0x1062
   12ffc:	mov	r0, r7
   12ffe:	bl	12b74 <error@@Base+0x2bbc>
   13002:	ldr	r3, [sp, #32]
   13004:	ldr	r1, [r4, #32]
   13006:	ldr	r0, [sp, #28]
   13008:	smull	r2, r5, r5, r3
   1300c:	asrs	r3, r3, #31
   1300e:	rsb	r5, r3, r5, asr #6
   13012:	bl	1d064 <mkdtemp@@Base+0x1a44>
   13016:	ldr	r1, [r4, #36]	; 0x24
   13018:	mov	r3, r0
   1301a:	mov	r0, r5
   1301c:	str	r3, [r4, #40]	; 0x28
   1301e:	mov	r5, r3
   13020:	bl	1d064 <mkdtemp@@Base+0x1a44>
   13024:	cmp	r0, #0
   13026:	mov	r6, r0
   13028:	str	r0, [r4, #44]	; 0x2c
   1302a:	blt.w	1314c <error@@Base+0x3194>
   1302e:	cbnz	r5, 13036 <error@@Base+0x307e>
   13030:	ldr	r3, [r4, #44]	; 0x2c
   13032:	cmp	r3, #0
   13034:	beq.n	12fd6 <error@@Base+0x301e>
   13036:	ldrd	r0, r1, [r4, #24]
   1303a:	lsls	r1, r1, #3
   1303c:	orr.w	r1, r1, r0, lsr #29
   13040:	lsls	r0, r0, #3
   13042:	strd	r0, r1, [r4, #24]
   13046:	bl	1cf94 <mkdtemp@@Base+0x1974>
   1304a:	vldr	d7, [pc, #388]	; 131d0 <error@@Base+0x3218>
   1304e:	vmov	d8, r0, r1
   13052:	ldrd	r0, r1, [r4, #8]
   13056:	vmul.f64	d8, d8, d7
   1305a:	bl	1cf94 <mkdtemp@@Base+0x1974>
   1305e:	vmov	d7, r0, r1
   13062:	vdiv.f64	d7, d8, d7
   13066:	vmov	r0, r1, d7
   1306a:	bl	1d0c0 <mkdtemp@@Base+0x1aa0>
   1306e:	movs	r3, #0
   13070:	movw	r2, #16960	; 0x4240
   13074:	movt	r2, #15
   13078:	mov	sl, r1
   1307a:	mov	fp, r0
   1307c:	bl	1d000 <mkdtemp@@Base+0x19e0>
   13080:	mov	r1, sl
   13082:	movw	r2, #16960	; 0x4240
   13086:	movs	r3, #0
   13088:	movt	r2, #15
   1308c:	mov	r6, r0
   1308e:	mov	r0, fp
   13090:	str	r6, [r4, #32]
   13092:	bl	1d000 <mkdtemp@@Base+0x19e0>
   13096:	cmp	r6, r5
   13098:	mov	sl, r2
   1309a:	str	r2, [r4, #36]	; 0x24
   1309c:	beq.n	1318e <error@@Base+0x31d6>
   1309e:	ite	gt
   130a0:	movgt	r3, #1
   130a2:	movle	r3, #0
   130a4:	cbnz	r3, 130d0 <error@@Base+0x3118>
   130a6:	mov	r0, r7
   130a8:	movs	r2, #0
   130aa:	movs	r3, #0
   130ac:	strd	r2, r3, [r4, #24]
   130b0:	bl	12b74 <error@@Base+0x2bbc>
   130b4:	ldr	r3, [sp, #32]
   130b6:	movw	r2, #19923	; 0x4dd3
   130ba:	movt	r2, #4194	; 0x1062
   130be:	ldr	r1, [sp, #28]
   130c0:	smull	r0, r2, r2, r3
   130c4:	asrs	r3, r3, #31
   130c6:	str	r1, [r4, #32]
   130c8:	rsb	r3, r3, r2, asr #6
   130cc:	str	r3, [r4, #36]	; 0x24
   130ce:	b.n	12fd6 <error@@Base+0x301e>
   130d0:	mov	r1, r5
   130d2:	mov	r0, r6
   130d4:	bl	1d064 <mkdtemp@@Base+0x1a44>
   130d8:	ldr	r1, [r4, #44]	; 0x2c
   130da:	mov	r6, r0
   130dc:	mov	r0, sl
   130de:	str	r6, [r4, #40]	; 0x28
   130e0:	bl	1d064 <mkdtemp@@Base+0x1a44>
   130e4:	cmp	r0, #0
   130e6:	mov	r5, r0
   130e8:	str	r0, [r4, #44]	; 0x2c
   130ea:	blt.n	1316c <error@@Base+0x31b4>
   130ec:	cmp	r6, #0
   130ee:	beq.n	1319e <error@@Base+0x31e6>
   130f0:	ldr	r0, [r4, #0]
   130f2:	ldr	r1, [r4, #20]
   130f4:	str	r0, [sp, #4]
   130f6:	ldr	r0, [r4, #16]
   130f8:	lsrs	r3, r1, #1
   130fa:	lsrs	r2, r0, #1
   130fc:	ldr	r0, [sp, #4]
   130fe:	orr.w	r2, r2, r1, lsl #31
   13102:	movs	r1, #0
   13104:	cmp	r3, r1
   13106:	strd	r2, r3, [r4, #16]
   1310a:	mov.w	r0, r0, lsr #2
   1310e:	it	eq
   13110:	cmpeq	r2, r0
   13112:	it	cc
   13114:	strdcc	r0, r1, [r4, #16]
   13118:	mov	r0, r5
   1311a:	mov.w	r1, #1000	; 0x3e8
   1311e:	str	r6, [sp, #12]
   13120:	bl	1d08c <mkdtemp@@Base+0x1a6c>
   13124:	add	r6, sp, #20
   13126:	add	r5, sp, #12
   13128:	str	r0, [sp, #16]
   1312a:	b.n	1313e <error@@Base+0x3186>
   1312c:	blx	40ac <__errno_location@plt>
   13130:	ldr	r3, [r0, #0]
   13132:	cmp	r3, #4
   13134:	bne.n	130a6 <error@@Base+0x30ee>
   13136:	ldmia.w	r6, {r0, r1}
   1313a:	stmia.w	r5, {r0, r1}
   1313e:	mov	r1, r6
   13140:	mov	r0, r5
   13142:	blx	3fd4 <nanosleep@plt>
   13146:	adds	r0, #1
   13148:	beq.n	1312c <error@@Base+0x3174>
   1314a:	b.n	130a6 <error@@Base+0x30ee>
   1314c:	mov	r0, r5
   1314e:	mov.w	r1, #4294967295	; 0xffffffff
   13152:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   13156:	movw	r1, #16960	; 0x4240
   1315a:	movt	r1, #15
   1315e:	mov	r5, r0
   13160:	mov	r0, r6
   13162:	str	r5, [r4, #40]	; 0x28
   13164:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   13168:	str	r0, [r4, #44]	; 0x2c
   1316a:	b.n	1302e <error@@Base+0x3076>
   1316c:	mov	r0, r6
   1316e:	mov.w	r1, #4294967295	; 0xffffffff
   13172:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   13176:	movw	r1, #16960	; 0x4240
   1317a:	movt	r1, #15
   1317e:	mov	r6, r0
   13180:	mov	r0, r5
   13182:	str	r6, [r4, #40]	; 0x28
   13184:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   13188:	mov	r5, r0
   1318a:	str	r0, [r4, #44]	; 0x2c
   1318c:	b.n	130ec <error@@Base+0x3134>
   1318e:	ldr	r3, [r4, #44]	; 0x2c
   13190:	cmp	sl, r3
   13192:	ite	le
   13194:	movle	r3, #0
   13196:	movgt	r3, #1
   13198:	cmp	r3, #0
   1319a:	bne.n	130d0 <error@@Base+0x3118>
   1319c:	b.n	130a6 <error@@Base+0x30ee>
   1319e:	movw	r3, #9999	; 0x270f
   131a2:	cmp	r5, r3
   131a4:	bgt.n	13118 <error@@Base+0x3160>
   131a6:	ldrd	r3, r1, [r4, #16]
   131aa:	ldr	r2, [r4, #0]
   131ac:	adds.w	r8, r3, r3
   131b0:	mov.w	r3, #0
   131b4:	adc.w	r9, r1, r1
   131b8:	strd	r8, r9, [r4, #16]
   131bc:	lsls	r2, r2, #3
   131be:	cmp	r3, r9
   131c0:	it	eq
   131c2:	cmpeq	r2, r8
   131c4:	it	cc
   131c6:	strdcc	r2, r3, [r4, #16]
   131ca:	b.n	13118 <error@@Base+0x3160>
   131cc:	blx	3d00 <__stack_chk_fail@plt>
   131d0:	movs	r0, r0
   131d2:	movs	r0, r0
   131d4:	strh	r0, [r0, #36]	; 0x24
   131d6:	asrs	r6, r5
   131d8:	ldr	r3, [sp, #696]	; 0x2b8
   131da:	movs	r3, r0
   131dc:	lsls	r4, r7, #17
   131de:	movs	r0, r0
   131e0:	ldr	r3, [sp, #472]	; 0x1d8
   131e2:	movs	r3, r0
   131e4:	push	{r4, r5, r6, lr}
   131e6:	mov	r5, r0
   131e8:	ldr	r0, [pc, #96]	; (1324c <error@@Base+0x3294>)
   131ea:	sub	sp, #8
   131ec:	mov	r4, r1
   131ee:	add	r0, pc
   131f0:	blx	35f4 <getenv@plt>
   131f4:	cbz	r0, 13220 <error@@Base+0x3268>
   131f6:	ldr	r6, [pc, #88]	; (13250 <error@@Base+0x3298>)
   131f8:	mov.w	r3, #4294967295	; 0xffffffff
   131fc:	str	r0, [sp, #4]
   131fe:	movs	r2, #1
   13200:	add	r6, pc
   13202:	mov	r1, r4
   13204:	mov	r0, r5
   13206:	str	r6, [sp, #0]
   13208:	blx	3bbc <__snprintf_chk@plt>
   1320c:	cmp	r0, #0
   1320e:	ite	gt
   13210:	movgt	r3, #1
   13212:	movle	r3, #0
   13214:	cmp	r0, r4
   13216:	ite	cs
   13218:	movcs	r0, #0
   1321a:	andcc.w	r0, r3, #1
   1321e:	cbnz	r0, 1323a <error@@Base+0x3282>
   13220:	ldr	r2, [pc, #48]	; (13254 <error@@Base+0x329c>)
   13222:	mov	r1, r4
   13224:	mov	r0, r5
   13226:	add	r2, pc
   13228:	blx	3f4c <snprintf@plt>
   1322c:	cmp	r0, r4
   1322e:	ite	cc
   13230:	movcc	r4, #0
   13232:	movcs	r4, #1
   13234:	orrs.w	r3, r4, r0, lsr #31
   13238:	bne.n	1323e <error@@Base+0x3286>
   1323a:	add	sp, #8
   1323c:	pop	{r4, r5, r6, pc}
   1323e:	ldr	r1, [pc, #24]	; (13258 <error@@Base+0x32a0>)
   13240:	ldr	r0, [pc, #24]	; (1325c <error@@Base+0x32a4>)
   13242:	add	r1, pc
   13244:	add	r0, pc
   13246:	adds	r1, #16
   13248:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   1324c:	ldmia	r0!, {r1, r2, r4, r5}
   1324e:	movs	r0, r0
   13250:	ldmia	r0!, {r2, r6}
   13252:	movs	r0, r0
   13254:	ldmia	r0!, {r1, r2}
   13256:	movs	r0, r0
   13258:	ldmia	r4!, {r1, r7}
   1325a:	movs	r0, r0
   1325c:	ldmia	r0!, {r2, r4}
   1325e:	movs	r0, r0
   13260:	ldr	r2, [pc, #116]	; (132d8 <error@@Base+0x3320>)
   13262:	ldr	r3, [pc, #120]	; (132dc <error@@Base+0x3324>)
   13264:	add	r2, pc
   13266:	push	{r4, r5, r6, lr}
   13268:	sub	sp, #8
   1326a:	ldr	r3, [r2, r3]
   1326c:	ldr	r3, [r3, #0]
   1326e:	str	r3, [sp, #4]
   13270:	mov.w	r3, #0
   13274:	cbz	r0, 132cc <error@@Base+0x3314>
   13276:	ldr	r1, [pc, #104]	; (132e0 <error@@Base+0x3328>)
   13278:	mov	r5, r0
   1327a:	ldr	r6, [pc, #104]	; (132e4 <error@@Base+0x332c>)
   1327c:	movs	r4, #0
   1327e:	add	r1, pc
   13280:	add	r6, pc
   13282:	b.n	1328c <error@@Base+0x32d4>
   13284:	adds	r4, #1
   13286:	ldr.w	r1, [r6, r4, lsl #3]
   1328a:	cbz	r1, 132b4 <error@@Base+0x32fc>
   1328c:	mov	r0, r5
   1328e:	blx	3630 <strcasecmp@plt>
   13292:	cmp	r0, #0
   13294:	bne.n	13284 <error@@Base+0x32cc>
   13296:	ldr	r3, [pc, #80]	; (132e8 <error@@Base+0x3330>)
   13298:	add	r3, pc
   1329a:	add.w	r4, r3, r4, lsl #3
   1329e:	ldr	r0, [r4, #4]
   132a0:	ldr	r2, [pc, #72]	; (132ec <error@@Base+0x3334>)
   132a2:	ldr	r3, [pc, #56]	; (132dc <error@@Base+0x3324>)
   132a4:	add	r2, pc
   132a6:	ldr	r3, [r2, r3]
   132a8:	ldr	r2, [r3, #0]
   132aa:	ldr	r3, [sp, #4]
   132ac:	eors	r2, r3
   132ae:	bne.n	132d2 <error@@Base+0x331a>
   132b0:	add	sp, #8
   132b2:	pop	{r4, r5, r6, pc}
   132b4:	mov	r2, r1
   132b6:	mov	r0, r5
   132b8:	mov	r1, sp
   132ba:	blx	3b34 <strtol@plt>
   132be:	ldrb	r3, [r5, #0]
   132c0:	cbz	r3, 132cc <error@@Base+0x3314>
   132c2:	ldr	r3, [sp, #0]
   132c4:	ldrb	r3, [r3, #0]
   132c6:	cbnz	r3, 132cc <error@@Base+0x3314>
   132c8:	cmp	r0, #255	; 0xff
   132ca:	bls.n	132a0 <error@@Base+0x32e8>
   132cc:	mov.w	r0, #4294967295	; 0xffffffff
   132d0:	b.n	132a0 <error@@Base+0x32e8>
   132d2:	blx	3d00 <__stack_chk_fail@plt>
   132d6:	nop
   132d8:	ldr	r0, [sp, #944]	; 0x3b0
   132da:	movs	r3, r0
   132dc:	lsls	r4, r7, #17
   132de:	movs	r0, r0
   132e0:	add	r1, pc, #328	; (adr r1, 1342c <error@@Base+0x3474>)
   132e2:	movs	r0, r0
   132e4:	str	r5, [sp, #144]	; 0x90
   132e6:	movs	r3, r0
   132e8:	str	r5, [sp, #48]	; 0x30
   132ea:	movs	r3, r0
   132ec:	ldr	r0, [sp, #688]	; 0x2b0
   132ee:	movs	r3, r0
   132f0:	push	{r4, r5, lr}
   132f2:	mvn.w	r1, #2147483648	; 0x80000000
   132f6:	ldr	r3, [pc, #60]	; (13334 <error@@Base+0x337c>)
   132f8:	sub	sp, #12
   132fa:	ldr	r4, [pc, #60]	; (13338 <error@@Base+0x3380>)
   132fc:	add	r3, pc
   132fe:	add	r4, pc
   13300:	b.n	1330a <error@@Base+0x3352>
   13302:	ldr.w	r4, [r3, #8]!
   13306:	cbz	r4, 13314 <error@@Base+0x335c>
   13308:	ldr	r1, [r3, #4]
   1330a:	cmp	r0, r1
   1330c:	bne.n	13302 <error@@Base+0x334a>
   1330e:	mov	r0, r4
   13310:	add	sp, #12
   13312:	pop	{r4, r5, pc}
   13314:	ldr	r2, [pc, #36]	; (1333c <error@@Base+0x3384>)
   13316:	movs	r3, #5
   13318:	ldr	r5, [pc, #36]	; (13340 <error@@Base+0x3388>)
   1331a:	mov	r1, r3
   1331c:	add	r2, pc
   1331e:	str	r0, [sp, #4]
   13320:	adds	r4, r2, #4
   13322:	add	r5, pc
   13324:	movs	r2, #1
   13326:	str	r5, [sp, #0]
   13328:	mov	r0, r4
   1332a:	blx	3bbc <__snprintf_chk@plt>
   1332e:	mov	r0, r4
   13330:	add	sp, #12
   13332:	pop	{r4, r5, pc}
   13334:	str	r4, [sp, #672]	; 0x2a0
   13336:	movs	r3, r0
   13338:	add	r0, pc, #840	; (adr r0, 13684 <error@@Base+0x36cc>)
   1333a:	movs	r0, r0
   1333c:	ldr	r5, [sp, #496]	; 0x1f0
   1333e:	movs	r3, r0
   13340:	stmia	r7!, {r1, r2, r4, r6}
   13342:	movs	r0, r0
   13344:	push	{r3, r4, r5, lr}
   13346:	ldrb	r5, [r0, #0]
   13348:	cbz	r5, 13360 <error@@Base+0x33a8>
   1334a:	mov	r4, r0
   1334c:	blx	3ab8 <__ctype_tolower_loc@plt>
   13350:	ldr	r3, [r0, #0]
   13352:	ldr.w	r3, [r3, r5, lsl #2]
   13356:	strb	r3, [r4, #0]
   13358:	ldrb.w	r5, [r4, #1]!
   1335c:	cmp	r5, #0
   1335e:	bne.n	13350 <error@@Base+0x3398>
   13360:	pop	{r3, r4, r5, pc}
   13362:	nop
   13364:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13368:	sub	sp, #120	; 0x78
   1336a:	ldr	r4, [pc, #340]	; (134c0 <error@@Base+0x3508>)
   1336c:	add.w	r8, sp, #4
   13370:	ldr	r3, [pc, #336]	; (134c4 <error@@Base+0x350c>)
   13372:	mov	r5, r0
   13374:	add	r4, pc
   13376:	mov	r7, r1
   13378:	mov	r6, r2
   1337a:	movs	r1, #0
   1337c:	ldr	r3, [r4, r3]
   1337e:	movs	r2, #110	; 0x6e
   13380:	mov	r0, r8
   13382:	movs	r4, #1
   13384:	ldr	r3, [r3, #0]
   13386:	str	r3, [sp, #116]	; 0x74
   13388:	mov.w	r3, #0
   1338c:	blx	36c4 <memset@plt>
   13390:	add.w	r0, sp, #6
   13394:	mov	r1, r5
   13396:	movs	r2, #108	; 0x6c
   13398:	strh.w	r4, [sp, #4]
   1339c:	bl	1bc5c <mkdtemp@@Base+0x63c>
   133a0:	cmp	r0, #107	; 0x6b
   133a2:	bhi.n	13414 <error@@Base+0x345c>
   133a4:	mov	r1, r4
   133a6:	mov	r0, r4
   133a8:	movs	r2, #0
   133aa:	blx	3980 <socket@plt>
   133ae:	adds	r1, r0, #1
   133b0:	mov	r4, r0
   133b2:	beq.n	13498 <error@@Base+0x34e0>
   133b4:	cmp	r6, #1
   133b6:	beq.n	133ee <error@@Base+0x3436>
   133b8:	movs	r2, #110	; 0x6e
   133ba:	mov	r1, r8
   133bc:	mov	r0, r4
   133be:	blx	3bd4 <bind@plt>
   133c2:	adds	r2, r0, #1
   133c4:	mov	r6, r0
   133c6:	beq.n	13432 <error@@Base+0x347a>
   133c8:	mov	r1, r7
   133ca:	mov	r0, r4
   133cc:	blx	3660 <listen@plt>
   133d0:	adds	r3, r0, #1
   133d2:	mov	r6, r0
   133d4:	beq.n	13462 <error@@Base+0x34aa>
   133d6:	ldr	r2, [pc, #240]	; (134c8 <error@@Base+0x3510>)
   133d8:	ldr	r3, [pc, #232]	; (134c4 <error@@Base+0x350c>)
   133da:	add	r2, pc
   133dc:	ldr	r3, [r2, r3]
   133de:	ldr	r2, [r3, #0]
   133e0:	ldr	r3, [sp, #116]	; 0x74
   133e2:	eors	r2, r3
   133e4:	bne.n	134ba <error@@Base+0x3502>
   133e6:	mov	r0, r4
   133e8:	add	sp, #120	; 0x78
   133ea:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   133ee:	mov	r0, r5
   133f0:	blx	3a58 <unlink@plt>
   133f4:	cmp	r0, #0
   133f6:	beq.n	133b8 <error@@Base+0x3400>
   133f8:	blx	40ac <__errno_location@plt>
   133fc:	ldr	r0, [r0, #0]
   133fe:	cmp	r0, #2
   13400:	beq.n	133b8 <error@@Base+0x3400>
   13402:	blx	3464 <strerror@plt+0x4>
   13406:	mov	r1, r5
   13408:	mov	r2, r0
   1340a:	ldr	r0, [pc, #192]	; (134cc <error@@Base+0x3514>)
   1340c:	add	r0, pc
   1340e:	bl	ffb8 <error@@Base>
   13412:	b.n	133b8 <error@@Base+0x3400>
   13414:	ldr	r1, [pc, #184]	; (134d0 <error@@Base+0x3518>)
   13416:	mov	r2, r5
   13418:	ldr	r0, [pc, #184]	; (134d4 <error@@Base+0x351c>)
   1341a:	mov.w	r4, #4294967295	; 0xffffffff
   1341e:	add	r1, pc
   13420:	add	r0, pc
   13422:	adds	r1, #32
   13424:	bl	ffb8 <error@@Base>
   13428:	blx	40ac <__errno_location@plt>
   1342c:	movs	r3, #36	; 0x24
   1342e:	str	r3, [r0, #0]
   13430:	b.n	133d6 <error@@Base+0x341e>
   13432:	blx	40ac <__errno_location@plt>
   13436:	ldr.w	r8, [r0]
   1343a:	mov	r7, r0
   1343c:	mov	r0, r8
   1343e:	blx	3464 <strerror@plt+0x4>
   13442:	ldr	r1, [pc, #148]	; (134d8 <error@@Base+0x3520>)
   13444:	mov	r2, r5
   13446:	add	r1, pc
   13448:	adds	r1, #32
   1344a:	mov	r3, r0
   1344c:	ldr	r0, [pc, #140]	; (134dc <error@@Base+0x3524>)
   1344e:	add	r0, pc
   13450:	bl	ffb8 <error@@Base>
   13454:	mov	r0, r4
   13456:	blx	3c20 <close@plt+0x4>
   1345a:	mov	r4, r6
   1345c:	str.w	r8, [r7]
   13460:	b.n	133d6 <error@@Base+0x341e>
   13462:	blx	40ac <__errno_location@plt>
   13466:	ldr.w	r8, [r0]
   1346a:	mov	r7, r0
   1346c:	mov	r0, r8
   1346e:	blx	3464 <strerror@plt+0x4>
   13472:	ldr	r1, [pc, #108]	; (134e0 <error@@Base+0x3528>)
   13474:	mov	r2, r5
   13476:	add	r1, pc
   13478:	adds	r1, #32
   1347a:	mov	r3, r0
   1347c:	ldr	r0, [pc, #100]	; (134e4 <error@@Base+0x352c>)
   1347e:	add	r0, pc
   13480:	bl	ffb8 <error@@Base>
   13484:	mov	r0, r4
   13486:	blx	3c20 <close@plt+0x4>
   1348a:	mov	r0, r5
   1348c:	blx	3a58 <unlink@plt>
   13490:	mov	r4, r6
   13492:	str.w	r8, [r7]
   13496:	b.n	133d6 <error@@Base+0x341e>
   13498:	blx	40ac <__errno_location@plt>
   1349c:	ldr	r6, [r0, #0]
   1349e:	mov	r5, r0
   134a0:	mov	r0, r6
   134a2:	blx	3464 <strerror@plt+0x4>
   134a6:	ldr	r1, [pc, #64]	; (134e8 <error@@Base+0x3530>)
   134a8:	add	r1, pc
   134aa:	adds	r1, #32
   134ac:	mov	r2, r0
   134ae:	ldr	r0, [pc, #60]	; (134ec <error@@Base+0x3534>)
   134b0:	add	r0, pc
   134b2:	bl	ffb8 <error@@Base>
   134b6:	str	r6, [r5, #0]
   134b8:	b.n	133d6 <error@@Base+0x341e>
   134ba:	blx	3d00 <__stack_chk_fail@plt>
   134be:	nop
   134c0:	str	r7, [sp, #880]	; 0x370
   134c2:	movs	r3, r0
   134c4:	lsls	r4, r7, #17
   134c6:	movs	r0, r0
   134c8:	str	r7, [sp, #472]	; 0x1d8
   134ca:	movs	r3, r0
   134cc:	stmia	r6!, {r3, r4, r5, r7}
   134ce:	movs	r0, r0
   134d0:	ldmia	r2, {r1, r2, r5, r7}
   134d2:	movs	r0, r0
   134d4:	stmia	r6!, {r5, r6}
   134d6:	movs	r0, r0
   134d8:	ldmia	r2, {r1, r2, r3, r4, r5, r6}
   134da:	movs	r0, r0
   134dc:	stmia	r6!, {r1, r3, r7}
   134de:	movs	r0, r0
   134e0:	ldmia	r2, {r1, r2, r3, r6}
   134e2:	movs	r0, r0
   134e4:	stmia	r6!, {r1, r3, r4, r5, r6}
   134e6:	movs	r0, r0
   134e8:	ldmia	r2, {r2, r3, r4}
   134ea:	movs	r0, r0
   134ec:	stmia	r6!, {}
   134ee:	movs	r0, r0
   134f0:	ldr.w	ip, [pc, #108]	; 13560 <error@@Base+0x35a8>
   134f4:	ldr	r3, [pc, #108]	; (13564 <error@@Base+0x35ac>)
   134f6:	add	ip, pc
   134f8:	ldr	r1, [pc, #108]	; (13568 <error@@Base+0x35b0>)
   134fa:	push	{r4, lr}
   134fc:	mov	r4, r0
   134fe:	ldr	r0, [pc, #108]	; (1356c <error@@Base+0x35b4>)
   13500:	sub	sp, #16
   13502:	ldr.w	r3, [ip, r3]
   13506:	add	r1, pc
   13508:	add	r0, pc
   1350a:	adds	r1, #48	; 0x30
   1350c:	mov	r2, r4
   1350e:	ldr	r3, [r3, #0]
   13510:	str	r3, [sp, #12]
   13512:	mov.w	r3, #0
   13516:	movs	r3, #1
   13518:	str	r3, [sp, #8]
   1351a:	bl	10194 <error@@Base+0x1dc>
   1351e:	movs	r2, #4
   13520:	add	r3, sp, #8
   13522:	str	r2, [sp, #0]
   13524:	mov	r0, r4
   13526:	movs	r2, #26
   13528:	movs	r1, #41	; 0x29
   1352a:	blx	4028 <setsockopt@plt>
   1352e:	adds	r0, #1
   13530:	beq.n	13546 <error@@Base+0x358e>
   13532:	ldr	r2, [pc, #60]	; (13570 <error@@Base+0x35b8>)
   13534:	ldr	r3, [pc, #44]	; (13564 <error@@Base+0x35ac>)
   13536:	add	r2, pc
   13538:	ldr	r3, [r2, r3]
   1353a:	ldr	r2, [r3, #0]
   1353c:	ldr	r3, [sp, #12]
   1353e:	eors	r2, r3
   13540:	bne.n	1355c <error@@Base+0x35a4>
   13542:	add	sp, #16
   13544:	pop	{r4, pc}
   13546:	blx	40ac <__errno_location@plt>
   1354a:	ldr	r0, [r0, #0]
   1354c:	blx	3464 <strerror@plt+0x4>
   13550:	mov	r1, r0
   13552:	ldr	r0, [pc, #32]	; (13574 <error@@Base+0x35bc>)
   13554:	add	r0, pc
   13556:	bl	ffb8 <error@@Base>
   1355a:	b.n	13532 <error@@Base+0x357a>
   1355c:	blx	3d00 <__stack_chk_fail@plt>
   13560:	str	r6, [sp, #360]	; 0x168
   13562:	movs	r3, r0
   13564:	lsls	r4, r7, #17
   13566:	movs	r0, r0
   13568:	ldmia	r1, {r1, r2, r3, r4, r5, r7}
   1356a:	movs	r0, r0
   1356c:	stmia	r6!, {r2, r4}
   1356e:	movs	r0, r0
   13570:	str	r6, [sp, #104]	; 0x68
   13572:	movs	r3, r0
   13574:	stmia	r5!, {r3, r5, r6, r7}
   13576:	movs	r0, r0
   13578:	push	{r3, r4, r6, lr}
   1357a:	mov	r6, r0
   1357c:	mov	r4, r1
   1357e:	ldr	r0, [r0, #0]
   13580:	ldr	r1, [r1, #0]
   13582:	clz	r3, r0
   13586:	clz	r2, r1
   1358a:	lsrs	r3, r3, #5
   1358c:	lsrs	r2, r2, #5
   1358e:	cmp	r2, r3
   13590:	bne.n	13604 <error@@Base+0x364c>
   13592:	cbz	r0, 1359a <error@@Base+0x35e2>
   13594:	blx	407c <strcmp@plt>
   13598:	cbnz	r0, 13604 <error@@Base+0x364c>
   1359a:	ldr	r2, [r6, #4]
   1359c:	ldr	r3, [r4, #4]
   1359e:	cmp	r2, r3
   135a0:	bne.n	13604 <error@@Base+0x364c>
   135a2:	ldr	r0, [r6, #8]
   135a4:	ldr	r1, [r4, #8]
   135a6:	clz	r2, r0
   135aa:	clz	r3, r1
   135ae:	lsrs	r2, r2, #5
   135b0:	lsrs	r3, r3, #5
   135b2:	cmp	r2, r3
   135b4:	bne.n	13604 <error@@Base+0x364c>
   135b6:	cbz	r0, 135be <error@@Base+0x3606>
   135b8:	blx	407c <strcmp@plt>
   135bc:	cbnz	r0, 13604 <error@@Base+0x364c>
   135be:	ldr	r0, [r6, #12]
   135c0:	ldr	r1, [r4, #12]
   135c2:	clz	r2, r0
   135c6:	clz	r3, r1
   135ca:	lsrs	r2, r2, #5
   135cc:	lsrs	r3, r3, #5
   135ce:	cmp	r2, r3
   135d0:	bne.n	13604 <error@@Base+0x364c>
   135d2:	cbz	r0, 135da <error@@Base+0x3622>
   135d4:	blx	407c <strcmp@plt>
   135d8:	cbnz	r0, 13604 <error@@Base+0x364c>
   135da:	ldr	r2, [r6, #16]
   135dc:	ldr	r3, [r4, #16]
   135de:	cmp	r2, r3
   135e0:	bne.n	13604 <error@@Base+0x364c>
   135e2:	ldr	r0, [r6, #20]
   135e4:	ldr	r1, [r4, #20]
   135e6:	clz	r2, r0
   135ea:	clz	r3, r1
   135ee:	lsrs	r2, r2, #5
   135f0:	lsrs	r3, r3, #5
   135f2:	cmp	r2, r3
   135f4:	bne.n	13604 <error@@Base+0x364c>
   135f6:	cbz	r0, 13608 <error@@Base+0x3650>
   135f8:	blx	407c <strcmp@plt>
   135fc:	clz	r0, r0
   13600:	lsrs	r0, r0, #5
   13602:	pop	{r3, r4, r6, pc}
   13604:	movs	r0, #0
   13606:	pop	{r3, r4, r6, pc}
   13608:	movs	r0, #1
   1360a:	pop	{r3, r4, r6, pc}
   1360c:	ldr	r0, [pc, #68]	; (13654 <error@@Base+0x369c>)
   1360e:	mov.w	r1, #256	; 0x100
   13612:	push	{r3, r4, r5, lr}
   13614:	add	r0, pc
   13616:	blx	3b64 <open64@plt>
   1361a:	cmp	r0, #0
   1361c:	bge.n	1362e <error@@Base+0x3676>
   1361e:	blx	3ae8 <getppid@plt>
   13622:	cmp	r0, #1
   13624:	mov	r4, r0
   13626:	beq.n	13638 <error@@Base+0x3680>
   13628:	movs	r4, #0
   1362a:	mov	r0, r4
   1362c:	pop	{r3, r4, r5, pc}
   1362e:	movs	r4, #0
   13630:	blx	3c20 <close@plt+0x4>
   13634:	mov	r0, r4
   13636:	pop	{r3, r4, r5, pc}
   13638:	movs	r0, #0
   1363a:	blx	4034 <getsid@plt>
   1363e:	mov	r5, r0
   13640:	blx	3e4c <getpid@plt>
   13644:	cmp	r5, r0
   13646:	bne.n	13628 <error@@Base+0x3670>
   13648:	ldr	r0, [pc, #12]	; (13658 <error@@Base+0x36a0>)
   1364a:	add	r0, pc
   1364c:	bl	10194 <error@@Base+0x1dc>
   13650:	b.n	1362a <error@@Base+0x3672>
   13652:	nop
   13654:	pop	{r4, r6}
   13656:	movs	r0, r0
   13658:	stmia	r5!, {r1, r2, r3}
   1365a:	movs	r0, r0
   1365c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13660:	sub	sp, #12
   13662:	mov	r6, r0
   13664:	mov	r5, r1
   13666:	str	r1, [sp, #4]
   13668:	movs	r0, #1
   1366a:	movs	r1, #4
   1366c:	mov	fp, r2
   1366e:	bl	10e5c <error@@Base+0xea4>
   13672:	movs	r4, #0
   13674:	str.w	r4, [fp]
   13678:	str	r4, [r5, #0]
   1367a:	ldrb	r7, [r6, #0]
   1367c:	mov	r9, r0
   1367e:	cmp	r7, #0
   13680:	beq.n	13782 <error@@Base+0x37ca>
   13682:	mov	r5, r4
   13684:	mov	r3, r4
   13686:	b.n	1369c <error@@Base+0x36e4>
   13688:	mov	r0, r4
   1368a:	movs	r1, #1
   1368c:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   13690:	mov	r4, r0
   13692:	ldrb	r7, [r6, r4]
   13694:	mov	r3, r4
   13696:	cmp	r7, #0
   13698:	beq.w	137a4 <error@@Base+0x37ec>
   1369c:	cmp	r7, #9
   1369e:	it	ne
   136a0:	cmpne	r7, #32
   136a2:	ite	eq
   136a4:	moveq.w	r8, #1
   136a8:	movne.w	r8, #0
   136ac:	beq.n	13688 <error@@Base+0x36d0>
   136ae:	cmp	r7, #92	; 0x5c
   136b0:	beq.n	137b0 <error@@Base+0x37f8>
   136b2:	cmp	r7, #34	; 0x22
   136b4:	it	ne
   136b6:	cmpne	r7, #39	; 0x27
   136b8:	ite	eq
   136ba:	moveq.w	r8, #1
   136be:	movne.w	r8, #0
   136c2:	bne.n	136d0 <error@@Base+0x3718>
   136c4:	mov	r0, r4
   136c6:	movs	r1, #1
   136c8:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   136cc:	mov	r8, r7
   136ce:	mov	r4, r0
   136d0:	movs	r1, #2
   136d2:	mov	r0, r5
   136d4:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   136d8:	movs	r2, #4
   136da:	mov	r1, r0
   136dc:	mov	r0, r9
   136de:	bl	10ea0 <error@@Base+0xee8>
   136e2:	mov	r9, r0
   136e4:	adds	r0, r6, r4
   136e6:	blx	3a28 <strlen@plt>
   136ea:	movs	r1, #1
   136ec:	add.w	sl, r9, r5, lsl #2
   136f0:	mov	r7, r0
   136f2:	mov	r0, r5
   136f4:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   136f8:	adds	r1, r7, #1
   136fa:	mov	r3, r0
   136fc:	movs	r0, #1
   136fe:	mov	r7, r3
   13700:	bl	10e5c <error@@Base+0xea4>
   13704:	movs	r3, #0
   13706:	str.w	r0, [r9, r5, lsl #2]
   1370a:	str.w	r3, [sl, #4]
   1370e:	ldrb	r5, [r6, r4]
   13710:	cbz	r5, 1377c <error@@Base+0x37c4>
   13712:	mov	sl, r0
   13714:	b.n	13732 <error@@Base+0x377a>
   13716:	mov	r4, r0
   13718:	cmp.w	r8, #0
   1371c:	bne.n	13792 <error@@Base+0x37da>
   1371e:	cmp	r5, #9
   13720:	it	ne
   13722:	cmpne	r5, #32
   13724:	beq.n	13796 <error@@Base+0x37de>
   13726:	strb.w	r5, [sl]
   1372a:	ldrb	r5, [r6, r4]
   1372c:	add.w	sl, sl, #1
   13730:	cbz	r5, 1377c <error@@Base+0x37c4>
   13732:	movs	r1, #1
   13734:	mov	r0, r4
   13736:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1373a:	cmp	r5, #92	; 0x5c
   1373c:	mov	r2, r0
   1373e:	bne.n	13716 <error@@Base+0x375e>
   13740:	add.w	ip, r6, r4
   13744:	mov	r0, r4
   13746:	movs	r1, #2
   13748:	ldrb.w	r4, [ip, #1]
   1374c:	cmp	r4, #34	; 0x22
   1374e:	it	ne
   13750:	cmpne	r4, #39	; 0x27
   13752:	ite	eq
   13754:	moveq.w	ip, #1
   13758:	movne.w	ip, #0
   1375c:	cmp	r4, #92	; 0x5c
   1375e:	ite	ne
   13760:	movne	r3, ip
   13762:	orreq.w	r3, ip, #1
   13766:	cbz	r3, 137a8 <error@@Base+0x37f0>
   13768:	strb.w	r4, [sl]
   1376c:	add.w	sl, sl, #1
   13770:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   13774:	mov	r4, r0
   13776:	ldrb	r5, [r6, r4]
   13778:	cmp	r5, #0
   1377a:	bne.n	13732 <error@@Base+0x377a>
   1377c:	cmp.w	r8, #0
   13780:	bne.n	137da <error@@Base+0x3822>
   13782:	ldr	r3, [sp, #4]
   13784:	movs	r0, #0
   13786:	str	r7, [r3, #0]
   13788:	str.w	r9, [fp]
   1378c:	add	sp, #12
   1378e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13792:	cmp	r5, r8
   13794:	bne.n	13726 <error@@Base+0x376e>
   13796:	mov	r4, r2
   13798:	mov	r5, r7
   1379a:	ldrb	r7, [r6, r4]
   1379c:	mov	r3, r4
   1379e:	cmp	r7, #0
   137a0:	bne.w	1369c <error@@Base+0x36e4>
   137a4:	mov	r7, r5
   137a6:	b.n	13782 <error@@Base+0x37ca>
   137a8:	mov	r4, r2
   137aa:	strb.w	r5, [sl]
   137ae:	b.n	1372a <error@@Base+0x3772>
   137b0:	add	r3, r6
   137b2:	ldrb	r3, [r3, #1]
   137b4:	cmp	r3, #34	; 0x22
   137b6:	it	ne
   137b8:	cmpne	r3, #39	; 0x27
   137ba:	ite	eq
   137bc:	moveq	r7, #1
   137be:	movne	r7, #0
   137c0:	cmp	r3, #92	; 0x5c
   137c2:	it	eq
   137c4:	orreq.w	r7, r7, #1
   137c8:	cbz	r7, 137d6 <error@@Base+0x381e>
   137ca:	mov	r0, r4
   137cc:	movs	r1, #1
   137ce:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   137d2:	mov	r4, r0
   137d4:	b.n	136d0 <error@@Base+0x3718>
   137d6:	mov	r8, r7
   137d8:	b.n	136d0 <error@@Base+0x3718>
   137da:	cmp.w	r9, #0
   137de:	beq.n	13802 <error@@Base+0x384a>
   137e0:	add.w	r7, r9, r7, lsl #2
   137e4:	mov	r4, r9
   137e6:	ldr.w	r0, [r4], #4
   137ea:	blx	385c <free@plt+0x4>
   137ee:	cmp	r7, r4
   137f0:	bne.n	137e6 <error@@Base+0x382e>
   137f2:	mov	r0, r9
   137f4:	blx	385c <free@plt+0x4>
   137f8:	mvn.w	r0, #3
   137fc:	add	sp, #12
   137fe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13802:	mvn.w	r0, #3
   13806:	b.n	1378c <error@@Base+0x37d4>
   13808:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1380c:	sub	sp, #12
   1380e:	mov	fp, r0
   13810:	mov	r7, r1
   13812:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   13816:	cmp	r0, #0
   13818:	beq.w	139a0 <error@@Base+0x39e8>
   1381c:	mov	sl, r0
   1381e:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   13822:	mov	r6, r0
   13824:	cmp	r0, #0
   13826:	beq.w	139a0 <error@@Base+0x39e8>
   1382a:	cmp.w	fp, #0
   1382e:	itt	gt
   13830:	subgt	r7, #4
   13832:	movgt.w	r9, #0
   13836:	ble.n	138e4 <error@@Base+0x392c>
   13838:	mov	r0, r6
   1383a:	bl	80f0 <PEM_write_bio_PrivateKey@plt+0x3fe4>
   1383e:	ldr.w	r3, [r7, #4]!
   13842:	ldrb	r4, [r3, #0]
   13844:	cmp	r4, #0
   13846:	beq.w	13980 <error@@Base+0x39c8>
   1384a:	mov.w	r8, #0
   1384e:	mov	r5, r8
   13850:	cmp	r4, #39	; 0x27
   13852:	bhi.n	13884 <error@@Base+0x38cc>
   13854:	cmp	r4, #8
   13856:	bls.n	13888 <error@@Base+0x38d0>
   13858:	sub.w	r3, r4, #9
   1385c:	cmp	r3, #30
   1385e:	bhi.n	13888 <error@@Base+0x38d0>
   13860:	tbb	[pc, r3]
   13864:	asrs	r6, r6, #9
   13866:	asrs	r2, r2, #8
   13868:	asrs	r2, r2, #8
   1386a:	asrs	r2, r2, #8
   1386c:	asrs	r2, r2, #8
   1386e:	asrs	r2, r2, #8
   13870:	asrs	r2, r2, #8
   13872:	asrs	r2, r2, #8
   13874:	asrs	r2, r2, #8
   13876:	asrs	r2, r2, #8
   13878:	asrs	r2, r2, #8
   1387a:	strb	r2, [r2, #24]
   1387c:	str	r2, [r2, #80]	; 0x50
   1387e:	asrs	r2, r2, #8
   13880:	asrs	r2, r2, #8
   13882:	lsls	r5, r4, #1
   13884:	cmp	r4, #92	; 0x5c
   13886:	beq.n	1392e <error@@Base+0x3976>
   13888:	mov	r1, r4
   1388a:	mov	r0, r6
   1388c:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   13890:	cmp	r0, #0
   13892:	bne.n	1393a <error@@Base+0x3982>
   13894:	mov	r0, r5
   13896:	movs	r1, #1
   13898:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1389c:	ldr	r3, [r7, #0]
   1389e:	ldrb	r4, [r3, r0]
   138a0:	mov	r5, r0
   138a2:	cmp	r4, #0
   138a4:	bne.n	13850 <error@@Base+0x3898>
   138a6:	cmp.w	r9, #0
   138aa:	bne.n	1395e <error@@Base+0x39a6>
   138ac:	cmp.w	r8, #0
   138b0:	beq.n	13992 <error@@Base+0x39da>
   138b2:	movs	r1, #34	; 0x22
   138b4:	mov	r0, sl
   138b6:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   138ba:	cmp	r0, #0
   138bc:	bne.n	1396a <error@@Base+0x39b2>
   138be:	mov	r1, r6
   138c0:	mov	r0, sl
   138c2:	bl	e470 <PEM_write_bio_PrivateKey@plt+0xa364>
   138c6:	cmp	r0, #0
   138c8:	bne.n	1396a <error@@Base+0x39b2>
   138ca:	movs	r1, #34	; 0x22
   138cc:	mov	r0, sl
   138ce:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   138d2:	cmp	r0, #0
   138d4:	bne.n	1396a <error@@Base+0x39b2>
   138d6:	mov	r0, r9
   138d8:	movs	r1, #1
   138da:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   138de:	cmp	fp, r0
   138e0:	mov	r9, r0
   138e2:	bne.n	13838 <error@@Base+0x3880>
   138e4:	mov	r0, sl
   138e6:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   138ea:	adds	r0, #1
   138ec:	blx	3ce8 <malloc@plt>
   138f0:	mov	r4, r0
   138f2:	cmp	r0, #0
   138f4:	beq.n	139ae <error@@Base+0x39f6>
   138f6:	mov	r0, sl
   138f8:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   138fc:	str	r0, [sp, #4]
   138fe:	mov	r0, sl
   13900:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   13904:	ldr	r1, [sp, #4]
   13906:	mov	r2, r0
   13908:	mov	r0, r4
   1390a:	blx	3a94 <memcpy@plt>
   1390e:	mov	r0, sl
   13910:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   13914:	movs	r2, #0
   13916:	mov	r3, r0
   13918:	mov	r0, sl
   1391a:	strb	r2, [r4, r3]
   1391c:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   13920:	mov	r0, r6
   13922:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   13926:	mov	r0, r4
   13928:	add	sp, #12
   1392a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1392e:	movs	r1, #92	; 0x5c
   13930:	mov	r0, r6
   13932:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   13936:	cmp	r0, #0
   13938:	beq.n	13888 <error@@Base+0x38d0>
   1393a:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   1393e:	ldr	r3, [pc, #124]	; (139bc <error@@Base+0x3a04>)
   13940:	add	r3, pc
   13942:	add.w	r1, r3, #64	; 0x40
   13946:	mov	r2, r0
   13948:	ldr	r0, [pc, #116]	; (139c0 <error@@Base+0x3a08>)
   1394a:	add	r0, pc
   1394c:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   13950:	mov	r1, r4
   13952:	mov	r0, r6
   13954:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   13958:	mov.w	r8, #1
   1395c:	b.n	13890 <error@@Base+0x38d8>
   1395e:	movs	r1, #32
   13960:	mov	r0, sl
   13962:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   13966:	cmp	r0, #0
   13968:	beq.n	138ac <error@@Base+0x38f4>
   1396a:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   1396e:	ldr	r3, [pc, #84]	; (139c4 <error@@Base+0x3a0c>)
   13970:	add	r3, pc
   13972:	add.w	r1, r3, #64	; 0x40
   13976:	mov	r2, r0
   13978:	ldr	r0, [pc, #76]	; (139c8 <error@@Base+0x3a10>)
   1397a:	add	r0, pc
   1397c:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   13980:	cmp.w	r9, #0
   13984:	beq.n	13992 <error@@Base+0x39da>
   13986:	movs	r1, #32
   13988:	mov	r0, sl
   1398a:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   1398e:	cmp	r0, #0
   13990:	bne.n	1396a <error@@Base+0x39b2>
   13992:	mov	r1, r6
   13994:	mov	r0, sl
   13996:	bl	e470 <PEM_write_bio_PrivateKey@plt+0xa364>
   1399a:	cmp	r0, #0
   1399c:	beq.n	138d6 <error@@Base+0x391e>
   1399e:	b.n	1396a <error@@Base+0x39b2>
   139a0:	ldr	r1, [pc, #40]	; (139cc <error@@Base+0x3a14>)
   139a2:	ldr	r0, [pc, #44]	; (139d0 <error@@Base+0x3a18>)
   139a4:	add	r1, pc
   139a6:	add	r0, pc
   139a8:	adds	r1, #64	; 0x40
   139aa:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   139ae:	ldr	r1, [pc, #36]	; (139d4 <error@@Base+0x3a1c>)
   139b0:	ldr	r0, [pc, #36]	; (139d8 <error@@Base+0x3a20>)
   139b2:	add	r1, pc
   139b4:	add	r0, pc
   139b6:	adds	r1, #64	; 0x40
   139b8:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   139bc:	stmia	r5!, {r2, r7}
   139be:	movs	r0, r0
   139c0:	ittt	<und>
   139c2:	mov<und>	r0, r0
   139c4:	stmia<und>	r5!, {r2, r4, r6}
   139c6:	mov<und>	r0, r0
   139c8:	ldr	r1, [sp, #856]	; 0x358
   139ca:	movs	r0, r0
   139cc:	stmia	r5!, {r5}
   139ce:	movs	r0, r0
   139d0:	ldr	r1, [sp, #504]	; 0x1f8
   139d2:	movs	r0, r0
   139d4:	stmia	r5!, {r1, r4}
   139d6:	movs	r0, r0
   139d8:	stmia	r1!, {r3, r4, r5, r7}
   139da:	movs	r0, r0
   139dc:	stmdb	sp!, {r4, r6, r7, r8, r9, sl, lr}
   139e0:	mov	r9, r2
   139e2:	ldr	r2, [pc, #172]	; (13a90 <error@@Base+0x3ad8>)
   139e4:	mov	sl, r3
   139e6:	ldr	r3, [pc, #172]	; (13a94 <error@@Base+0x3adc>)
   139e8:	sub	sp, #20
   139ea:	add	r2, pc
   139ec:	add	r7, sp, #8
   139ee:	mov	r6, r0
   139f0:	mov	r8, r1
   139f2:	ldr	r3, [r2, r3]
   139f4:	ldr	r3, [r3, #0]
   139f6:	str	r3, [sp, #12]
   139f8:	mov.w	r3, #0
   139fc:	b.n	13a08 <error@@Base+0x3a50>
   139fe:	blx	40ac <__errno_location@plt>
   13a02:	ldr	r0, [r0, #0]
   13a04:	cmp	r0, #4
   13a06:	bne.n	13a4a <error@@Base+0x3a92>
   13a08:	movs	r2, #0
   13a0a:	mov	r1, r7
   13a0c:	mov	r0, r6
   13a0e:	blx	3b40 <waitpid@plt>
   13a12:	adds	r3, r0, #1
   13a14:	mov	r4, r0
   13a16:	beq.n	139fe <error@@Base+0x3a46>
   13a18:	ldr	r1, [sp, #8]
   13a1a:	and.w	r3, r1, #127	; 0x7f
   13a1e:	adds	r2, r3, #1
   13a20:	sbfx	r2, r2, #1, #7
   13a24:	cmp	r2, #0
   13a26:	bgt.n	13a7a <error@@Base+0x3ac2>
   13a28:	tst.w	r1, #65280	; 0xff00
   13a2c:	ubfx	r4, r1, #8, #8
   13a30:	bne.n	13a5c <error@@Base+0x3aa4>
   13a32:	ldr	r2, [pc, #100]	; (13a98 <error@@Base+0x3ae0>)
   13a34:	ldr	r3, [pc, #92]	; (13a94 <error@@Base+0x3adc>)
   13a36:	add	r2, pc
   13a38:	ldr	r3, [r2, r3]
   13a3a:	ldr	r2, [r3, #0]
   13a3c:	ldr	r3, [sp, #12]
   13a3e:	eors	r2, r3
   13a40:	bne.n	13a8c <error@@Base+0x3ad4>
   13a42:	mov	r0, r4
   13a44:	add	sp, #20
   13a46:	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, pc}
   13a4a:	blx	3464 <strerror@plt+0x4>
   13a4e:	mov	r1, r8
   13a50:	mov	r2, r0
   13a52:	ldr	r0, [pc, #72]	; (13a9c <error@@Base+0x3ae4>)
   13a54:	add	r0, pc
   13a56:	bl	ffb8 <error@@Base>
   13a5a:	b.n	13a32 <error@@Base+0x3a7a>
   13a5c:	cmp.w	sl, #0
   13a60:	ldr	r1, [pc, #60]	; (13aa0 <error@@Base+0x3ae8>)
   13a62:	str	r4, [sp, #0]
   13a64:	mov	r3, r9
   13a66:	add	r1, pc
   13a68:	mov	r2, r8
   13a6a:	ite	ne
   13a6c:	movne	r0, #5
   13a6e:	moveq	r0, #3
   13a70:	bl	101e8 <error@@Base+0x230>
   13a74:	mov.w	r4, #4294967295	; 0xffffffff
   13a78:	b.n	13a32 <error@@Base+0x3a7a>
   13a7a:	ldr	r0, [pc, #40]	; (13aa4 <error@@Base+0x3aec>)
   13a7c:	mov	r2, r9
   13a7e:	mov	r1, r8
   13a80:	mov.w	r4, #4294967295	; 0xffffffff
   13a84:	add	r0, pc
   13a86:	bl	ffb8 <error@@Base>
   13a8a:	b.n	13a32 <error@@Base+0x3a7a>
   13a8c:	blx	3d00 <__stack_chk_fail@plt>
   13a90:	str	r1, [sp, #408]	; 0x198
   13a92:	movs	r3, r0
   13a94:	lsls	r4, r7, #17
   13a96:	movs	r0, r0
   13a98:	str	r1, [sp, #104]	; 0x68
   13a9a:	movs	r3, r0
   13a9c:	add	r7, pc, #960	; (adr r7, 13e60 <error@@Base+0x3ea8>)
   13a9e:	movs	r0, r0
   13aa0:	stmia	r1!, {r1, r2, r4, r5}
   13aa2:	movs	r0, r0
   13aa4:	stmia	r0!, {r2, r3, r4, r5, r6, r7}
   13aa6:	movs	r0, r0
   13aa8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13aac:	sub.w	sp, sp, #8320	; 0x2080
   13ab0:	ldr.w	lr, [pc, #344]	; 13c0c <error@@Base+0x3c54>
   13ab4:	sub	sp, #4
   13ab6:	ldr.w	ip, [pc, #344]	; 13c10 <error@@Base+0x3c58>
   13aba:	mov	r7, r3
   13abc:	add	lr, pc
   13abe:	add.w	r3, sp, #8256	; 0x2040
   13ac2:	adds	r3, #60	; 0x3c
   13ac4:	add	r4, sp, #124	; 0x7c
   13ac6:	ldr.w	ip, [lr, ip]
   13aca:	mov	r5, r1
   13acc:	mov	r6, r2
   13ace:	mov	r1, r4
   13ad0:	ldr.w	ip, [ip]
   13ad4:	str.w	ip, [r3]
   13ad8:	mov.w	ip, #0
   13adc:	add.w	r3, sp, #8320	; 0x2080
   13ae0:	mov.w	r2, #4096	; 0x1000
   13ae4:	adds	r3, #32
   13ae6:	mov	r9, r0
   13ae8:	ldr.w	r8, [r3]
   13aec:	blx	3ef8 <__realpath_chk@plt>
   13af0:	cmp	r0, #0
   13af2:	beq.n	13bd6 <error@@Base+0x3c1e>
   13af4:	cbz	r6, 13b0c <error@@Base+0x3b54>
   13af6:	add.w	r1, sp, #4192	; 0x1060
   13afa:	mov	r0, r6
   13afc:	adds	r1, #28
   13afe:	mov.w	r2, #4096	; 0x1000
   13b02:	blx	3ef8 <__realpath_chk@plt>
   13b06:	subs	r6, r0, #0
   13b08:	it	ne
   13b0a:	movne	r6, #1
   13b0c:	ldr	r3, [r5, #16]
   13b0e:	and.w	r3, r3, #61440	; 0xf000
   13b12:	cmp.w	r3, #32768	; 0x8000
   13b16:	bne.n	13bca <error@@Base+0x3c12>
   13b18:	mov	r0, r5
   13b1a:	mov	r1, r7
   13b1c:	bl	12848 <error@@Base+0x2890>
   13b20:	cmp	r0, #0
   13b22:	beq.n	13bd0 <error@@Base+0x3c18>
   13b24:	add	r5, sp, #16
   13b26:	mov	r0, r4
   13b28:	blx	363c <dirname@plt>
   13b2c:	mov	r1, r0
   13b2e:	cmp	r0, #0
   13b30:	beq.n	13bb2 <error@@Base+0x3bfa>
   13b32:	mov.w	r2, #4096	; 0x1000
   13b36:	mov	r0, r4
   13b38:	bl	1bc5c <mkdtemp@@Base+0x63c>
   13b3c:	mov	r2, r5
   13b3e:	mov	r1, r4
   13b40:	movs	r0, #3
   13b42:	blx	3cb4 <__xstat64@plt>
   13b46:	adds	r0, #1
   13b48:	beq.n	13b90 <error@@Base+0x3bd8>
   13b4a:	mov	r1, r7
   13b4c:	mov	r0, r5
   13b4e:	bl	12848 <error@@Base+0x2890>
   13b52:	cbz	r0, 13b90 <error@@Base+0x3bd8>
   13b54:	cbz	r6, 13b64 <error@@Base+0x3bac>
   13b56:	add.w	r0, sp, #4192	; 0x1060
   13b5a:	mov	r1, r4
   13b5c:	adds	r0, #28
   13b5e:	blx	407c <strcmp@plt>
   13b62:	cbz	r0, 13b70 <error@@Base+0x3bb8>
   13b64:	ldrh	r3, [r4, #0]
   13b66:	cmp	r3, #47	; 0x2f
   13b68:	beq.n	13b6e <error@@Base+0x3bb6>
   13b6a:	cmp	r3, #46	; 0x2e
   13b6c:	bne.n	13b26 <error@@Base+0x3b6e>
   13b6e:	movs	r0, #0
   13b70:	ldr	r1, [pc, #160]	; (13c14 <error@@Base+0x3c5c>)
   13b72:	add.w	r3, sp, #8256	; 0x2040
   13b76:	ldr	r2, [pc, #152]	; (13c10 <error@@Base+0x3c58>)
   13b78:	adds	r3, #60	; 0x3c
   13b7a:	add	r1, pc
   13b7c:	ldr	r2, [r1, r2]
   13b7e:	ldr	r1, [r2, #0]
   13b80:	ldr	r2, [r3, #0]
   13b82:	eors	r1, r2
   13b84:	bne.n	13c08 <error@@Base+0x3c50>
   13b86:	add.w	sp, sp, #8320	; 0x2080
   13b8a:	add	sp, #4
   13b8c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13b90:	ldr	r5, [pc, #132]	; (13c18 <error@@Base+0x3c60>)
   13b92:	add	r5, pc
   13b94:	add.w	r1, sp, #8320	; 0x2080
   13b98:	str	r4, [sp, #4]
   13b9a:	adds	r1, #36	; 0x24
   13b9c:	mov	r0, r8
   13b9e:	mov.w	r3, #4294967295	; 0xffffffff
   13ba2:	movs	r2, #1
   13ba4:	ldr	r1, [r1, #0]
   13ba6:	str	r5, [sp, #0]
   13ba8:	blx	3bbc <__snprintf_chk@plt>
   13bac:	mov.w	r0, #4294967295	; 0xffffffff
   13bb0:	b.n	13b70 <error@@Base+0x3bb8>
   13bb2:	add.w	r3, sp, #8320	; 0x2080
   13bb6:	ldr	r2, [pc, #100]	; (13c1c <error@@Base+0x3c64>)
   13bb8:	mov	r0, r8
   13bba:	adds	r3, #36	; 0x24
   13bbc:	add	r2, pc
   13bbe:	ldr	r1, [r3, #0]
   13bc0:	blx	3f4c <snprintf@plt>
   13bc4:	mov.w	r0, #4294967295	; 0xffffffff
   13bc8:	b.n	13b70 <error@@Base+0x3bb8>
   13bca:	ldr	r5, [pc, #84]	; (13c20 <error@@Base+0x3c68>)
   13bcc:	add	r5, pc
   13bce:	b.n	13b94 <error@@Base+0x3bdc>
   13bd0:	ldr	r5, [pc, #80]	; (13c24 <error@@Base+0x3c6c>)
   13bd2:	add	r5, pc
   13bd4:	b.n	13b94 <error@@Base+0x3bdc>
   13bd6:	blx	40ac <__errno_location@plt>
   13bda:	ldr	r0, [r0, #0]
   13bdc:	blx	3464 <strerror@plt+0x4>
   13be0:	ldr	r1, [pc, #68]	; (13c28 <error@@Base+0x3c70>)
   13be2:	str.w	r9, [sp, #4]
   13be6:	movs	r2, #1
   13be8:	add	r1, pc
   13bea:	str	r1, [sp, #0]
   13bec:	add.w	r1, sp, #8320	; 0x2080
   13bf0:	adds	r1, #36	; 0x24
   13bf2:	mov	r3, r0
   13bf4:	mov	r0, r8
   13bf6:	str	r3, [sp, #8]
   13bf8:	mov.w	r3, #4294967295	; 0xffffffff
   13bfc:	ldr	r1, [r1, #0]
   13bfe:	blx	3bbc <__snprintf_chk@plt>
   13c02:	mov.w	r0, #4294967295	; 0xffffffff
   13c06:	b.n	13b70 <error@@Base+0x3bb8>
   13c08:	blx	3d00 <__stack_chk_fail@plt>
   13c0c:	str	r0, [sp, #592]	; 0x250
   13c0e:	movs	r3, r0
   13c10:	lsls	r4, r7, #17
   13c12:	movs	r0, r0
   13c14:	ldrh	r6, [r2, #62]	; 0x3e
   13c16:	movs	r3, r0
   13c18:	stmia	r0!, {r1, r2, r3, r7}
   13c1a:	movs	r0, r0
   13c1c:	stmia	r0!, {r4, r6}
   13c1e:	movs	r0, r0
   13c20:	stmia	r0!, {}
   13c22:	movs	r0, r0
   13c24:	stmia	r0!, {r1, r2, r4}
   13c26:	movs	r0, r0
   13c28:	ite	gt
   13c2a:	movgt	r0, r0
   13c2c:	stmdble	sp!, {r4, r5, r6, r7, r8, lr}
   13c30:	mov	r6, r3
   13c32:	ldr	r4, [pc, #124]	; (13cb0 <error@@Base+0x3cf8>)
   13c34:	sub	sp, #128	; 0x80
   13c36:	ldr	r3, [pc, #124]	; (13cb4 <error@@Base+0x3cfc>)
   13c38:	add	r7, sp, #16
   13c3a:	add	r4, pc
   13c3c:	mov	r8, r1
   13c3e:	mov	r5, r2
   13c40:	mov	r1, r0
   13c42:	ldr	r3, [r4, r3]
   13c44:	mov	r2, r7
   13c46:	movs	r0, #3
   13c48:	ldr	r3, [r3, #0]
   13c4a:	str	r3, [sp, #124]	; 0x7c
   13c4c:	mov.w	r3, #0
   13c50:	blx	37b8 <__fxstat64@plt>
   13c54:	adds	r3, r0, #1
   13c56:	beq.n	13c84 <error@@Base+0x3ccc>
   13c58:	ldr	r3, [sp, #152]	; 0x98
   13c5a:	mov	r1, r7
   13c5c:	str	r6, [sp, #0]
   13c5e:	mov	r0, r8
   13c60:	str	r3, [sp, #4]
   13c62:	ldr	r3, [r5, #8]
   13c64:	ldr	r2, [r5, #20]
   13c66:	bl	13aa8 <error@@Base+0x3af0>
   13c6a:	mov	r4, r0
   13c6c:	ldr	r2, [pc, #72]	; (13cb8 <error@@Base+0x3d00>)
   13c6e:	ldr	r3, [pc, #68]	; (13cb4 <error@@Base+0x3cfc>)
   13c70:	add	r2, pc
   13c72:	ldr	r3, [r2, r3]
   13c74:	ldr	r2, [r3, #0]
   13c76:	ldr	r3, [sp, #124]	; 0x7c
   13c78:	eors	r2, r3
   13c7a:	bne.n	13cac <error@@Base+0x3cf4>
   13c7c:	mov	r0, r4
   13c7e:	add	sp, #128	; 0x80
   13c80:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13c84:	mov	r4, r0
   13c86:	blx	40ac <__errno_location@plt>
   13c8a:	ldr	r0, [r0, #0]
   13c8c:	blx	3464 <strerror@plt+0x4>
   13c90:	ldr	r1, [pc, #40]	; (13cbc <error@@Base+0x3d04>)
   13c92:	movs	r2, #1
   13c94:	str.w	r8, [sp, #4]
   13c98:	add	r1, pc
   13c9a:	str	r1, [sp, #0]
   13c9c:	ldr	r1, [sp, #152]	; 0x98
   13c9e:	mov	r3, r0
   13ca0:	mov	r0, r6
   13ca2:	str	r3, [sp, #8]
   13ca4:	mov	r3, r4
   13ca6:	blx	3bbc <__snprintf_chk@plt>
   13caa:	b.n	13c6c <error@@Base+0x3cb4>
   13cac:	blx	3d00 <__stack_chk_fail@plt>
   13cb0:	ldrh	r6, [r2, #56]	; 0x38
   13cb2:	movs	r3, r0
   13cb4:	lsls	r4, r7, #17
   13cb6:	movs	r0, r0
   13cb8:	ldrh	r0, [r4, #54]	; 0x36
   13cba:	movs	r3, r0
   13cbc:	nop	{11}
   13cbe:	movs	r0, r0
   13cc0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13cc4:	sub	sp, #28
   13cc6:	mov	sl, r1
   13cc8:	mov	r9, r0
   13cca:	movs	r1, #61	; 0x3d
   13ccc:	mov	r0, r2
   13cce:	mov	r6, r2
   13cd0:	mov	r8, r3
   13cd2:	str.w	sl, [sp, #20]
   13cd6:	blx	3624 <strchr@plt>
   13cda:	cmp	r0, #0
   13cdc:	bne.n	13d7e <error@@Base+0x3dc6>
   13cde:	ldr.w	r7, [r9]
   13ce2:	cmp	r7, #0
   13ce4:	beq.n	13d96 <error@@Base+0x3dde>
   13ce6:	mov	r0, r6
   13ce8:	blx	3a28 <strlen@plt>
   13cec:	ldr.w	fp, [r7]
   13cf0:	mov	sl, r0
   13cf2:	cmp.w	fp, #0
   13cf6:	beq.n	13df4 <error@@Base+0x3e3c>
   13cf8:	movs	r4, #0
   13cfa:	mov	r2, sl
   13cfc:	mov	r1, r6
   13cfe:	mov	r0, fp
   13d00:	lsls	r5, r4, #2
   13d02:	blx	3f8c <strncmp@plt>
   13d06:	cbnz	r0, 13d10 <error@@Base+0x3d58>
   13d08:	ldrb.w	r3, [fp, sl]
   13d0c:	cmp	r3, #61	; 0x3d
   13d0e:	beq.n	13d8e <error@@Base+0x3dd6>
   13d10:	adds	r4, #1
   13d12:	adds	r5, #4
   13d14:	ldr.w	fp, [r7, r4, lsl #2]
   13d18:	cmp.w	fp, #0
   13d1c:	bne.n	13cfa <error@@Base+0x3d42>
   13d1e:	ldr	r3, [sp, #20]
   13d20:	ldr	r1, [r3, #0]
   13d22:	subs	r3, r1, #1
   13d24:	cmp	r4, r3
   13d26:	itt	cc
   13d28:	addcc	r4, #1
   13d2a:	lslcc	r4, r4, #2
   13d2c:	bcs.n	13dcc <error@@Base+0x3e14>
   13d2e:	movs	r3, #0
   13d30:	str	r3, [r7, r4]
   13d32:	mov	r0, r6
   13d34:	blx	3a28 <strlen@plt>
   13d38:	mov	r4, r0
   13d3a:	mov	r0, r8
   13d3c:	blx	3a28 <strlen@plt>
   13d40:	add	r0, r4
   13d42:	adds	r0, #2
   13d44:	bl	10e34 <error@@Base+0xe7c>
   13d48:	mov	r9, r0
   13d4a:	mov	r0, r6
   13d4c:	str.w	r9, [r7, r5]
   13d50:	blx	3a28 <strlen@plt>
   13d54:	ldr	r5, [pc, #172]	; (13e04 <error@@Base+0x3e4c>)
   13d56:	add	r5, pc
   13d58:	mov	r4, r0
   13d5a:	mov	r0, r8
   13d5c:	blx	3a28 <strlen@plt>
   13d60:	mov.w	r3, #4294967295	; 0xffffffff
   13d64:	movs	r2, #1
   13d66:	str.w	r8, [sp, #8]
   13d6a:	str	r6, [sp, #4]
   13d6c:	str	r5, [sp, #0]
   13d6e:	adds	r1, r4, r0
   13d70:	mov	r0, r9
   13d72:	adds	r1, #2
   13d74:	blx	3bbc <__snprintf_chk@plt>
   13d78:	add	sp, #28
   13d7a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d7e:	ldr	r0, [pc, #136]	; (13e08 <error@@Base+0x3e50>)
   13d80:	mov	r1, r6
   13d82:	add	r0, pc
   13d84:	add	sp, #28
   13d86:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d8a:	b.w	ffb8 <error@@Base>
   13d8e:	mov	r0, fp
   13d90:	blx	385c <free@plt+0x4>
   13d94:	b.n	13d32 <error@@Base+0x3d7a>
   13d96:	ldr	r3, [sp, #20]
   13d98:	ldr	r5, [r3, #0]
   13d9a:	cmp	r5, #0
   13d9c:	bne.n	13ce6 <error@@Base+0x3d2e>
   13d9e:	movs	r0, #4
   13da0:	movs	r4, #1
   13da2:	bl	10e34 <error@@Base+0xe7c>
   13da6:	ldr	r3, [sp, #20]
   13da8:	str.w	r0, [r9]
   13dac:	str	r5, [r0, #0]
   13dae:	mov	r0, r6
   13db0:	str	r4, [r3, #0]
   13db2:	blx	3a28 <strlen@plt>
   13db6:	ldr.w	r7, [r9]
   13dba:	mov	r1, r4
   13dbc:	movs	r4, #4
   13dbe:	ldr.w	fp, [r7]
   13dc2:	mov	sl, r0
   13dc4:	cmp.w	fp, #0
   13dc8:	bne.n	13cf8 <error@@Base+0x3d40>
   13dca:	b.n	13dd8 <error@@Base+0x3e20>
   13dcc:	cmp.w	r1, #1000	; 0x3e8
   13dd0:	itt	cc
   13dd2:	addcc	r4, #1
   13dd4:	lslcc	r4, r4, #2
   13dd6:	bcs.n	13dfa <error@@Base+0x3e42>
   13dd8:	add.w	fp, r1, #50	; 0x32
   13ddc:	mov	r0, r7
   13dde:	movs	r2, #4
   13de0:	mov	r1, fp
   13de2:	bl	10ea0 <error@@Base+0xee8>
   13de6:	ldr	r3, [sp, #20]
   13de8:	str.w	r0, [r9]
   13dec:	mov	r7, r0
   13dee:	str.w	fp, [r3]
   13df2:	b.n	13d2e <error@@Base+0x3d76>
   13df4:	mov	r4, fp
   13df6:	mov	r5, fp
   13df8:	b.n	13d1e <error@@Base+0x3d66>
   13dfa:	ldr	r0, [pc, #16]	; (13e0c <error@@Base+0x3e54>)
   13dfc:	add	r0, pc
   13dfe:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   13e02:	nop
   13e04:	itet	pl
   13e06:	movpl	r0, r0
   13e08:	bkpt	0x00de
   13e0a:	movpl	r0, r0
   13e0c:	bkpt	0x008c
   13e0e:	movs	r0, r0
   13e10:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e14:	sub	sp, #12
   13e16:	mov	r9, r1
   13e18:	mov	r8, r2
   13e1a:	mov	r6, r0
   13e1c:	blx	3a28 <strlen@plt>
   13e20:	cmp	r0, #0
   13e22:	beq.n	13ee6 <error@@Base+0x3f2e>
   13e24:	mov	r7, r0
   13e26:	blx	3ca8 <__ctype_b_loc@plt>
   13e2a:	ldrb.w	fp, [r6]
   13e2e:	ldr	r3, [r0, #0]
   13e30:	mov	sl, r0
   13e32:	ldrh.w	r3, [r3, fp, lsl #1]
   13e36:	and.w	r3, r3, #3072	; 0xc00
   13e3a:	cmp	r3, #0
   13e3c:	beq.n	13efa <error@@Base+0x3f42>
   13e3e:	blx	3ab8 <__ctype_tolower_loc@plt>
   13e42:	subs	r1, r6, #1
   13e44:	add	r1, r7
   13e46:	mov	r4, r6
   13e48:	movs	r5, #0
   13e4a:	b.n	13e50 <error@@Base+0x3e98>
   13e4c:	ldrb.w	fp, [r4, #1]!
   13e50:	ldr	r3, [r0, #0]
   13e52:	ldrb.w	r3, [r3, fp, lsl #2]
   13e56:	cmp.w	r9, #0
   13e5a:	beq.n	13e5e <error@@Base+0x3ea6>
   13e5c:	strb	r3, [r4, #0]
   13e5e:	cmp	r5, #46	; 0x2e
   13e60:	it	eq
   13e62:	cmpeq	r3, #46	; 0x2e
   13e64:	sub.w	r2, r3, #45	; 0x2d
   13e68:	mov	r5, r3
   13e6a:	beq.n	13eb2 <error@@Base+0x3efa>
   13e6c:	cmp	r2, #1
   13e6e:	bls.n	13e8c <error@@Base+0x3ed4>
   13e70:	ldr.w	r2, [sl]
   13e74:	subs.w	ip, r3, #95	; 0x5f
   13e78:	it	ne
   13e7a:	movne.w	ip, #1
   13e7e:	ldrh.w	r3, [r2, r3, lsl #1]
   13e82:	eor.w	r3, r3, #8
   13e86:	ands.w	r3, ip, r3, lsr #3
   13e8a:	bne.n	13f08 <error@@Base+0x3f50>
   13e8c:	cmp	r1, r4
   13e8e:	bne.n	13e4c <error@@Base+0x3e94>
   13e90:	subs	r7, #1
   13e92:	movs	r0, #1
   13e94:	ldrb	r3, [r6, r7]
   13e96:	cmp	r3, #46	; 0x2e
   13e98:	itt	eq
   13e9a:	moveq	r3, #0
   13e9c:	strbeq	r3, [r6, r7]
   13e9e:	cmp.w	r8, #0
   13ea2:	beq.n	13eac <error@@Base+0x3ef4>
   13ea4:	movs	r0, #1
   13ea6:	movs	r3, #0
   13ea8:	str.w	r3, [r8]
   13eac:	add	sp, #12
   13eae:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13eb2:	ldr	r4, [pc, #100]	; (13f18 <error@@Base+0x3f60>)
   13eb4:	mov.w	r3, #256	; 0x100
   13eb8:	ldr	r0, [pc, #96]	; (13f1c <error@@Base+0x3f64>)
   13eba:	add	r4, pc
   13ebc:	add	r0, pc
   13ebe:	adds	r0, #12
   13ec0:	mov	r1, r3
   13ec2:	movs	r2, #1
   13ec4:	str	r6, [sp, #4]
   13ec6:	str	r4, [sp, #0]
   13ec8:	blx	3bbc <__snprintf_chk@plt>
   13ecc:	mov	r0, r8
   13ece:	cmp.w	r8, #0
   13ed2:	beq.n	13eac <error@@Base+0x3ef4>
   13ed4:	ldr	r3, [pc, #72]	; (13f20 <error@@Base+0x3f68>)
   13ed6:	movs	r0, #0
   13ed8:	add	r3, pc
   13eda:	adds	r3, #12
   13edc:	str.w	r3, [r8]
   13ee0:	add	sp, #12
   13ee2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ee6:	ldr	r0, [pc, #60]	; (13f24 <error@@Base+0x3f6c>)
   13ee8:	mov.w	r2, #256	; 0x100
   13eec:	ldr	r1, [pc, #56]	; (13f28 <error@@Base+0x3f70>)
   13eee:	add	r0, pc
   13ef0:	add	r1, pc
   13ef2:	adds	r0, #12
   13ef4:	bl	1bc5c <mkdtemp@@Base+0x63c>
   13ef8:	b.n	13ecc <error@@Base+0x3f14>
   13efa:	ldr	r4, [pc, #48]	; (13f2c <error@@Base+0x3f74>)
   13efc:	mov.w	r3, #256	; 0x100
   13f00:	ldr	r0, [pc, #44]	; (13f30 <error@@Base+0x3f78>)
   13f02:	add	r4, pc
   13f04:	add	r0, pc
   13f06:	b.n	13ebe <error@@Base+0x3f06>
   13f08:	ldr	r4, [pc, #40]	; (13f34 <error@@Base+0x3f7c>)
   13f0a:	mov.w	r3, #256	; 0x100
   13f0e:	ldr	r0, [pc, #40]	; (13f38 <error@@Base+0x3f80>)
   13f10:	add	r4, pc
   13f12:	add	r0, pc
   13f14:	b.n	13ebe <error@@Base+0x3f06>
   13f16:	nop
   13f18:	bkpt	0x0042
   13f1a:	movs	r0, r0
   13f1c:	str	r1, [sp, #880]	; 0x370
   13f1e:	movs	r3, r0
   13f20:	str	r1, [sp, #768]	; 0x300
   13f22:	movs	r3, r0
   13f24:	str	r1, [sp, #680]	; 0x2a8
   13f26:	movs	r3, r0
   13f28:	pop	{r2, r6, r7, pc}
   13f2a:	movs	r0, r0
   13f2c:	pop	{r1, r2, r6, r7, pc}
   13f2e:	movs	r0, r0
   13f30:	str	r1, [sp, #592]	; 0x250
   13f32:	movs	r3, r0
   13f34:	bkpt	0x0024
   13f36:	movs	r0, r0
   13f38:	str	r1, [sp, #536]	; 0x218
   13f3a:	movs	r3, r0
   13f3c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f40:	mov	r6, r2
   13f42:	ldr	r2, [pc, #484]	; (14128 <error@@Base+0x4170>)
   13f44:	mov	r7, r3
   13f46:	ldr	r3, [pc, #484]	; (1412c <error@@Base+0x4174>)
   13f48:	sub	sp, #28
   13f4a:	add	r2, pc
   13f4c:	mov	r4, r1
   13f4e:	ldr	r3, [r2, r3]
   13f50:	ldr	r3, [r3, #0]
   13f52:	str	r3, [sp, #20]
   13f54:	mov.w	r3, #0
   13f58:	str	r0, [sp, #0]
   13f5a:	blx	3a28 <strlen@plt>
   13f5e:	ldr	r1, [sp, #0]
   13f60:	ldr.w	r9, [sp, #64]	; 0x40
   13f64:	mov	r5, r0
   13f66:	mov	r0, r4
   13f68:	mov	r2, r5
   13f6a:	blx	3f8c <strncmp@plt>
   13f6e:	ldr.w	sl, [sp, #68]	; 0x44
   13f72:	cbnz	r0, 13f7c <error@@Base+0x3fc4>
   13f74:	ldrb	r3, [r4, r5]
   13f76:	adds	r2, r4, r5
   13f78:	cmp	r3, #58	; 0x3a
   13f7a:	beq.n	13f9a <error@@Base+0x3fe2>
   13f7c:	mov.w	r8, #1
   13f80:	ldr	r2, [pc, #428]	; (14130 <error@@Base+0x4178>)
   13f82:	ldr	r3, [pc, #424]	; (1412c <error@@Base+0x4174>)
   13f84:	add	r2, pc
   13f86:	ldr	r3, [r2, r3]
   13f88:	ldr	r2, [r3, #0]
   13f8a:	ldr	r3, [sp, #20]
   13f8c:	eors	r2, r3
   13f8e:	bne.w	14122 <error@@Base+0x416a>
   13f92:	mov	r0, r8
   13f94:	add	sp, #28
   13f96:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f9a:	ldrb	r3, [r2, #1]
   13f9c:	cmp	r3, #47	; 0x2f
   13f9e:	bne.n	13f7c <error@@Base+0x3fc4>
   13fa0:	ldrb.w	r8, [r2, #2]
   13fa4:	subs.w	r8, r8, #47	; 0x2f
   13fa8:	bne.n	13f7c <error@@Base+0x3fc4>
   13faa:	adds	r0, r5, #3
   13fac:	add	r0, r4
   13fae:	cbz	r6, 13fb4 <error@@Base+0x3ffc>
   13fb0:	str.w	r8, [r6]
   13fb4:	cbz	r7, 13fba <error@@Base+0x4002>
   13fb6:	movs	r3, #0
   13fb8:	str	r3, [r7, #0]
   13fba:	cmp.w	r9, #0
   13fbe:	beq.n	13fc8 <error@@Base+0x4010>
   13fc0:	mov.w	r3, #4294967295	; 0xffffffff
   13fc4:	str.w	r3, [r9]
   13fc8:	cmp.w	sl, #0
   13fcc:	beq.n	13fd4 <error@@Base+0x401c>
   13fce:	movs	r3, #0
   13fd0:	str.w	r3, [sl]
   13fd4:	bl	10ee0 <error@@Base+0xf28>
   13fd8:	movs	r1, #64	; 0x40
   13fda:	mov	fp, r0
   13fdc:	str	r0, [sp, #16]
   13fde:	blx	3624 <strchr@plt>
   13fe2:	mov	r5, r0
   13fe4:	cbz	r0, 14012 <error@@Base+0x405a>
   13fe6:	movs	r3, #0
   13fe8:	strb	r3, [r0, #0]
   13fea:	ldr	r4, [sp, #16]
   13fec:	movs	r1, #59	; 0x3b
   13fee:	mov	r0, r4
   13ff0:	blx	3624 <strchr@plt>
   13ff4:	cbz	r0, 13ffc <error@@Base+0x4044>
   13ff6:	movs	r3, #0
   13ff8:	strb	r3, [r0, #0]
   13ffa:	ldr	r4, [sp, #16]
   13ffc:	ldrb	r3, [r4, #0]
   13ffe:	cmp	r3, #0
   14000:	beq.n	1408e <error@@Base+0x40d6>
   14002:	mov	r0, r4
   14004:	bl	119d8 <error@@Base+0x1a20>
   14008:	cmp	r0, #0
   1400a:	beq.n	1408e <error@@Base+0x40d6>
   1400c:	adds	r3, r5, #1
   1400e:	mov	r5, r0
   14010:	str	r3, [sp, #16]
   14012:	add.w	r1, sp, #15
   14016:	add	r0, sp, #16
   14018:	bl	12110 <error@@Base+0x2158>
   1401c:	mov	r3, r0
   1401e:	cmp	r0, #0
   14020:	beq.n	140e0 <error@@Base+0x4128>
   14022:	ldrb	r4, [r0, #0]
   14024:	cmp	r4, #0
   14026:	beq.n	140b6 <error@@Base+0x40fe>
   14028:	bl	12184 <error@@Base+0x21cc>
   1402c:	bl	10ee0 <error@@Base+0xf28>
   14030:	movs	r2, #0
   14032:	mov	r1, r2
   14034:	str	r0, [sp, #0]
   14036:	bl	13e10 <error@@Base+0x3e58>
   1403a:	ldr	r3, [sp, #0]
   1403c:	cmp	r0, #0
   1403e:	beq.n	140e8 <error@@Base+0x4130>
   14040:	ldr	r4, [sp, #16]
   14042:	cmp	r4, #0
   14044:	beq.n	140c0 <error@@Base+0x4108>
   14046:	ldrb	r2, [r4, #0]
   14048:	cbz	r2, 140be <error@@Base+0x4106>
   1404a:	ldrb.w	r2, [sp, #15]
   1404e:	cmp	r2, #58	; 0x3a
   14050:	it	ne
   14052:	movne.w	r2, #4294967295	; 0xffffffff
   14056:	beq.n	140f0 <error@@Base+0x4138>
   14058:	mov	r0, r4
   1405a:	strd	r3, r2, [sp]
   1405e:	bl	119d8 <error@@Base+0x1a20>
   14062:	ldrd	r3, r2, [sp]
   14066:	mov	r4, r0
   14068:	cbz	r0, 140da <error@@Base+0x4122>
   1406a:	cbz	r6, 14070 <error@@Base+0x40b8>
   1406c:	str	r5, [r6, #0]
   1406e:	movs	r5, #0
   14070:	cbz	r7, 14076 <error@@Base+0x40be>
   14072:	str	r3, [r7, #0]
   14074:	movs	r3, #0
   14076:	cmp.w	r9, #0
   1407a:	beq.n	14080 <error@@Base+0x40c8>
   1407c:	str.w	r2, [r9]
   14080:	cmp.w	sl, #0
   14084:	beq.n	14098 <error@@Base+0x40e0>
   14086:	str.w	r4, [sl]
   1408a:	movs	r4, #0
   1408c:	b.n	14098 <error@@Base+0x40e0>
   1408e:	movs	r4, #0
   14090:	mov.w	r8, #4294967295	; 0xffffffff
   14094:	mov	r3, r4
   14096:	mov	r5, r4
   14098:	mov	r0, fp
   1409a:	str	r3, [sp, #0]
   1409c:	blx	385c <free@plt+0x4>
   140a0:	mov	r0, r5
   140a2:	blx	385c <free@plt+0x4>
   140a6:	ldr	r3, [sp, #0]
   140a8:	mov	r0, r3
   140aa:	blx	385c <free@plt+0x4>
   140ae:	mov	r0, r4
   140b0:	blx	385c <free@plt+0x4>
   140b4:	b.n	13f80 <error@@Base+0x3fc8>
   140b6:	mov.w	r8, #4294967295	; 0xffffffff
   140ba:	mov	r3, r4
   140bc:	b.n	14098 <error@@Base+0x40e0>
   140be:	mov	r4, r2
   140c0:	mov.w	r2, #4294967295	; 0xffffffff
   140c4:	b.n	1406a <error@@Base+0x40b2>
   140c6:	strd	r3, r0, [sp]
   140ca:	mov	r0, r4
   140cc:	bl	11dd4 <error@@Base+0x1e1c>
   140d0:	ldrd	r3, r1, [sp]
   140d4:	subs	r2, r0, #0
   140d6:	bgt.n	1411e <error@@Base+0x4166>
   140d8:	mov	r4, r1
   140da:	mov.w	r8, #4294967295	; 0xffffffff
   140de:	b.n	14098 <error@@Base+0x40e0>
   140e0:	mov	r4, r0
   140e2:	mov.w	r8, #4294967295	; 0xffffffff
   140e6:	b.n	14098 <error@@Base+0x40e0>
   140e8:	mov	r4, r0
   140ea:	mov.w	r8, #4294967295	; 0xffffffff
   140ee:	b.n	14098 <error@@Base+0x40e0>
   140f0:	movs	r1, #47	; 0x2f
   140f2:	mov	r0, r4
   140f4:	blx	3624 <strchr@plt>
   140f8:	ldr	r3, [sp, #0]
   140fa:	cmp	r0, #0
   140fc:	beq.n	140c6 <error@@Base+0x410e>
   140fe:	movs	r4, #0
   14100:	strb	r4, [r0, #0]
   14102:	str	r0, [sp, #0]
   14104:	ldr	r0, [sp, #16]
   14106:	str	r3, [sp, #4]
   14108:	bl	11dd4 <error@@Base+0x1e1c>
   1410c:	ldr	r3, [sp, #4]
   1410e:	subs	r2, r0, #0
   14110:	ble.n	140da <error@@Base+0x4122>
   14112:	ldr	r1, [sp, #0]
   14114:	adds	r4, r1, #1
   14116:	str	r4, [sp, #16]
   14118:	ldrb	r1, [r1, #1]
   1411a:	cmp	r1, #0
   1411c:	bne.n	14058 <error@@Base+0x40a0>
   1411e:	mov	r4, r1
   14120:	b.n	1406a <error@@Base+0x40b2>
   14122:	blx	3d00 <__stack_chk_fail@plt>
   14126:	nop
   14128:	ldrh	r6, [r0, #32]
   1412a:	movs	r3, r0
   1412c:	lsls	r4, r7, #17
   1412e:	movs	r0, r0
   14130:	ldrh	r4, [r1, #30]
   14132:	movs	r3, r0
   14134:	push	{r3, r4, r5, lr}
   14136:	ldrb	r4, [r0, #0]
   14138:	cbz	r4, 14162 <error@@Base+0x41aa>
   1413a:	mov	r5, r0
   1413c:	blx	3ca8 <__ctype_b_loc@plt>
   14140:	ldr	r2, [r0, #0]
   14142:	ldrh.w	r3, [r2, r4, lsl #1]
   14146:	subs	r4, #95	; 0x5f
   14148:	eor.w	r3, r3, #8
   1414c:	it	ne
   1414e:	movne	r4, #1
   14150:	ands.w	r3, r4, r3, lsr #3
   14154:	bne.n	14162 <error@@Base+0x41aa>
   14156:	ldrb.w	r4, [r5, #1]!
   1415a:	cmp	r4, #0
   1415c:	bne.n	14142 <error@@Base+0x418a>
   1415e:	movs	r0, #1
   14160:	pop	{r3, r4, r5, pc}
   14162:	movs	r0, #0
   14164:	pop	{r3, r4, r5, pc}
   14166:	nop
   14168:	ldr	r2, [pc, #96]	; (141cc <error@@Base+0x4214>)
   1416a:	ldr	r3, [pc, #100]	; (141d0 <error@@Base+0x4218>)
   1416c:	add	r2, pc
   1416e:	push	{r4, r6, r7, lr}
   14170:	sub	sp, #24
   14172:	ldr	r3, [r2, r3]
   14174:	movs	r2, #0
   14176:	ldr	r3, [r3, #0]
   14178:	str	r3, [sp, #20]
   1417a:	mov.w	r3, #0
   1417e:	str	r2, [sp, #16]
   14180:	cbz	r0, 141c2 <error@@Base+0x420a>
   14182:	ldrb	r3, [r0, #0]
   14184:	cbnz	r3, 141a0 <error@@Base+0x41e8>
   14186:	ldr	r3, [pc, #76]	; (141d4 <error@@Base+0x421c>)
   14188:	add	r3, pc
   1418a:	ldr	r1, [pc, #76]	; (141d8 <error@@Base+0x4220>)
   1418c:	ldr	r2, [pc, #64]	; (141d0 <error@@Base+0x4218>)
   1418e:	add	r1, pc
   14190:	ldr	r2, [r1, r2]
   14192:	ldr	r1, [r2, #0]
   14194:	ldr	r2, [sp, #20]
   14196:	eors	r1, r2
   14198:	bne.n	141c8 <error@@Base+0x4210>
   1419a:	mov	r0, r3
   1419c:	add	sp, #24
   1419e:	pop	{r4, r6, r7, pc}
   141a0:	add	r3, sp, #16
   141a2:	mvn.w	r6, #2147483648	; 0x80000000
   141a6:	str	r3, [sp, #8]
   141a8:	movs	r7, #0
   141aa:	movs	r3, #0
   141ac:	movs	r2, #0
   141ae:	strd	r6, r7, [sp]
   141b2:	mov	r4, r1
   141b4:	bl	1bcb0 <mkdtemp@@Base+0x690>
   141b8:	ldr	r3, [sp, #16]
   141ba:	cmp	r3, #0
   141bc:	bne.n	1418a <error@@Base+0x41d2>
   141be:	str	r0, [r4, #0]
   141c0:	b.n	1418a <error@@Base+0x41d2>
   141c2:	ldr	r3, [pc, #24]	; (141dc <error@@Base+0x4224>)
   141c4:	add	r3, pc
   141c6:	b.n	1418a <error@@Base+0x41d2>
   141c8:	blx	3d00 <__stack_chk_fail@plt>
   141cc:	ldrh	r4, [r4, #14]
   141ce:	movs	r3, r0
   141d0:	lsls	r4, r7, #17
   141d2:	movs	r0, r0
   141d4:	cbnz	r0, 14250 <error@@Base+0x4298>
   141d6:	movs	r0, r0
   141d8:	ldrh	r2, [r0, #14]
   141da:	movs	r3, r0
   141dc:	cbnz	r4, 14248 <error@@Base+0x4290>
   141de:	movs	r0, r0
   141e0:	ldr	r2, [pc, #256]	; (142e4 <error@@Base+0x432c>)
   141e2:	ldr	r3, [pc, #260]	; (142e8 <error@@Base+0x4330>)
   141e4:	add	r2, pc
   141e6:	push	{r4, r5, r6, r7, lr}
   141e8:	sub	sp, #116	; 0x74
   141ea:	ldr	r3, [r2, r3]
   141ec:	movs	r2, #0
   141ee:	mov	r5, r1
   141f0:	mov	r4, r0
   141f2:	ldr	r3, [r3, #0]
   141f4:	str	r3, [sp, #108]	; 0x6c
   141f6:	mov.w	r3, #0
   141fa:	movs	r3, #0
   141fc:	strd	r2, r3, [r1]
   14200:	blx	3a28 <strlen@plt>
   14204:	cmp	r0, #12
   14206:	beq.n	14228 <error@@Base+0x4270>
   14208:	cmp	r0, #14
   1420a:	beq.n	142aa <error@@Base+0x42f2>
   1420c:	cmp	r0, #8
   1420e:	beq.n	14286 <error@@Base+0x42ce>
   14210:	mvn.w	r0, #3
   14214:	ldr	r2, [pc, #212]	; (142ec <error@@Base+0x4334>)
   14216:	ldr	r3, [pc, #208]	; (142e8 <error@@Base+0x4330>)
   14218:	add	r2, pc
   1421a:	ldr	r3, [r2, r3]
   1421c:	ldr	r2, [r3, #0]
   1421e:	ldr	r3, [sp, #108]	; 0x6c
   14220:	eors	r2, r3
   14222:	bne.n	142e0 <error@@Base+0x4328>
   14224:	add	sp, #116	; 0x74
   14226:	pop	{r4, r5, r6, r7, pc}
   14228:	ldr	r2, [pc, #196]	; (142f0 <error@@Base+0x4338>)
   1422a:	add	r6, sp, #76	; 0x4c
   1422c:	movs	r3, #32
   1422e:	str	r4, [sp, #4]
   14230:	add	r2, pc
   14232:	mov	r0, r6
   14234:	str	r2, [sp, #0]
   14236:	mov	r1, r3
   14238:	add.w	r2, r4, #10
   1423c:	str	r2, [sp, #20]
   1423e:	add.w	r2, r4, #8
   14242:	str	r2, [sp, #16]
   14244:	adds	r2, r4, #6
   14246:	adds	r4, #4
   14248:	strd	r4, r2, [sp, #8]
   1424c:	movs	r2, #1
   1424e:	blx	3bbc <__snprintf_chk@plt>
   14252:	ldr	r7, [pc, #160]	; (142f4 <error@@Base+0x433c>)
   14254:	add	r7, pc
   14256:	add	r4, sp, #32
   14258:	movs	r2, #44	; 0x2c
   1425a:	movs	r1, #0
   1425c:	mov	r0, r4
   1425e:	blx	36c4 <memset@plt>
   14262:	mov	r2, r4
   14264:	mov	r1, r7
   14266:	mov	r0, r6
   14268:	blx	35dc <strptime@plt>
   1426c:	cmp	r0, #0
   1426e:	beq.n	14210 <error@@Base+0x4258>
   14270:	mov	r0, r4
   14272:	blx	3694 <mktime@plt>
   14276:	cmp	r0, #0
   14278:	blt.n	14210 <error@@Base+0x4258>
   1427a:	asrs	r3, r0, #31
   1427c:	mov	r2, r0
   1427e:	movs	r0, #0
   14280:	strd	r2, r3, [r5]
   14284:	b.n	14214 <error@@Base+0x425c>
   14286:	ldr	r2, [pc, #112]	; (142f8 <error@@Base+0x4340>)
   14288:	add	r6, sp, #76	; 0x4c
   1428a:	movs	r3, #32
   1428c:	ldr	r7, [pc, #108]	; (142fc <error@@Base+0x4344>)
   1428e:	add	r2, pc
   14290:	str	r4, [sp, #4]
   14292:	str	r2, [sp, #0]
   14294:	mov	r0, r6
   14296:	adds	r2, r4, #6
   14298:	mov	r1, r3
   1429a:	adds	r4, #4
   1429c:	strd	r4, r2, [sp, #8]
   142a0:	movs	r2, #1
   142a2:	add	r7, pc
   142a4:	blx	3bbc <__snprintf_chk@plt>
   142a8:	b.n	14256 <error@@Base+0x429e>
   142aa:	ldr	r2, [pc, #84]	; (14300 <error@@Base+0x4348>)
   142ac:	add	r6, sp, #76	; 0x4c
   142ae:	movs	r3, #32
   142b0:	ldr	r7, [pc, #80]	; (14304 <error@@Base+0x434c>)
   142b2:	add	r2, pc
   142b4:	str	r4, [sp, #4]
   142b6:	str	r2, [sp, #0]
   142b8:	mov	r0, r6
   142ba:	add.w	r2, r4, #12
   142be:	mov	r1, r3
   142c0:	str	r2, [sp, #24]
   142c2:	add.w	r2, r4, #10
   142c6:	str	r2, [sp, #20]
   142c8:	add.w	r2, r4, #8
   142cc:	str	r2, [sp, #16]
   142ce:	adds	r2, r4, #6
   142d0:	adds	r4, #4
   142d2:	strd	r4, r2, [sp, #8]
   142d6:	movs	r2, #1
   142d8:	add	r7, pc
   142da:	blx	3bbc <__snprintf_chk@plt>
   142de:	b.n	14256 <error@@Base+0x429e>
   142e0:	blx	3d00 <__stack_chk_fail@plt>
   142e4:	ldrh	r4, [r5, #10]
   142e6:	movs	r3, r0
   142e8:	lsls	r4, r7, #17
   142ea:	movs	r0, r0
   142ec:	ldrh	r0, [r7, #8]
   142ee:	movs	r3, r0
   142f0:	cbnz	r4, 1434e <error@@Base+0x4396>
   142f2:	movs	r0, r0
   142f4:	cbnz	r0, 14342 <error@@Base+0x438a>
   142f6:	movs	r0, r0
   142f8:	revsh	r6, r7
   142fa:	movs	r0, r0
   142fc:	revsh	r6, r1
   142fe:	movs	r0, r0
   14300:	cbnz	r6, 14344 <error@@Base+0x438c>
   14302:	movs	r0, r0
   14304:	add	r0, sp, #992	; 0x3e0
   14306:	movs	r0, r0
   14308:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1430c:	mov	r6, r2
   1430e:	ldr	r2, [pc, #96]	; (14370 <error@@Base+0x43b8>)
   14310:	mov	r7, r3
   14312:	ldr	r3, [pc, #96]	; (14374 <error@@Base+0x43bc>)
   14314:	sub	sp, #68	; 0x44
   14316:	add	r2, pc
   14318:	mov.w	r9, #0
   1431c:	cmp	r9, r1
   1431e:	mvn.w	r8, #2147483648	; 0x80000000
   14322:	ldr	r3, [r2, r3]
   14324:	it	eq
   14326:	cmpeq	r8, r0
   14328:	ldr	r3, [r3, #0]
   1432a:	str	r3, [sp, #60]	; 0x3c
   1432c:	mov.w	r3, #0
   14330:	add	r3, sp, #16
   14332:	it	cs
   14334:	movcs	r4, r0
   14336:	add	r0, sp, #12
   14338:	mov	r1, r3
   1433a:	it	cc
   1433c:	movcc	r4, r8
   1433e:	str	r3, [sp, #4]
   14340:	str	r4, [sp, #12]
   14342:	blx	3488 <localtime_r@plt>
   14346:	ldr	r2, [pc, #48]	; (14378 <error@@Base+0x43c0>)
   14348:	mov	r1, r7
   1434a:	ldr	r3, [sp, #4]
   1434c:	mov	r0, r6
   1434e:	add	r2, pc
   14350:	blx	3e1c <strftime@plt>
   14354:	ldr	r2, [pc, #36]	; (1437c <error@@Base+0x43c4>)
   14356:	ldr	r3, [pc, #28]	; (14374 <error@@Base+0x43bc>)
   14358:	add	r2, pc
   1435a:	ldr	r3, [r2, r3]
   1435c:	ldr	r2, [r3, #0]
   1435e:	ldr	r3, [sp, #60]	; 0x3c
   14360:	eors	r2, r3
   14362:	bne.n	1436a <error@@Base+0x43b2>
   14364:	add	sp, #68	; 0x44
   14366:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1436a:	blx	3d00 <__stack_chk_fail@plt>
   1436e:	nop
   14370:	ldrh	r2, [r7, #0]
   14372:	movs	r3, r0
   14374:	lsls	r4, r7, #17
   14376:	movs	r0, r0
   14378:	add	r0, sp, #520	; 0x208
   1437a:	movs	r0, r0
   1437c:	strh	r0, [r7, #62]	; 0x3e
   1437e:	movs	r3, r0
   14380:	ldrb	r0, [r0, #0]
   14382:	sub.w	r0, r0, #47	; 0x2f
   14386:	clz	r0, r0
   1438a:	lsrs	r0, r0, #5
   1438c:	bx	lr
   1438e:	nop
   14390:	ldr	r2, [r0, #0]
   14392:	ldrb	r3, [r2, #0]
   14394:	cmp	r3, #9
   14396:	it	ne
   14398:	cmpne	r3, #32
   1439a:	bne.n	143a8 <error@@Base+0x43f0>
   1439c:	ldrb.w	r3, [r2, #1]!
   143a0:	cmp	r3, #9
   143a2:	it	ne
   143a4:	cmpne	r3, #32
   143a6:	beq.n	1439c <error@@Base+0x43e4>
   143a8:	str	r2, [r0, #0]
   143aa:	bx	lr
   143ac:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   143b0:	mov	r6, r2
   143b2:	mov	r4, r1
   143b4:	mov	r8, r0
   143b6:	blx	3a28 <strlen@plt>
   143ba:	ldr	r5, [r6, #0]
   143bc:	mov	r7, r0
   143be:	cbz	r4, 143d0 <error@@Base+0x4418>
   143c0:	ldr	r1, [pc, #48]	; (143f4 <error@@Base+0x443c>)
   143c2:	movs	r2, #3
   143c4:	mov	r0, r5
   143c6:	movs	r4, #0
   143c8:	add	r1, pc
   143ca:	blx	3c78 <strncasecmp@plt>
   143ce:	cbz	r0, 143e8 <error@@Base+0x4430>
   143d0:	mov	r1, r8
   143d2:	mov	r2, r7
   143d4:	mov	r0, r5
   143d6:	blx	3c78 <strncasecmp@plt>
   143da:	cbnz	r0, 143ee <error@@Base+0x4436>
   143dc:	eor.w	r0, r4, #1
   143e0:	add	r5, r7
   143e2:	str	r5, [r6, #0]
   143e4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   143e8:	adds	r5, #3
   143ea:	movs	r4, #1
   143ec:	b.n	143d0 <error@@Base+0x4418>
   143ee:	mov.w	r0, #4294967295	; 0xffffffff
   143f2:	b.n	143e4 <error@@Base+0x442c>
   143f4:	rev	r0, r2
   143f6:	movs	r0, r0
   143f8:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   143fc:	mov	r7, r0
   143fe:	ldr	r5, [r0, #0]
   14400:	movs	r0, #0
   14402:	str	r0, [r1, #0]
   14404:	mov	r8, r1
   14406:	ldrb	r3, [r5, #0]
   14408:	cmp	r3, #34	; 0x22
   1440a:	bne.n	1446e <error@@Base+0x44b6>
   1440c:	adds	r4, r5, #1
   1440e:	mov	r0, r4
   14410:	blx	3a28 <strlen@plt>
   14414:	adds	r0, #1
   14416:	blx	3ce8 <malloc@plt>
   1441a:	cmp	r0, #0
   1441c:	beq.n	14488 <error@@Base+0x44d0>
   1441e:	ldrb	r5, [r5, #1]
   14420:	cmp	r5, #34	; 0x22
   14422:	it	ne
   14424:	cmpne	r5, #0
   14426:	ittte	ne
   14428:	addne.w	r2, r0, #4294967295	; 0xffffffff
   1442c:	rsbne	r1, r0, #2
   14430:	movne	r6, #1
   14432:	moveq	r6, #0
   14434:	bne.n	14464 <error@@Base+0x44ac>
   14436:	cbz	r5, 14478 <error@@Base+0x44c0>
   14438:	adds	r4, #1
   1443a:	movs	r3, #0
   1443c:	str	r4, [r7, #0]
   1443e:	strb	r3, [r0, r6]
   14440:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14444:	ldrb	r5, [r4, #1]
   14446:	cmp	r5, #34	; 0x22
   14448:	it	eq
   1444a:	addeq	r4, #2
   1444c:	beq.n	14454 <error@@Base+0x449c>
   1444e:	ldrb	r5, [r4, #0]
   14450:	mov	r3, r4
   14452:	mov	r4, r6
   14454:	adds	r6, r1, r2
   14456:	strb.w	r5, [r2, #1]!
   1445a:	ldrb	r5, [r3, #1]
   1445c:	cmp	r5, #0
   1445e:	it	ne
   14460:	cmpne	r5, #34	; 0x22
   14462:	beq.n	14436 <error@@Base+0x447e>
   14464:	adds	r3, r4, #1
   14466:	cmp	r5, #92	; 0x5c
   14468:	mov	r6, r3
   1446a:	bne.n	1444e <error@@Base+0x4496>
   1446c:	b.n	14444 <error@@Base+0x448c>
   1446e:	ldr	r3, [pc, #36]	; (14494 <error@@Base+0x44dc>)
   14470:	add	r3, pc
   14472:	str	r3, [r1, #0]
   14474:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14478:	ldr	r3, [pc, #28]	; (14498 <error@@Base+0x44e0>)
   1447a:	add	r3, pc
   1447c:	str.w	r3, [r8]
   14480:	blx	385c <free@plt+0x4>
   14484:	mov	r0, r5
   14486:	b.n	14440 <error@@Base+0x4488>
   14488:	ldr	r3, [pc, #16]	; (1449c <error@@Base+0x44e4>)
   1448a:	add	r3, pc
   1448c:	str.w	r3, [r8]
   14490:	b.n	14440 <error@@Base+0x4488>
   14492:	nop
   14494:	cbnz	r4, 144b2 <error@@Base+0x44fa>
   14496:	movs	r0, r0
   14498:	cbnz	r6, 144b8 <error@@Base+0x4500>
   1449a:	movs	r0, r0
   1449c:	ldr	r7, [sp, #296]	; 0x128
   1449e:	movs	r0, r0
   144a0:	push	{r4, r5, r6, lr}
   144a2:	sub	sp, #8
   144a4:	mov	r5, r0
   144a6:	mov	r0, r1
   144a8:	str	r1, [sp, #4]
   144aa:	blx	3a28 <strlen@plt>
   144ae:	ldr	r6, [r5, #0]
   144b0:	ldr	r1, [sp, #4]
   144b2:	mov	r4, r0
   144b4:	mov	r0, r6
   144b6:	mov	r2, r4
   144b8:	blx	3c78 <strncasecmp@plt>
   144bc:	cbnz	r0, 144c8 <error@@Base+0x4510>
   144be:	ldrb	r3, [r6, r4]
   144c0:	cmp	r3, #61	; 0x3d
   144c2:	beq.n	144ce <error@@Base+0x4516>
   144c4:	add	sp, #8
   144c6:	pop	{r4, r5, r6, pc}
   144c8:	movs	r0, #0
   144ca:	add	sp, #8
   144cc:	pop	{r4, r5, r6, pc}
   144ce:	adds	r4, #1
   144d0:	movs	r0, #1
   144d2:	add	r4, r6
   144d4:	str	r4, [r5, #0]
   144d6:	add	sp, #8
   144d8:	pop	{r4, r5, r6, pc}
   144da:	nop
   144dc:	push	{r4, r5, r6, lr}
   144de:	sub	sp, #296	; 0x128
   144e0:	add	r3, sp, #16
   144e2:	ldr.w	ip, [pc, #132]	; 14568 <error@@Base+0x45b0>
   144e6:	mov	r5, r0
   144e8:	add	r6, sp, #12
   144ea:	mov	r0, r3
   144ec:	ldr	r3, [pc, #124]	; (1456c <error@@Base+0x45b4>)
   144ee:	add	ip, pc
   144f0:	mov	r4, r1
   144f2:	movs	r2, #136	; 0x88
   144f4:	movs	r1, #0
   144f6:	ldr.w	r3, [ip, r3]
   144fa:	ldr	r3, [r3, #0]
   144fc:	str	r3, [sp, #292]	; 0x124
   144fe:	mov.w	r3, #0
   14502:	blx	36c4 <memset@plt>
   14506:	str	r4, [r6, #0]
   14508:	blx	3dbc <sigfillset@plt>
   1450c:	cmp	r5, #14
   1450e:	add	r2, sp, #152	; 0x98
   14510:	mov	r1, r6
   14512:	mov	r0, r5
   14514:	itt	ne
   14516:	movne.w	r3, #268435456	; 0x10000000
   1451a:	strne.w	r3, [r6, #132]	; 0x84
   1451e:	blx	3d0c <sigaction@plt>
   14522:	adds	r3, r0, #1
   14524:	mov	r4, r0
   14526:	it	ne
   14528:	ldrne	r0, [sp, #152]	; 0x98
   1452a:	beq.n	14540 <error@@Base+0x4588>
   1452c:	ldr	r2, [pc, #64]	; (14570 <error@@Base+0x45b8>)
   1452e:	ldr	r3, [pc, #60]	; (1456c <error@@Base+0x45b4>)
   14530:	add	r2, pc
   14532:	ldr	r3, [r2, r3]
   14534:	ldr	r2, [r3, #0]
   14536:	ldr	r3, [sp, #292]	; 0x124
   14538:	eors	r2, r3
   1453a:	bne.n	14562 <error@@Base+0x45aa>
   1453c:	add	sp, #296	; 0x128
   1453e:	pop	{r4, r5, r6, pc}
   14540:	mov	r0, r5
   14542:	blx	3a04 <strsignal@plt>
   14546:	str	r0, [sp, #4]
   14548:	blx	40ac <__errno_location@plt>
   1454c:	ldr	r0, [r0, #0]
   1454e:	blx	3464 <strerror@plt+0x4>
   14552:	ldr	r1, [sp, #4]
   14554:	mov	r2, r0
   14556:	ldr	r0, [pc, #28]	; (14574 <error@@Base+0x45bc>)
   14558:	add	r0, pc
   1455a:	bl	10194 <error@@Base+0x1dc>
   1455e:	mov	r0, r4
   14560:	b.n	1452c <error@@Base+0x4574>
   14562:	blx	3d00 <__stack_chk_fail@plt>
   14566:	nop
   14568:	strh	r2, [r4, #50]	; 0x32
   1456a:	movs	r3, r0
   1456c:	lsls	r4, r7, #17
   1456e:	movs	r0, r0
   14570:	strh	r0, [r4, #48]	; 0x30
   14572:	movs	r3, r0
   14574:			; <UNDEFINED> instruction: 0xb8ac
   14576:	movs	r0, r0
   14578:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1457c:	mov	r6, r2
   1457e:	ldr	r2, [pc, #396]	; (1470c <error@@Base+0x4754>)
   14580:	mov	r5, r3
   14582:	ldr	r3, [pc, #396]	; (14710 <error@@Base+0x4758>)
   14584:	sub	sp, #132	; 0x84
   14586:	add	r2, pc
   14588:	mov	r4, r0
   1458a:	movs	r0, #1
   1458c:	mov	r7, r1
   1458e:	ldr	r3, [r2, r3]
   14590:	ldr	r3, [r3, #0]
   14592:	str	r3, [sp, #124]	; 0x7c
   14594:	mov.w	r3, #0
   14598:	bl	16170 <error@@Base+0x61b8>
   1459c:	mov	r8, r0
   1459e:	cbz	r6, 145a4 <error@@Base+0x45ec>
   145a0:	movs	r3, #0
   145a2:	str	r3, [r6, #0]
   145a4:	cbz	r7, 145aa <error@@Base+0x45f2>
   145a6:	movs	r3, #0
   145a8:	str	r3, [r7, #0]
   145aa:	cmp	r4, #0
   145ac:	beq.w	146fa <error@@Base+0x4742>
   145b0:	ldr	r3, [r4, #12]
   145b2:	cmp	r3, #0
   145b4:	beq.w	146fa <error@@Base+0x4742>
   145b8:	ldr	r0, [r4, #0]
   145ba:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   145be:	cmp	r0, #1
   145c0:	bne.w	146fa <error@@Base+0x4742>
   145c4:	cmp.w	r8, #0
   145c8:	beq.w	14700 <error@@Base+0x4748>
   145cc:	add.w	r9, sp, #60	; 0x3c
   145d0:	mov	r1, r5
   145d2:	movs	r3, #64	; 0x40
   145d4:	ldr	r2, [sp, #168]	; 0xa8
   145d6:	str	r3, [sp, #0]
   145d8:	mov	r3, r9
   145da:	bl	16318 <error@@Base+0x6360>
   145de:	mov	r5, r0
   145e0:	cbz	r0, 14616 <error@@Base+0x465e>
   145e2:	mov.w	r8, #0
   145e6:	mov	r4, r8
   145e8:	movs	r2, #64	; 0x40
   145ea:	mov	r0, r9
   145ec:	mov	r1, r2
   145ee:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   145f2:	mov	r0, r4
   145f4:	blx	404c <DSA_SIG_free@plt>
   145f8:	mov	r0, r8
   145fa:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   145fe:	ldr	r2, [pc, #276]	; (14714 <error@@Base+0x475c>)
   14600:	ldr	r3, [pc, #268]	; (14710 <error@@Base+0x4758>)
   14602:	add	r2, pc
   14604:	ldr	r3, [r2, r3]
   14606:	ldr	r2, [r3, #0]
   14608:	ldr	r3, [sp, #124]	; 0x7c
   1460a:	eors	r2, r3
   1460c:	bne.n	14706 <error@@Base+0x474e>
   1460e:	mov	r0, r5
   14610:	add	sp, #132	; 0x84
   14612:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14616:	ldr	r2, [r4, #12]
   14618:	mov	r1, r8
   1461a:	mov	r0, r9
   1461c:	blx	3618 <DSA_do_sign@plt>
   14620:	mov	r4, r0
   14622:	cmp	r0, #0
   14624:	beq.n	146ec <error@@Base+0x4734>
   14626:	add	r2, sp, #16
   14628:	add	r1, sp, #12
   1462a:	blx	3da4 <DSA_SIG_get0@plt>
   1462e:	ldr	r0, [sp, #12]
   14630:	blx	3788 <BN_num_bits@plt>
   14634:	movs	r1, #7
   14636:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1463a:	adds	r1, r0, #7
   1463c:	ands.w	r1, r1, r0, asr #32
   14640:	it	cc
   14642:	movcc	r1, r0
   14644:	ldr	r0, [sp, #16]
   14646:	asrs	r5, r1, #3
   14648:	blx	3788 <BN_num_bits@plt>
   1464c:	movs	r1, #7
   1464e:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   14652:	adds	r3, r0, #7
   14654:	bics.w	r0, r0, r0, asr #32
   14658:	it	cs
   1465a:	movcs	r0, r3
   1465c:	cmp	r0, #167	; 0xa7
   1465e:	it	ls
   14660:	cmpls	r5, #20
   14662:	mov.w	r8, r0, asr #3
   14666:	itt	hi
   14668:	movhi.w	r5, #4294967295	; 0xffffffff
   1466c:	movhi.w	r8, #0
   14670:	bhi.n	145e8 <error@@Base+0x4630>
   14672:	add.w	sl, sp, #20
   14676:	movs	r2, #40	; 0x28
   14678:	mov	r1, r2
   1467a:	mov	r0, sl
   1467c:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14680:	rsb	r1, r5, #20
   14684:	add	r1, sl
   14686:	ldr	r0, [sp, #12]
   14688:	blx	3ed4 <BN_bn2bin@plt>
   1468c:	rsb	r1, r8, #40	; 0x28
   14690:	add	r1, sl
   14692:	ldr	r0, [sp, #16]
   14694:	blx	3ed4 <BN_bn2bin@plt>
   14698:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   1469c:	mov	r8, r0
   1469e:	cbz	r0, 146f4 <error@@Base+0x473c>
   146a0:	ldr	r1, [pc, #116]	; (14718 <error@@Base+0x4760>)
   146a2:	add	r1, pc
   146a4:	bl	e960 <PEM_write_bio_PrivateKey@plt+0xa854>
   146a8:	mov	r5, r0
   146aa:	cmp	r0, #0
   146ac:	bne.n	145e8 <error@@Base+0x4630>
   146ae:	mov	r1, sl
   146b0:	movs	r2, #40	; 0x28
   146b2:	mov	r0, r8
   146b4:	bl	e8dc <PEM_write_bio_PrivateKey@plt+0xa7d0>
   146b8:	mov	r5, r0
   146ba:	cmp	r0, #0
   146bc:	bne.n	145e8 <error@@Base+0x4630>
   146be:	mov	r0, r8
   146c0:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   146c4:	mov	sl, r0
   146c6:	cbz	r7, 146e2 <error@@Base+0x472a>
   146c8:	blx	3ce8 <malloc@plt>
   146cc:	mov	fp, r0
   146ce:	str	r0, [r7, #0]
   146d0:	cbz	r0, 146f4 <error@@Base+0x473c>
   146d2:	mov	r0, r8
   146d4:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   146d8:	mov	r2, sl
   146da:	mov	r1, r0
   146dc:	mov	r0, fp
   146de:	blx	3a94 <memcpy@plt>
   146e2:	cmp	r6, #0
   146e4:	beq.n	145e8 <error@@Base+0x4630>
   146e6:	str.w	sl, [r6]
   146ea:	b.n	145e8 <error@@Base+0x4630>
   146ec:	mov	r8, r0
   146ee:	mvn.w	r5, #21
   146f2:	b.n	145e8 <error@@Base+0x4630>
   146f4:	mvn.w	r5, #1
   146f8:	b.n	145e8 <error@@Base+0x4630>
   146fa:	mvn.w	r5, #9
   146fe:	b.n	145fe <error@@Base+0x4646>
   14700:	mov.w	r5, #4294967295	; 0xffffffff
   14704:	b.n	145fe <error@@Base+0x4646>
   14706:	blx	3d00 <__stack_chk_fail@plt>
   1470a:	nop
   1470c:	strh	r2, [r1, #46]	; 0x2e
   1470e:	movs	r3, r0
   14710:	lsls	r4, r7, #17
   14712:	movs	r0, r0
   14714:	strh	r6, [r1, #42]	; 0x2a
   14716:	movs	r3, r0
   14718:	add	r7, pc, #56	; (adr r7, 14754 <error@@Base+0x479c>)
   1471a:	movs	r0, r0
   1471c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14720:	sub	sp, #100	; 0x64
   14722:	mov	r7, r2
   14724:	ldr	r2, [pc, #496]	; (14918 <error@@Base+0x4960>)
   14726:	str	r3, [sp, #12]
   14728:	mov	r5, r0
   1472a:	ldr	r3, [pc, #496]	; (1491c <error@@Base+0x4964>)
   1472c:	add	r2, pc
   1472e:	movs	r0, #1
   14730:	movs	r4, #0
   14732:	mov	r6, r1
   14734:	ldr	r3, [r2, r3]
   14736:	ldr	r3, [r3, #0]
   14738:	str	r3, [sp, #92]	; 0x5c
   1473a:	mov.w	r3, #0
   1473e:	str	r4, [sp, #16]
   14740:	bl	16170 <error@@Base+0x61b8>
   14744:	str	r4, [sp, #24]
   14746:	cmp	r5, #0
   14748:	beq.w	148c8 <error@@Base+0x4910>
   1474c:	ldr	r3, [r5, #12]
   1474e:	cmp	r3, #0
   14750:	beq.w	148c8 <error@@Base+0x4910>
   14754:	mov	r9, r0
   14756:	ldr	r0, [r5, #0]
   14758:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   1475c:	cmp	r0, #1
   1475e:	bne.w	148c8 <error@@Base+0x4910>
   14762:	clz	r4, r7
   14766:	lsrs	r4, r4, #5
   14768:	cmp	r6, #0
   1476a:	it	eq
   1476c:	moveq	r4, #1
   1476e:	cmp	r4, #0
   14770:	bne.w	148c8 <error@@Base+0x4910>
   14774:	cmp.w	r9, #0
   14778:	beq.w	148ce <error@@Base+0x4916>
   1477c:	mov	r0, r6
   1477e:	mov	r1, r7
   14780:	bl	7e9c <PEM_write_bio_PrivateKey@plt+0x3d90>
   14784:	mov	r6, r0
   14786:	cmp	r0, #0
   14788:	beq.w	148e2 <error@@Base+0x492a>
   1478c:	add	r1, sp, #24
   1478e:	mov	r2, r4
   14790:	bl	e2d8 <PEM_write_bio_PrivateKey@plt+0xa1cc>
   14794:	cbz	r0, 147fa <error@@Base+0x4842>
   14796:	movs	r4, #0
   14798:	add.w	fp, sp, #28
   1479c:	mvn.w	r7, #3
   147a0:	mov	r8, r4
   147a2:	mov	sl, r4
   147a4:	movs	r2, #64	; 0x40
   147a6:	mov	r0, fp
   147a8:	mov	r1, r2
   147aa:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   147ae:	mov	r0, sl
   147b0:	blx	404c <DSA_SIG_free@plt>
   147b4:	mov	r0, r8
   147b6:	blx	3938 <BN_clear_free@plt+0x4>
   147ba:	mov	r0, r4
   147bc:	blx	3938 <BN_clear_free@plt+0x4>
   147c0:	mov	r0, r6
   147c2:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   147c6:	ldr	r0, [sp, #24]
   147c8:	blx	385c <free@plt+0x4>
   147cc:	ldr	r0, [sp, #16]
   147ce:	cbz	r0, 147e0 <error@@Base+0x4828>
   147d0:	ldr	r1, [sp, #20]
   147d2:	mov.w	r2, #4294967295	; 0xffffffff
   147d6:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   147da:	ldr	r0, [sp, #16]
   147dc:	blx	385c <free@plt+0x4>
   147e0:	ldr	r2, [pc, #316]	; (14920 <error@@Base+0x4968>)
   147e2:	ldr	r3, [pc, #312]	; (1491c <error@@Base+0x4964>)
   147e4:	add	r2, pc
   147e6:	ldr	r3, [r2, r3]
   147e8:	ldr	r2, [r3, #0]
   147ea:	ldr	r3, [sp, #92]	; 0x5c
   147ec:	eors	r2, r3
   147ee:	bne.w	14912 <error@@Base+0x495a>
   147f2:	mov	r0, r7
   147f4:	add	sp, #100	; 0x64
   147f6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147fa:	add	r2, sp, #20
   147fc:	add	r1, sp, #16
   147fe:	mov	r0, r6
   14800:	bl	e254 <PEM_write_bio_PrivateKey@plt+0xa148>
   14804:	mov	r4, r0
   14806:	cmp	r0, #0
   14808:	bne.n	14796 <error@@Base+0x47de>
   1480a:	ldr	r0, [pc, #280]	; (14924 <error@@Base+0x496c>)
   1480c:	ldr	r1, [sp, #24]
   1480e:	add	r0, pc
   14810:	blx	407c <strcmp@plt>
   14814:	cbz	r0, 14824 <error@@Base+0x486c>
   14816:	add.w	fp, sp, #28
   1481a:	mvn.w	r7, #12
   1481e:	mov	r8, r4
   14820:	mov	sl, r4
   14822:	b.n	147a4 <error@@Base+0x47ec>
   14824:	mov	r0, r6
   14826:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   1482a:	cmp	r0, #0
   1482c:	bne.n	148b8 <error@@Base+0x4900>
   1482e:	ldr	r3, [sp, #20]
   14830:	cmp	r3, #40	; 0x28
   14832:	bne.n	14796 <error@@Base+0x47de>
   14834:	blx	34d0 <DSA_SIG_new@plt>
   14838:	mov	sl, r0
   1483a:	cmp	r0, #0
   1483c:	beq.n	148d4 <error@@Base+0x491c>
   1483e:	blx	3b58 <BN_new@plt>
   14842:	mov	r8, r0
   14844:	cmp	r0, #0
   14846:	beq.n	148f2 <error@@Base+0x493a>
   14848:	blx	3b58 <BN_new@plt>
   1484c:	mov	r4, r0
   1484e:	cmp	r0, #0
   14850:	beq.n	148fe <error@@Base+0x4946>
   14852:	ldr	r0, [sp, #16]
   14854:	mov	r2, r8
   14856:	movs	r1, #20
   14858:	blx	3688 <BN_bin2bn@plt>
   1485c:	cmp	r0, #0
   1485e:	beq.n	148e8 <error@@Base+0x4930>
   14860:	ldr	r0, [sp, #16]
   14862:	movs	r1, #20
   14864:	mov	r2, r4
   14866:	add	r0, r1
   14868:	blx	3688 <BN_bin2bn@plt>
   1486c:	cmp	r0, #0
   1486e:	beq.n	148e8 <error@@Base+0x4930>
   14870:	mov	r2, r4
   14872:	mov	r1, r8
   14874:	mov	r0, sl
   14876:	blx	35b8 <DSA_SIG_set0@plt>
   1487a:	cbz	r0, 148e8 <error@@Base+0x4930>
   1487c:	add.w	fp, sp, #28
   14880:	movs	r0, #64	; 0x40
   14882:	ldr	r1, [sp, #12]
   14884:	movs	r4, #0
   14886:	str	r0, [sp, #0]
   14888:	mov	r3, fp
   1488a:	ldr	r2, [sp, #136]	; 0x88
   1488c:	movs	r0, #1
   1488e:	bl	16318 <error@@Base+0x6360>
   14892:	mov	r8, r4
   14894:	mov	r7, r0
   14896:	cmp	r0, #0
   14898:	bne.n	147a4 <error@@Base+0x47ec>
   1489a:	ldr	r3, [r5, #12]
   1489c:	mov	r1, r9
   1489e:	mov	r2, sl
   148a0:	mov	r0, fp
   148a2:	blx	3de0 <DSA_do_verify@plt>
   148a6:	cbz	r0, 14908 <error@@Base+0x4950>
   148a8:	cmp	r0, #1
   148aa:	mov.w	r4, #0
   148ae:	mov	r8, r4
   148b0:	it	ne
   148b2:	mvnne.w	r7, #21
   148b6:	b.n	147a4 <error@@Base+0x47ec>
   148b8:	movs	r4, #0
   148ba:	add.w	fp, sp, #28
   148be:	mvn.w	r7, #22
   148c2:	mov	r8, r4
   148c4:	mov	sl, r4
   148c6:	b.n	147a4 <error@@Base+0x47ec>
   148c8:	mvn.w	r7, #9
   148cc:	b.n	147e0 <error@@Base+0x4828>
   148ce:	mov.w	r7, #4294967295	; 0xffffffff
   148d2:	b.n	147e0 <error@@Base+0x4828>
   148d4:	add.w	fp, sp, #28
   148d8:	mov	r4, r0
   148da:	mov	r8, r0
   148dc:	mvn.w	r7, #1
   148e0:	b.n	147a4 <error@@Base+0x47ec>
   148e2:	mvn.w	r7, #1
   148e6:	b.n	147e0 <error@@Base+0x4828>
   148e8:	add.w	fp, sp, #28
   148ec:	mvn.w	r7, #21
   148f0:	b.n	147a4 <error@@Base+0x47ec>
   148f2:	add.w	fp, sp, #28
   148f6:	mov	r4, r0
   148f8:	mvn.w	r7, #1
   148fc:	b.n	147a4 <error@@Base+0x47ec>
   148fe:	add.w	fp, sp, #28
   14902:	mvn.w	r7, #1
   14906:	b.n	147a4 <error@@Base+0x47ec>
   14908:	mov	r4, r0
   1490a:	mvn.w	r7, #20
   1490e:	mov	r8, r0
   14910:	b.n	147a4 <error@@Base+0x47ec>
   14912:	blx	3d00 <__stack_chk_fail@plt>
   14916:	nop
   14918:	strh	r4, [r4, #32]
   1491a:	movs	r3, r0
   1491c:	lsls	r4, r7, #17
   1491e:	movs	r0, r0
   14920:	strh	r4, [r5, #26]
   14922:	movs	r3, r0
   14924:	add	r5, pc, #648	; (adr r5, 14bb0 <error@@Base+0x4bf8>)
   14926:	movs	r0, r0
   14928:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1492c:	mov	r7, r1
   1492e:	ldr	r1, [pc, #364]	; (14a9c <error@@Base+0x4ae4>)
   14930:	mov	r8, r3
   14932:	ldr	r3, [pc, #364]	; (14aa0 <error@@Base+0x4ae8>)
   14934:	sub	sp, #100	; 0x64
   14936:	add	r1, pc
   14938:	mov	r4, r0
   1493a:	mov	r6, r2
   1493c:	ldr	r3, [r1, r3]
   1493e:	ldr	r3, [r3, #0]
   14940:	str	r3, [sp, #92]	; 0x5c
   14942:	mov.w	r3, #0
   14946:	cbz	r2, 1494c <error@@Base+0x4994>
   14948:	movs	r3, #0
   1494a:	str	r3, [r2, #0]
   1494c:	cbz	r7, 14952 <error@@Base+0x499a>
   1494e:	movs	r3, #0
   14950:	str	r3, [r7, #0]
   14952:	cmp	r4, #0
   14954:	beq.w	14a8c <error@@Base+0x4ad4>
   14958:	ldr	r3, [r4, #20]
   1495a:	cmp	r3, #0
   1495c:	beq.w	14a8c <error@@Base+0x4ad4>
   14960:	ldr	r0, [r4, #0]
   14962:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   14966:	cmp	r0, #2
   14968:	bne.w	14a8c <error@@Base+0x4ad4>
   1496c:	ldr	r0, [r4, #16]
   1496e:	bl	9064 <PEM_write_bio_PrivateKey@plt+0x4f58>
   14972:	adds	r3, r0, #1
   14974:	mov	r5, r0
   14976:	beq.w	14a92 <error@@Base+0x4ada>
   1497a:	bl	16170 <error@@Base+0x61b8>
   1497e:	mov	r9, r0
   14980:	cmp	r0, #0
   14982:	beq.w	14a92 <error@@Base+0x4ada>
   14986:	add.w	sl, sp, #28
   1498a:	mov	r0, r5
   1498c:	movs	r2, #64	; 0x40
   1498e:	mov	r1, r8
   14990:	str	r2, [sp, #0]
   14992:	mov	r3, sl
   14994:	ldr	r2, [sp, #136]	; 0x88
   14996:	bl	16318 <error@@Base+0x6360>
   1499a:	mov	r5, r0
   1499c:	cbz	r0, 149da <error@@Base+0x4a22>
   1499e:	mov.w	r9, #0
   149a2:	mov	fp, r9
   149a4:	mov	r8, r9
   149a6:	movs	r2, #64	; 0x40
   149a8:	mov	r0, sl
   149aa:	mov	r1, r2
   149ac:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   149b0:	mov	r0, fp
   149b2:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   149b6:	mov	r0, r9
   149b8:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   149bc:	mov	r0, r8
   149be:	blx	3eec <ECDSA_SIG_free@plt>
   149c2:	ldr	r2, [pc, #224]	; (14aa4 <error@@Base+0x4aec>)
   149c4:	ldr	r3, [pc, #216]	; (14aa0 <error@@Base+0x4ae8>)
   149c6:	add	r2, pc
   149c8:	ldr	r3, [r2, r3]
   149ca:	ldr	r2, [r3, #0]
   149cc:	ldr	r3, [sp, #92]	; 0x5c
   149ce:	eors	r2, r3
   149d0:	bne.n	14a98 <error@@Base+0x4ae0>
   149d2:	mov	r0, r5
   149d4:	add	sp, #100	; 0x64
   149d6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149da:	ldr	r2, [r4, #20]
   149dc:	mov	r1, r9
   149de:	mov	r0, sl
   149e0:	blx	3f98 <ECDSA_do_sign@plt>
   149e4:	mov	r8, r0
   149e6:	cmp	r0, #0
   149e8:	beq.n	14a7a <error@@Base+0x4ac2>
   149ea:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   149ee:	mov	r9, r0
   149f0:	cmp	r0, #0
   149f2:	beq.n	14a84 <error@@Base+0x4acc>
   149f4:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   149f8:	mov	fp, r0
   149fa:	cmp	r0, #0
   149fc:	beq.n	14a74 <error@@Base+0x4abc>
   149fe:	add	r2, sp, #24
   14a00:	add	r1, sp, #20
   14a02:	mov	r0, r8
   14a04:	blx	3594 <ECDSA_SIG_get0@plt>
   14a08:	ldr	r1, [sp, #20]
   14a0a:	mov	r0, r9
   14a0c:	bl	f2d8 <PEM_write_bio_PrivateKey@plt+0xb1cc>
   14a10:	mov	r5, r0
   14a12:	cmp	r0, #0
   14a14:	bne.n	149a6 <error@@Base+0x49ee>
   14a16:	ldr	r1, [sp, #24]
   14a18:	mov	r0, r9
   14a1a:	bl	f2d8 <PEM_write_bio_PrivateKey@plt+0xb1cc>
   14a1e:	mov	r5, r0
   14a20:	cmp	r0, #0
   14a22:	bne.n	149a6 <error@@Base+0x49ee>
   14a24:	mov	r0, r4
   14a26:	bl	8bd8 <PEM_write_bio_PrivateKey@plt+0x4acc>
   14a2a:	mov	r1, r0
   14a2c:	mov	r0, fp
   14a2e:	bl	e960 <PEM_write_bio_PrivateKey@plt+0xa854>
   14a32:	mov	r5, r0
   14a34:	cmp	r0, #0
   14a36:	bne.n	149a6 <error@@Base+0x49ee>
   14a38:	mov	r1, r9
   14a3a:	mov	r0, fp
   14a3c:	bl	e980 <PEM_write_bio_PrivateKey@plt+0xa874>
   14a40:	mov	r5, r0
   14a42:	cmp	r0, #0
   14a44:	bne.n	149a6 <error@@Base+0x49ee>
   14a46:	mov	r0, fp
   14a48:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   14a4c:	mov	r4, r0
   14a4e:	cbz	r7, 14a6c <error@@Base+0x4ab4>
   14a50:	blx	3ce8 <malloc@plt>
   14a54:	str	r0, [r7, #0]
   14a56:	str	r0, [sp, #12]
   14a58:	cbz	r0, 14a74 <error@@Base+0x4abc>
   14a5a:	mov	r0, fp
   14a5c:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   14a60:	ldr	r3, [sp, #12]
   14a62:	mov	r2, r4
   14a64:	mov	r1, r0
   14a66:	mov	r0, r3
   14a68:	blx	3a94 <memcpy@plt>
   14a6c:	cmp	r6, #0
   14a6e:	beq.n	149a6 <error@@Base+0x49ee>
   14a70:	str	r4, [r6, #0]
   14a72:	b.n	149a6 <error@@Base+0x49ee>
   14a74:	mvn.w	r5, #1
   14a78:	b.n	149a6 <error@@Base+0x49ee>
   14a7a:	mov	r9, r0
   14a7c:	mov	fp, r0
   14a7e:	mvn.w	r5, #21
   14a82:	b.n	149a6 <error@@Base+0x49ee>
   14a84:	mov	fp, r0
   14a86:	mvn.w	r5, #1
   14a8a:	b.n	149a6 <error@@Base+0x49ee>
   14a8c:	mvn.w	r5, #9
   14a90:	b.n	149c2 <error@@Base+0x4a0a>
   14a92:	mov.w	r5, #4294967295	; 0xffffffff
   14a96:	b.n	149c2 <error@@Base+0x4a0a>
   14a98:	blx	3d00 <__stack_chk_fail@plt>
   14a9c:	strh	r2, [r3, #16]
   14a9e:	movs	r3, r0
   14aa0:	lsls	r4, r7, #17
   14aa2:	movs	r0, r0
   14aa4:	strh	r2, [r1, #12]
   14aa6:	movs	r3, r0
   14aa8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14aac:	mov	r7, r2
   14aae:	ldr	r2, [pc, #440]	; (14c68 <error@@Base+0x4cb0>)
   14ab0:	mov	r8, r3
   14ab2:	ldr	r3, [pc, #440]	; (14c6c <error@@Base+0x4cb4>)
   14ab4:	sub	sp, #100	; 0x64
   14ab6:	add	r2, pc
   14ab8:	mov	r4, r0
   14aba:	movs	r0, #0
   14abc:	ldr	r3, [r2, r3]
   14abe:	ldr	r3, [r3, #0]
   14ac0:	str	r3, [sp, #92]	; 0x5c
   14ac2:	mov.w	r3, #0
   14ac6:	strd	r0, r0, [sp, #12]
   14aca:	strd	r0, r0, [sp, #20]
   14ace:	cmp	r4, #0
   14ad0:	beq.w	14c36 <error@@Base+0x4c7e>
   14ad4:	ldr	r3, [r4, #20]
   14ad6:	cmp	r3, #0
   14ad8:	beq.w	14c36 <error@@Base+0x4c7e>
   14adc:	ldr	r0, [r4, #0]
   14ade:	mov	r6, r1
   14ae0:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   14ae4:	cmp	r0, #2
   14ae6:	bne.w	14c36 <error@@Base+0x4c7e>
   14aea:	clz	r0, r7
   14aee:	lsrs	r0, r0, #5
   14af0:	cmp	r6, #0
   14af2:	ite	ne
   14af4:	movne	r5, r0
   14af6:	moveq	r5, #1
   14af8:	cmp	r5, #0
   14afa:	bne.w	14c36 <error@@Base+0x4c7e>
   14afe:	ldr	r0, [r4, #16]
   14b00:	bl	9064 <PEM_write_bio_PrivateKey@plt+0x4f58>
   14b04:	cmp.w	r0, #4294967295	; 0xffffffff
   14b08:	mov	r9, r0
   14b0a:	beq.w	14c3c <error@@Base+0x4c84>
   14b0e:	bl	16170 <error@@Base+0x61b8>
   14b12:	mov	sl, r0
   14b14:	cmp	r0, #0
   14b16:	beq.w	14c3c <error@@Base+0x4c84>
   14b1a:	mov	r0, r6
   14b1c:	mov	r1, r7
   14b1e:	bl	7e9c <PEM_write_bio_PrivateKey@plt+0x3d90>
   14b22:	mov	r6, r0
   14b24:	cmp	r0, #0
   14b26:	beq.w	14c42 <error@@Base+0x4c8a>
   14b2a:	add	r1, sp, #24
   14b2c:	mov	r2, r5
   14b2e:	bl	e2d8 <PEM_write_bio_PrivateKey@plt+0xa1cc>
   14b32:	cbz	r0, 14b84 <error@@Base+0x4bcc>
   14b34:	add.w	fp, sp, #28
   14b38:	mvn.w	r5, #3
   14b3c:	movs	r7, #0
   14b3e:	movs	r2, #64	; 0x40
   14b40:	mov	r0, fp
   14b42:	mov	r1, r2
   14b44:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14b48:	ldr	r0, [sp, #20]
   14b4a:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   14b4e:	mov	r0, r6
   14b50:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   14b54:	mov	r0, r7
   14b56:	blx	3eec <ECDSA_SIG_free@plt>
   14b5a:	ldr	r0, [sp, #12]
   14b5c:	blx	3938 <BN_clear_free@plt+0x4>
   14b60:	ldr	r0, [sp, #16]
   14b62:	blx	3938 <BN_clear_free@plt+0x4>
   14b66:	ldr	r0, [sp, #24]
   14b68:	blx	385c <free@plt+0x4>
   14b6c:	ldr	r2, [pc, #256]	; (14c70 <error@@Base+0x4cb8>)
   14b6e:	ldr	r3, [pc, #252]	; (14c6c <error@@Base+0x4cb4>)
   14b70:	add	r2, pc
   14b72:	ldr	r3, [r2, r3]
   14b74:	ldr	r2, [r3, #0]
   14b76:	ldr	r3, [sp, #92]	; 0x5c
   14b78:	eors	r2, r3
   14b7a:	bne.n	14c5c <error@@Base+0x4ca4>
   14b7c:	mov	r0, r5
   14b7e:	add	sp, #100	; 0x64
   14b80:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b84:	add	r1, sp, #20
   14b86:	mov	r0, r6
   14b88:	bl	e9ac <PEM_write_bio_PrivateKey@plt+0xa8a0>
   14b8c:	cmp	r0, #0
   14b8e:	bne.n	14b34 <error@@Base+0x4b7c>
   14b90:	mov	r0, r4
   14b92:	bl	8bd8 <PEM_write_bio_PrivateKey@plt+0x4acc>
   14b96:	ldr	r1, [sp, #24]
   14b98:	blx	407c <strcmp@plt>
   14b9c:	cbz	r0, 14baa <error@@Base+0x4bf2>
   14b9e:	add.w	fp, sp, #28
   14ba2:	mvn.w	r5, #12
   14ba6:	movs	r7, #0
   14ba8:	b.n	14b3e <error@@Base+0x4b86>
   14baa:	mov	r0, r6
   14bac:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   14bb0:	cmp	r0, #0
   14bb2:	bne.n	14c2a <error@@Base+0x4c72>
   14bb4:	ldr	r0, [sp, #20]
   14bb6:	add	r1, sp, #12
   14bb8:	bl	f130 <PEM_write_bio_PrivateKey@plt+0xb024>
   14bbc:	cmp	r0, #0
   14bbe:	bne.n	14b34 <error@@Base+0x4b7c>
   14bc0:	ldr	r0, [sp, #20]
   14bc2:	add	r1, sp, #16
   14bc4:	bl	f130 <PEM_write_bio_PrivateKey@plt+0xb024>
   14bc8:	mov	r5, r0
   14bca:	cmp	r0, #0
   14bcc:	bne.n	14b34 <error@@Base+0x4b7c>
   14bce:	blx	3a10 <ECDSA_SIG_new@plt>
   14bd2:	mov	r7, r0
   14bd4:	cmp	r0, #0
   14bd6:	beq.n	14c52 <error@@Base+0x4c9a>
   14bd8:	ldrd	r1, r2, [sp, #12]
   14bdc:	blx	3f28 <ECDSA_SIG_set0@plt>
   14be0:	cbz	r0, 14c48 <error@@Base+0x4c90>
   14be2:	ldr	r0, [sp, #20]
   14be4:	add.w	fp, sp, #28
   14be8:	strd	r5, r5, [sp, #12]
   14bec:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   14bf0:	mvn.w	r5, #22
   14bf4:	cmp	r0, #0
   14bf6:	bne.n	14b3e <error@@Base+0x4b86>
   14bf8:	add.w	fp, sp, #28
   14bfc:	movs	r2, #64	; 0x40
   14bfe:	mov	r1, r8
   14c00:	str	r2, [sp, #0]
   14c02:	mov	r0, r9
   14c04:	ldr	r2, [sp, #136]	; 0x88
   14c06:	mov	r3, fp
   14c08:	bl	16318 <error@@Base+0x6360>
   14c0c:	mov	r5, r0
   14c0e:	cmp	r0, #0
   14c10:	bne.n	14b3e <error@@Base+0x4b86>
   14c12:	ldr	r3, [r4, #20]
   14c14:	mov	r1, sl
   14c16:	mov	r2, r7
   14c18:	mov	r0, fp
   14c1a:	blx	39c8 <ECDSA_do_verify@plt>
   14c1e:	cbz	r0, 14c60 <error@@Base+0x4ca8>
   14c20:	cmp	r0, #1
   14c22:	it	ne
   14c24:	mvnne.w	r5, #21
   14c28:	b.n	14b3e <error@@Base+0x4b86>
   14c2a:	add.w	fp, sp, #28
   14c2e:	mvn.w	r5, #22
   14c32:	movs	r7, #0
   14c34:	b.n	14b3e <error@@Base+0x4b86>
   14c36:	mvn.w	r5, #9
   14c3a:	b.n	14b6c <error@@Base+0x4bb4>
   14c3c:	mov.w	r5, #4294967295	; 0xffffffff
   14c40:	b.n	14b6c <error@@Base+0x4bb4>
   14c42:	mvn.w	r5, #1
   14c46:	b.n	14b6c <error@@Base+0x4bb4>
   14c48:	add.w	fp, sp, #28
   14c4c:	mvn.w	r5, #21
   14c50:	b.n	14b3e <error@@Base+0x4b86>
   14c52:	add.w	fp, sp, #28
   14c56:	mvn.w	r5, #1
   14c5a:	b.n	14b3e <error@@Base+0x4b86>
   14c5c:	blx	3d00 <__stack_chk_fail@plt>
   14c60:	mvn.w	r5, #20
   14c64:	b.n	14b3e <error@@Base+0x4b86>
   14c66:	nop
   14c68:	strh	r2, [r3, #4]
   14c6a:	movs	r3, r0
   14c6c:	lsls	r4, r7, #17
   14c6e:	movs	r0, r0
   14c70:	ldrb	r0, [r4, #31]
   14c72:	movs	r3, r0
   14c74:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c78:	mov	r7, r2
   14c7a:	vpush	{d8}
   14c7e:	mov	sl, r3
   14c80:	ldr	r2, [pc, #760]	; (14f7c <error@@Base+0x4fc4>)
   14c82:	mov	r4, r0
   14c84:	ldr	r3, [pc, #760]	; (14f80 <error@@Base+0x4fc8>)
   14c86:	mov	r5, r1
   14c88:	add	r2, pc
   14c8a:	sub	sp, #156	; 0x9c
   14c8c:	ldr	r6, [sp, #208]	; 0xd0
   14c8e:	str	r6, [sp, #16]
   14c90:	ldr	r3, [r2, r3]
   14c92:	ldr	r3, [r3, #0]
   14c94:	str	r3, [sp, #148]	; 0x94
   14c96:	mov.w	r3, #0
   14c9a:	movs	r3, #0
   14c9c:	strd	r3, r3, [sp, #32]
   14ca0:	strd	r3, r3, [sp, #44]	; 0x2c
   14ca4:	cbz	r6, 14ca8 <error@@Base+0x4cf0>
   14ca6:	str	r3, [r6, #0]
   14ca8:	cmp	r4, #0
   14caa:	beq.w	14f1c <error@@Base+0x4f64>
   14cae:	ldr	r3, [r4, #20]
   14cb0:	cmp	r3, #0
   14cb2:	beq.w	14f1c <error@@Base+0x4f64>
   14cb6:	ldr	r0, [r4, #0]
   14cb8:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   14cbc:	cmp	r0, #10
   14cbe:	bne.w	14f1c <error@@Base+0x4f64>
   14cc2:	clz	r3, r7
   14cc6:	lsrs	r3, r3, #5
   14cc8:	cmp	r5, #0
   14cca:	ite	ne
   14ccc:	movne	r6, r3
   14cce:	moveq	r6, #1
   14cd0:	cmp	r6, #0
   14cd2:	bne.w	14f1c <error@@Base+0x4f64>
   14cd6:	ldr	r2, [r4, #16]
   14cd8:	movw	r3, #415	; 0x19f
   14cdc:	cmp	r2, r3
   14cde:	bne.w	14f22 <error@@Base+0x4f6a>
   14ce2:	mov	r0, r5
   14ce4:	mov	r1, r7
   14ce6:	bl	7e9c <PEM_write_bio_PrivateKey@plt+0x3d90>
   14cea:	mov	r5, r0
   14cec:	cmp	r0, #0
   14cee:	beq.w	14f32 <error@@Base+0x4f7a>
   14cf2:	add	r1, sp, #48	; 0x30
   14cf4:	mov	r2, r6
   14cf6:	bl	e2d8 <PEM_write_bio_PrivateKey@plt+0xa1cc>
   14cfa:	cmp	r0, #0
   14cfc:	beq.n	14da0 <error@@Base+0x4de8>
   14cfe:	add.w	r7, sp, #31
   14d02:	add.w	r8, sp, #40	; 0x28
   14d06:	movs	r6, #0
   14d08:	mvn.w	fp, #3
   14d0c:	mov	r9, r6
   14d0e:	str	r6, [sp, #12]
   14d10:	add	r3, sp, #52	; 0x34
   14d12:	add.w	sl, sp, #116	; 0x74
   14d16:	vmov	s16, r3
   14d1a:	add	r3, sp, #84	; 0x54
   14d1c:	str	r3, [sp, #8]
   14d1e:	movs	r2, #1
   14d20:	mov	r0, r7
   14d22:	mov	r1, r2
   14d24:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14d28:	movs	r2, #4
   14d2a:	mov	r1, r2
   14d2c:	mov	r0, r8
   14d2e:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14d32:	movs	r2, #32
   14d34:	mov	r1, r2
   14d36:	vmov	r0, s16
   14d3a:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14d3e:	movs	r2, #32
   14d40:	mov	r1, r2
   14d42:	mov	r0, sl
   14d44:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14d48:	movs	r2, #32
   14d4a:	mov	r1, r2
   14d4c:	ldr	r0, [sp, #8]
   14d4e:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   14d52:	mov	r0, r6
   14d54:	bl	de38 <PEM_write_bio_PrivateKey@plt+0x9d2c>
   14d58:	mov	r0, r9
   14d5a:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   14d5e:	ldr	r0, [sp, #44]	; 0x2c
   14d60:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   14d64:	mov	r0, r5
   14d66:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   14d6a:	ldr	r0, [sp, #12]
   14d6c:	blx	3eec <ECDSA_SIG_free@plt>
   14d70:	ldr	r0, [sp, #32]
   14d72:	blx	3938 <BN_clear_free@plt+0x4>
   14d76:	ldr	r0, [sp, #36]	; 0x24
   14d78:	blx	3938 <BN_clear_free@plt+0x4>
   14d7c:	ldr	r0, [sp, #48]	; 0x30
   14d7e:	blx	385c <free@plt+0x4>
   14d82:	ldr	r2, [pc, #512]	; (14f84 <error@@Base+0x4fcc>)
   14d84:	ldr	r3, [pc, #504]	; (14f80 <error@@Base+0x4fc8>)
   14d86:	add	r2, pc
   14d88:	ldr	r3, [r2, r3]
   14d8a:	ldr	r2, [r3, #0]
   14d8c:	ldr	r3, [sp, #148]	; 0x94
   14d8e:	eors	r2, r3
   14d90:	bne.w	14f4e <error@@Base+0x4f96>
   14d94:	mov	r0, fp
   14d96:	add	sp, #156	; 0x9c
   14d98:	vpop	{d8}
   14d9c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14da0:	add	r1, sp, #44	; 0x2c
   14da2:	mov	r0, r5
   14da4:	bl	e9ac <PEM_write_bio_PrivateKey@plt+0xa8a0>
   14da8:	cmp	r0, #0
   14daa:	bne.n	14cfe <error@@Base+0x4d46>
   14dac:	add.w	r7, sp, #31
   14db0:	mov	r0, r5
   14db2:	mov	r1, r7
   14db4:	bl	dfc8 <PEM_write_bio_PrivateKey@plt+0x9ebc>
   14db8:	cmp	r0, #0
   14dba:	bne.n	14d02 <error@@Base+0x4d4a>
   14dbc:	add.w	r8, sp, #40	; 0x28
   14dc0:	mov	r0, r5
   14dc2:	mov	r1, r8
   14dc4:	bl	df74 <PEM_write_bio_PrivateKey@plt+0x9e68>
   14dc8:	cmp	r0, #0
   14dca:	bne.n	14d06 <error@@Base+0x4d4e>
   14dcc:	mov	r0, r4
   14dce:	bl	8bd8 <PEM_write_bio_PrivateKey@plt+0x4acc>
   14dd2:	ldr	r1, [sp, #48]	; 0x30
   14dd4:	blx	407c <strcmp@plt>
   14dd8:	mov	r6, r0
   14dda:	cbz	r0, 14de8 <error@@Base+0x4e30>
   14ddc:	movs	r6, #0
   14dde:	mvn.w	fp, #12
   14de2:	mov	r9, r6
   14de4:	str	r6, [sp, #12]
   14de6:	b.n	14d10 <error@@Base+0x4d58>
   14de8:	mov	r0, r5
   14dea:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   14dee:	cmp	r0, #0
   14df0:	bne.w	14f28 <error@@Base+0x4f70>
   14df4:	ldr	r0, [sp, #44]	; 0x2c
   14df6:	add	r1, sp, #32
   14df8:	bl	f130 <PEM_write_bio_PrivateKey@plt+0xb024>
   14dfc:	cmp	r0, #0
   14dfe:	bne.n	14d06 <error@@Base+0x4d4e>
   14e00:	ldr	r0, [sp, #44]	; 0x2c
   14e02:	add	r1, sp, #36	; 0x24
   14e04:	bl	f130 <PEM_write_bio_PrivateKey@plt+0xb024>
   14e08:	mov	r6, r0
   14e0a:	cmp	r0, #0
   14e0c:	bne.w	14d06 <error@@Base+0x4d4e>
   14e10:	blx	3a10 <ECDSA_SIG_new@plt>
   14e14:	str	r0, [sp, #12]
   14e16:	cmp	r0, #0
   14e18:	beq.w	14f38 <error@@Base+0x4f80>
   14e1c:	ldrd	r1, r2, [sp, #32]
   14e20:	blx	3f28 <ECDSA_SIG_set0@plt>
   14e24:	cmp	r0, #0
   14e26:	beq.w	14f44 <error@@Base+0x4f8c>
   14e2a:	ldr	r0, [sp, #44]	; 0x2c
   14e2c:	mvn.w	fp, #22
   14e30:	strd	r6, r6, [sp, #32]
   14e34:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   14e38:	mov	r9, r6
   14e3a:	str	r0, [sp, #8]
   14e3c:	cmp	r0, #0
   14e3e:	bne.w	14d10 <error@@Base+0x4d58>
   14e42:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   14e46:	mov	r9, r0
   14e48:	cmp	r0, #0
   14e4a:	beq.n	14f3c <error@@Base+0x4f84>
   14e4c:	add	r0, sp, #52	; 0x34
   14e4e:	ldr	r2, [sp, #200]	; 0xc8
   14e50:	mov	r1, sl
   14e52:	movs	r6, #32
   14e54:	mov	r3, r0
   14e56:	vmov	s16, r0
   14e5a:	str	r6, [sp, #0]
   14e5c:	movs	r0, #2
   14e5e:	bl	16318 <error@@Base+0x6360>
   14e62:	mov	fp, r0
   14e64:	cmp	r0, #0
   14e66:	bne.n	14f5a <error@@Base+0x4fa2>
   14e68:	ldr	r1, [r4, #52]	; 0x34
   14e6a:	add	r0, sp, #84	; 0x54
   14e6c:	str	r0, [sp, #8]
   14e6e:	mov	r0, r1
   14e70:	str	r1, [sp, #20]
   14e72:	blx	3a28 <strlen@plt>
   14e76:	str	r6, [sp, #0]
   14e78:	ldr	r6, [sp, #8]
   14e7a:	ldr	r1, [sp, #20]
   14e7c:	mov	r3, r6
   14e7e:	mov	r2, r0
   14e80:	movs	r0, #2
   14e82:	bl	16318 <error@@Base+0x6360>
   14e86:	mov	fp, r0
   14e88:	cmp	r0, #0
   14e8a:	bne.n	14f52 <error@@Base+0x4f9a>
   14e8c:	movs	r2, #32
   14e8e:	mov	r1, r6
   14e90:	mov	r0, r9
   14e92:	bl	e410 <PEM_write_bio_PrivateKey@plt+0xa304>
   14e96:	mov	fp, r0
   14e98:	cmp	r0, #0
   14e9a:	bne.n	14f52 <error@@Base+0x4f9a>
   14e9c:	ldrb.w	r1, [sp, #31]
   14ea0:	mov	r0, r9
   14ea2:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   14ea6:	mov	fp, r0
   14ea8:	cmp	r0, #0
   14eaa:	bne.n	14f52 <error@@Base+0x4f9a>
   14eac:	ldr	r1, [sp, #40]	; 0x28
   14eae:	mov	r0, r9
   14eb0:	bl	e5f8 <PEM_write_bio_PrivateKey@plt+0xa4ec>
   14eb4:	mov	fp, r0
   14eb6:	cmp	r0, #0
   14eb8:	bne.n	14f52 <error@@Base+0x4f9a>
   14eba:	vmov	r1, s16
   14ebe:	movs	r2, #32
   14ec0:	mov	r0, r9
   14ec2:	bl	e410 <PEM_write_bio_PrivateKey@plt+0xa304>
   14ec6:	mov	fp, r0
   14ec8:	cmp	r0, #0
   14eca:	bne.n	14f52 <error@@Base+0x4f9a>
   14ecc:	add.w	sl, sp, #116	; 0x74
   14ed0:	movs	r3, #32
   14ed2:	mov	r1, r9
   14ed4:	movs	r0, #2
   14ed6:	mov	r2, sl
   14ed8:	bl	163a4 <error@@Base+0x63ec>
   14edc:	mov	fp, r0
   14ede:	cmp	r0, #0
   14ee0:	bne.n	14f78 <error@@Base+0x4fc0>
   14ee2:	movs	r1, #8
   14ee4:	movs	r0, #1
   14ee6:	blx	3670 <calloc@plt+0x4>
   14eea:	mov	r6, r0
   14eec:	cmp	r0, #0
   14eee:	beq.n	14f72 <error@@Base+0x4fba>
   14ef0:	ldr	r0, [sp, #40]	; 0x28
   14ef2:	movs	r1, #32
   14ef4:	ldrb.w	ip, [sp, #31]
   14ef8:	ldr	r2, [sp, #12]
   14efa:	str	r0, [r6, #0]
   14efc:	mov	r0, sl
   14efe:	ldr	r3, [r4, #20]
   14f00:	strb.w	ip, [r6, #4]
   14f04:	blx	39c8 <ECDSA_do_verify@plt>
   14f08:	cbz	r0, 14f6c <error@@Base+0x4fb4>
   14f0a:	cmp	r0, #1
   14f0c:	bne.n	14f66 <error@@Base+0x4fae>
   14f0e:	ldr	r3, [sp, #16]
   14f10:	cmp	r3, #0
   14f12:	beq.w	14d1e <error@@Base+0x4d66>
   14f16:	str	r6, [r3, #0]
   14f18:	mov	r6, fp
   14f1a:	b.n	14d1e <error@@Base+0x4d66>
   14f1c:	mvn.w	fp, #9
   14f20:	b.n	14d82 <error@@Base+0x4dca>
   14f22:	mov.w	fp, #4294967295	; 0xffffffff
   14f26:	b.n	14d82 <error@@Base+0x4dca>
   14f28:	mvn.w	fp, #22
   14f2c:	mov	r9, r6
   14f2e:	str	r6, [sp, #12]
   14f30:	b.n	14d10 <error@@Base+0x4d58>
   14f32:	mvn.w	fp, #1
   14f36:	b.n	14d82 <error@@Base+0x4dca>
   14f38:	ldr.w	r9, [sp, #12]
   14f3c:	mov	r6, r9
   14f3e:	mvn.w	fp, #1
   14f42:	b.n	14d10 <error@@Base+0x4d58>
   14f44:	mov	r6, r0
   14f46:	mvn.w	fp, #21
   14f4a:	mov	r9, r0
   14f4c:	b.n	14d10 <error@@Base+0x4d58>
   14f4e:	blx	3d00 <__stack_chk_fail@plt>
   14f52:	add.w	sl, sp, #116	; 0x74
   14f56:	movs	r6, #0
   14f58:	b.n	14d1e <error@@Base+0x4d66>
   14f5a:	ldr	r6, [sp, #8]
   14f5c:	add	r3, sp, #84	; 0x54
   14f5e:	add.w	sl, sp, #116	; 0x74
   14f62:	str	r3, [sp, #8]
   14f64:	b.n	14d1e <error@@Base+0x4d66>
   14f66:	mvn.w	fp, #21
   14f6a:	b.n	14d1e <error@@Base+0x4d66>
   14f6c:	mvn.w	fp, #20
   14f70:	b.n	14d1e <error@@Base+0x4d66>
   14f72:	mvn.w	fp, #1
   14f76:	b.n	14d1e <error@@Base+0x4d66>
   14f78:	movs	r6, #0
   14f7a:	b.n	14d1e <error@@Base+0x4d66>
   14f7c:	ldrb	r0, [r1, #27]
   14f7e:	movs	r3, r0
   14f80:	lsls	r4, r7, #17
   14f82:	movs	r0, r0
   14f84:	ldrb	r2, [r1, #23]
   14f86:	movs	r3, r0
   14f88:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f8c:	mov	r9, r2
   14f8e:	ldr	r2, [pc, #600]	; (151e8 <error@@Base+0x5230>)
   14f90:	sub	sp, #140	; 0x8c
   14f92:	mov	r6, r3
   14f94:	ldr	r3, [pc, #596]	; (151ec <error@@Base+0x5234>)
   14f96:	add	r2, pc
   14f98:	ldr	r7, [sp, #184]	; 0xb8
   14f9a:	mov	r5, r1
   14f9c:	movs	r1, #0
   14f9e:	ldr	r3, [r2, r3]
   14fa0:	mov	r4, r0
   14fa2:	movs	r2, #0
   14fa4:	ldr	r3, [r3, #0]
   14fa6:	str	r3, [sp, #132]	; 0x84
   14fa8:	mov.w	r3, #0
   14fac:	movs	r3, #0
   14fae:	str	r1, [sp, #40]	; 0x28
   14fb0:	strd	r2, r3, [sp, #56]	; 0x38
   14fb4:	cbz	r7, 14fb8 <error@@Base+0x5000>
   14fb6:	str	r1, [r7, #0]
   14fb8:	cmp	r4, #0
   14fba:	beq.n	15076 <error@@Base+0x50be>
   14fbc:	ldr	r0, [r4, #0]
   14fbe:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   14fc2:	cmp	r0, #12
   14fc4:	bne.n	15076 <error@@Base+0x50be>
   14fc6:	ldr	r3, [r4, #28]
   14fc8:	cmp	r3, #0
   14fca:	beq.n	15076 <error@@Base+0x50be>
   14fcc:	clz	r0, r9
   14fd0:	lsrs	r0, r0, #5
   14fd2:	cmp	r5, #0
   14fd4:	ite	ne
   14fd6:	movne	r8, r0
   14fd8:	moveq.w	r8, #1
   14fdc:	cmp.w	r8, #0
   14fe0:	bne.n	15076 <error@@Base+0x50be>
   14fe2:	mov	r0, r5
   14fe4:	mov	r1, r9
   14fe6:	bl	7e9c <PEM_write_bio_PrivateKey@plt+0x3d90>
   14fea:	mov	r5, r0
   14fec:	cmp	r0, #0
   14fee:	beq.w	151a8 <error@@Base+0x51f0>
   14ff2:	add	r1, sp, #40	; 0x28
   14ff4:	mov	r2, r8
   14ff6:	bl	e2d8 <PEM_write_bio_PrivateKey@plt+0xa1cc>
   14ffa:	cbz	r0, 15036 <error@@Base+0x507e>
   14ffc:	movs	r6, #0
   14ffe:	mvn.w	r4, #3
   15002:	mov	r8, r6
   15004:	mov	r0, r6
   15006:	bl	de38 <PEM_write_bio_PrivateKey@plt+0x9d2c>
   1500a:	mov	r0, r5
   1500c:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   15010:	mov	r0, r8
   15012:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   15016:	ldr	r0, [sp, #40]	; 0x28
   15018:	blx	385c <free@plt+0x4>
   1501c:	ldr	r2, [pc, #464]	; (151f0 <error@@Base+0x5238>)
   1501e:	ldr	r3, [pc, #460]	; (151ec <error@@Base+0x5234>)
   15020:	add	r2, pc
   15022:	ldr	r3, [r2, r3]
   15024:	ldr	r2, [r3, #0]
   15026:	ldr	r3, [sp, #132]	; 0x84
   15028:	eors	r2, r3
   1502a:	bne.w	151be <error@@Base+0x5206>
   1502e:	mov	r0, r4
   15030:	add	sp, #140	; 0x8c
   15032:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15036:	add	r2, sp, #52	; 0x34
   15038:	add	r1, sp, #44	; 0x2c
   1503a:	mov	r0, r5
   1503c:	bl	e1dc <PEM_write_bio_PrivateKey@plt+0xa0d0>
   15040:	cmp	r0, #0
   15042:	bne.n	14ffc <error@@Base+0x5044>
   15044:	add.w	r1, sp, #39	; 0x27
   15048:	mov	r0, r5
   1504a:	bl	dfc8 <PEM_write_bio_PrivateKey@plt+0x9ebc>
   1504e:	cmp	r0, #0
   15050:	bne.n	14ffc <error@@Base+0x5044>
   15052:	add	r1, sp, #48	; 0x30
   15054:	mov	r0, r5
   15056:	bl	df74 <PEM_write_bio_PrivateKey@plt+0x9e68>
   1505a:	cmp	r0, #0
   1505c:	bne.n	14ffc <error@@Base+0x5044>
   1505e:	mov	r0, r4
   15060:	bl	8bd8 <PEM_write_bio_PrivateKey@plt+0x4acc>
   15064:	ldr	r1, [sp, #40]	; 0x28
   15066:	blx	407c <strcmp@plt>
   1506a:	cbz	r0, 1507c <error@@Base+0x50c4>
   1506c:	movs	r6, #0
   1506e:	mvn.w	r4, #12
   15072:	mov	r8, r6
   15074:	b.n	15004 <error@@Base+0x504c>
   15076:	mvn.w	r4, #9
   1507a:	b.n	1501c <error@@Base+0x5064>
   1507c:	mov	r0, r5
   1507e:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   15082:	cmp	r0, #0
   15084:	bne.w	1519e <error@@Base+0x51e6>
   15088:	ldr	r3, [sp, #52]	; 0x34
   1508a:	cmp	r3, #64	; 0x40
   1508c:	bhi.n	14ffc <error@@Base+0x5044>
   1508e:	ldr	r1, [r4, #52]	; 0x34
   15090:	add.w	sl, sp, #68	; 0x44
   15094:	mov.w	r9, #32
   15098:	mov	r0, r1
   1509a:	str	r1, [sp, #16]
   1509c:	blx	3a28 <strlen@plt>
   150a0:	ldr	r1, [sp, #16]
   150a2:	mov	r3, sl
   150a4:	str.w	r9, [sp]
   150a8:	mov	r2, r0
   150aa:	movs	r0, #2
   150ac:	bl	16318 <error@@Base+0x6360>
   150b0:	cmp	r0, #0
   150b2:	bne.n	151ae <error@@Base+0x51f6>
   150b4:	add.w	fp, sp, #100	; 0x64
   150b8:	ldr	r2, [sp, #176]	; 0xb0
   150ba:	mov	r1, r6
   150bc:	movs	r0, #2
   150be:	mov	r3, fp
   150c0:	str.w	r9, [sp]
   150c4:	bl	16318 <error@@Base+0x6360>
   150c8:	cmp	r0, #0
   150ca:	bne.n	151ae <error@@Base+0x51f6>
   150cc:	movs	r1, #8
   150ce:	movs	r0, #1
   150d0:	blx	3670 <calloc@plt+0x4>
   150d4:	mov	r6, r0
   150d6:	cmp	r0, #0
   150d8:	beq.n	151cc <error@@Base+0x5214>
   150da:	ldr	r2, [sp, #48]	; 0x30
   150dc:	ldrb.w	r3, [sp, #39]	; 0x27
   150e0:	str	r2, [r0, #0]
   150e2:	strb	r3, [r0, #4]
   150e4:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   150e8:	mov	r8, r0
   150ea:	cmp	r0, #0
   150ec:	beq.n	151b8 <error@@Base+0x5200>
   150ee:	ldr	r2, [sp, #52]	; 0x34
   150f0:	ldr	r1, [sp, #44]	; 0x2c
   150f2:	bl	e410 <PEM_write_bio_PrivateKey@plt+0xa304>
   150f6:	cmp	r0, #0
   150f8:	bne.n	151b8 <error@@Base+0x5200>
   150fa:	mov	r2, r9
   150fc:	mov	r1, sl
   150fe:	mov	r0, r8
   15100:	bl	e410 <PEM_write_bio_PrivateKey@plt+0xa304>
   15104:	cmp	r0, #0
   15106:	bne.n	151b8 <error@@Base+0x5200>
   15108:	ldrb.w	r1, [sp, #39]	; 0x27
   1510c:	mov	r0, r8
   1510e:	bl	e6b0 <PEM_write_bio_PrivateKey@plt+0xa5a4>
   15112:	cmp	r0, #0
   15114:	bne.n	151b8 <error@@Base+0x5200>
   15116:	ldr	r1, [sp, #48]	; 0x30
   15118:	mov	r0, r8
   1511a:	bl	e5f8 <PEM_write_bio_PrivateKey@plt+0xa4ec>
   1511e:	cmp	r0, #0
   15120:	bne.n	151b8 <error@@Base+0x5200>
   15122:	mov	r1, fp
   15124:	movs	r2, #32
   15126:	mov	r0, r8
   15128:	bl	e410 <PEM_write_bio_PrivateKey@plt+0xa304>
   1512c:	cmp	r0, #0
   1512e:	bne.n	151b8 <error@@Base+0x5200>
   15130:	mov	r0, r8
   15132:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   15136:	mov	r2, r0
   15138:	mov	r0, r8
   1513a:	str	r2, [sp, #28]
   1513c:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   15140:	movs	r3, #0
   15142:	mov	r2, r0
   15144:	mov	sl, r0
   15146:	strd	r2, r3, [sp, #16]
   1514a:	strd	r2, r3, [sp, #56]	; 0x38
   1514e:	blx	3ce8 <malloc@plt>
   15152:	mov	r9, r0
   15154:	cbz	r0, 151b8 <error@@Base+0x5200>
   15156:	ldr	r3, [r4, #28]
   15158:	add	r1, sp, #56	; 0x38
   1515a:	ldrd	fp, ip, [sp, #16]
   1515e:	ldr	r2, [sp, #28]
   15160:	str	r3, [sp, #8]
   15162:	strd	fp, ip, [sp]
   15166:	bl	16654 <error@@Base+0x669c>
   1516a:	mov	r4, r0
   1516c:	cbnz	r0, 151d4 <error@@Base+0x521c>
   1516e:	ldr	r1, [sp, #52]	; 0x34
   15170:	ldrd	r2, r3, [sp, #16]
   15174:	subs	r2, r2, r1
   15176:	ldrd	r0, r1, [sp, #56]	; 0x38
   1517a:	sbc.w	r3, r3, #0
   1517e:	cmp	r3, r1
   15180:	it	eq
   15182:	cmpeq	r2, r0
   15184:	beq.n	151c2 <error@@Base+0x520a>
   15186:	mvn.w	r4, #20
   1518a:	mov	r0, r9
   1518c:	mov	r1, sl
   1518e:	mov.w	r2, #4294967295	; 0xffffffff
   15192:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15196:	mov	r0, r9
   15198:	blx	385c <free@plt+0x4>
   1519c:	b.n	15004 <error@@Base+0x504c>
   1519e:	movs	r6, #0
   151a0:	mvn.w	r4, #22
   151a4:	mov	r8, r6
   151a6:	b.n	15004 <error@@Base+0x504c>
   151a8:	mvn.w	r4, #1
   151ac:	b.n	1501c <error@@Base+0x5064>
   151ae:	movs	r6, #0
   151b0:	mvn.w	r4, #9
   151b4:	mov	r8, r6
   151b6:	b.n	15004 <error@@Base+0x504c>
   151b8:	mvn.w	r4, #1
   151bc:	b.n	15004 <error@@Base+0x504c>
   151be:	blx	3d00 <__stack_chk_fail@plt>
   151c2:	cmp	r7, #0
   151c4:	beq.n	1518a <error@@Base+0x51d2>
   151c6:	str	r6, [r7, #0]
   151c8:	mov	r6, r4
   151ca:	b.n	1518a <error@@Base+0x51d2>
   151cc:	mov	r8, r0
   151ce:	mvn.w	r4, #1
   151d2:	b.n	15004 <error@@Base+0x504c>
   151d4:	mov	r2, r0
   151d6:	ldr	r1, [pc, #28]	; (151f4 <error@@Base+0x523c>)
   151d8:	ldr	r0, [pc, #28]	; (151f8 <error@@Base+0x5240>)
   151da:	mvn.w	r4, #20
   151de:	add	r1, pc
   151e0:	add	r0, pc
   151e2:	bl	10140 <error@@Base+0x188>
   151e6:	b.n	1518a <error@@Base+0x51d2>
   151e8:	ldrb	r2, [r7, #14]
   151ea:	movs	r3, r0
   151ec:	lsls	r4, r7, #17
   151ee:	movs	r0, r0
   151f0:	ldrb	r0, [r6, #12]
   151f2:	movs	r3, r0
   151f4:	add	r5, sp, #376	; 0x178
   151f6:	movs	r0, r0
   151f8:	add	r5, sp, #208	; 0xd0
   151fa:	movs	r0, r0
   151fc:	ldr	r1, [pc, #52]	; (15234 <error@@Base+0x527c>)
   151fe:	push	{r4, lr}
   15200:	add	r1, pc
   15202:	mov	r4, r0
   15204:	blx	407c <strcmp@plt>
   15208:	cbz	r0, 1522c <error@@Base+0x5274>
   1520a:	ldr	r1, [pc, #44]	; (15238 <error@@Base+0x5280>)
   1520c:	mov	r0, r4
   1520e:	add	r1, pc
   15210:	blx	407c <strcmp@plt>
   15214:	cbz	r0, 15230 <error@@Base+0x5278>
   15216:	ldr	r1, [pc, #36]	; (1523c <error@@Base+0x5284>)
   15218:	mov	r0, r4
   1521a:	add	r1, pc
   1521c:	blx	407c <strcmp@plt>
   15220:	cmp	r0, #0
   15222:	ite	ne
   15224:	movne.w	r0, #4294967295	; 0xffffffff
   15228:	moveq	r0, #4
   1522a:	pop	{r4, pc}
   1522c:	movs	r0, #1
   1522e:	pop	{r4, pc}
   15230:	movs	r0, #2
   15232:	pop	{r4, pc}
   15234:	ldr	r3, [sp, #656]	; 0x290
   15236:	movs	r0, r0
   15238:	strh	r6, [r1, #12]
   1523a:	movs	r0, r0
   1523c:	strh	r6, [r1, #10]
   1523e:	movs	r0, r0
   15240:	push	{r3, r4, r5, lr}
   15242:	mov	r5, r0
   15244:	bl	151fc <error@@Base+0x5244>
   15248:	mov	r4, r0
   1524a:	adds	r0, #1
   1524c:	bne.n	15276 <error@@Base+0x52be>
   1524e:	ldr	r1, [pc, #52]	; (15284 <error@@Base+0x52cc>)
   15250:	mov	r0, r5
   15252:	add	r1, pc
   15254:	blx	407c <strcmp@plt>
   15258:	cbz	r0, 1527a <error@@Base+0x52c2>
   1525a:	ldr	r1, [pc, #44]	; (15288 <error@@Base+0x52d0>)
   1525c:	mov	r0, r5
   1525e:	add	r1, pc
   15260:	blx	407c <strcmp@plt>
   15264:	cbz	r0, 15280 <error@@Base+0x52c8>
   15266:	ldr	r1, [pc, #36]	; (1528c <error@@Base+0x52d4>)
   15268:	mov	r0, r5
   1526a:	add	r1, pc
   1526c:	blx	407c <strcmp@plt>
   15270:	cmp	r0, #0
   15272:	it	eq
   15274:	moveq	r4, #4
   15276:	mov	r0, r4
   15278:	pop	{r3, r4, r5, pc}
   1527a:	movs	r4, #1
   1527c:	mov	r0, r4
   1527e:	pop	{r3, r4, r5, pc}
   15280:	movs	r4, #2
   15282:	b.n	15276 <error@@Base+0x52be>
   15284:	ldr	r3, [sp, #888]	; 0x378
   15286:	movs	r0, r0
   15288:	strh	r2, [r3, #8]
   1528a:	movs	r0, r0
   1528c:	strh	r2, [r0, #10]
   1528e:	movs	r0, r0
   15290:	ldr	r2, [pc, #352]	; (153f4 <error@@Base+0x543c>)
   15292:	ldr	r3, [pc, #356]	; (153f8 <error@@Base+0x5440>)
   15294:	add	r2, pc
   15296:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1529a:	sub	sp, #36	; 0x24
   1529c:	ldr	r3, [r2, r3]
   1529e:	ldr	r3, [r3, #0]
   152a0:	str	r3, [sp, #28]
   152a2:	mov.w	r3, #0
   152a6:	cmp	r0, #0
   152a8:	beq.w	153ea <error@@Base+0x5432>
   152ac:	ldr	r3, [r0, #8]
   152ae:	mov	r4, r0
   152b0:	cmp	r3, #0
   152b2:	beq.w	153ea <error@@Base+0x5432>
   152b6:	ldr	r0, [r0, #0]
   152b8:	mov	fp, r1
   152ba:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   152be:	mov	r5, r0
   152c0:	cmp	r0, #0
   152c2:	bne.w	153ea <error@@Base+0x5432>
   152c6:	add	r3, sp, #24
   152c8:	mov	r2, r0
   152ca:	mov	r1, r0
   152cc:	ldr	r0, [r4, #8]
   152ce:	blx	40c4 <RSA_get0_key@plt>
   152d2:	ldr	r0, [r4, #8]
   152d4:	add	r2, sp, #20
   152d6:	add	r1, sp, #16
   152d8:	blx	383c <RSA_get0_factors@plt>
   152dc:	blx	3bec <BN_CTX_new@plt>
   152e0:	mov	r8, r0
   152e2:	cmp	r0, #0
   152e4:	beq.n	153e4 <error@@Base+0x542c>
   152e6:	blx	3b58 <BN_new@plt>
   152ea:	mov	r6, r0
   152ec:	cmp	r0, #0
   152ee:	beq.n	153e4 <error@@Base+0x542c>
   152f0:	blx	3b58 <BN_new@plt>
   152f4:	mov	r9, r0
   152f6:	cmp	r0, #0
   152f8:	beq.n	153e4 <error@@Base+0x542c>
   152fa:	blx	3b58 <BN_new@plt>
   152fe:	mov	sl, r0
   15300:	cmp	r0, #0
   15302:	beq.n	153e4 <error@@Base+0x542c>
   15304:	ldr	r0, [sp, #24]
   15306:	blx	38ec <BN_dup@plt>
   1530a:	mov	r7, r0
   1530c:	cmp	r0, #0
   1530e:	beq.n	15392 <error@@Base+0x53da>
   15310:	mov	r0, fp
   15312:	blx	38ec <BN_dup@plt>
   15316:	mov	fp, r0
   15318:	cmp	r0, #0
   1531a:	beq.n	1539a <error@@Base+0x53e2>
   1531c:	movs	r1, #4
   1531e:	mov	r0, r6
   15320:	blx	34dc <BN_set_flags@plt>
   15324:	movs	r1, #4
   15326:	mov	r0, r7
   15328:	blx	34dc <BN_set_flags@plt>
   1532c:	ldr	r1, [sp, #20]
   1532e:	str	r1, [sp, #12]
   15330:	blx	3b1c <BN_value_one@plt>
   15334:	ldr	r1, [sp, #12]
   15336:	mov	r2, r0
   15338:	mov	r0, r6
   1533a:	blx	37dc <BN_sub@plt>
   1533e:	cbz	r0, 15352 <error@@Base+0x539a>
   15340:	mov	r3, r6
   15342:	mov	r2, r7
   15344:	mov	r1, r9
   15346:	movs	r0, #0
   15348:	str.w	r8, [sp]
   1534c:	blx	3424 <BN_div@plt>
   15350:	cbnz	r0, 153a0 <error@@Base+0x53e8>
   15352:	mvn.w	r5, #21
   15356:	mov	r0, r6
   15358:	blx	3938 <BN_clear_free@plt+0x4>
   1535c:	mov	r0, r7
   1535e:	blx	3938 <BN_clear_free@plt+0x4>
   15362:	mov	r0, sl
   15364:	blx	3938 <BN_clear_free@plt+0x4>
   15368:	mov	r0, r9
   1536a:	blx	3938 <BN_clear_free@plt+0x4>
   1536e:	mov	r0, fp
   15370:	blx	3938 <BN_clear_free@plt+0x4>
   15374:	mov	r0, r8
   15376:	blx	3564 <BN_CTX_free@plt>
   1537a:	ldr	r2, [pc, #128]	; (153fc <error@@Base+0x5444>)
   1537c:	ldr	r3, [pc, #120]	; (153f8 <error@@Base+0x5440>)
   1537e:	add	r2, pc
   15380:	ldr	r3, [r2, r3]
   15382:	ldr	r2, [r3, #0]
   15384:	ldr	r3, [sp, #28]
   15386:	eors	r2, r3
   15388:	bne.n	153f0 <error@@Base+0x5438>
   1538a:	mov	r0, r5
   1538c:	add	sp, #36	; 0x24
   1538e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15392:	mov	fp, r0
   15394:	mvn.w	r5, #1
   15398:	b.n	15356 <error@@Base+0x539e>
   1539a:	mvn.w	r5, #1
   1539e:	b.n	15356 <error@@Base+0x539e>
   153a0:	ldr	r1, [sp, #16]
   153a2:	str	r1, [sp, #12]
   153a4:	blx	3b1c <BN_value_one@plt>
   153a8:	ldr	r1, [sp, #12]
   153aa:	mov	r2, r0
   153ac:	mov	r0, r6
   153ae:	blx	37dc <BN_sub@plt>
   153b2:	cmp	r0, #0
   153b4:	beq.n	15352 <error@@Base+0x539a>
   153b6:	mov	r3, r6
   153b8:	mov	r2, r7
   153ba:	mov	r1, sl
   153bc:	movs	r0, #0
   153be:	str.w	r8, [sp]
   153c2:	blx	3424 <BN_div@plt>
   153c6:	cmp	r0, #0
   153c8:	beq.n	15352 <error@@Base+0x539a>
   153ca:	ldr	r0, [r4, #8]
   153cc:	mov	r3, fp
   153ce:	mov	r2, r9
   153d0:	mov	r1, sl
   153d2:	blx	3dd4 <RSA_set0_crt_params@plt>
   153d6:	cmp	r0, #0
   153d8:	beq.n	15352 <error@@Base+0x539a>
   153da:	mov.w	fp, #0
   153de:	mov	sl, fp
   153e0:	mov	r9, fp
   153e2:	b.n	15356 <error@@Base+0x539e>
   153e4:	mvn.w	r5, #1
   153e8:	b.n	1537a <error@@Base+0x53c2>
   153ea:	mvn.w	r5, #9
   153ee:	b.n	1537a <error@@Base+0x53c2>
   153f0:	blx	3d00 <__stack_chk_fail@plt>
   153f4:	ldrb	r4, [r7, #2]
   153f6:	movs	r3, r0
   153f8:	lsls	r4, r7, #17
   153fa:	movs	r0, r0
   153fc:	strb	r2, [r2, #31]
   153fe:	movs	r3, r0
   15400:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15404:	mov	r9, r1
   15406:	ldr	r1, [pc, #512]	; (15608 <error@@Base+0x5650>)
   15408:	mov	r5, r3
   1540a:	ldr	r3, [pc, #512]	; (1560c <error@@Base+0x5654>)
   1540c:	sub	sp, #100	; 0x64
   1540e:	add	r1, pc
   15410:	mov	r4, r0
   15412:	mov	r8, r2
   15414:	ldr	r0, [sp, #140]	; 0x8c
   15416:	ldr	r3, [r1, r3]
   15418:	ldr	r3, [r3, #0]
   1541a:	str	r3, [sp, #92]	; 0x5c
   1541c:	mov.w	r3, #0
   15420:	cbz	r2, 15426 <error@@Base+0x546e>
   15422:	movs	r3, #0
   15424:	str	r3, [r2, #0]
   15426:	cmp.w	r9, #0
   1542a:	beq.n	15432 <error@@Base+0x547a>
   1542c:	movs	r3, #0
   1542e:	str.w	r3, [r9]
   15432:	cbz	r0, 1543c <error@@Base+0x5484>
   15434:	ldrb	r3, [r0, #0]
   15436:	cmp	r3, #0
   15438:	bne.w	155a0 <error@@Base+0x55e8>
   1543c:	cmp	r4, #0
   1543e:	beq.w	155b6 <error@@Base+0x55fe>
   15442:	ldr	r3, [r4, #8]
   15444:	cmp	r3, #0
   15446:	beq.w	155b6 <error@@Base+0x55fe>
   1544a:	movs	r7, #1
   1544c:	ldr	r0, [r4, #0]
   1544e:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   15452:	mov	r3, r0
   15454:	cmp	r0, #0
   15456:	bne.w	155b6 <error@@Base+0x55fe>
   1545a:	mov	r2, r0
   1545c:	add	r1, sp, #20
   1545e:	ldr	r0, [r4, #8]
   15460:	blx	40c4 <RSA_get0_key@plt>
   15464:	ldr	r0, [sp, #20]
   15466:	blx	3788 <BN_num_bits@plt>
   1546a:	cmp.w	r0, #1024	; 0x400
   1546e:	blt.w	155f0 <error@@Base+0x5638>
   15472:	ldr	r0, [r4, #8]
   15474:	blx	388c <RSA_size@plt>
   15478:	subs	r3, r0, #1
   1547a:	mov	r6, r0
   1547c:	cmp.w	r3, #2048	; 0x800
   15480:	bcs.w	155b6 <error@@Base+0x55fe>
   15484:	subs	r3, r7, #1
   15486:	cmp	r3, #3
   15488:	itt	hi
   1548a:	movhi.w	r3, #4294967295	; 0xffffffff
   1548e:	strhi	r3, [sp, #8]
   15490:	bls.n	154ee <error@@Base+0x5536>
   15492:	mov	r0, r7
   15494:	bl	16170 <error@@Base+0x61b8>
   15498:	str	r0, [sp, #12]
   1549a:	cmp	r0, #0
   1549c:	beq.w	155f6 <error@@Base+0x563e>
   154a0:	add.w	fp, sp, #28
   154a4:	mov	r1, r5
   154a6:	movs	r0, #64	; 0x40
   154a8:	ldr	r2, [sp, #136]	; 0x88
   154aa:	str	r0, [sp, #0]
   154ac:	mov	r3, fp
   154ae:	mov	r0, r7
   154b0:	bl	16318 <error@@Base+0x6360>
   154b4:	mov	r5, r0
   154b6:	cbz	r0, 154fa <error@@Base+0x5542>
   154b8:	movs	r4, #0
   154ba:	mov	sl, r4
   154bc:	movs	r2, #64	; 0x40
   154be:	mov	r0, fp
   154c0:	mov	r1, r2
   154c2:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   154c6:	mov	r0, sl
   154c8:	mov	r1, r6
   154ca:	bl	1b0b0 <setlogin@@Base+0x1610>
   154ce:	mov	r0, r4
   154d0:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   154d4:	ldr	r2, [pc, #312]	; (15610 <error@@Base+0x5658>)
   154d6:	ldr	r3, [pc, #308]	; (1560c <error@@Base+0x5654>)
   154d8:	add	r2, pc
   154da:	ldr	r3, [r2, r3]
   154dc:	ldr	r2, [r3, #0]
   154de:	ldr	r3, [sp, #92]	; 0x5c
   154e0:	eors	r2, r3
   154e2:	bne.w	155fc <error@@Base+0x5644>
   154e6:	mov	r0, r5
   154e8:	add	sp, #100	; 0x64
   154ea:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154ee:	ldr	r2, [pc, #292]	; (15614 <error@@Base+0x565c>)
   154f0:	add	r2, pc
   154f2:	ldr.w	r3, [r2, r3, lsl #2]
   154f6:	str	r3, [sp, #8]
   154f8:	b.n	15492 <error@@Base+0x54da>
   154fa:	mov	r0, r6
   154fc:	blx	3ce8 <malloc@plt>
   15500:	mov	sl, r0
   15502:	cmp	r0, #0
   15504:	beq.n	15600 <error@@Base+0x5648>
   15506:	ldr	r1, [r4, #8]
   15508:	mov	r3, sl
   1550a:	add	r4, sp, #24
   1550c:	ldrd	r0, r2, [sp, #8]
   15510:	str	r4, [sp, #0]
   15512:	str	r1, [sp, #4]
   15514:	mov	r1, fp
   15516:	blx	3d98 <RSA_sign@plt>
   1551a:	cmp	r0, #1
   1551c:	itt	ne
   1551e:	movne	r4, r5
   15520:	mvnne.w	r5, #21
   15524:	bne.n	154bc <error@@Base+0x5504>
   15526:	ldr	r2, [sp, #24]
   15528:	cmp	r2, r6
   1552a:	bcc.n	155bc <error@@Base+0x5604>
   1552c:	bhi.n	155d6 <error@@Base+0x561e>
   1552e:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   15532:	mov	r4, r0
   15534:	cmp	r0, #0
   15536:	beq.n	155ea <error@@Base+0x5632>
   15538:	cmp	r7, #2
   1553a:	beq.n	155e4 <error@@Base+0x562c>
   1553c:	cmp	r7, #4
   1553e:	beq.n	155de <error@@Base+0x5626>
   15540:	cmp	r7, #1
   15542:	it	ne
   15544:	movne	r1, #0
   15546:	bne.n	1554c <error@@Base+0x5594>
   15548:	ldr	r1, [pc, #204]	; (15618 <error@@Base+0x5660>)
   1554a:	add	r1, pc
   1554c:	mov	r0, r4
   1554e:	bl	e960 <PEM_write_bio_PrivateKey@plt+0xa854>
   15552:	mov	r5, r0
   15554:	cmp	r0, #0
   15556:	bne.n	154bc <error@@Base+0x5504>
   15558:	mov	r2, r6
   1555a:	mov	r1, sl
   1555c:	mov	r0, r4
   1555e:	bl	e8dc <PEM_write_bio_PrivateKey@plt+0xa7d0>
   15562:	mov	r5, r0
   15564:	cmp	r0, #0
   15566:	bne.n	154bc <error@@Base+0x5504>
   15568:	mov	r0, r4
   1556a:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   1556e:	str	r0, [sp, #24]
   15570:	cmp.w	r9, #0
   15574:	beq.n	15592 <error@@Base+0x55da>
   15576:	blx	3ce8 <malloc@plt>
   1557a:	mov	r7, r0
   1557c:	str.w	r0, [r9]
   15580:	cbz	r0, 155ea <error@@Base+0x5632>
   15582:	mov	r0, r4
   15584:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   15588:	ldr	r2, [sp, #24]
   1558a:	mov	r1, r0
   1558c:	mov	r0, r7
   1558e:	blx	3a94 <memcpy@plt>
   15592:	cmp.w	r8, #0
   15596:	beq.n	154bc <error@@Base+0x5504>
   15598:	ldr	r2, [sp, #24]
   1559a:	str.w	r2, [r8]
   1559e:	b.n	154bc <error@@Base+0x5504>
   155a0:	bl	15240 <error@@Base+0x5288>
   155a4:	mov	r7, r0
   155a6:	cbz	r4, 155b6 <error@@Base+0x55fe>
   155a8:	ldr	r3, [r4, #8]
   155aa:	cmp.w	r0, #4294967295	; 0xffffffff
   155ae:	it	ne
   155b0:	cmpne	r3, #0
   155b2:	bne.w	1544c <error@@Base+0x5494>
   155b6:	mvn.w	r5, #9
   155ba:	b.n	154d4 <error@@Base+0x551c>
   155bc:	subs	r4, r6, r2
   155be:	mov	r1, sl
   155c0:	add.w	r0, sl, r4
   155c4:	blx	3db0 <memmove@plt>
   155c8:	mov	r1, r4
   155ca:	mov.w	r2, #4294967295	; 0xffffffff
   155ce:	mov	r0, sl
   155d0:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   155d4:	b.n	1552e <error@@Base+0x5576>
   155d6:	mov	r4, r5
   155d8:	mov.w	r5, #4294967295	; 0xffffffff
   155dc:	b.n	154bc <error@@Base+0x5504>
   155de:	ldr	r1, [pc, #60]	; (1561c <error@@Base+0x5664>)
   155e0:	add	r1, pc
   155e2:	b.n	1554c <error@@Base+0x5594>
   155e4:	ldr	r1, [pc, #56]	; (15620 <error@@Base+0x5668>)
   155e6:	add	r1, pc
   155e8:	b.n	1554c <error@@Base+0x5594>
   155ea:	mvn.w	r5, #1
   155ee:	b.n	154bc <error@@Base+0x5504>
   155f0:	mvn.w	r5, #55	; 0x37
   155f4:	b.n	154d4 <error@@Base+0x551c>
   155f6:	mov.w	r5, #4294967295	; 0xffffffff
   155fa:	b.n	154d4 <error@@Base+0x551c>
   155fc:	blx	3d00 <__stack_chk_fail@plt>
   15600:	mov	r4, r0
   15602:	mvn.w	r5, #1
   15606:	b.n	154bc <error@@Base+0x5504>
   15608:	strb	r2, [r0, #29]
   1560a:	movs	r3, r0
   1560c:	lsls	r4, r7, #17
   1560e:	movs	r0, r0
   15610:	strb	r0, [r7, #25]
   15612:	movs	r3, r0
   15614:	add	r2, sp, #400	; 0x190
   15616:	movs	r0, r0
   15618:	ldr	r0, [sp, #360]	; 0x168
   1561a:	movs	r0, r0
   1561c:	ldrb	r0, [r1, #22]
   1561e:	movs	r0, r0
   15620:	ldrb	r6, [r6, #22]
   15622:	movs	r0, r0
   15624:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15628:	mov	r7, r2
   1562a:	ldr	r2, [pc, #720]	; (158fc <error@@Base+0x5944>)
   1562c:	mov	r6, r3
   1562e:	ldr	r3, [pc, #720]	; (15900 <error@@Base+0x5948>)
   15630:	sub	sp, #108	; 0x6c
   15632:	add	r2, pc
   15634:	ldr.w	r8, [sp, #148]	; 0x94
   15638:	ldr	r3, [r2, r3]
   1563a:	ldr	r3, [r3, #0]
   1563c:	str	r3, [sp, #100]	; 0x64
   1563e:	mov.w	r3, #0
   15642:	movs	r3, #0
   15644:	strd	r3, r3, [sp, #24]
   15648:	str	r3, [sp, #32]
   1564a:	cmp	r0, #0
   1564c:	beq.w	15822 <error@@Base+0x586a>
   15650:	ldr	r3, [r0, #8]
   15652:	mov	r4, r0
   15654:	cmp	r3, #0
   15656:	beq.w	15822 <error@@Base+0x586a>
   1565a:	ldr	r0, [r0, #0]
   1565c:	mov	r5, r1
   1565e:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   15662:	cmp	r0, #0
   15664:	bne.w	15822 <error@@Base+0x586a>
   15668:	clz	r3, r7
   1566c:	lsrs	r3, r3, #5
   1566e:	cmp	r5, #0
   15670:	ite	ne
   15672:	movne	r2, r3
   15674:	moveq	r2, #1
   15676:	cmp	r2, #0
   15678:	bne.w	15822 <error@@Base+0x586a>
   1567c:	ldr	r0, [r4, #8]
   1567e:	add	r1, sp, #20
   15680:	mov	r3, r2
   15682:	str	r2, [sp, #8]
   15684:	blx	40c4 <RSA_get0_key@plt>
   15688:	ldr	r0, [sp, #20]
   1568a:	blx	3788 <BN_num_bits@plt>
   1568e:	cmp.w	r0, #1024	; 0x400
   15692:	blt.w	15846 <error@@Base+0x588e>
   15696:	mov	r0, r5
   15698:	mov	r1, r7
   1569a:	bl	7e9c <PEM_write_bio_PrivateKey@plt+0x3d90>
   1569e:	mov	r5, r0
   156a0:	cmp	r0, #0
   156a2:	beq.w	1584c <error@@Base+0x5894>
   156a6:	ldr	r2, [sp, #8]
   156a8:	add	r1, sp, #24
   156aa:	bl	e2d8 <PEM_write_bio_PrivateKey@plt+0xa1cc>
   156ae:	cbnz	r0, 156fa <error@@Base+0x5742>
   156b0:	ldr	r0, [sp, #24]
   156b2:	bl	151fc <error@@Base+0x5244>
   156b6:	adds	r2, r0, #1
   156b8:	mov	r7, r0
   156ba:	beq.n	1575a <error@@Base+0x57a2>
   156bc:	cmp.w	r8, #0
   156c0:	beq.n	156ee <error@@Base+0x5736>
   156c2:	ldr	r1, [pc, #576]	; (15904 <error@@Base+0x594c>)
   156c4:	mov	r0, r8
   156c6:	add	r1, pc
   156c8:	blx	407c <strcmp@plt>
   156cc:	cbz	r0, 156ee <error@@Base+0x5736>
   156ce:	mov	r0, r8
   156d0:	bl	15240 <error@@Base+0x5288>
   156d4:	adds	r3, r0, #1
   156d6:	beq.w	15828 <error@@Base+0x5870>
   156da:	cmp	r7, r0
   156dc:	beq.n	156ee <error@@Base+0x5736>
   156de:	ldr.w	fp, [sp, #32]
   156e2:	add.w	r8, sp, #36	; 0x24
   156e6:	ldr	r2, [sp, #28]
   156e8:	mvn.w	r6, #20
   156ec:	b.n	15708 <error@@Base+0x5750>
   156ee:	add	r2, sp, #28
   156f0:	add	r1, sp, #32
   156f2:	mov	r0, r5
   156f4:	bl	e254 <PEM_write_bio_PrivateKey@plt+0xa148>
   156f8:	cbz	r0, 15740 <error@@Base+0x5788>
   156fa:	ldr.w	fp, [sp, #32]
   156fe:	add.w	r8, sp, #36	; 0x24
   15702:	ldr	r2, [sp, #28]
   15704:	mvn.w	r6, #3
   15708:	mov	r1, r2
   1570a:	mov	r0, fp
   1570c:	bl	1b0b0 <setlogin@@Base+0x1610>
   15710:	ldr	r0, [sp, #24]
   15712:	blx	385c <free@plt+0x4>
   15716:	mov	r0, r5
   15718:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   1571c:	movs	r2, #64	; 0x40
   1571e:	mov	r0, r8
   15720:	mov	r1, r2
   15722:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15726:	ldr	r2, [pc, #480]	; (15908 <error@@Base+0x5950>)
   15728:	ldr	r3, [pc, #468]	; (15900 <error@@Base+0x5948>)
   1572a:	add	r2, pc
   1572c:	ldr	r3, [r2, r3]
   1572e:	ldr	r2, [r3, #0]
   15730:	ldr	r3, [sp, #100]	; 0x64
   15732:	eors	r2, r3
   15734:	bne.w	158ba <error@@Base+0x5902>
   15738:	mov	r0, r6
   1573a:	add	sp, #108	; 0x6c
   1573c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15740:	mov	r0, r5
   15742:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   15746:	mov	r9, r0
   15748:	cbz	r0, 1576a <error@@Base+0x57b2>
   1574a:	ldr.w	fp, [sp, #32]
   1574e:	add.w	r8, sp, #36	; 0x24
   15752:	ldr	r2, [sp, #28]
   15754:	mvn.w	r6, #22
   15758:	b.n	15708 <error@@Base+0x5750>
   1575a:	ldr.w	fp, [sp, #32]
   1575e:	add.w	r8, sp, #36	; 0x24
   15762:	ldr	r2, [sp, #28]
   15764:	mvn.w	r6, #12
   15768:	b.n	15708 <error@@Base+0x5750>
   1576a:	ldr	r0, [r4, #8]
   1576c:	blx	388c <RSA_size@plt>
   15770:	ldr	r2, [sp, #28]
   15772:	cmp	r2, r0
   15774:	mov	r8, r0
   15776:	bhi.n	15838 <error@@Base+0x5880>
   15778:	bcs.n	157ac <error@@Base+0x57f4>
   1577a:	ldr.w	fp, [sp, #32]
   1577e:	mov	r1, r0
   15780:	sub.w	sl, r0, r2
   15784:	mov	r0, fp
   15786:	blx	3fe0 <realloc@plt>
   1578a:	mov	r1, r0
   1578c:	str	r0, [sp, #32]
   1578e:	cmp	r0, #0
   15790:	beq.w	158e6 <error@@Base+0x592e>
   15794:	ldr	r2, [sp, #28]
   15796:	add	r0, sl
   15798:	blx	3db0 <memmove@plt>
   1579c:	ldr	r0, [sp, #32]
   1579e:	mov	r1, sl
   157a0:	mov.w	r2, #4294967295	; 0xffffffff
   157a4:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   157a8:	str.w	r8, [sp, #28]
   157ac:	mov	r0, r7
   157ae:	bl	16170 <error@@Base+0x61b8>
   157b2:	mov	sl, r0
   157b4:	cbnz	r0, 157c6 <error@@Base+0x580e>
   157b6:	ldr.w	fp, [sp, #32]
   157ba:	add.w	r8, sp, #36	; 0x24
   157be:	ldr	r2, [sp, #28]
   157c0:	mov.w	r6, #4294967295	; 0xffffffff
   157c4:	b.n	15708 <error@@Base+0x5750>
   157c6:	add.w	r8, sp, #36	; 0x24
   157ca:	ldr	r2, [sp, #144]	; 0x90
   157cc:	mov	r1, r6
   157ce:	movs	r0, #64	; 0x40
   157d0:	mov	r3, r8
   157d2:	str	r0, [sp, #0]
   157d4:	mov	r0, r7
   157d6:	bl	16318 <error@@Base+0x6360>
   157da:	ldrd	r2, fp, [sp, #28]
   157de:	mov	r6, r0
   157e0:	cmp	r0, #0
   157e2:	bne.n	15708 <error@@Base+0x5750>
   157e4:	cmp	r7, #2
   157e6:	beq.n	1585e <error@@Base+0x58a6>
   157e8:	cmp	r7, #4
   157ea:	beq.n	15852 <error@@Base+0x589a>
   157ec:	cmp	r7, #1
   157ee:	it	ne
   157f0:	mvnne.w	r6, #9
   157f4:	bne.n	15708 <error@@Base+0x5750>
   157f6:	ldr	r3, [pc, #276]	; (1590c <error@@Base+0x5954>)
   157f8:	movs	r6, #15
   157fa:	add	r3, pc
   157fc:	adds	r3, #56	; 0x38
   157fe:	str	r3, [sp, #8]
   15800:	mov	r0, r7
   15802:	str	r2, [sp, #12]
   15804:	ldr	r7, [r4, #8]
   15806:	bl	16170 <error@@Base+0x61b8>
   1580a:	cmp	sl, r0
   1580c:	beq.n	1586a <error@@Base+0x58b2>
   1580e:	movs	r4, #0
   15810:	mvn.w	r6, #9
   15814:	mov	r1, r9
   15816:	mov	r0, r4
   15818:	bl	1b0b0 <setlogin@@Base+0x1610>
   1581c:	ldrd	r2, fp, [sp, #28]
   15820:	b.n	15708 <error@@Base+0x5750>
   15822:	mvn.w	r6, #9
   15826:	b.n	15726 <error@@Base+0x576e>
   15828:	ldr.w	fp, [sp, #32]
   1582c:	add.w	r8, sp, #36	; 0x24
   15830:	ldr	r2, [sp, #28]
   15832:	mvn.w	r6, #9
   15836:	b.n	15708 <error@@Base+0x5750>
   15838:	ldr.w	fp, [sp, #32]
   1583c:	add.w	r8, sp, #36	; 0x24
   15840:	mvn.w	r6, #10
   15844:	b.n	15708 <error@@Base+0x5750>
   15846:	mvn.w	r6, #55	; 0x37
   1584a:	b.n	15726 <error@@Base+0x576e>
   1584c:	mvn.w	r6, #1
   15850:	b.n	15726 <error@@Base+0x576e>
   15852:	ldr	r3, [pc, #188]	; (15910 <error@@Base+0x5958>)
   15854:	movs	r6, #19
   15856:	add	r3, pc
   15858:	adds	r3, #36	; 0x24
   1585a:	str	r3, [sp, #8]
   1585c:	b.n	15800 <error@@Base+0x5848>
   1585e:	ldr	r3, [pc, #180]	; (15914 <error@@Base+0x595c>)
   15860:	movs	r6, #19
   15862:	add	r3, pc
   15864:	adds	r3, #16
   15866:	str	r3, [sp, #8]
   15868:	b.n	15800 <error@@Base+0x5848>
   1586a:	mov	r0, r7
   1586c:	blx	388c <RSA_size@plt>
   15870:	subs	r3, r0, #1
   15872:	mov	r9, r0
   15874:	cmp.w	r3, #2048	; 0x800
   15878:	bcs.n	1580e <error@@Base+0x5856>
   1587a:	ldr	r2, [sp, #12]
   1587c:	cmp	r2, r0
   1587e:	ite	ls
   15880:	movls	r3, #0
   15882:	movhi	r3, #1
   15884:	cmp	r2, #0
   15886:	it	eq
   15888:	moveq	r3, #1
   1588a:	cmp	r3, #0
   1588c:	bne.n	1580e <error@@Base+0x5856>
   1588e:	blx	3ce8 <malloc@plt>
   15892:	mov	r4, r0
   15894:	cbz	r0, 158f6 <error@@Base+0x593e>
   15896:	ldr	r2, [sp, #12]
   15898:	mov	r3, r7
   1589a:	mov	r1, fp
   1589c:	mov	r0, r2
   1589e:	movs	r2, #1
   158a0:	str	r2, [sp, #0]
   158a2:	mov	r2, r4
   158a4:	blx	3b00 <RSA_public_decrypt@plt>
   158a8:	cmp	r0, #0
   158aa:	blt.n	158e0 <error@@Base+0x5928>
   158ac:	add.w	r3, sl, r6
   158b0:	cmp	r3, r0
   158b2:	beq.n	158be <error@@Base+0x5906>
   158b4:	mvn.w	r6, #3
   158b8:	b.n	15814 <error@@Base+0x585c>
   158ba:	blx	3d00 <__stack_chk_fail@plt>
   158be:	mov	r2, r6
   158c0:	ldr	r1, [sp, #8]
   158c2:	mov	r0, r4
   158c4:	bl	1bde4 <mkdtemp@@Base+0x7c4>
   158c8:	mov	r2, sl
   158ca:	mov	r1, r8
   158cc:	mov	r7, r0
   158ce:	adds	r0, r4, r6
   158d0:	bl	1bde4 <mkdtemp@@Base+0x7c4>
   158d4:	orrs.w	r6, r7, r0
   158d8:	it	ne
   158da:	mvnne.w	r6, #20
   158de:	b.n	15814 <error@@Base+0x585c>
   158e0:	mvn.w	r6, #21
   158e4:	b.n	15814 <error@@Base+0x585c>
   158e6:	ldr	r2, [sp, #28]
   158e8:	add.w	r8, sp, #36	; 0x24
   158ec:	mvn.w	r6, #1
   158f0:	str.w	fp, [sp, #32]
   158f4:	b.n	15708 <error@@Base+0x5750>
   158f6:	mvn.w	r6, #1
   158fa:	b.n	15814 <error@@Base+0x585c>
   158fc:	strb	r6, [r3, #20]
   158fe:	movs	r3, r0
   15900:	lsls	r4, r7, #17
   15902:	movs	r0, r0
   15904:	str	r7, [sp, #424]	; 0x1a8
   15906:	movs	r0, r0
   15908:	strb	r6, [r4, #16]
   1590a:	movs	r3, r0
   1590c:	add	r7, pc, #360	; (adr r7, 15a78 <error@@Base+0x5ac0>)
   1590e:	movs	r0, r0
   15910:	add	r6, pc, #1016	; (adr r6, 15d0c <error@@Base+0x5d54>)
   15912:	movs	r0, r0
   15914:	add	r6, pc, #968	; (adr r6, 15ce0 <error@@Base+0x5d28>)
   15916:	movs	r0, r0
   15918:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1591c:	mov	r7, r0
   1591e:	mov	r8, r2
   15920:	mov	r0, r2
   15922:	ldr	r2, [pc, #192]	; (159e4 <error@@Base+0x5a2c>)
   15924:	sub	sp, #28
   15926:	ldr	r3, [pc, #192]	; (159e8 <error@@Base+0x5a30>)
   15928:	mov	r6, r1
   1592a:	add	r2, pc
   1592c:	ldr.w	r9, [pc, #188]	; 159ec <error@@Base+0x5a34>
   15930:	ldr	r5, [pc, #188]	; (159f0 <error@@Base+0x5a38>)
   15932:	ldr	r3, [r2, r3]
   15934:	add	r9, pc
   15936:	add	r5, pc
   15938:	ldr	r3, [r3, #0]
   1593a:	str	r3, [sp, #20]
   1593c:	mov.w	r3, #0
   15940:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   15944:	mov	r2, r6
   15946:	mov	r1, r9
   15948:	mov	r4, r0
   1594a:	ldr	r0, [pc, #168]	; (159f4 <error@@Base+0x5a3c>)
   1594c:	add	r0, pc
   1594e:	bl	10194 <error@@Base+0x1dc>
   15952:	add	r2, sp, #12
   15954:	adds	r1, r4, #1
   15956:	str	r2, [sp, #4]
   15958:	mov	r0, r2
   1595a:	bl	12b24 <error@@Base+0x2b6c>
   1595e:	ldr	r0, [pc, #152]	; (159f8 <error@@Base+0x5a40>)
   15960:	strb.w	r6, [sp, #16]
   15964:	mov	r1, r7
   15966:	ldr	r2, [sp, #4]
   15968:	movs	r3, #5
   1596a:	ldr	r6, [r5, r0]
   1596c:	mov	r0, r6
   1596e:	bl	11728 <error@@Base+0x1770>
   15972:	cmp	r0, #5
   15974:	bne.n	159a6 <error@@Base+0x59ee>
   15976:	mov	r0, r8
   15978:	bl	8390 <PEM_write_bio_PrivateKey@plt+0x4284>
   1597c:	mov	r3, r4
   1597e:	mov	r1, r7
   15980:	mov	r2, r0
   15982:	mov	r0, r6
   15984:	bl	11728 <error@@Base+0x1770>
   15988:	cmp	r0, r4
   1598a:	it	eq
   1598c:	moveq	r0, #0
   1598e:	bne.n	159c2 <error@@Base+0x5a0a>
   15990:	ldr	r2, [pc, #104]	; (159fc <error@@Base+0x5a44>)
   15992:	ldr	r3, [pc, #84]	; (159e8 <error@@Base+0x5a30>)
   15994:	add	r2, pc
   15996:	ldr	r3, [r2, r3]
   15998:	ldr	r2, [r3, #0]
   1599a:	ldr	r3, [sp, #20]
   1599c:	eors	r2, r3
   1599e:	bne.n	159de <error@@Base+0x5a26>
   159a0:	add	sp, #28
   159a2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   159a6:	blx	40ac <__errno_location@plt>
   159aa:	ldr	r0, [r0, #0]
   159ac:	blx	3464 <strerror@plt+0x4>
   159b0:	mov	r1, r9
   159b2:	mov	r2, r0
   159b4:	ldr	r0, [pc, #72]	; (15a00 <error@@Base+0x5a48>)
   159b6:	add	r0, pc
   159b8:	bl	ffb8 <error@@Base>
   159bc:	mov.w	r0, #4294967295	; 0xffffffff
   159c0:	b.n	15990 <error@@Base+0x59d8>
   159c2:	blx	40ac <__errno_location@plt>
   159c6:	ldr	r0, [r0, #0]
   159c8:	blx	3464 <strerror@plt+0x4>
   159cc:	mov	r1, r9
   159ce:	mov	r2, r0
   159d0:	ldr	r0, [pc, #48]	; (15a04 <error@@Base+0x5a4c>)
   159d2:	add	r0, pc
   159d4:	bl	ffb8 <error@@Base>
   159d8:	mov.w	r0, #4294967295	; 0xffffffff
   159dc:	b.n	15990 <error@@Base+0x59d8>
   159de:	blx	3d00 <__stack_chk_fail@plt>
   159e2:	nop
   159e4:	strb	r6, [r4, #8]
   159e6:	movs	r3, r0
   159e8:	lsls	r4, r7, #17
   159ea:	movs	r0, r0
   159ec:	add	r6, pc, #880	; (adr r6, 15d60 <error@@Base+0x5da8>)
   159ee:	movs	r0, r0
   159f0:	strb	r2, [r3, #8]
   159f2:	movs	r3, r0
   159f4:	add	r6, pc, #320	; (adr r6, 15b38 <error@@Base+0x5b80>)
   159f6:	movs	r0, r0
   159f8:	lsls	r0, r5, #17
   159fa:	movs	r0, r0
   159fc:	strb	r4, [r7, #6]
   159fe:	movs	r3, r0
   15a00:	add	r5, pc, #968	; (adr r5, 15dcc <error@@Base+0x5e14>)
   15a02:	movs	r0, r0
   15a04:	add	r5, pc, #856	; (adr r5, 15d60 <error@@Base+0x5da8>)
   15a06:	movs	r0, r0
   15a08:	ldr	r2, [pc, #256]	; (15b0c <error@@Base+0x5b54>)
   15a0a:	ldr	r3, [pc, #260]	; (15b10 <error@@Base+0x5b58>)
   15a0c:	add	r2, pc
   15a0e:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   15a12:	mov	r5, r0
   15a14:	ldr	r0, [pc, #252]	; (15b14 <error@@Base+0x5b5c>)
   15a16:	sub	sp, #24
   15a18:	ldr	r3, [r2, r3]
   15a1a:	mov	r6, r1
   15a1c:	add	r0, pc
   15a1e:	ldr	r4, [pc, #248]	; (15b18 <error@@Base+0x5b60>)
   15a20:	ldr	r3, [r3, #0]
   15a22:	str	r3, [sp, #20]
   15a24:	mov.w	r3, #0
   15a28:	bl	10194 <error@@Base+0x1dc>
   15a2c:	ldr	r0, [pc, #236]	; (15b1c <error@@Base+0x5b64>)
   15a2e:	add	r4, pc
   15a30:	add	r7, sp, #16
   15a32:	mov	r1, r5
   15a34:	movs	r3, #4
   15a36:	ldr.w	r8, [r4, r0]
   15a3a:	mov	r2, r7
   15a3c:	mov	r0, r8
   15a3e:	bl	11728 <error@@Base+0x1770>
   15a42:	cmp	r0, #4
   15a44:	bne.n	15a94 <error@@Base+0x5adc>
   15a46:	mov	r0, r7
   15a48:	bl	12aec <error@@Base+0x2b34>
   15a4c:	cmp.w	r0, #262144	; 0x40000
   15a50:	mov	r4, r0
   15a52:	str	r0, [sp, #4]
   15a54:	bhi.n	15ab8 <error@@Base+0x5b00>
   15a56:	mov	r0, r6
   15a58:	bl	80f0 <PEM_write_bio_PrivateKey@plt+0x3fe4>
   15a5c:	mov	r0, r6
   15a5e:	add	r2, sp, #12
   15a60:	mov	r1, r4
   15a62:	bl	84e8 <PEM_write_bio_PrivateKey@plt+0x43dc>
   15a66:	mov	r6, r0
   15a68:	str	r0, [sp, #4]
   15a6a:	cbnz	r0, 15ace <error@@Base+0x5b16>
   15a6c:	ldr	r2, [sp, #12]
   15a6e:	mov	r1, r5
   15a70:	mov	r0, r8
   15a72:	mov	r3, r4
   15a74:	bl	11728 <error@@Base+0x1770>
   15a78:	cmp	r0, r4
   15a7a:	bne.n	15ae8 <error@@Base+0x5b30>
   15a7c:	ldr	r2, [pc, #160]	; (15b20 <error@@Base+0x5b68>)
   15a7e:	ldr	r3, [pc, #144]	; (15b10 <error@@Base+0x5b58>)
   15a80:	add	r2, pc
   15a82:	ldr	r3, [r2, r3]
   15a84:	ldr	r2, [r3, #0]
   15a86:	ldr	r3, [sp, #20]
   15a88:	eors	r2, r3
   15a8a:	bne.n	15b08 <error@@Base+0x5b50>
   15a8c:	mov	r0, r6
   15a8e:	add	sp, #24
   15a90:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   15a94:	blx	40ac <__errno_location@plt>
   15a98:	mov.w	r6, #4294967295	; 0xffffffff
   15a9c:	ldr	r0, [r0, #0]
   15a9e:	cmp	r0, #32
   15aa0:	beq.n	15a7c <error@@Base+0x5ac4>
   15aa2:	blx	3464 <strerror@plt+0x4>
   15aa6:	ldr	r1, [pc, #124]	; (15b24 <error@@Base+0x5b6c>)
   15aa8:	add	r1, pc
   15aaa:	adds	r1, #16
   15aac:	mov	r2, r0
   15aae:	ldr	r0, [pc, #120]	; (15b28 <error@@Base+0x5b70>)
   15ab0:	add	r0, pc
   15ab2:	bl	ffb8 <error@@Base>
   15ab6:	b.n	15a7c <error@@Base+0x5ac4>
   15ab8:	ldr	r1, [pc, #112]	; (15b2c <error@@Base+0x5b74>)
   15aba:	mov	r2, r0
   15abc:	ldr	r0, [pc, #112]	; (15b30 <error@@Base+0x5b78>)
   15abe:	mov.w	r6, #4294967295	; 0xffffffff
   15ac2:	add	r1, pc
   15ac4:	add	r0, pc
   15ac6:	adds	r1, #16
   15ac8:	bl	ffb8 <error@@Base>
   15acc:	b.n	15a7c <error@@Base+0x5ac4>
   15ace:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   15ad2:	ldr	r1, [pc, #96]	; (15b34 <error@@Base+0x5b7c>)
   15ad4:	mov.w	r6, #4294967295	; 0xffffffff
   15ad8:	add	r1, pc
   15ada:	adds	r1, #16
   15adc:	mov	r2, r0
   15ade:	ldr	r0, [pc, #88]	; (15b38 <error@@Base+0x5b80>)
   15ae0:	add	r0, pc
   15ae2:	bl	ffb8 <error@@Base>
   15ae6:	b.n	15a7c <error@@Base+0x5ac4>
   15ae8:	blx	40ac <__errno_location@plt>
   15aec:	mov.w	r6, #4294967295	; 0xffffffff
   15af0:	ldr	r0, [r0, #0]
   15af2:	blx	3464 <strerror@plt+0x4>
   15af6:	ldr	r1, [pc, #68]	; (15b3c <error@@Base+0x5b84>)
   15af8:	add	r1, pc
   15afa:	adds	r1, #16
   15afc:	mov	r2, r0
   15afe:	ldr	r0, [pc, #64]	; (15b40 <error@@Base+0x5b88>)
   15b00:	add	r0, pc
   15b02:	bl	ffb8 <error@@Base>
   15b06:	b.n	15a7c <error@@Base+0x5ac4>
   15b08:	blx	3d00 <__stack_chk_fail@plt>
   15b0c:	strb	r4, [r0, #5]
   15b0e:	movs	r3, r0
   15b10:	lsls	r4, r7, #17
   15b12:	movs	r0, r0
   15b14:	add	r5, pc, #624	; (adr r5, 15d88 <error@@Base+0x5dd0>)
   15b16:	movs	r0, r0
   15b18:	strb	r2, [r4, #4]
   15b1a:	movs	r3, r0
   15b1c:	lsls	r4, r4, #17
   15b1e:	movs	r0, r0
   15b20:	strb	r0, [r2, #3]
   15b22:	movs	r3, r0
   15b24:	add	r5, pc, #416	; (adr r5, 15cc8 <error@@Base+0x5d10>)
   15b26:	movs	r0, r0
   15b28:	add	r5, pc, #128	; (adr r5, 15bac <error@@Base+0x5bf4>)
   15b2a:	movs	r0, r0
   15b2c:	add	r5, pc, #312	; (adr r5, 15c68 <error@@Base+0x5cb0>)
   15b2e:	movs	r0, r0
   15b30:	add	r5, pc, #128	; (adr r5, 15bb4 <error@@Base+0x5bfc>)
   15b32:	movs	r0, r0
   15b34:	add	r5, pc, #224	; (adr r5, 15c18 <error@@Base+0x5c60>)
   15b36:	movs	r0, r0
   15b38:	ldrb	r0, [r6, #1]
   15b3a:	movs	r0, r0
   15b3c:	add	r5, pc, #96	; (adr r5, 15ba0 <error@@Base+0x5be8>)
   15b3e:	movs	r0, r0
   15b40:	add	r5, pc, #0	; (adr r5, 15b44 <error@@Base+0x5b8c>)
   15b42:	movs	r0, r0
   15b44:	ldr	r2, [pc, #124]	; (15bc4 <error@@Base+0x5c0c>)
   15b46:	ldr	r3, [pc, #128]	; (15bc8 <error@@Base+0x5c10>)
   15b48:	add	r2, pc
   15b4a:	push	{lr}
   15b4c:	sub	sp, #68	; 0x44
   15b4e:	ldr	r3, [r2, r3]
   15b50:	ldr	r3, [r3, #0]
   15b52:	str	r3, [sp, #60]	; 0x3c
   15b54:	mov.w	r3, #0
   15b58:	bl	19ae4 <setlogin@@Base+0x44>
   15b5c:	blx	37f4 <OpenSSL_version_num@plt>
   15b60:	mov	r1, r0
   15b62:	movw	r0, #4207	; 0x106f
   15b66:	movt	r0, #4112	; 0x1010
   15b6a:	bl	19aa8 <setlogin@@Base+0x8>
   15b6e:	cbz	r0, 15ba2 <error@@Base+0x5bea>
   15b70:	blx	3f58 <RAND_status@plt>
   15b74:	cmp	r0, #1
   15b76:	bne.n	15bbc <error@@Base+0x5c04>
   15b78:	add	r0, sp, #12
   15b7a:	movs	r1, #48	; 0x30
   15b7c:	str	r0, [sp, #4]
   15b7e:	bl	19814 <error@@Base+0x985c>
   15b82:	movs	r2, #48	; 0x30
   15b84:	ldr	r0, [sp, #4]
   15b86:	mov	r1, r2
   15b88:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15b8c:	ldr	r2, [pc, #60]	; (15bcc <error@@Base+0x5c14>)
   15b8e:	ldr	r3, [pc, #56]	; (15bc8 <error@@Base+0x5c10>)
   15b90:	add	r2, pc
   15b92:	ldr	r3, [r2, r3]
   15b94:	ldr	r2, [r3, #0]
   15b96:	ldr	r3, [sp, #60]	; 0x3c
   15b98:	eors	r2, r3
   15b9a:	bne.n	15bb8 <error@@Base+0x5c00>
   15b9c:	add	sp, #68	; 0x44
   15b9e:	ldr.w	pc, [sp], #4
   15ba2:	blx	37f4 <OpenSSL_version_num@plt>
   15ba6:	movw	r1, #4207	; 0x106f
   15baa:	movt	r1, #4112	; 0x1010
   15bae:	mov	r2, r0
   15bb0:	ldr	r0, [pc, #28]	; (15bd0 <error@@Base+0x5c18>)
   15bb2:	add	r0, pc
   15bb4:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   15bb8:	blx	3d00 <__stack_chk_fail@plt>
   15bbc:	ldr	r0, [pc, #20]	; (15bd4 <error@@Base+0x5c1c>)
   15bbe:	add	r0, pc
   15bc0:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   15bc4:	strb	r0, [r1, #0]
   15bc6:	movs	r3, r0
   15bc8:	lsls	r4, r7, #17
   15bca:	movs	r0, r0
   15bcc:	ldr	r0, [r0, #124]	; 0x7c
   15bce:	movs	r3, r0
   15bd0:	add	r4, pc, #504	; (adr r4, 15dcc <error@@Base+0x5e14>)
   15bd2:	movs	r0, r0
   15bd4:	add	r4, pc, #696	; (adr r4, 15e90 <error@@Base+0x5ed8>)
   15bd6:	movs	r0, r0
   15bd8:	cmp	r2, #64	; 0x40
   15bda:	bne.n	15bfe <error@@Base+0x5c46>
   15bdc:	push	{r3, r4, r5, lr}
   15bde:	mov.w	r2, #256	; 0x100
   15be2:	mov	r4, r0
   15be4:	mov	r5, r1
   15be6:	bl	17090 <error@@Base+0x70d8>
   15bea:	add.w	r0, r4, #64	; 0x40
   15bee:	add.w	r1, r5, #32
   15bf2:	mov.w	r2, #256	; 0x100
   15bf6:	bl	17090 <error@@Base+0x70d8>
   15bfa:	movs	r0, #0
   15bfc:	pop	{r3, r4, r5, pc}
   15bfe:	mvn.w	r0, #9
   15c02:	bx	lr
   15c04:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c08:	mov	r4, r0
   15c0a:	vpush	{d8}
   15c0e:	mov	sl, r1
   15c10:	ldr	r6, [pc, #356]	; (15d78 <error@@Base+0x5dc0>)
   15c12:	mov.w	r9, #0
   15c16:	ldr.w	ip, [pc, #356]	; 15d7c <error@@Base+0x5dc4>
   15c1a:	add	r6, pc
   15c1c:	sub	sp, #84	; 0x54
   15c1e:	add	ip, pc
   15c20:	ldrd	r0, r1, [r6]
   15c24:	mov	r6, r2
   15c26:	str	r6, [sp, #0]
   15c28:	mov	r6, r3
   15c2a:	ldr	r3, [pc, #340]	; (15d80 <error@@Base+0x5dc8>)
   15c2c:	add.w	fp, sp, #20
   15c30:	add	r5, sp, #44	; 0x2c
   15c32:	add.w	r8, sp, #12
   15c36:	stmia.w	fp, {r0, r1}
   15c3a:	movs	r2, #32
   15c3c:	ldr.w	r3, [ip, r3]
   15c40:	mov	r1, r9
   15c42:	ldr	r7, [sp, #140]	; 0x8c
   15c44:	mov	r0, r5
   15c46:	ldr	r3, [r3, #0]
   15c48:	str	r3, [sp, #76]	; 0x4c
   15c4a:	mov.w	r3, #0
   15c4e:	blx	36c4 <memset@plt>
   15c52:	mov	r0, r4
   15c54:	mov	r1, r8
   15c56:	mov	r2, r9
   15c58:	rev.w	r3, sl
   15c5c:	strd	r9, r3, [sp, #12]
   15c60:	bl	170e0 <error@@Base+0x7128>
   15c64:	movs	r3, #32
   15c66:	mov	r0, r4
   15c68:	mov	r2, r5
   15c6a:	mov	r1, r5
   15c6c:	bl	170f8 <error@@Base+0x7140>
   15c70:	ldr	r3, [sp, #132]	; 0x84
   15c72:	cmp	r7, #0
   15c74:	beq.n	15d02 <error@@Base+0x5d4a>
   15c76:	ldr	r2, [sp, #132]	; 0x84
   15c78:	adds	r7, r6, r3
   15c7a:	ldr	r3, [sp, #0]
   15c7c:	add.w	sl, r3, r2
   15c80:	cbz	r2, 15c9c <error@@Base+0x5ce4>
   15c82:	add.w	r0, r4, #64	; 0x40
   15c86:	mov	r2, r9
   15c88:	mov	r1, r8
   15c8a:	str	r0, [sp, #4]
   15c8c:	bl	170e0 <error@@Base+0x7128>
   15c90:	ldr	r3, [sp, #132]	; 0x84
   15c92:	ldr	r2, [sp, #0]
   15c94:	mov	r1, r6
   15c96:	ldr	r0, [sp, #4]
   15c98:	bl	170f8 <error@@Base+0x7140>
   15c9c:	mov	r2, fp
   15c9e:	mov	r1, r8
   15ca0:	mov	r0, r4
   15ca2:	add.w	r9, sp, #28
   15ca6:	bl	170e0 <error@@Base+0x7128>
   15caa:	mov	r1, r7
   15cac:	ldr	r3, [sp, #128]	; 0x80
   15cae:	mov	r2, sl
   15cb0:	mov	r0, r4
   15cb2:	movs	r7, #0
   15cb4:	bl	170f8 <error@@Base+0x7140>
   15cb8:	ldrd	r2, r3, [sp, #128]	; 0x80
   15cbc:	ldr	r1, [sp, #0]
   15cbe:	adds	r2, r3, r2
   15cc0:	mov	r3, r5
   15cc2:	adds	r0, r1, r2
   15cc4:	bl	16938 <error@@Base+0x6980>
   15cc8:	movs	r2, #16
   15cca:	mov	r0, r9
   15ccc:	mov	r1, r2
   15cce:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15cd2:	movs	r2, #8
   15cd4:	mov	r1, r2
   15cd6:	mov	r0, r8
   15cd8:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15cdc:	movs	r2, #32
   15cde:	mov	r1, r2
   15ce0:	mov	r0, r5
   15ce2:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15ce6:	ldr	r2, [pc, #156]	; (15d84 <error@@Base+0x5dcc>)
   15ce8:	ldr	r3, [pc, #148]	; (15d80 <error@@Base+0x5dc8>)
   15cea:	add	r2, pc
   15cec:	ldr	r3, [r2, r3]
   15cee:	ldr	r2, [r3, #0]
   15cf0:	ldr	r3, [sp, #76]	; 0x4c
   15cf2:	eors	r2, r3
   15cf4:	bne.n	15d56 <error@@Base+0x5d9e>
   15cf6:	mov	r0, r7
   15cf8:	add	sp, #84	; 0x54
   15cfa:	vpop	{d8}
   15cfe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d02:	ldr	r2, [sp, #128]	; 0x80
   15d04:	add.w	r9, sp, #28
   15d08:	mov	r1, r6
   15d0a:	adds	r2, r3, r2
   15d0c:	mov	r0, r9
   15d0e:	adds	r7, r6, r2
   15d10:	mov	r3, r5
   15d12:	bl	16938 <error@@Base+0x6980>
   15d16:	mov	r0, r9
   15d18:	mov	r1, r7
   15d1a:	movs	r2, #16
   15d1c:	bl	1bde4 <mkdtemp@@Base+0x7c4>
   15d20:	mov	r7, r0
   15d22:	cbnz	r0, 15d50 <error@@Base+0x5d98>
   15d24:	ldr	r3, [sp, #132]	; 0x84
   15d26:	ldr	r2, [sp, #132]	; 0x84
   15d28:	add.w	sl, r6, r3
   15d2c:	ldr	r3, [sp, #0]
   15d2e:	add	r3, r2
   15d30:	vmov	s16, r3
   15d34:	cbnz	r2, 15d5a <error@@Base+0x5da2>
   15d36:	mov	r2, fp
   15d38:	mov	r1, r8
   15d3a:	mov	r0, r4
   15d3c:	bl	170e0 <error@@Base+0x7128>
   15d40:	vmov	r2, s16
   15d44:	ldr	r3, [sp, #128]	; 0x80
   15d46:	mov	r1, sl
   15d48:	mov	r0, r4
   15d4a:	bl	170f8 <error@@Base+0x7140>
   15d4e:	b.n	15cc8 <error@@Base+0x5d10>
   15d50:	mvn.w	r7, #29
   15d54:	b.n	15cc8 <error@@Base+0x5d10>
   15d56:	blx	3d00 <__stack_chk_fail@plt>
   15d5a:	add.w	r0, r4, #64	; 0x40
   15d5e:	mov	r2, r7
   15d60:	mov	r1, r8
   15d62:	str	r0, [sp, #4]
   15d64:	bl	170e0 <error@@Base+0x7128>
   15d68:	ldr	r3, [sp, #132]	; 0x84
   15d6a:	ldr	r2, [sp, #0]
   15d6c:	mov	r1, r6
   15d6e:	ldr	r0, [sp, #4]
   15d70:	bl	170f8 <error@@Base+0x7140>
   15d74:	b.n	15d36 <error@@Base+0x5d7e>
   15d76:	nop
   15d78:	add	r4, pc, #408	; (adr r4, 15f14 <error@@Base+0x5f5c>)
   15d7a:	movs	r0, r0
   15d7c:	ldr	r2, [r6, #112]	; 0x70
   15d7e:	movs	r3, r0
   15d80:	lsls	r4, r7, #17
   15d82:	movs	r0, r0
   15d84:	ldr	r6, [r4, #100]	; 0x64
   15d86:	movs	r3, r0
   15d88:	push	{r4, r5, r6, r7, lr}
   15d8a:	mov	r5, r2
   15d8c:	sub	sp, #28
   15d8e:	ldr	r2, [pc, #96]	; (15df0 <error@@Base+0x5e38>)
   15d90:	mov	r7, r3
   15d92:	ldr	r3, [pc, #96]	; (15df4 <error@@Base+0x5e3c>)
   15d94:	add	r2, pc
   15d96:	ldr	r4, [sp, #48]	; 0x30
   15d98:	ldr	r3, [r2, r3]
   15d9a:	cmp	r4, #3
   15d9c:	ldr	r3, [r3, #0]
   15d9e:	str	r3, [sp, #20]
   15da0:	mov.w	r3, #0
   15da4:	bls.n	15de4 <error@@Base+0x5e2c>
   15da6:	movs	r4, #0
   15da8:	adds	r0, #64	; 0x40
   15daa:	mov	r6, r1
   15dac:	mov	r2, r4
   15dae:	add	r1, sp, #12
   15db0:	str	r0, [sp, #4]
   15db2:	rev	r5, r5
   15db4:	strd	r4, r5, [sp, #12]
   15db8:	bl	170e0 <error@@Base+0x7128>
   15dbc:	ldr	r0, [sp, #4]
   15dbe:	movs	r3, #4
   15dc0:	add	r2, sp, #8
   15dc2:	mov	r1, r7
   15dc4:	bl	170f8 <error@@Base+0x7140>
   15dc8:	ldr	r3, [sp, #8]
   15dca:	mov	r0, r4
   15dcc:	rev	r3, r3
   15dce:	str	r3, [r6, #0]
   15dd0:	ldr	r2, [pc, #36]	; (15df8 <error@@Base+0x5e40>)
   15dd2:	ldr	r3, [pc, #32]	; (15df4 <error@@Base+0x5e3c>)
   15dd4:	add	r2, pc
   15dd6:	ldr	r3, [r2, r3]
   15dd8:	ldr	r2, [r3, #0]
   15dda:	ldr	r3, [sp, #20]
   15ddc:	eors	r2, r3
   15dde:	bne.n	15dea <error@@Base+0x5e32>
   15de0:	add	sp, #28
   15de2:	pop	{r4, r5, r6, r7, pc}
   15de4:	mvn.w	r0, #2
   15de8:	b.n	15dd0 <error@@Base+0x5e18>
   15dea:	blx	3d00 <__stack_chk_fail@plt>
   15dee:	nop
   15df0:	ldr	r4, [r7, #88]	; 0x58
   15df2:	movs	r3, r0
   15df4:	lsls	r4, r7, #17
   15df6:	movs	r0, r0
   15df8:	ldr	r4, [r7, #84]	; 0x54
   15dfa:	movs	r3, r0
   15dfc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e00:	mov	r7, r1
   15e02:	ldr	r1, [pc, #308]	; (15f38 <error@@Base+0x5f80>)
   15e04:	mov	r8, r3
   15e06:	ldr	r3, [pc, #308]	; (15f3c <error@@Base+0x5f84>)
   15e08:	sub	sp, #36	; 0x24
   15e0a:	add	r1, pc
   15e0c:	mov	r4, r0
   15e0e:	ldr.w	sl, [sp, #72]	; 0x48
   15e12:	mov	r6, r2
   15e14:	ldr	r3, [r1, r3]
   15e16:	ldr	r3, [r3, #0]
   15e18:	str	r3, [sp, #28]
   15e1a:	mov.w	r3, #0
   15e1e:	cbz	r2, 15e24 <error@@Base+0x5e6c>
   15e20:	movs	r3, #0
   15e22:	str	r3, [r2, #0]
   15e24:	cbz	r7, 15e2a <error@@Base+0x5e72>
   15e26:	movs	r3, #0
   15e28:	str	r3, [r7, #0]
   15e2a:	cmp	r4, #0
   15e2c:	beq.n	15f26 <error@@Base+0x5f6e>
   15e2e:	ldr	r0, [r4, #0]
   15e30:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   15e34:	cmp	r0, #3
   15e36:	bne.n	15f26 <error@@Base+0x5f6e>
   15e38:	ldr.w	r9, [r4, #24]
   15e3c:	movw	r4, #65470	; 0xffbe
   15e40:	movt	r4, #32767	; 0x7fff
   15e44:	cmp	sl, r4
   15e46:	ite	ls
   15e48:	movls	r4, #0
   15e4a:	movhi	r4, #1
   15e4c:	cmp.w	r9, #0
   15e50:	it	eq
   15e52:	moveq	r4, #1
   15e54:	cmp	r4, #0
   15e56:	bne.n	15f26 <error@@Base+0x5f6e>
   15e58:	add.w	fp, sl, #64	; 0x40
   15e5c:	strd	fp, r4, [sp, #16]
   15e60:	mov	r0, fp
   15e62:	blx	3ce8 <malloc@plt>
   15e66:	mov	r5, r0
   15e68:	cmp	r0, #0
   15e6a:	beq.n	15f2c <error@@Base+0x5f74>
   15e6c:	mov	r2, r8
   15e6e:	str.w	r9, [sp, #8]
   15e72:	mov	r8, sl
   15e74:	mov.w	r9, #0
   15e78:	add	r1, sp, #16
   15e7a:	strd	r8, r9, [sp]
   15e7e:	bl	164d0 <error@@Base+0x6518>
   15e82:	cbnz	r0, 15e94 <error@@Base+0x5edc>
   15e84:	ldrd	r2, r3, [sp, #16]
   15e88:	cmp	r9, r3
   15e8a:	it	eq
   15e8c:	cmpeq	sl, r2
   15e8e:	it	cs
   15e90:	movcs	r4, r0
   15e92:	bcc.n	15ec8 <error@@Base+0x5f10>
   15e94:	mvn.w	r8, #9
   15e98:	mov	r0, r4
   15e9a:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   15e9e:	mov	r0, r5
   15ea0:	mov	r1, fp
   15ea2:	mov.w	r2, #4294967295	; 0xffffffff
   15ea6:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   15eaa:	mov	r0, r5
   15eac:	blx	385c <free@plt+0x4>
   15eb0:	ldr	r2, [pc, #140]	; (15f40 <error@@Base+0x5f88>)
   15eb2:	ldr	r3, [pc, #136]	; (15f3c <error@@Base+0x5f84>)
   15eb4:	add	r2, pc
   15eb6:	ldr	r3, [r2, r3]
   15eb8:	ldr	r2, [r3, #0]
   15eba:	ldr	r3, [sp, #28]
   15ebc:	eors	r2, r3
   15ebe:	bne.n	15f32 <error@@Base+0x5f7a>
   15ec0:	mov	r0, r8
   15ec2:	add	sp, #36	; 0x24
   15ec4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ec8:	bl	7e5c <PEM_write_bio_PrivateKey@plt+0x3d50>
   15ecc:	mov	r4, r0
   15ece:	cbz	r0, 15f20 <error@@Base+0x5f68>
   15ed0:	ldr	r1, [pc, #112]	; (15f44 <error@@Base+0x5f8c>)
   15ed2:	add	r1, pc
   15ed4:	bl	e960 <PEM_write_bio_PrivateKey@plt+0xa854>
   15ed8:	mov	r8, r0
   15eda:	cmp	r0, #0
   15edc:	bne.n	15e98 <error@@Base+0x5ee0>
   15ede:	ldr	r2, [sp, #16]
   15ee0:	mov	r1, r5
   15ee2:	mov	r0, r4
   15ee4:	sub.w	r2, r2, sl
   15ee8:	bl	e8dc <PEM_write_bio_PrivateKey@plt+0xa7d0>
   15eec:	mov	r8, r0
   15eee:	cmp	r0, #0
   15ef0:	bne.n	15e98 <error@@Base+0x5ee0>
   15ef2:	mov	r0, r4
   15ef4:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   15ef8:	mov	r9, r0
   15efa:	cbz	r7, 15f16 <error@@Base+0x5f5e>
   15efc:	blx	3ce8 <malloc@plt>
   15f00:	mov	sl, r0
   15f02:	str	r0, [r7, #0]
   15f04:	cbz	r0, 15f20 <error@@Base+0x5f68>
   15f06:	mov	r0, r4
   15f08:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   15f0c:	mov	r2, r9
   15f0e:	mov	r1, r0
   15f10:	mov	r0, sl
   15f12:	blx	3a94 <memcpy@plt>
   15f16:	cmp	r6, #0
   15f18:	beq.n	15e98 <error@@Base+0x5ee0>
   15f1a:	str.w	r9, [r6]
   15f1e:	b.n	15e98 <error@@Base+0x5ee0>
   15f20:	mvn.w	r8, #1
   15f24:	b.n	15e98 <error@@Base+0x5ee0>
   15f26:	mvn.w	r8, #9
   15f2a:	b.n	15eb0 <error@@Base+0x5ef8>
   15f2c:	mvn.w	r8, #1
   15f30:	b.n	15eb0 <error@@Base+0x5ef8>
   15f32:	blx	3d00 <__stack_chk_fail@plt>
   15f36:	nop
   15f38:	ldr	r6, [r0, #84]	; 0x54
   15f3a:	movs	r3, r0
   15f3c:	lsls	r4, r7, #17
   15f3e:	movs	r0, r0
   15f40:	ldr	r4, [r3, #72]	; 0x48
   15f42:	movs	r3, r0
   15f44:	ldrh	r2, [r3, #28]
   15f46:	movs	r0, r0
   15f48:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f4c:	mov	r7, r2
   15f4e:	ldr	r2, [pc, #436]	; (16104 <error@@Base+0x614c>)
   15f50:	mov	fp, r3
   15f52:	ldr	r3, [pc, #436]	; (16108 <error@@Base+0x6150>)
   15f54:	sub	sp, #52	; 0x34
   15f56:	add	r2, pc
   15f58:	ldr	r3, [r2, r3]
   15f5a:	movs	r2, #0
   15f5c:	ldr	r3, [r3, #0]
   15f5e:	str	r3, [sp, #44]	; 0x2c
   15f60:	mov.w	r3, #0
   15f64:	movs	r3, #0
   15f66:	str	r3, [sp, #20]
   15f68:	movs	r3, #0
   15f6a:	strd	r2, r3, [sp, #32]
   15f6e:	cmp	r0, #0
   15f70:	beq.w	160ba <error@@Base+0x6102>
   15f74:	mov	sl, r0
   15f76:	ldr	r0, [r0, #0]
   15f78:	mov	r5, r1
   15f7a:	bl	8f58 <PEM_write_bio_PrivateKey@plt+0x4e4c>
   15f7e:	cmp	r0, #3
   15f80:	bne.w	160ba <error@@Base+0x6102>
   15f84:	ldr.w	r3, [sl, #28]
   15f88:	cmp	r3, #0
   15f8a:	beq.w	160ba <error@@Base+0x6102>
   15f8e:	clz	r3, r5
   15f92:	ldr	r2, [sp, #88]	; 0x58
   15f94:	movw	r4, #65470	; 0xffbe
   15f98:	movt	r4, #32767	; 0x7fff
   15f9c:	lsrs	r3, r3, #5
   15f9e:	cmp	r2, r4
   15fa0:	it	hi
   15fa2:	orrhi.w	r3, r3, #1
   15fa6:	cmp	r7, #0
   15fa8:	ite	ne
   15faa:	movne	r4, r3
   15fac:	moveq	r4, #1
   15fae:	cmp	r4, #0
   15fb0:	bne.w	160ba <error@@Base+0x6102>
   15fb4:	mov	r0, r5
   15fb6:	mov	r1, r7
   15fb8:	bl	7e9c <PEM_write_bio_PrivateKey@plt+0x3d90>
   15fbc:	mov	r5, r0
   15fbe:	cmp	r0, #0
   15fc0:	beq.w	160da <error@@Base+0x6122>
   15fc4:	mov	r2, r4
   15fc6:	add	r1, sp, #20
   15fc8:	bl	e2d8 <PEM_write_bio_PrivateKey@plt+0xa1cc>
   15fcc:	mov	r4, r0
   15fce:	cbz	r0, 15ff4 <error@@Base+0x603c>
   15fd0:	mov	r0, r5
   15fd2:	bl	7f78 <PEM_write_bio_PrivateKey@plt+0x3e6c>
   15fd6:	ldr	r0, [sp, #20]
   15fd8:	blx	385c <free@plt+0x4>
   15fdc:	ldr	r2, [pc, #300]	; (1610c <error@@Base+0x6154>)
   15fde:	ldr	r3, [pc, #296]	; (16108 <error@@Base+0x6150>)
   15fe0:	add	r2, pc
   15fe2:	ldr	r3, [r2, r3]
   15fe4:	ldr	r2, [r3, #0]
   15fe6:	ldr	r3, [sp, #44]	; 0x2c
   15fe8:	eors	r2, r3
   15fea:	bne.n	160e0 <error@@Base+0x6128>
   15fec:	mov	r0, r4
   15fee:	add	sp, #52	; 0x34
   15ff0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ff4:	add	r2, sp, #28
   15ff6:	add	r1, sp, #24
   15ff8:	mov	r0, r5
   15ffa:	bl	e1dc <PEM_write_bio_PrivateKey@plt+0xa0d0>
   15ffe:	mov	r4, r0
   16000:	cmp	r0, #0
   16002:	bne.n	15fd0 <error@@Base+0x6018>
   16004:	ldr	r0, [pc, #264]	; (16110 <error@@Base+0x6158>)
   16006:	ldr	r1, [sp, #20]
   16008:	add	r0, pc
   1600a:	blx	407c <strcmp@plt>
   1600e:	cbz	r0, 16016 <error@@Base+0x605e>
   16010:	mvn.w	r4, #12
   16014:	b.n	15fd0 <error@@Base+0x6018>
   16016:	mov	r0, r5
   16018:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   1601c:	cmp	r0, #0
   1601e:	bne.n	160c0 <error@@Base+0x6108>
   16020:	ldr.w	r8, [sp, #28]
   16024:	cmp.w	r8, #64	; 0x40
   16028:	it	hi
   1602a:	mvnhi.w	r4, #3
   1602e:	bhi.n	15fd0 <error@@Base+0x6018>
   16030:	ldr	r3, [sp, #88]	; 0x58
   16032:	str	r4, [sp, #36]	; 0x24
   16034:	add.w	r6, r8, r3
   16038:	str	r6, [sp, #32]
   1603a:	mov	r0, r6
   1603c:	blx	3ce8 <malloc@plt>
   16040:	mov	r7, r0
   16042:	cmp	r0, #0
   16044:	beq.n	160fc <error@@Base+0x6144>
   16046:	mov	r0, r6
   16048:	blx	3ce8 <malloc@plt>
   1604c:	mov	r9, r0
   1604e:	cmp	r0, #0
   16050:	beq.n	160e4 <error@@Base+0x612c>
   16052:	ldr	r1, [sp, #24]
   16054:	mov	r2, r8
   16056:	mov	r0, r7
   16058:	blx	3a94 <memcpy@plt>
   1605c:	ldr	r2, [sp, #88]	; 0x58
   1605e:	mov	r1, fp
   16060:	add.w	r0, r7, r8
   16064:	blx	3a94 <memcpy@plt>
   16068:	ldr.w	r3, [sl, #28]
   1606c:	add	r1, sp, #32
   1606e:	str	r4, [sp, #4]
   16070:	mov	r2, r7
   16072:	mov	r0, r9
   16074:	str	r6, [sp, #0]
   16076:	str	r3, [sp, #8]
   16078:	bl	16654 <error@@Base+0x669c>
   1607c:	mov	r4, r0
   1607e:	cbnz	r0, 160c6 <error@@Base+0x610e>
   16080:	ldrd	r0, r1, [sp, #32]
   16084:	mov.w	fp, #0
   16088:	ldr	r3, [sp, #88]	; 0x58
   1608a:	cmp	fp, r1
   1608c:	ite	eq
   1608e:	cmpeq	r3, r0
   16090:	mvnne.w	r4, #20
   16094:	mov	r1, r6
   16096:	mov.w	r2, #4294967295	; 0xffffffff
   1609a:	mov	r0, r7
   1609c:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   160a0:	mov	r0, r7
   160a2:	blx	385c <free@plt+0x4>
   160a6:	mov	r0, r9
   160a8:	mov	r1, r6
   160aa:	mov.w	r2, #4294967295	; 0xffffffff
   160ae:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   160b2:	mov	r0, r9
   160b4:	blx	385c <free@plt+0x4>
   160b8:	b.n	15fd0 <error@@Base+0x6018>
   160ba:	mvn.w	r4, #9
   160be:	b.n	15fdc <error@@Base+0x6024>
   160c0:	mvn.w	r4, #22
   160c4:	b.n	15fd0 <error@@Base+0x6018>
   160c6:	mov	r2, r0
   160c8:	ldr	r1, [pc, #72]	; (16114 <error@@Base+0x615c>)
   160ca:	ldr	r0, [pc, #76]	; (16118 <error@@Base+0x6160>)
   160cc:	mvn.w	r4, #20
   160d0:	add	r1, pc
   160d2:	add	r0, pc
   160d4:	bl	10140 <error@@Base+0x188>
   160d8:	b.n	16094 <error@@Base+0x60dc>
   160da:	mvn.w	r4, #1
   160de:	b.n	15fdc <error@@Base+0x6024>
   160e0:	blx	3d00 <__stack_chk_fail@plt>
   160e4:	mov	r0, r7
   160e6:	mov	r1, r6
   160e8:	mov.w	r2, #4294967295	; 0xffffffff
   160ec:	mvn.w	r4, #1
   160f0:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   160f4:	mov	r0, r7
   160f6:	blx	385c <free@plt+0x4>
   160fa:	b.n	15fd0 <error@@Base+0x6018>
   160fc:	mvn.w	r4, #1
   16100:	b.n	15fd0 <error@@Base+0x6018>
   16102:	nop
   16104:	ldr	r2, [r7, #60]	; 0x3c
   16106:	movs	r3, r0
   16108:	lsls	r4, r7, #17
   1610a:	movs	r0, r0
   1610c:	ldr	r0, [r6, #52]	; 0x34
   1610e:	movs	r3, r0
   16110:	ldrh	r4, [r4, #18]
   16112:	movs	r0, r0
   16114:	ldr	r7, [sp, #736]	; 0x2e0
   16116:	movs	r0, r0
   16118:	ldr	r6, [sp, #264]	; 0x108
   1611a:	movs	r0, r0
   1611c:	push	{r4, r5, r6, lr}
   1611e:	mov	r6, r0
   16120:	ldr	r4, [pc, #32]	; (16144 <error@@Base+0x618c>)
   16122:	movs	r5, #0
   16124:	ldr	r1, [pc, #32]	; (16148 <error@@Base+0x6190>)
   16126:	add	r4, pc
   16128:	add	r1, pc
   1612a:	b.n	16136 <error@@Base+0x617e>
   1612c:	ldr.w	r5, [r4, #16]!
   16130:	adds	r3, r5, #1
   16132:	beq.n	16140 <error@@Base+0x6188>
   16134:	ldr	r1, [r4, #4]
   16136:	mov	r0, r6
   16138:	blx	3630 <strcasecmp@plt>
   1613c:	cmp	r0, #0
   1613e:	bne.n	1612c <error@@Base+0x6174>
   16140:	mov	r0, r5
   16142:	pop	{r4, r5, r6, pc}
   16144:	ldr	r2, [r0, #12]
   16146:	movs	r3, r0
   16148:	ldr	r7, [sp, #464]	; 0x1d0
   1614a:	movs	r0, r0
   1614c:	cmp	r0, #4
   1614e:	bhi.n	16166 <error@@Base+0x61ae>
   16150:	ldr	r3, [pc, #24]	; (1616c <error@@Base+0x61b4>)
   16152:	lsls	r2, r0, #4
   16154:	add	r3, pc
   16156:	adds	r1, r3, r2
   16158:	ldr	r3, [r3, r2]
   1615a:	cmp	r0, r3
   1615c:	bne.n	16166 <error@@Base+0x61ae>
   1615e:	ldr	r0, [r1, #12]
   16160:	cbz	r0, 16168 <error@@Base+0x61b0>
   16162:	ldr	r0, [r1, #4]
   16164:	bx	lr
   16166:	movs	r0, #0
   16168:	bx	lr
   1616a:	nop
   1616c:	ldr	r4, [r2, #8]
   1616e:	movs	r3, r0
   16170:	cmp	r0, #4
   16172:	bhi.n	1618a <error@@Base+0x61d2>
   16174:	ldr	r3, [pc, #24]	; (16190 <error@@Base+0x61d8>)
   16176:	lsls	r2, r0, #4
   16178:	add	r3, pc
   1617a:	adds	r1, r3, r2
   1617c:	ldr	r3, [r3, r2]
   1617e:	cmp	r0, r3
   16180:	bne.n	1618a <error@@Base+0x61d2>
   16182:	ldr	r0, [r1, #12]
   16184:	cbz	r0, 1618c <error@@Base+0x61d4>
   16186:	ldr	r0, [r1, #8]
   16188:	bx	lr
   1618a:	movs	r0, #0
   1618c:	bx	lr
   1618e:	nop
   16190:	ldr	r0, [r6, #4]
   16192:	movs	r3, r0
   16194:	push	{r3, lr}
   16196:	ldr	r0, [r0, #4]
   16198:	blx	3540 <EVP_MD_CTX_md@plt>
   1619c:	ldmia.w	sp!, {r3, lr}
   161a0:	b.w	3848 <EVP_MD_block_size@plt>
   161a4:	cmp	r0, #4
   161a6:	push	{r4, r5, r6, lr}
   161a8:	bhi.n	161ea <error@@Base+0x6232>
   161aa:	ldr	r3, [pc, #96]	; (1620c <error@@Base+0x6254>)
   161ac:	lsls	r2, r0, #4
   161ae:	mov	r4, r0
   161b0:	add	r3, pc
   161b2:	adds	r1, r3, r2
   161b4:	ldr	r3, [r3, r2]
   161b6:	cmp	r0, r3
   161b8:	bne.n	161ea <error@@Base+0x6232>
   161ba:	ldr	r6, [r1, #12]
   161bc:	cbz	r6, 161ea <error@@Base+0x6232>
   161be:	movs	r1, #8
   161c0:	movs	r0, #1
   161c2:	blx	3670 <calloc@plt+0x4>
   161c6:	mov	r5, r0
   161c8:	cbz	r0, 161ea <error@@Base+0x6232>
   161ca:	str	r4, [r0, #0]
   161cc:	blx	3ac4 <EVP_MD_CTX_new@plt>
   161d0:	mov	r4, r0
   161d2:	str	r0, [r5, #4]
   161d4:	cbz	r0, 16202 <error@@Base+0x624a>
   161d6:	blx	r6
   161d8:	movs	r2, #0
   161da:	mov	r1, r0
   161dc:	mov	r0, r4
   161de:	blx	3430 <EVP_DigestInit_ex@plt>
   161e2:	cmp	r0, #1
   161e4:	bne.n	161f0 <error@@Base+0x6238>
   161e6:	mov	r0, r5
   161e8:	pop	{r4, r5, r6, pc}
   161ea:	movs	r5, #0
   161ec:	mov	r0, r5
   161ee:	pop	{r4, r5, r6, pc}
   161f0:	ldr	r0, [r5, #4]
   161f2:	blx	3e28 <EVP_MD_CTX_free@plt>
   161f6:	mov	r0, r5
   161f8:	movs	r1, #8
   161fa:	movs	r5, #0
   161fc:	bl	1b0b0 <setlogin@@Base+0x1610>
   16200:	b.n	161e6 <error@@Base+0x622e>
   16202:	mov	r0, r5
   16204:	mov	r5, r4
   16206:	blx	385c <free@plt+0x4>
   1620a:	b.n	161e6 <error@@Base+0x622e>
   1620c:	ldr	r0, [r7, #0]
   1620e:	movs	r3, r0
   16210:	push	{r3, lr}
   16212:	mov	r3, r1
   16214:	ldr	r2, [r3, #0]
   16216:	ldr	r1, [r0, #0]
   16218:	cmp	r1, r2
   1621a:	bne.n	16230 <error@@Base+0x6278>
   1621c:	ldr	r1, [r0, #4]
   1621e:	ldr	r0, [r3, #4]
   16220:	blx	3a4c <EVP_MD_CTX_copy_ex@plt>
   16224:	cmp	r0, #0
   16226:	ite	ne
   16228:	movne	r0, #0
   1622a:	mvneq.w	r0, #21
   1622e:	pop	{r3, pc}
   16230:	mvn.w	r0, #9
   16234:	pop	{r3, pc}
   16236:	nop
   16238:	push	{r3, lr}
   1623a:	ldr	r0, [r0, #4]
   1623c:	blx	37c4 <EVP_DigestUpdate@plt>
   16240:	cmp	r0, #1
   16242:	ite	ne
   16244:	mvnne.w	r0, #21
   16248:	moveq	r0, #0
   1624a:	pop	{r3, pc}
   1624c:	push	{r4, r5, lr}
   1624e:	mov	r5, r0
   16250:	sub	sp, #12
   16252:	mov	r0, r1
   16254:	mov	r4, r1
   16256:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   1625a:	str	r0, [sp, #4]
   1625c:	mov	r0, r4
   1625e:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   16262:	ldr	r1, [sp, #4]
   16264:	mov	r2, r0
   16266:	ldr	r0, [r5, #4]
   16268:	blx	37c4 <EVP_DigestUpdate@plt>
   1626c:	cmp	r0, #1
   1626e:	ite	ne
   16270:	mvnne.w	r0, #21
   16274:	moveq	r0, #0
   16276:	add	sp, #12
   16278:	pop	{r4, r5, pc}
   1627a:	nop
   1627c:	push	{r4, r5, r6, lr}
   1627e:	sub	sp, #8
   16280:	ldr	r5, [pc, #104]	; (162ec <error@@Base+0x6334>)
   16282:	ldr	r3, [pc, #108]	; (162f0 <error@@Base+0x6338>)
   16284:	add	r5, pc
   16286:	ldr	r4, [r0, #0]
   16288:	ldr	r3, [r5, r3]
   1628a:	cmp	r4, #4
   1628c:	ldr	r3, [r3, #0]
   1628e:	str	r3, [sp, #4]
   16290:	mov.w	r3, #0
   16294:	bhi.n	162dc <error@@Base+0x6324>
   16296:	ldr	r3, [pc, #92]	; (162f4 <error@@Base+0x633c>)
   16298:	lsls	r5, r4, #4
   1629a:	add	r3, pc
   1629c:	adds	r6, r3, r5
   1629e:	ldr	r3, [r3, r5]
   162a0:	cmp	r4, r3
   162a2:	bne.n	162dc <error@@Base+0x6324>
   162a4:	ldr	r3, [r6, #12]
   162a6:	cbz	r3, 162dc <error@@Base+0x6324>
   162a8:	ldr	r4, [r6, #8]
   162aa:	str	r2, [sp, #0]
   162ac:	cmp	r4, r2
   162ae:	bhi.n	162dc <error@@Base+0x6324>
   162b0:	ldr	r0, [r0, #4]
   162b2:	mov	r2, sp
   162b4:	blx	3898 <EVP_DigestFinal_ex@plt>
   162b8:	cmp	r0, #1
   162ba:	bne.n	162e2 <error@@Base+0x632a>
   162bc:	ldr	r0, [sp, #0]
   162be:	subs	r0, r0, r4
   162c0:	it	ne
   162c2:	movne	r0, #1
   162c4:	bl	1d0a0 <mkdtemp@@Base+0x1a80>
   162c8:	ldr	r2, [pc, #44]	; (162f8 <error@@Base+0x6340>)
   162ca:	ldr	r3, [pc, #36]	; (162f0 <error@@Base+0x6338>)
   162cc:	add	r2, pc
   162ce:	ldr	r3, [r2, r3]
   162d0:	ldr	r2, [r3, #0]
   162d2:	ldr	r3, [sp, #4]
   162d4:	eors	r2, r3
   162d6:	bne.n	162e8 <error@@Base+0x6330>
   162d8:	add	sp, #8
   162da:	pop	{r4, r5, r6, pc}
   162dc:	mvn.w	r0, #9
   162e0:	b.n	162c8 <error@@Base+0x6310>
   162e2:	mvn.w	r0, #21
   162e6:	b.n	162c8 <error@@Base+0x6310>
   162e8:	blx	3d00 <__stack_chk_fail@plt>
   162ec:	ldr	r4, [r1, #12]
   162ee:	movs	r3, r0
   162f0:	lsls	r4, r7, #17
   162f2:	movs	r0, r0
   162f4:	str	r6, [r1, #116]	; 0x74
   162f6:	movs	r3, r0
   162f8:	ldr	r4, [r0, #8]
   162fa:	movs	r3, r0
   162fc:	cbz	r0, 16314 <error@@Base+0x635c>
   162fe:	push	{r4, lr}
   16300:	mov	r4, r0
   16302:	ldr	r0, [r0, #4]
   16304:	blx	3e28 <EVP_MD_CTX_free@plt>
   16308:	mov	r0, r4
   1630a:	movs	r1, #8
   1630c:	ldmia.w	sp!, {r4, lr}
   16310:	b.w	1b0b0 <setlogin@@Base+0x1610>
   16314:	bx	lr
   16316:	nop
   16318:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1631c:	mov	r8, r2
   1631e:	ldr	r2, [pc, #116]	; (16394 <error@@Base+0x63dc>)
   16320:	mov	r7, r3
   16322:	ldr	r3, [pc, #116]	; (16398 <error@@Base+0x63e0>)
   16324:	sub	sp, #16
   16326:	add	r2, pc
   16328:	cmp	r0, #4
   1632a:	ldr	r3, [r2, r3]
   1632c:	ldr	r3, [r3, #0]
   1632e:	str	r3, [sp, #12]
   16330:	mov.w	r3, #0
   16334:	ldr	r3, [sp, #40]	; 0x28
   16336:	bhi.n	16388 <error@@Base+0x63d0>
   16338:	ldr	r4, [pc, #96]	; (1639c <error@@Base+0x63e4>)
   1633a:	lsls	r6, r0, #4
   1633c:	mov	r5, r1
   1633e:	add	r4, pc
   16340:	adds	r2, r4, r6
   16342:	ldr	r1, [r4, r6]
   16344:	cmp	r0, r1
   16346:	bne.n	16388 <error@@Base+0x63d0>
   16348:	ldr	r1, [r2, #12]
   1634a:	cbz	r1, 16388 <error@@Base+0x63d0>
   1634c:	ldr	r2, [r2, #8]
   1634e:	cmp	r2, r3
   16350:	bhi.n	16388 <error@@Base+0x63d0>
   16352:	str	r3, [sp, #8]
   16354:	movs	r4, #0
   16356:	blx	r1
   16358:	add	r3, sp, #8
   1635a:	mov	r2, r7
   1635c:	mov	r1, r8
   1635e:	str	r4, [sp, #4]
   16360:	str	r0, [sp, #0]
   16362:	mov	r0, r5
   16364:	blx	3b7c <EVP_Digest@plt>
   16368:	cmp	r0, r4
   1636a:	ite	ne
   1636c:	movne	r0, r4
   1636e:	mvneq.w	r0, #21
   16372:	ldr	r2, [pc, #44]	; (163a0 <error@@Base+0x63e8>)
   16374:	ldr	r3, [pc, #32]	; (16398 <error@@Base+0x63e0>)
   16376:	add	r2, pc
   16378:	ldr	r3, [r2, r3]
   1637a:	ldr	r2, [r3, #0]
   1637c:	ldr	r3, [sp, #12]
   1637e:	eors	r2, r3
   16380:	bne.n	1638e <error@@Base+0x63d6>
   16382:	add	sp, #16
   16384:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16388:	mvn.w	r0, #9
   1638c:	b.n	16372 <error@@Base+0x63ba>
   1638e:	blx	3d00 <__stack_chk_fail@plt>
   16392:	nop
   16394:	ldr	r2, [r5, #0]
   16396:	movs	r3, r0
   16398:	lsls	r4, r7, #17
   1639a:	movs	r0, r0
   1639c:	str	r2, [r5, #104]	; 0x68
   1639e:	movs	r3, r0
   163a0:	str	r2, [r3, #124]	; 0x7c
   163a2:	movs	r3, r0
   163a4:	push	{r4, r5, r6, r7, lr}
   163a6:	mov	r5, r0
   163a8:	sub	sp, #20
   163aa:	mov	r0, r1
   163ac:	mov	r6, r2
   163ae:	mov	r7, r3
   163b0:	mov	r4, r1
   163b2:	bl	8334 <PEM_write_bio_PrivateKey@plt+0x4228>
   163b6:	mov	r1, r0
   163b8:	mov	r0, r4
   163ba:	str	r1, [sp, #12]
   163bc:	bl	826c <PEM_write_bio_PrivateKey@plt+0x4160>
   163c0:	ldr	r1, [sp, #12]
   163c2:	mov	r3, r6
   163c4:	str	r7, [sp, #0]
   163c6:	mov	r2, r0
   163c8:	mov	r0, r5
   163ca:	bl	16318 <error@@Base+0x6360>
   163ce:	add	sp, #20
   163d0:	pop	{r4, r5, r6, r7, pc}
   163d2:	nop
   163d4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   163d8:	subs	r4, r2, #1
   163da:	ldrd	r8, r9, [sp, #24]
   163de:	add.w	r7, r2, #31
   163e2:	add.w	r5, r3, #31
   163e6:	mov	ip, r3
   163e8:	ldrb.w	r6, [r4, #1]!
   163ec:	cmp	r4, r7
   163ee:	strb.w	r6, [r5, #1]!
   163f2:	bne.n	163e8 <error@@Base+0x6430>
   163f4:	cmp.w	r9, #0
   163f8:	it	eq
   163fa:	cmpeq.w	r8, #65	; 0x41
   163fe:	bcc.n	1641a <error@@Base+0x6462>
   16400:	add.w	r4, r8, #4294967295	; 0xffffffff
   16404:	add.w	r2, r1, #63	; 0x3f
   16408:	add	r4, r1
   1640a:	add.w	r1, ip, #63	; 0x3f
   1640e:	ldrb.w	r3, [r2, #1]!
   16412:	cmp	r2, r4
   16414:	strb.w	r3, [r1, #1]!
   16418:	bne.n	1640e <error@@Base+0x6456>
   1641a:	mov	r2, r8
   1641c:	mov	r3, r9
   1641e:	mov	r1, ip
   16420:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   16424:	b.w	168d0 <error@@Base+0x6918>
   16428:	ldr	r2, [pc, #152]	; (164c4 <error@@Base+0x650c>)
   1642a:	ldr	r3, [pc, #156]	; (164c8 <error@@Base+0x6510>)
   1642c:	add	r2, pc
   1642e:	push	{r4, r5, r6, lr}
   16430:	sub.w	sp, sp, #712	; 0x2c8
   16434:	ldr	r3, [r2, r3]
   16436:	mov	r4, r1
   16438:	add	r6, sp, #644	; 0x284
   1643a:	mov	r5, r0
   1643c:	movs	r1, #32
   1643e:	mov	r0, r4
   16440:	ldr	r3, [r3, #0]
   16442:	str	r3, [sp, #708]	; 0x2c4
   16444:	mov.w	r3, #0
   16448:	bl	19814 <error@@Base+0x985c>
   1644c:	mov	r1, r4
   1644e:	mov	r0, r6
   16450:	movs	r2, #32
   16452:	movs	r3, #0
   16454:	bl	168d0 <error@@Base+0x6918>
   16458:	ldrb.w	r3, [sp, #675]	; 0x2a3
   1645c:	mov	r1, r6
   1645e:	add	r6, sp, #4
   16460:	ldrb.w	r2, [sp, #644]	; 0x284
   16464:	and.w	r3, r3, #127	; 0x7f
   16468:	mov	r0, r6
   1646a:	orr.w	r3, r3, #64	; 0x40
   1646e:	bic.w	r2, r2, #7
   16472:	strb.w	r3, [sp, #675]	; 0x2a3
   16476:	strb.w	r2, [sp, #644]	; 0x284
   1647a:	bl	178bc <error@@Base+0x7904>
   1647e:	mov	r1, r6
   16480:	add	r6, sp, #132	; 0x84
   16482:	mov	r0, r6
   16484:	bl	18728 <error@@Base+0x8770>
   16488:	mov	r1, r6
   1648a:	mov	r0, r5
   1648c:	bl	18324 <error@@Base+0x836c>
   16490:	add.w	r1, r4, #31
   16494:	subs	r3, r5, #1
   16496:	add.w	r0, r5, #31
   1649a:	ldrb.w	r2, [r3, #1]!
   1649e:	cmp	r3, r0
   164a0:	strb.w	r2, [r1, #1]!
   164a4:	bne.n	1649a <error@@Base+0x64e2>
   164a6:	ldr	r2, [pc, #36]	; (164cc <error@@Base+0x6514>)
   164a8:	ldr	r3, [pc, #28]	; (164c8 <error@@Base+0x6510>)
   164aa:	add	r2, pc
   164ac:	ldr	r3, [r2, r3]
   164ae:	ldr	r2, [r3, #0]
   164b0:	ldr	r3, [sp, #708]	; 0x2c4
   164b2:	eors	r2, r3
   164b4:	bne.n	164be <error@@Base+0x6506>
   164b6:	movs	r0, #0
   164b8:	add.w	sp, sp, #712	; 0x2c8
   164bc:	pop	{r4, r5, r6, pc}
   164be:	blx	3d00 <__stack_chk_fail@plt>
   164c2:	nop
   164c4:	str	r4, [r4, #112]	; 0x70
   164c6:	movs	r3, r0
   164c8:	lsls	r4, r7, #17
   164ca:	movs	r0, r0
   164cc:	str	r6, [r4, #104]	; 0x68
   164ce:	movs	r3, r0
   164d0:	ldr.w	ip, [pc, #372]	; 16648 <error@@Base+0x6690>
   164d4:	movs	r3, #0
   164d6:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   164da:	add	ip, pc
   164dc:	ldr	r5, [pc, #364]	; (1664c <error@@Base+0x6694>)
   164de:	subw	sp, sp, #1180	; 0x49c
   164e2:	add.w	r8, sp, #980	; 0x3d4
   164e6:	mov	r7, r1
   164e8:	ldr.w	sl, [sp, #1224]	; 0x4c8
   164ec:	mov	r6, r0
   164ee:	ldr.w	r5, [ip, r5]
   164f2:	mov	r4, r2
   164f4:	mov	r0, r8
   164f6:	movs	r2, #32
   164f8:	ldr	r5, [r5, #0]
   164fa:	str.w	r5, [sp, #1172]	; 0x494
   164fe:	mov.w	r5, #0
   16502:	add.w	r5, sp, #1216	; 0x4c0
   16506:	mov	r1, sl
   16508:	ldrd	fp, ip, [r5]
   1650c:	strd	fp, ip, [sp, #8]
   16510:	bl	168d0 <error@@Base+0x6918>
   16514:	ldr	r1, [sp, #8]
   16516:	ldrb.w	r3, [sp, #1011]	; 0x3f3
   1651a:	adds.w	fp, r1, #64	; 0x40
   1651e:	ldr	r1, [sp, #12]
   16520:	and.w	r3, r3, #127	; 0x7f
   16524:	ldrb.w	r2, [sp, #980]	; 0x3d4
   16528:	adc.w	r9, r1, #0
   1652c:	ldrd	r0, r1, [sp, #8]
   16530:	orr.w	r3, r3, #64	; 0x40
   16534:	strb.w	r3, [sp, #1011]	; 0x3f3
   16538:	orrs.w	r3, r0, r1
   1653c:	bic.w	r2, r2, #7
   16540:	str.w	fp, [r7]
   16544:	str.w	r9, [r7, #4]
   16548:	strb.w	r2, [sp, #980]	; 0x3d4
   1654c:	beq.n	16562 <error@@Base+0x65aa>
   1654e:	subs	r3, r4, #1
   16550:	add.w	r2, r6, #63	; 0x3f
   16554:	adds	r0, r3, r0
   16556:	ldrb.w	r1, [r3, #1]!
   1655a:	cmp	r3, r0
   1655c:	strb.w	r1, [r2, #1]!
   16560:	bne.n	16556 <error@@Base+0x659e>
   16562:	add.w	r7, r6, #31
   16566:	addw	r3, sp, #1011	; 0x3f3
   1656a:	addw	r0, sp, #1043	; 0x413
   1656e:	mov	r2, r7
   16570:	ldrb.w	r1, [r3, #1]!
   16574:	cmp	r3, r0
   16576:	strb.w	r1, [r2, #1]!
   1657a:	bne.n	16570 <error@@Base+0x65b8>
   1657c:	ldrd	r0, r1, [sp, #8]
   16580:	addw	r5, sp, #1044	; 0x414
   16584:	add	r4, sp, #20
   16586:	adds.w	r2, r0, #32
   1658a:	mov	r0, r5
   1658c:	adc.w	r3, r1, #0
   16590:	add.w	r1, r6, #32
   16594:	bl	168d0 <error@@Base+0x6918>
   16598:	mov	r1, r5
   1659a:	mov	r0, r4
   1659c:	addw	r5, sp, #915	; 0x393
   165a0:	bl	17938 <error@@Base+0x7980>
   165a4:	add	r0, sp, #404	; 0x194
   165a6:	mov	r1, r4
   165a8:	str	r0, [sp, #8]
   165aa:	bl	18728 <error@@Base+0x8770>
   165ae:	ldr	r0, [sp, #8]
   165b0:	mov	r1, r0
   165b2:	add	r0, sp, #916	; 0x394
   165b4:	bl	18324 <error@@Base+0x836c>
   165b8:	subs	r3, r6, #1
   165ba:	addw	r1, sp, #947	; 0x3b3
   165be:	ldrb.w	r2, [r5, #1]!
   165c2:	cmp	r5, r1
   165c4:	strb.w	r2, [r3, #1]!
   165c8:	bne.n	165be <error@@Base+0x6606>
   165ca:	str.w	r9, [sp, #4]
   165ce:	addw	r9, sp, #1108	; 0x454
   165d2:	mov	r3, r6
   165d4:	mov	r1, r6
   165d6:	add	r6, sp, #148	; 0x94
   165d8:	add.w	r2, sl, #32
   165dc:	mov	r0, r9
   165de:	str.w	fp, [sp]
   165e2:	bl	163d4 <error@@Base+0x641c>
   165e6:	mov	r1, r9
   165e8:	mov	r0, r6
   165ea:	bl	17938 <error@@Base+0x7980>
   165ee:	add	r2, sp, #276	; 0x114
   165f0:	mov	r1, r8
   165f2:	str	r2, [sp, #8]
   165f4:	mov	r0, r2
   165f6:	bl	178bc <error@@Base+0x7904>
   165fa:	ldr	r2, [sp, #8]
   165fc:	mov	r1, r6
   165fe:	mov	r0, r6
   16600:	bl	17aa4 <error@@Base+0x7aec>
   16604:	mov	r2, r4
   16606:	mov	r1, r6
   16608:	mov	r0, r6
   1660a:	bl	17a34 <error@@Base+0x7a7c>
   1660e:	add	r0, sp, #948	; 0x3b4
   16610:	mov	r1, r6
   16612:	bl	179c0 <error@@Base+0x7a08>
   16616:	addw	r2, sp, #979	; 0x3d3
   1661a:	ldrb.w	r3, [r5, #1]!
   1661e:	cmp	r5, r2
   16620:	strb.w	r3, [r7, #1]!
   16624:	bne.n	1661a <error@@Base+0x6662>
   16626:	ldr	r2, [pc, #40]	; (16650 <error@@Base+0x6698>)
   16628:	ldr	r3, [pc, #32]	; (1664c <error@@Base+0x6694>)
   1662a:	add	r2, pc
   1662c:	ldr	r3, [r2, r3]
   1662e:	ldr	r2, [r3, #0]
   16630:	ldr.w	r3, [sp, #1172]	; 0x494
   16634:	eors	r2, r3
   16636:	bne.n	16642 <error@@Base+0x668a>
   16638:	movs	r0, #0
   1663a:	addw	sp, sp, #1180	; 0x49c
   1663e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16642:	blx	3d00 <__stack_chk_fail@plt>
   16646:	nop
   16648:	str	r6, [r6, #100]	; 0x64
   1664a:	movs	r3, r0
   1664c:	lsls	r4, r7, #17
   1664e:	movs	r0, r0
   16650:	str	r6, [r4, #80]	; 0x50
   16652:	movs	r3, r0
   16654:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16658:	mov	r5, r2
   1665a:	ldr	r2, [pc, #336]	; (167ac <error@@Base+0x67f4>)
   1665c:	subw	sp, sp, #1404	; 0x57c
   16660:	ldr	r3, [pc, #332]	; (167b0 <error@@Base+0x67f8>)
   16662:	add	r2, pc
   16664:	ldr.w	sl, [pc, #332]	; 167b4 <error@@Base+0x67fc>
   16668:	ldr	r3, [r2, r3]
   1666a:	mov.w	r2, #4294967295	; 0xffffffff
   1666e:	add	sl, pc
   16670:	ldr	r3, [r3, #0]
   16672:	str.w	r3, [sp, #1396]	; 0x574
   16676:	mov.w	r3, #0
   1667a:	mov.w	r3, #4294967295	; 0xffffffff
   1667e:	strd	r2, r3, [r1]
   16682:	add.w	r3, sp, #1440	; 0x5a0
   16686:	ldr.w	r2, [sp, #1448]	; 0x5a8
   1668a:	ldrd	r3, r4, [r3]
   1668e:	cmp	r4, #0
   16690:	it	eq
   16692:	cmpeq	r3, #64	; 0x40
   16694:	bcc.w	167a0 <error@@Base+0x67e8>
   16698:	add.w	fp, sp, #276	; 0x114
   1669c:	mov	r9, r1
   1669e:	mov	r8, r0
   166a0:	mov	r1, r2
   166a2:	mov	r0, fp
   166a4:	str	r2, [sp, #8]
   166a6:	bl	181b0 <error@@Base+0x81f8>
   166aa:	cmp	r0, #0
   166ac:	bne.n	167a0 <error@@Base+0x67e8>
   166ae:	add.w	r4, r8, #4294967295	; 0xffffffff
   166b2:	ldr	r2, [sp, #8]
   166b4:	subs	r3, r5, #1
   166b6:	add.w	ip, r5, #31
   166ba:	mov	r0, r4
   166bc:	ldrb.w	r1, [r3, #1]!
   166c0:	cmp	r3, ip
   166c2:	strb.w	r1, [r0, #1]!
   166c6:	bne.n	166bc <error@@Base+0x6704>
   166c8:	add.w	r3, sp, #1440	; 0x5a0
   166cc:	ldrd	r0, r1, [r3]
   166d0:	mov	r3, r8
   166d2:	strd	r0, r1, [sp]
   166d6:	addw	r0, sp, #1332	; 0x534
   166da:	mov	r1, r5
   166dc:	str	r0, [sp, #8]
   166de:	bl	163d4 <error@@Base+0x641c>
   166e2:	ldr	r0, [sp, #8]
   166e4:	add	r2, sp, #20
   166e6:	str	r2, [sp, #12]
   166e8:	mov	r1, r0
   166ea:	mov	r0, r2
   166ec:	bl	17938 <error@@Base+0x7980>
   166f0:	add	r3, sp, #148	; 0x94
   166f2:	add.w	r1, r5, #32
   166f6:	str	r3, [sp, #8]
   166f8:	mov	r0, r3
   166fa:	bl	178bc <error@@Base+0x7904>
   166fe:	ldr.w	ip, [pc, #184]	; 167b8 <error@@Base+0x6800>
   16702:	ldr	r3, [sp, #8]
   16704:	mov	r1, fp
   16706:	add.w	fp, sp, #788	; 0x314
   1670a:	ldr	r2, [sp, #12]
   1670c:	ldr.w	ip, [sl, ip]
   16710:	addw	sl, sp, #1300	; 0x514
   16714:	mov	r0, fp
   16716:	str	r3, [sp, #0]
   16718:	mov	r3, ip
   1671a:	bl	183c4 <error@@Base+0x840c>
   1671e:	mov	r1, fp
   16720:	mov	r0, sl
   16722:	bl	18324 <error@@Base+0x836c>
   16726:	mov	r1, sl
   16728:	mov	r0, r5
   1672a:	bl	167c0 <error@@Base+0x6808>
   1672e:	ldr.w	r3, [sp, #1440]	; 0x5a0
   16732:	subs.w	r6, r3, #64	; 0x40
   16736:	ldr.w	r3, [sp, #1444]	; 0x5a4
   1673a:	adc.w	r7, r3, #4294967295	; 0xffffffff
   1673e:	cbnz	r0, 16780 <error@@Base+0x67c8>
   16740:	orrs.w	r3, r6, r7
   16744:	beq.n	16762 <error@@Base+0x67aa>
   16746:	add.w	r1, r5, #63	; 0x3f
   1674a:	mov	r2, r1
   1674c:	subs	r2, #62	; 0x3e
   1674e:	ldrb.w	ip, [r1, #1]!
   16752:	subs	r2, r2, r5
   16754:	movs	r3, #0
   16756:	cmp	r3, r7
   16758:	it	eq
   1675a:	cmpeq	r2, r6
   1675c:	strb.w	ip, [r4, #1]!
   16760:	bcc.n	1674a <error@@Base+0x6792>
   16762:	strd	r6, r7, [r9]
   16766:	ldr	r2, [pc, #84]	; (167bc <error@@Base+0x6804>)
   16768:	ldr	r3, [pc, #68]	; (167b0 <error@@Base+0x67f8>)
   1676a:	add	r2, pc
   1676c:	ldr	r3, [r2, r3]
   1676e:	ldr	r2, [r3, #0]
   16770:	ldr.w	r3, [sp, #1396]	; 0x574
   16774:	eors	r2, r3
   16776:	bne.n	167a6 <error@@Base+0x67ee>
   16778:	addw	sp, sp, #1404	; 0x57c
   1677c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16780:	orrs.w	r3, r6, r7
   16784:	beq.n	16766 <error@@Base+0x67ae>
   16786:	movs	r1, #0
   16788:	mov	r2, r4
   1678a:	adds	r2, #2
   1678c:	sub.w	r2, r2, r8
   16790:	movs	r3, #0
   16792:	cmp	r3, r7
   16794:	strb.w	r1, [r4, #1]!
   16798:	it	eq
   1679a:	cmpeq	r2, r6
   1679c:	bcc.n	16788 <error@@Base+0x67d0>
   1679e:	b.n	16766 <error@@Base+0x67ae>
   167a0:	mov.w	r0, #4294967295	; 0xffffffff
   167a4:	b.n	16766 <error@@Base+0x67ae>
   167a6:	blx	3d00 <__stack_chk_fail@plt>
   167aa:	nop
   167ac:	str	r6, [r5, #76]	; 0x4c
   167ae:	movs	r3, r0
   167b0:	lsls	r4, r7, #17
   167b2:	movs	r0, r0
   167b4:	str	r2, [r4, #76]	; 0x4c
   167b6:	movs	r3, r0
   167b8:	lsls	r4, r3, #17
   167ba:	movs	r0, r0
   167bc:	str	r6, [r4, #60]	; 0x3c
   167be:	movs	r3, r0
   167c0:	push	{r4, r5, r6}
   167c2:	ldrb	r2, [r1, #0]
   167c4:	ldrb	r5, [r1, #1]
   167c6:	ldrb	r3, [r0, #0]
   167c8:	ldrb	r4, [r0, #1]
   167ca:	eors	r3, r2
   167cc:	ldrb	r2, [r0, #2]
   167ce:	eors	r4, r5
   167d0:	ldrb	r5, [r1, #2]
   167d2:	orrs	r3, r4
   167d4:	ldrb	r4, [r0, #3]
   167d6:	eors	r2, r5
   167d8:	ldrb	r5, [r1, #3]
   167da:	orrs	r3, r2
   167dc:	ldrb	r2, [r0, #4]
   167de:	eors	r4, r5
   167e0:	ldrb	r5, [r1, #4]
   167e2:	orrs	r3, r4
   167e4:	ldrb	r4, [r0, #5]
   167e6:	eors	r2, r5
   167e8:	ldrb	r5, [r1, #5]
   167ea:	orrs	r3, r2
   167ec:	ldrb	r2, [r0, #6]
   167ee:	eors	r4, r5
   167f0:	ldrb	r5, [r1, #6]
   167f2:	orrs	r3, r4
   167f4:	ldrb	r4, [r0, #7]
   167f6:	eors	r2, r5
   167f8:	ldrb	r5, [r1, #7]
   167fa:	orrs	r3, r2
   167fc:	ldrb	r2, [r0, #8]
   167fe:	eors	r4, r5
   16800:	ldrb	r5, [r1, #8]
   16802:	orrs	r3, r4
   16804:	ldrb	r4, [r0, #9]
   16806:	eors	r2, r5
   16808:	ldrb	r5, [r1, #9]
   1680a:	orrs	r3, r2
   1680c:	ldrb	r2, [r0, #10]
   1680e:	eors	r4, r5
   16810:	ldrb	r5, [r1, #10]
   16812:	orrs	r3, r4
   16814:	ldrb	r4, [r0, #11]
   16816:	eors	r2, r5
   16818:	ldrb	r5, [r1, #11]
   1681a:	orrs	r3, r2
   1681c:	ldrb	r2, [r0, #12]
   1681e:	eors	r4, r5
   16820:	ldrb	r5, [r1, #12]
   16822:	orrs	r3, r4
   16824:	ldrb	r4, [r0, #13]
   16826:	eors	r2, r5
   16828:	ldrb	r5, [r1, #13]
   1682a:	orrs	r3, r2
   1682c:	ldrb	r2, [r0, #14]
   1682e:	eors	r4, r5
   16830:	ldrb	r5, [r1, #14]
   16832:	orrs	r3, r4
   16834:	ldrb	r4, [r0, #15]
   16836:	eors	r2, r5
   16838:	ldrb	r5, [r1, #15]
   1683a:	orrs	r3, r2
   1683c:	ldrb	r2, [r0, #16]
   1683e:	eors	r4, r5
   16840:	ldrb	r5, [r1, #16]
   16842:	orrs	r3, r4
   16844:	ldrb	r4, [r0, #17]
   16846:	eors	r2, r5
   16848:	ldrb	r5, [r1, #17]
   1684a:	orrs	r3, r2
   1684c:	ldrb	r2, [r0, #18]
   1684e:	eors	r4, r5
   16850:	ldrb	r5, [r1, #18]
   16852:	orrs	r3, r4
   16854:	ldrb	r4, [r0, #19]
   16856:	eors	r2, r5
   16858:	ldrb	r5, [r1, #19]
   1685a:	orrs	r3, r2
   1685c:	ldrb	r2, [r0, #20]
   1685e:	eors	r4, r5
   16860:	ldrb	r5, [r1, #20]
   16862:	orrs	r3, r4
   16864:	ldrb	r4, [r0, #21]
   16866:	eors	r2, r5
   16868:	ldrb	r5, [r1, #21]
   1686a:	orrs	r3, r2
   1686c:	ldrb	r2, [r0, #22]
   1686e:	eors	r4, r5
   16870:	ldrb	r5, [r1, #22]
   16872:	orrs	r3, r4
   16874:	ldrb	r4, [r0, #23]
   16876:	eors	r2, r5
   16878:	ldrb	r5, [r1, #23]
   1687a:	orrs	r3, r2
   1687c:	ldrb	r2, [r0, #24]
   1687e:	eors	r4, r5
   16880:	ldrb	r5, [r1, #24]
   16882:	orrs	r3, r4
   16884:	ldrb	r4, [r0, #25]
   16886:	eors	r2, r5
   16888:	ldrb	r5, [r1, #25]
   1688a:	orrs	r3, r2
   1688c:	ldrb	r2, [r0, #26]
   1688e:	eors	r4, r5
   16890:	ldrb	r5, [r1, #26]
   16892:	orrs	r3, r4
   16894:	ldrb	r6, [r1, #28]
   16896:	eors	r2, r5
   16898:	ldrb	r4, [r0, #27]
   1689a:	ldrb	r5, [r1, #27]
   1689c:	orrs	r3, r2
   1689e:	ldrb	r2, [r0, #28]
   168a0:	eors	r4, r5
   168a2:	ldrb	r5, [r0, #29]
   168a4:	eors	r2, r6
   168a6:	ldrb	r6, [r1, #29]
   168a8:	orrs	r3, r4
   168aa:	ldrb	r4, [r0, #30]
   168ac:	orrs	r3, r2
   168ae:	eors	r5, r6
   168b0:	ldrb	r6, [r1, #30]
   168b2:	ldrb	r2, [r0, #31]
   168b4:	orr.w	r0, r3, r5
   168b8:	ldrb	r3, [r1, #31]
   168ba:	eor.w	r1, r4, r6
   168be:	orrs	r0, r1
   168c0:	eors	r3, r2
   168c2:	orrs	r0, r3
   168c4:	subs	r0, #1
   168c6:	pop	{r4, r5, r6}
   168c8:	lsrs	r0, r0, #31
   168ca:	subs	r0, #1
   168cc:	bx	lr
   168ce:	nop
   168d0:	push	{r4, r5, lr}
   168d2:	sub	sp, #20
   168d4:	mov	r4, r1
   168d6:	str	r2, [sp, #8]
   168d8:	str	r0, [sp, #12]
   168da:	blx	3f40 <EVP_sha512@plt>
   168de:	movs	r3, #0
   168e0:	ldrd	r1, r2, [sp, #8]
   168e4:	mov	r5, r0
   168e6:	mov	r0, r4
   168e8:	strd	r5, r3, [sp]
   168ec:	blx	3b7c <EVP_Digest@plt>
   168f0:	clz	r0, r0
   168f4:	lsrs	r0, r0, #5
   168f6:	bl	1d0a0 <mkdtemp@@Base+0x1a80>
   168fa:	add	sp, #20
   168fc:	pop	{r4, r5, pc}
   168fe:	nop
   16900:	bx	lr
   16902:	nop
   16904:	bx	lr
   16906:	nop
   16908:	bx	lr
   1690a:	nop
   1690c:	push	{r4, lr}
   1690e:	movs	r1, #0
   16910:	mov	r4, r0
   16912:	movs	r0, #4
   16914:	blx	3e70 <prctl@plt>
   16918:	cmp	r4, #0
   1691a:	it	ne
   1691c:	cmpne	r0, #0
   1691e:	bne.n	16922 <error@@Base+0x696a>
   16920:	pop	{r4, pc}
   16922:	ldr	r0, [pc, #8]	; (1692c <error@@Base+0x6974>)
   16924:	add	r0, pc
   16926:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   1692a:	nop
   1692c:	str	r7, [sp, #624]	; 0x270
   1692e:	movs	r0, r0
   16930:	clz	r0, r0
   16934:	lsrs	r0, r0, #5
   16936:	bx	lr
   16938:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1693c:	sub	sp, #196	; 0xc4
   1693e:	ldr	r6, [r3, #12]
   16940:	mov	sl, r0
   16942:	ldr.w	ip, [r3, #8]
   16946:	ubfx	r0, r6, #8, #20
   1694a:	str	r0, [sp, #8]
   1694c:	lsls	r0, r6, #18
   1694e:	ldr.w	lr, [r3, #4]
   16952:	mov.w	r5, ip, lsl #12
   16956:	orr.w	r0, r0, ip, lsr #14
   1695a:	ldr.w	ip, [pc, #1832]	; 17084 <error@@Base+0x70cc>
   1695e:	bic.w	r0, r0, #4227858432	; 0xfc000000
   16962:	ldr.w	r6, [pc, #1828]	; 17088 <error@@Base+0x70d0>
   16966:	mov.w	r4, lr, lsl #6
   1696a:	add	ip, pc
   1696c:	str	r2, [sp, #0]
   1696e:	orr.w	r5, r5, lr, lsr #20
   16972:	mov	lr, r2
   16974:	ldr	r2, [sp, #8]
   16976:	bic.w	r0, r0, #1032192	; 0xfc000
   1697a:	str	r0, [sp, #28]
   1697c:	bic.w	r5, r5, #4227858432	; 0xfc000000
   16980:	ldr.w	r6, [ip, r6]
   16984:	bic.w	r5, r5, #16128	; 0x3f00
   16988:	add.w	r2, r2, r2, lsl #2
   1698c:	ldr	r7, [r3, #0]
   1698e:	ldr	r6, [r6, #0]
   16990:	str	r6, [sp, #188]	; 0xbc
   16992:	mov.w	r6, #0
   16996:	str	r2, [sp, #32]
   16998:	ldr	r2, [r3, #16]
   1699a:	add.w	r6, r5, r5, lsl #2
   1699e:	orr.w	r4, r4, r7, lsr #26
   169a2:	str	r6, [sp, #56]	; 0x38
   169a4:	bic.w	r4, r4, #4227858432	; 0xfc000000
   169a8:	add.w	r6, r0, r0, lsl #2
   169ac:	str	r2, [sp, #60]	; 0x3c
   169ae:	bic.w	r4, r4, #252	; 0xfc
   169b2:	ldr	r2, [r3, #20]
   169b4:	str	r6, [sp, #48]	; 0x30
   169b6:	bic.w	r6, r7, #4227858432	; 0xfc000000
   169ba:	str	r6, [sp, #40]	; 0x28
   169bc:	add.w	r6, r4, r4, lsl #2
   169c0:	str	r2, [sp, #64]	; 0x40
   169c2:	ldr	r2, [r3, #24]
   169c4:	ldr	r3, [r3, #28]
   169c6:	str	r6, [sp, #88]	; 0x58
   169c8:	str	r2, [sp, #68]	; 0x44
   169ca:	str	r3, [sp, #72]	; 0x48
   169cc:	mov	r3, lr
   169ce:	cmp	r3, #15
   169d0:	bls.w	16fc2 <error@@Base+0x700a>
   169d4:	movs	r3, #0
   169d6:	str	r3, [sp, #52]	; 0x34
   169d8:	mov	r9, r3
   169da:	mov	r8, r3
   169dc:	mov	ip, r3
   169de:	mov	lr, r3
   169e0:	str	r3, [sp, #92]	; 0x5c
   169e2:	str	r3, [sp, #76]	; 0x4c
   169e4:	str	r3, [sp, #104]	; 0x68
   169e6:	strd	r3, r3, [sp, #80]	; 0x50
   169ea:	str	r3, [sp, #96]	; 0x60
   169ec:	str	r3, [sp, #108]	; 0x6c
   169ee:	str	r3, [sp, #4]
   169f0:	mov	r6, r1
   169f2:	ldr	r7, [r1, #4]
   169f4:	ldr.w	r2, [r6], #16
   169f8:	ldr	r0, [sp, #0]
   169fa:	str	r6, [sp, #100]	; 0x64
   169fc:	subs	r0, #16
   169fe:	ldr	r6, [r1, #8]
   16a00:	str	r0, [sp, #0]
   16a02:	bic.w	r0, r2, #4227858432	; 0xfc000000
   16a06:	lsrs	r2, r2, #26
   16a08:	ldr	r1, [r1, #12]
   16a0a:	orr.w	r2, r2, r7, lsl #6
   16a0e:	lsrs	r7, r7, #20
   16a10:	orr.w	r7, r7, r6, lsl #12
   16a14:	add	lr, r0
   16a16:	ldr	r0, [sp, #4]
   16a18:	lsrs	r6, r6, #14
   16a1a:	bic.w	r7, r7, #4227858432	; 0xfc000000
   16a1e:	orr.w	r6, r6, r1, lsl #18
   16a22:	add	r7, r0
   16a24:	lsrs	r1, r1, #8
   16a26:	bic.w	r2, r2, #4227858432	; 0xfc000000
   16a2a:	bic.w	r6, r6, #4227858432	; 0xfc000000
   16a2e:	orr.w	r1, r1, #16777216	; 0x1000000
   16a32:	add	r2, ip
   16a34:	str	r2, [sp, #16]
   16a36:	add.w	r2, r6, r8
   16a3a:	str	r2, [sp, #4]
   16a3c:	add.w	r2, r1, r9
   16a40:	str	r2, [sp, #24]
   16a42:	ldr	r0, [sp, #40]	; 0x28
   16a44:	ldr	r6, [sp, #16]
   16a46:	umull	r1, r2, lr, r0
   16a4a:	strd	r1, r2, [sp, #112]	; 0x70
   16a4e:	movs	r1, #0
   16a50:	ldr	r2, [sp, #32]
   16a52:	str	r1, [sp, #152]	; 0x98
   16a54:	ldr	r1, [sp, #88]	; 0x58
   16a56:	umull	r8, r9, r6, r2
   16a5a:	ldr	r2, [sp, #56]	; 0x38
   16a5c:	mov	ip, r2
   16a5e:	ldr	r2, [sp, #4]
   16a60:	strd	r8, r9, [sp, #40]	; 0x28
   16a64:	umull	fp, ip, r2, ip
   16a68:	ldr	r2, [sp, #48]	; 0x30
   16a6a:	mov	r9, ip
   16a6c:	mov	r8, fp
   16a6e:	umull	fp, ip, r7, r2
   16a72:	ldr	r2, [sp, #24]
   16a74:	strd	r8, r9, [sp, #120]	; 0x78
   16a78:	umull	r1, r2, r2, r1
   16a7c:	strd	fp, ip, [sp, #128]	; 0x80
   16a80:	strd	r1, r2, [sp, #136]	; 0x88
   16a84:	ldr	r1, [sp, #116]	; 0x74
   16a86:	ldr	r2, [sp, #44]	; 0x2c
   16a88:	mla	r1, lr, r3, r1
   16a8c:	str	r1, [sp, #116]	; 0x74
   16a8e:	ldr	r1, [sp, #52]	; 0x34
   16a90:	mla	r1, r6, r1, r2
   16a94:	ldr	r6, [sp, #4]
   16a96:	ldr	r2, [sp, #104]	; 0x68
   16a98:	mov	r8, r2
   16a9a:	ldr	r2, [sp, #140]	; 0x8c
   16a9c:	str	r1, [sp, #44]	; 0x2c
   16a9e:	ldr	r1, [sp, #92]	; 0x5c
   16aa0:	mla	r1, r6, r1, r9
   16aa4:	mov	r9, r2
   16aa6:	ldr	r2, [sp, #24]
   16aa8:	mla	r2, r2, r8, r9
   16aac:	str	r1, [sp, #124]	; 0x7c
   16aae:	ldr	r1, [sp, #76]	; 0x4c
   16ab0:	mla	ip, r7, r1, ip
   16ab4:	ldr	r1, [sp, #40]	; 0x28
   16ab6:	str	r2, [sp, #140]	; 0x8c
   16ab8:	ldr	r2, [sp, #44]	; 0x2c
   16aba:	str.w	ip, [sp, #132]	; 0x84
   16abe:	ldrd	fp, ip, [sp, #112]	; 0x70
   16ac2:	adds.w	r1, fp, r1
   16ac6:	adc.w	r8, ip, r2
   16aca:	umull	fp, ip, lr, r4
   16ace:	strd	fp, ip, [sp, #112]	; 0x70
   16ad2:	ldr	r2, [sp, #120]	; 0x78
   16ad4:	ldr	r6, [sp, #16]
   16ad6:	str	r0, [sp, #40]	; 0x28
   16ad8:	adds	r1, r1, r2
   16ada:	ldr	r2, [sp, #4]
   16adc:	umull	fp, ip, r6, r0
   16ae0:	ldr	r0, [sp, #124]	; 0x7c
   16ae2:	adc.w	r8, r8, r0
   16ae6:	ldr	r0, [sp, #48]	; 0x30
   16ae8:	strd	fp, ip, [sp, #144]	; 0x90
   16aec:	umull	fp, ip, r2, r0
   16af0:	ldr	r2, [sp, #128]	; 0x80
   16af2:	ldr	r0, [sp, #80]	; 0x50
   16af4:	adds	r1, r1, r2
   16af6:	ldr	r2, [sp, #116]	; 0x74
   16af8:	mla	r9, lr, r0, r2
   16afc:	ldr	r2, [sp, #132]	; 0x84
   16afe:	strd	fp, ip, [sp, #120]	; 0x78
   16b02:	adc.w	r0, r8, r2
   16b06:	ldr	r2, [sp, #32]
   16b08:	str	r0, [sp, #128]	; 0x80
   16b0a:	str.w	r9, [sp, #116]	; 0x74
   16b0e:	umull	r8, r9, r7, r2
   16b12:	strd	r8, r9, [sp, #32]
   16b16:	ldrd	r8, r9, [sp, #136]	; 0x88
   16b1a:	adds.w	r0, r1, r8
   16b1e:	ldr	r1, [sp, #148]	; 0x94
   16b20:	str	r0, [sp, #156]	; 0x9c
   16b22:	ldr	r0, [sp, #128]	; 0x80
   16b24:	mla	r1, r6, r3, r1
   16b28:	adc.w	r0, r0, r9
   16b2c:	str	r0, [sp, #160]	; 0xa0
   16b2e:	ldr	r0, [sp, #76]	; 0x4c
   16b30:	str	r1, [sp, #148]	; 0x94
   16b32:	ldr	r1, [sp, #4]
   16b34:	ldrd	r8, r9, [sp, #144]	; 0x90
   16b38:	mla	ip, r1, r0, ip
   16b3c:	ldr	r0, [sp, #56]	; 0x38
   16b3e:	ldr	r1, [sp, #112]	; 0x70
   16b40:	adds.w	r1, r1, r8
   16b44:	str.w	ip, [sp, #124]	; 0x7c
   16b48:	mov	ip, r0
   16b4a:	ldr	r0, [sp, #24]
   16b4c:	umull	fp, ip, r0, ip
   16b50:	ldr	r0, [sp, #52]	; 0x34
   16b52:	strd	fp, ip, [sp, #128]	; 0x80
   16b56:	mov	ip, r0
   16b58:	ldr	r0, [sp, #36]	; 0x24
   16b5a:	mla	r0, r7, ip, r0
   16b5e:	str	r0, [sp, #36]	; 0x24
   16b60:	ldr	r0, [sp, #116]	; 0x74
   16b62:	adc.w	ip, r0, r9
   16b66:	ldr	r0, [sp, #92]	; 0x5c
   16b68:	umull	r8, r9, lr, r5
   16b6c:	mov	r6, ip
   16b6e:	mov	ip, r0
   16b70:	ldr	r0, [sp, #132]	; 0x84
   16b72:	mov	fp, r0
   16b74:	ldr	r0, [sp, #24]
   16b76:	strd	r8, r9, [sp, #112]	; 0x70
   16b7a:	ldrd	r8, r9, [sp, #120]	; 0x78
   16b7e:	mla	ip, r0, ip, fp
   16b82:	adds.w	r1, r1, r8
   16b86:	adc.w	r9, r6, r9
   16b8a:	ldr	r6, [sp, #16]
   16b8c:	ldr	r0, [sp, #156]	; 0x9c
   16b8e:	str.w	ip, [sp, #132]	; 0x84
   16b92:	lsrs	r0, r0, #26
   16b94:	umull	fp, ip, r6, r4
   16b98:	mov	r6, r0
   16b9a:	ldr	r0, [sp, #84]	; 0x54
   16b9c:	strd	fp, ip, [sp, #136]	; 0x88
   16ba0:	mov	ip, r0
   16ba2:	ldr	r0, [sp, #116]	; 0x74
   16ba4:	mla	ip, lr, ip, r0
   16ba8:	ldr	r0, [sp, #160]	; 0xa0
   16baa:	orr.w	r8, r6, r0, lsl #6
   16bae:	mov	r0, r2
   16bb0:	str.w	r8, [sp, #144]	; 0x90
   16bb4:	str.w	ip, [sp, #116]	; 0x74
   16bb8:	ldrd	fp, ip, [sp, #32]
   16bbc:	str	r2, [sp, #32]
   16bbe:	ldr	r2, [sp, #4]
   16bc0:	adds.w	r1, r1, fp
   16bc4:	adc.w	r9, r9, ip
   16bc8:	ldr	r6, [sp, #16]
   16bca:	umull	fp, ip, r2, r0
   16bce:	ldr	r2, [sp, #80]	; 0x50
   16bd0:	ldr	r0, [sp, #160]	; 0xa0
   16bd2:	mov	r8, r2
   16bd4:	ldr	r2, [sp, #140]	; 0x8c
   16bd6:	strd	fp, ip, [sp, #120]	; 0x78
   16bda:	mla	r8, r6, r8, r2
   16bde:	ldrd	fp, ip, [sp, #128]	; 0x80
   16be2:	ldr	r2, [sp, #144]	; 0x90
   16be4:	adds.w	r1, r1, fp
   16be8:	adc.w	r9, r9, ip
   16bec:	adds.w	ip, r1, r2
   16bf0:	ldr	r1, [sp, #52]	; 0x34
   16bf2:	str.w	r8, [sp, #140]	; 0x8c
   16bf6:	mov.w	r8, r0, lsr #26
   16bfa:	ldr	r0, [sp, #40]	; 0x28
   16bfc:	adc.w	r9, r9, r8
   16c00:	ldr	r2, [sp, #4]
   16c02:	mov	r8, r1
   16c04:	ldr	r1, [sp, #124]	; 0x7c
   16c06:	mov	r6, ip
   16c08:	umull	fp, ip, r7, r0
   16c0c:	mla	r8, r2, r8, r1
   16c10:	strd	fp, ip, [sp, #144]	; 0x90
   16c14:	mla	ip, r7, r3, ip
   16c18:	str.w	r8, [sp, #124]	; 0x7c
   16c1c:	str	r6, [sp, #160]	; 0xa0
   16c1e:	mov.w	r8, r6, lsr #26
   16c22:	ldr	r1, [sp, #48]	; 0x30
   16c24:	ldr	r6, [sp, #24]
   16c26:	str.w	ip, [sp, #148]	; 0x94
   16c2a:	umull	r1, r2, r6, r1
   16c2e:	ldrd	fp, ip, [sp, #136]	; 0x88
   16c32:	strd	r1, r2, [sp, #128]	; 0x80
   16c36:	orr.w	r1, r8, r9, lsl #6
   16c3a:	str	r1, [sp, #164]	; 0xa4
   16c3c:	ldr	r1, [sp, #112]	; 0x70
   16c3e:	ldr	r2, [sp, #116]	; 0x74
   16c40:	adds.w	r1, r1, fp
   16c44:	adc.w	r8, r2, ip
   16c48:	ldr	r2, [sp, #120]	; 0x78
   16c4a:	adds	r1, r1, r2
   16c4c:	ldr	r2, [sp, #28]
   16c4e:	umull	fp, ip, lr, r2
   16c52:	ldr	r2, [sp, #124]	; 0x7c
   16c54:	adc.w	r8, r8, r2
   16c58:	ldr	r2, [sp, #76]	; 0x4c
   16c5a:	strd	fp, ip, [sp, #112]	; 0x70
   16c5e:	mov	ip, r2
   16c60:	ldr	r2, [sp, #132]	; 0x84
   16c62:	mla	ip, r6, ip, r2
   16c66:	ldr	r6, [sp, #16]
   16c68:	ldr	r2, [sp, #144]	; 0x90
   16c6a:	adds	r1, r1, r2
   16c6c:	ldr	r2, [sp, #148]	; 0x94
   16c6e:	str.w	ip, [sp, #132]	; 0x84
   16c72:	adc.w	r8, r8, r2
   16c76:	umull	fp, ip, r6, r5
   16c7a:	ldr	r2, [sp, #4]
   16c7c:	strd	fp, ip, [sp, #136]	; 0x88
   16c80:	umull	fp, ip, r2, r0
   16c84:	ldr	r2, [sp, #128]	; 0x80
   16c86:	adds	r1, r1, r2
   16c88:	ldr	r2, [sp, #96]	; 0x60
   16c8a:	mov	r9, r2
   16c8c:	ldr	r2, [sp, #116]	; 0x74
   16c8e:	strd	fp, ip, [sp, #144]	; 0x90
   16c92:	mla	r2, lr, r9, r2
   16c96:	str	r2, [sp, #116]	; 0x74
   16c98:	ldr	r2, [sp, #132]	; 0x84
   16c9a:	adc.w	r8, r8, r2
   16c9e:	ldr	r2, [sp, #84]	; 0x54
   16ca0:	mov	r9, r2
   16ca2:	ldr	r2, [sp, #140]	; 0x8c
   16ca4:	mla	r9, r6, r9, r2
   16ca8:	ldr	r6, [sp, #164]	; 0xa4
   16caa:	str.w	r9, [sp, #140]	; 0x8c
   16cae:	adds.w	r9, r1, r6
   16cb2:	umull	r1, r2, r7, r4
   16cb6:	strd	r1, r2, [sp, #120]	; 0x78
   16cba:	mov.w	r1, #0
   16cbe:	ldr	r2, [sp, #4]
   16cc0:	adc.w	r1, r8, r1
   16cc4:	mov.w	r8, r9, lsr #26
   16cc8:	mla	ip, r2, r3, ip
   16ccc:	str.w	ip, [sp, #148]	; 0x94
   16cd0:	ldr	r2, [sp, #32]
   16cd2:	ldr	r6, [sp, #80]	; 0x50
   16cd4:	mov	ip, r2
   16cd6:	ldr	r2, [sp, #24]
   16cd8:	umull	fp, ip, r2, ip
   16cdc:	ldr	r2, [sp, #144]	; 0x90
   16cde:	strd	fp, ip, [sp, #128]	; 0x80
   16ce2:	orr.w	ip, r8, r1, lsl #6
   16ce6:	ldr	r1, [sp, #124]	; 0x7c
   16ce8:	str.w	ip, [sp, #164]	; 0xa4
   16cec:	mla	ip, r7, r6, r1
   16cf0:	ldr	r1, [sp, #112]	; 0x70
   16cf2:	str.w	ip, [sp, #124]	; 0x7c
   16cf6:	ldrd	fp, ip, [sp, #136]	; 0x88
   16cfa:	adds.w	r8, r1, fp
   16cfe:	ldr	r1, [sp, #116]	; 0x74
   16d00:	adc.w	r1, r1, ip
   16d04:	adds.w	r8, r8, r2
   16d08:	ldr	r2, [sp, #8]
   16d0a:	umull	fp, ip, lr, r2
   16d0e:	ldr	r2, [sp, #148]	; 0x94
   16d10:	adc.w	r1, r2, r1
   16d14:	ldr	r2, [sp, #52]	; 0x34
   16d16:	strd	fp, ip, [sp, #112]	; 0x70
   16d1a:	mov	ip, r2
   16d1c:	ldr	r2, [sp, #132]	; 0x84
   16d1e:	mov	fp, r2
   16d20:	ldr	r2, [sp, #24]
   16d22:	mla	ip, r2, ip, fp
   16d26:	ldr	r2, [sp, #120]	; 0x78
   16d28:	adds.w	r8, r8, r2
   16d2c:	ldr	r2, [sp, #16]
   16d2e:	str.w	ip, [sp, #132]	; 0x84
   16d32:	mov	ip, r2
   16d34:	ldr	r2, [sp, #28]
   16d36:	umull	fp, ip, ip, r2
   16d3a:	ldr	r2, [sp, #124]	; 0x7c
   16d3c:	adc.w	r1, r2, r1
   16d40:	ldr	r2, [sp, #108]	; 0x6c
   16d42:	strd	fp, ip, [sp, #136]	; 0x88
   16d46:	mov	ip, r2
   16d48:	ldr	r2, [sp, #116]	; 0x74
   16d4a:	mla	ip, lr, ip, r2
   16d4e:	ldr	r2, [sp, #128]	; 0x80
   16d50:	adds.w	r8, r8, r2
   16d54:	ldr	r2, [sp, #4]
   16d56:	str.w	ip, [sp, #116]	; 0x74
   16d5a:	umull	fp, ip, r2, r4
   16d5e:	ldr	r2, [sp, #132]	; 0x84
   16d60:	adc.w	r1, r2, r1
   16d64:	ldr	r2, [sp, #96]	; 0x60
   16d66:	strd	fp, ip, [sp, #120]	; 0x78
   16d6a:	mov	ip, r2
   16d6c:	ldr	r2, [sp, #140]	; 0x8c
   16d6e:	mov	lr, r2
   16d70:	ldr	r2, [sp, #16]
   16d72:	mla	ip, r2, ip, lr
   16d76:	ldr	r2, [sp, #164]	; 0xa4
   16d78:	adds.w	r8, r8, r2
   16d7c:	mov.w	r2, #0
   16d80:	adc.w	r1, r2, r1
   16d84:	ldr	r2, [sp, #124]	; 0x7c
   16d86:	str.w	ip, [sp, #140]	; 0x8c
   16d8a:	mov	lr, r2
   16d8c:	ldr	r2, [sp, #4]
   16d8e:	umull	fp, ip, r7, r5
   16d92:	mla	r6, r2, r6, lr
   16d96:	mov.w	r2, r8, lsr #26
   16d9a:	orr.w	r2, r2, r1, lsl #6
   16d9e:	str	r2, [sp, #144]	; 0x90
   16da0:	bic.w	r8, r8, #4227858432	; 0xfc000000
   16da4:	strd	fp, ip, [sp, #128]	; 0x80
   16da8:	str	r6, [sp, #124]	; 0x7c
   16daa:	mov	r6, r0
   16dac:	ldr	r0, [sp, #24]
   16dae:	umull	fp, ip, r0, r6
   16db2:	ldr	r0, [sp, #84]	; 0x54
   16db4:	ldr	r6, [sp, #132]	; 0x84
   16db6:	mla	r6, r7, r0, r6
   16dba:	strd	fp, ip, [sp, #16]
   16dbe:	ldrd	r0, r1, [sp, #112]	; 0x70
   16dc2:	ldrd	fp, ip, [sp, #136]	; 0x88
   16dc6:	str	r6, [sp, #132]	; 0x84
   16dc8:	adds.w	r6, r0, fp
   16dcc:	adc.w	r7, r1, ip
   16dd0:	ldrd	fp, ip, [sp, #120]	; 0x78
   16dd4:	ldr	r0, [sp, #156]	; 0x9c
   16dd6:	adds.w	r6, r6, fp
   16dda:	mov	r1, ip
   16ddc:	adc.w	r7, r1, r7
   16de0:	bic.w	r1, r0, #4227858432	; 0xfc000000
   16de4:	ldrd	r0, r2, [sp, #20]
   16de8:	ldrd	fp, ip, [sp, #128]	; 0x80
   16dec:	mla	r0, r2, r3, r0
   16df0:	adds.w	r6, r6, fp
   16df4:	ldr	r2, [sp, #144]	; 0x90
   16df6:	str	r0, [sp, #20]
   16df8:	mov	r0, ip
   16dfa:	adc.w	r7, r0, r7
   16dfe:	ldr	r0, [sp, #160]	; 0xa0
   16e00:	bic.w	ip, r0, #4227858432	; 0xfc000000
   16e04:	bic.w	r0, r9, #4227858432	; 0xfc000000
   16e08:	str	r0, [sp, #4]
   16e0a:	ldr	r0, [sp, #16]
   16e0c:	adds	r6, r6, r0
   16e0e:	ldr	r0, [sp, #20]
   16e10:	adc.w	r7, r0, r7
   16e14:	adds	r6, r6, r2
   16e16:	mov.w	r2, #0
   16e1a:	adc.w	r7, r2, r7
   16e1e:	bic.w	r9, r6, #4227858432	; 0xfc000000
   16e22:	ldr	r2, [sp, #0]
   16e24:	lsrs	r6, r6, #26
   16e26:	orr.w	r6, r6, r7, lsl #6
   16e2a:	cmp	r2, #15
   16e2c:	add.w	r6, r6, r6, lsl #2
   16e30:	add.w	lr, r6, r1
   16e34:	ldr	r1, [sp, #100]	; 0x64
   16e36:	bhi.w	169f0 <error@@Base+0x6a38>
   16e3a:	ldr	r3, [sp, #0]
   16e3c:	cmp	r3, #0
   16e3e:	bne.w	16fd8 <error@@Base+0x7020>
   16e42:	ldr	r3, [sp, #60]	; 0x3c
   16e44:	add.w	ip, ip, lr, lsr #26
   16e48:	bic.w	r5, ip, #4227858432	; 0xfc000000
   16e4c:	movs	r2, #0
   16e4e:	bic.w	lr, lr, #4227858432	; 0xfc000000
   16e52:	movs	r4, #0
   16e54:	mov	r1, r3
   16e56:	ldr	r3, [sp, #4]
   16e58:	strd	r1, r2, [sp, #8]
   16e5c:	add.w	ip, r3, ip, lsr #26
   16e60:	ldr	r1, [sp, #64]	; 0x40
   16e62:	bic.w	r3, ip, #4227858432	; 0xfc000000
   16e66:	add.w	r8, r8, ip, lsr #26
   16e6a:	bic.w	fp, r8, #4227858432	; 0xfc000000
   16e6e:	mov	r0, r3
   16e70:	add.w	r9, r9, r8, lsr #26
   16e74:	mov	r3, r1
   16e76:	bic.w	r2, r9, #4227858432	; 0xfc000000
   16e7a:	orr.w	r7, r9, #4227858432	; 0xfc000000
   16e7e:	mov.w	r9, r9, lsr #26
   16e82:	str	r2, [sp, #4]
   16e84:	strd	r3, r4, [sp, #16]
   16e88:	add.w	r9, r9, r9, lsl #2
   16e8c:	add	lr, r9
   16e8e:	bic.w	r8, lr, #4227858432	; 0xfc000000
   16e92:	add.w	r2, r8, #5
   16e96:	add.w	r5, r5, lr, lsr #26
   16e9a:	add.w	r6, r5, r2, lsr #26
   16e9e:	add.w	r4, r0, r6, lsr #26
   16ea2:	add.w	r3, fp, r4, lsr #26
   16ea6:	add.w	r7, r7, r3, lsr #26
   16eaa:	lsrs	r1, r7, #31
   16eac:	add.w	ip, r1, #4294967295	; 0xffffffff
   16eb0:	negs	r1, r1
   16eb2:	and.w	r2, r2, ip
   16eb6:	and.w	r8, r1, r8
   16eba:	bic.w	r2, r2, #4227858432	; 0xfc000000
   16ebe:	and.w	r6, r6, ip
   16ec2:	orr.w	r8, r2, r8
   16ec6:	ldr	r2, [sp, #4]
   16ec8:	bic.w	r6, r6, #4227858432	; 0xfc000000
   16ecc:	and.w	r3, r3, ip
   16ed0:	ands	r5, r1
   16ed2:	and.w	lr, r1, r0
   16ed6:	orrs	r5, r6
   16ed8:	and.w	r0, fp, r1
   16edc:	bic.w	r3, r3, #4227858432	; 0xfc000000
   16ee0:	ands	r1, r2
   16ee2:	and.w	r7, r7, ip
   16ee6:	orr.w	r6, r3, r0
   16eea:	orrs	r7, r1
   16eec:	ldrd	r0, r1, [sp, #8]
   16ef0:	orr.w	r8, r8, r5, lsl #26
   16ef4:	and.w	r4, r4, ip
   16ef8:	adds.w	r0, r0, r8
   16efc:	bic.w	r4, r4, #4227858432	; 0xfc000000
   16f00:	adc.w	r1, r1, #0
   16f04:	orr.w	r4, r4, lr
   16f08:	ldrd	r8, r9, [sp, #16]
   16f0c:	lsls	r2, r6, #14
   16f0e:	mov	ip, r1
   16f10:	ldr	r1, [sp, #68]	; 0x44
   16f12:	lsls	r3, r4, #20
   16f14:	orr.w	r2, r2, r4, lsr #12
   16f18:	orr.w	r5, r3, r5, lsr #6
   16f1c:	lsrs	r3, r6, #18
   16f1e:	adds.w	r8, r8, r5
   16f22:	mov	r4, r1
   16f24:	ldr	r1, [sp, #72]	; 0x48
   16f26:	adc.w	r9, r9, #0
   16f2a:	orr.w	r3, r3, r7, lsl #8
   16f2e:	adds	r4, r4, r2
   16f30:	ldr	r2, [sp, #0]
   16f32:	mov.w	r5, #0
   16f36:	adc.w	r5, r5, #0
   16f3a:	adds	r6, r1, r3
   16f3c:	adds.w	r1, ip, r8
   16f40:	mov	fp, r0
   16f42:	adc.w	r3, r2, r9
   16f46:	strb.w	r0, [sl]
   16f4a:	adds	r0, r3, r4
   16f4c:	strb.w	r1, [sl, #4]
   16f50:	adc.w	r3, r2, r5
   16f54:	strb.w	r0, [sl, #8]
   16f58:	adds	r6, r3, r6
   16f5a:	lsrs	r2, r0, #8
   16f5c:	strb.w	r2, [sl, #9]
   16f60:	lsrs	r3, r0, #16
   16f62:	lsrs	r2, r6, #16
   16f64:	strb.w	r2, [sl, #14]
   16f68:	lsrs	r2, r1, #8
   16f6a:	strb.w	r2, [sl, #5]
   16f6e:	mov.w	r2, fp, lsr #8
   16f72:	strb.w	r2, [sl, #1]
   16f76:	ldr	r2, [pc, #276]	; (1708c <error@@Base+0x70d4>)
   16f78:	lsrs	r5, r6, #8
   16f7a:	strb.w	r3, [sl, #10]
   16f7e:	lsrs	r3, r1, #16
   16f80:	strb.w	r3, [sl, #6]
   16f84:	mov.w	r3, fp, lsr #16
   16f88:	strb.w	r3, [sl, #2]
   16f8c:	add	r2, pc
   16f8e:	ldr	r3, [pc, #248]	; (17088 <error@@Base+0x70d0>)
   16f90:	lsrs	r4, r0, #24
   16f92:	strb.w	r6, [sl, #12]
   16f96:	lsrs	r1, r1, #24
   16f98:	strb.w	r5, [sl, #13]
   16f9c:	lsrs	r6, r6, #24
   16f9e:	strb.w	r4, [sl, #11]
   16fa2:	mov.w	r0, fp, lsr #24
   16fa6:	strb.w	r6, [sl, #15]
   16faa:	strb.w	r1, [sl, #7]
   16fae:	strb.w	r0, [sl, #3]
   16fb2:	ldr	r3, [r2, r3]
   16fb4:	ldr	r2, [r3, #0]
   16fb6:	ldr	r3, [sp, #188]	; 0xbc
   16fb8:	eors	r2, r3
   16fba:	bne.n	1707e <error@@Base+0x70c6>
   16fbc:	add	sp, #196	; 0xc4
   16fbe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16fc2:	ldr	r3, [sp, #0]
   16fc4:	mov.w	r9, #0
   16fc8:	mov	r8, r9
   16fca:	mov	ip, r9
   16fcc:	mov	lr, r9
   16fce:	str.w	r9, [sp, #4]
   16fd2:	cmp	r3, #0
   16fd4:	beq.w	16e42 <error@@Base+0x6e8a>
   16fd8:	ldr	r6, [sp, #0]
   16fda:	subs	r3, r1, #1
   16fdc:	ldr	r0, [sp, #28]
   16fde:	add.w	r2, sp, #171	; 0xab
   16fe2:	subs	r7, r6, #1
   16fe4:	add	r7, r1
   16fe6:	mov	fp, r6
   16fe8:	ldrb.w	r6, [r3, #1]!
   16fec:	cmp	r3, r7
   16fee:	strb.w	r6, [r2, #1]!
   16ff2:	bne.n	16fe8 <error@@Base+0x7030>
   16ff4:	add	r2, sp, #192	; 0xc0
   16ff6:	str	r0, [sp, #28]
   16ff8:	mov	r0, fp
   16ffa:	adds	r3, r0, #1
   16ffc:	add	r2, fp
   16ffe:	cmp	r3, #15
   17000:	mov.w	r6, #1
   17004:	str.w	fp, [sp]
   17008:	strb.w	r6, [r2, #-20]
   1700c:	bhi.n	17026 <error@@Base+0x706e>
   1700e:	ldr	r0, [sp, #0]
   17010:	add	r2, sp, #172	; 0xac
   17012:	add.w	r3, sp, #187	; 0xbb
   17016:	movs	r6, #0
   17018:	add	r2, r0
   1701a:	ldr	r0, [sp, #28]
   1701c:	strb.w	r6, [r2, #1]!
   17020:	cmp	r2, r3
   17022:	bne.n	1701c <error@@Base+0x7064>
   17024:	str	r0, [sp, #28]
   17026:	ldr	r6, [sp, #176]	; 0xb0
   17028:	movs	r3, #0
   1702a:	ldr	r2, [sp, #172]	; 0xac
   1702c:	str	r1, [sp, #100]	; 0x64
   1702e:	ldr	r1, [sp, #180]	; 0xb4
   17030:	bic.w	fp, r2, #4227858432	; 0xfc000000
   17034:	lsrs	r7, r6, #20
   17036:	lsrs	r2, r2, #26
   17038:	orr.w	r2, r2, r6, lsl #6
   1703c:	add	lr, fp
   1703e:	lsrs	r6, r1, #14
   17040:	orr.w	r7, r7, r1, lsl #12
   17044:	ldr	r1, [sp, #184]	; 0xb8
   17046:	bic.w	r2, r2, #4227858432	; 0xfc000000
   1704a:	add	r2, ip
   1704c:	str	r2, [sp, #16]
   1704e:	ldr	r2, [sp, #4]
   17050:	bic.w	r7, r7, #4227858432	; 0xfc000000
   17054:	orr.w	r6, r6, r1, lsl #18
   17058:	str	r3, [sp, #52]	; 0x34
   1705a:	bic.w	r6, r6, #4227858432	; 0xfc000000
   1705e:	add	r7, r2
   17060:	str	r3, [sp, #92]	; 0x5c
   17062:	add.w	r2, r6, r8
   17066:	str	r3, [sp, #76]	; 0x4c
   17068:	str	r2, [sp, #4]
   1706a:	add.w	r2, r9, r1, lsr #8
   1706e:	str	r3, [sp, #104]	; 0x68
   17070:	str	r2, [sp, #24]
   17072:	strd	r3, r3, [sp, #80]	; 0x50
   17076:	str	r3, [sp, #96]	; 0x60
   17078:	str	r3, [sp, #108]	; 0x6c
   1707a:	str	r3, [sp, #0]
   1707c:	b.n	16a42 <error@@Base+0x6a8a>
   1707e:	blx	3d00 <__stack_chk_fail@plt>
   17082:	nop
   17084:	str	r6, [r4, #28]
   17086:	movs	r3, r0
   17088:	lsls	r4, r7, #17
   1708a:	movs	r0, r0
   1708c:	ldrh	r4, [r0, r7]
   1708e:	movs	r3, r0
   17090:	ldr	r3, [r1, #0]
   17092:	cmp.w	r2, #256	; 0x100
   17096:	str	r3, [r0, #16]
   17098:	ldr	r3, [r1, #4]
   1709a:	str	r3, [r0, #20]
   1709c:	ldr	r3, [r1, #8]
   1709e:	str	r3, [r0, #24]
   170a0:	ldr	r3, [r1, #12]
   170a2:	str	r3, [r0, #28]
   170a4:	beq.n	170ce <error@@Base+0x7116>
   170a6:	ldr	r3, [pc, #48]	; (170d8 <error@@Base+0x7120>)
   170a8:	add	r3, pc
   170aa:	adds	r3, #16
   170ac:	ldr	r2, [r1, #0]
   170ae:	str	r2, [r0, #32]
   170b0:	ldr	r2, [r1, #4]
   170b2:	str	r2, [r0, #36]	; 0x24
   170b4:	ldr	r2, [r1, #8]
   170b6:	str	r2, [r0, #40]	; 0x28
   170b8:	ldr	r2, [r1, #12]
   170ba:	str	r2, [r0, #44]	; 0x2c
   170bc:	ldr	r2, [r3, #0]
   170be:	str	r2, [r0, #0]
   170c0:	ldr	r2, [r3, #4]
   170c2:	str	r2, [r0, #4]
   170c4:	ldr	r2, [r3, #8]
   170c6:	str	r2, [r0, #8]
   170c8:	ldr	r3, [r3, #12]
   170ca:	str	r3, [r0, #12]
   170cc:	bx	lr
   170ce:	ldr	r3, [pc, #12]	; (170dc <error@@Base+0x7124>)
   170d0:	adds	r1, #16
   170d2:	add	r3, pc
   170d4:	b.n	170ac <error@@Base+0x70f4>
   170d6:	nop
   170d8:	str	r0, [sp, #256]	; 0x100
   170da:	movs	r0, r0
   170dc:	str	r0, [sp, #88]	; 0x58
   170de:	movs	r0, r0
   170e0:	cbz	r2, 170f4 <error@@Base+0x713c>
   170e2:	ldr	r3, [r2, #0]
   170e4:	str	r3, [r0, #48]	; 0x30
   170e6:	ldr	r2, [r2, #4]
   170e8:	str	r2, [r0, #52]	; 0x34
   170ea:	ldr	r3, [r1, #0]
   170ec:	str	r3, [r0, #56]	; 0x38
   170ee:	ldr	r3, [r1, #4]
   170f0:	str	r3, [r0, #60]	; 0x3c
   170f2:	bx	lr
   170f4:	str	r2, [r0, #48]	; 0x30
   170f6:	b.n	170e8 <error@@Base+0x7130>
   170f8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   170fc:	sub	sp, #204	; 0xcc
   170fe:	str	r1, [sp, #36]	; 0x24
   17100:	ldr.w	r1, [pc, #1420]	; 17690 <error@@Base+0x76d8>
   17104:	str	r2, [sp, #20]
   17106:	ldr.w	r2, [pc, #1420]	; 17694 <error@@Base+0x76dc>
   1710a:	add	r1, pc
   1710c:	str	r0, [sp, #116]	; 0x74
   1710e:	ldr	r2, [r1, r2]
   17110:	ldr	r2, [r2, #0]
   17112:	str	r2, [sp, #196]	; 0xc4
   17114:	mov.w	r2, #0
   17118:	str	r3, [sp, #120]	; 0x78
   1711a:	cmp	r3, #0
   1711c:	beq.w	17674 <error@@Base+0x76bc>
   17120:	mov	r1, r3
   17122:	mov	r3, r0
   17124:	ldr	r2, [r3, #0]
   17126:	ldr	r0, [r0, #48]	; 0x30
   17128:	str	r1, [sp, #40]	; 0x28
   1712a:	str	r2, [sp, #52]	; 0x34
   1712c:	movs	r2, #0
   1712e:	str	r2, [sp, #112]	; 0x70
   17130:	ldr	r2, [r3, #4]
   17132:	str	r0, [sp, #124]	; 0x7c
   17134:	str	r0, [sp, #44]	; 0x2c
   17136:	str	r2, [sp, #56]	; 0x38
   17138:	ldr	r2, [r3, #8]
   1713a:	str	r2, [sp, #60]	; 0x3c
   1713c:	ldr	r2, [r3, #12]
   1713e:	str	r2, [sp, #64]	; 0x40
   17140:	ldr	r2, [r3, #16]
   17142:	str	r2, [sp, #68]	; 0x44
   17144:	ldr	r2, [r3, #20]
   17146:	str	r2, [sp, #72]	; 0x48
   17148:	ldr	r2, [r3, #24]
   1714a:	str	r2, [sp, #76]	; 0x4c
   1714c:	ldr	r2, [r3, #28]
   1714e:	str	r2, [sp, #80]	; 0x50
   17150:	ldr	r2, [r3, #32]
   17152:	str	r2, [sp, #84]	; 0x54
   17154:	ldr	r2, [r3, #36]	; 0x24
   17156:	str	r2, [sp, #88]	; 0x58
   17158:	ldr	r2, [r3, #40]	; 0x28
   1715a:	str	r2, [sp, #92]	; 0x5c
   1715c:	ldr	r2, [r3, #44]	; 0x2c
   1715e:	str	r2, [sp, #96]	; 0x60
   17160:	ldr	r2, [r3, #52]	; 0x34
   17162:	str	r2, [sp, #48]	; 0x30
   17164:	ldr	r2, [r3, #56]	; 0x38
   17166:	str	r2, [sp, #100]	; 0x64
   17168:	ldr	r3, [r3, #60]	; 0x3c
   1716a:	str	r3, [sp, #104]	; 0x68
   1716c:	ldr	r3, [sp, #40]	; 0x28
   1716e:	cmp	r3, #63	; 0x3f
   17170:	bls.w	17618 <error@@Base+0x7660>
   17174:	ldr	r2, [sp, #48]	; 0x30
   17176:	movs	r1, #10
   17178:	ldr	r3, [sp, #104]	; 0x68
   1717a:	ldrd	r7, r6, [sp, #92]	; 0x5c
   1717e:	str	r2, [sp, #32]
   17180:	ldr	r2, [sp, #76]	; 0x4c
   17182:	str	r3, [sp, #16]
   17184:	ldr	r3, [sp, #80]	; 0x50
   17186:	ldrd	lr, ip, [sp, #84]	; 0x54
   1718a:	mov	r4, r2
   1718c:	ldrd	r9, r8, [sp, #60]	; 0x3c
   17190:	str	r3, [sp, #0]
   17192:	str	r1, [sp, #28]
   17194:	strd	r7, r6, [sp, #4]
   17198:	mov	r7, r4
   1719a:	ldr	r0, [sp, #100]	; 0x64
   1719c:	ldr	r5, [sp, #44]	; 0x2c
   1719e:	ldrd	r2, r3, [sp, #68]	; 0x44
   171a2:	ldrd	fp, sl, [sp, #52]	; 0x34
   171a6:	ldr	r1, [sp, #16]
   171a8:	ldr	r4, [sp, #32]
   171aa:	str.w	ip, [sp, #24]
   171ae:	mov	ip, r8
   171b0:	str.w	lr, [sp, #12]
   171b4:	add.w	r8, r9, r7
   171b8:	add	fp, r2
   171ba:	eor.w	r0, r8, r0
   171be:	eor.w	r5, fp, r5
   171c2:	add	sl, r3
   171c4:	ldr	r6, [sp, #0]
   171c6:	mov.w	r0, r0, ror #16
   171ca:	str	r0, [sp, #16]
   171cc:	ldr	r0, [sp, #12]
   171ce:	mov.w	r5, r5, ror #16
   171d2:	eor.w	r4, sl, r4
   171d6:	add	ip, r6
   171d8:	add	r0, r5
   171da:	str	r0, [sp, #12]
   171dc:	ldr	r0, [sp, #24]
   171de:	mov.w	r4, r4, ror #16
   171e2:	str	r4, [sp, #24]
   171e4:	eor.w	r1, ip, r1
   171e8:	mov	r9, r0
   171ea:	ldr	r0, [sp, #8]
   171ec:	add	r9, r4
   171ee:	ldr	r4, [sp, #4]
   171f0:	mov.w	r1, r1, ror #16
   171f4:	mov	lr, r0
   171f6:	ldr	r0, [sp, #12]
   171f8:	mov	r6, r4
   171fa:	ldr	r4, [sp, #16]
   171fc:	add	lr, r1
   171fe:	add	r6, r4
   17200:	eor.w	r4, r0, r2
   17204:	eor.w	r0, r9, r3
   17208:	ldr	r3, [sp, #0]
   1720a:	str	r6, [sp, #8]
   1720c:	eors	r7, r6
   1720e:	mov.w	r0, r0, ror #20
   17212:	eor.w	r6, lr, r3
   17216:	ldr	r3, [sp, #24]
   17218:	add	sl, r0
   1721a:	mov.w	r4, r4, ror #20
   1721e:	ldr	r2, [sp, #16]
   17220:	add	fp, r4
   17222:	eor.w	r3, r3, sl
   17226:	eor.w	r5, r5, fp
   1722a:	mov.w	r7, r7, ror #20
   1722e:	mov.w	r3, r3, ror #24
   17232:	str	r3, [sp, #4]
   17234:	ldr	r3, [sp, #12]
   17236:	mov.w	r5, r5, ror #24
   1723a:	add	r8, r7
   1723c:	mov.w	r6, r6, ror #20
   17240:	add	r3, r5
   17242:	str	r3, [sp, #0]
   17244:	ldr	r3, [sp, #4]
   17246:	eor.w	r2, r2, r8
   1724a:	add	ip, r6
   1724c:	add	r9, r3
   1724e:	ldr	r3, [sp, #8]
   17250:	mov.w	r2, r2, ror #24
   17254:	eor.w	r1, r1, ip
   17258:	add	r3, r2
   1725a:	str	r3, [sp, #12]
   1725c:	ldr	r3, [sp, #0]
   1725e:	mov.w	r1, r1, ror #24
   17262:	add	lr, r1
   17264:	eor.w	r0, r0, r9
   17268:	eors	r4, r3
   1726a:	eor.w	r6, r6, lr
   1726e:	ldr	r3, [sp, #12]
   17270:	mov.w	r4, r4, ror #25
   17274:	mov.w	r6, r6, ror #25
   17278:	add	ip, r4
   1727a:	eors	r7, r3
   1727c:	eor.w	r2, r2, ip
   17280:	mov.w	r3, r0, ror #25
   17284:	add	r8, r6
   17286:	add	fp, r3
   17288:	mov.w	r2, r2, ror #16
   1728c:	eor.w	r1, r1, fp
   17290:	ldr	r0, [sp, #4]
   17292:	mov.w	r7, r7, ror #25
   17296:	str	r3, [sp, #8]
   17298:	mov	r3, r8
   1729a:	str.w	r8, [sp, #24]
   1729e:	add.w	r8, r9, r2
   172a2:	str	r2, [sp, #32]
   172a4:	mov.w	r1, r1, ror #16
   172a8:	ldr	r2, [sp, #12]
   172aa:	add	sl, r7
   172ac:	eors	r0, r3
   172ae:	eor.w	r5, r5, sl
   172b2:	add	r2, r1
   172b4:	str.w	r8, [sp, #4]
   172b8:	mov.w	r3, r0, ror #16
   172bc:	mov.w	r5, r5, ror #16
   172c0:	mov	r0, r2
   172c2:	ldr	r2, [sp, #0]
   172c4:	add	lr, r5
   172c6:	str	r0, [sp, #16]
   172c8:	add	r2, r3
   172ca:	str.w	lr, [sp, #12]
   172ce:	str	r2, [sp, #0]
   172d0:	mov	r2, r8
   172d2:	eors	r4, r2
   172d4:	mov	r2, r0
   172d6:	ldr	r0, [sp, #8]
   172d8:	eors	r0, r2
   172da:	mov	r2, lr
   172dc:	eors	r7, r2
   172de:	ldr	r2, [sp, #0]
   172e0:	mov.w	r8, r0, ror #20
   172e4:	eor.w	r9, r6, r2
   172e8:	ldr	r2, [sp, #24]
   172ea:	mov.w	lr, r7, ror #20
   172ee:	mov.w	r6, r4, ror #20
   172f2:	mov.w	r7, r9, ror #20
   172f6:	add	ip, r6
   172f8:	add.w	r9, r2, r7
   172fc:	ldr	r2, [sp, #32]
   172fe:	add	fp, r8
   17300:	eor.w	r3, r3, r9
   17304:	eor.w	r2, r2, ip
   17308:	eor.w	r1, r1, fp
   1730c:	add	sl, lr
   1730e:	mov.w	r4, r3, ror #24
   17312:	mov.w	r0, r2, ror #24
   17316:	ldr	r2, [sp, #4]
   17318:	eor.w	r5, r5, sl
   1731c:	mov.w	r1, r1, ror #24
   17320:	adds	r3, r2, r0
   17322:	ldr	r2, [sp, #16]
   17324:	mov.w	r5, r5, ror #24
   17328:	str	r3, [sp, #24]
   1732a:	add	r2, r1
   1732c:	str	r2, [sp, #4]
   1732e:	ldr	r2, [sp, #12]
   17330:	add	r2, r5
   17332:	str	r2, [sp, #8]
   17334:	ldr	r2, [sp, #0]
   17336:	add	r2, r4
   17338:	str	r2, [sp, #12]
   1733a:	eor.w	r2, r6, r3
   1733e:	ldr	r3, [sp, #4]
   17340:	eor.w	r8, r8, r3
   17344:	ldr	r3, [sp, #8]
   17346:	mov.w	r2, r2, ror #25
   1734a:	eor.w	lr, lr, r3
   1734e:	ldr	r3, [sp, #12]
   17350:	eor.w	r6, r7, r3
   17354:	mov.w	r3, r8, ror #25
   17358:	mov.w	r7, lr, ror #25
   1735c:	mov.w	r6, r6, ror #25
   17360:	str	r6, [sp, #0]
   17362:	ldr	r6, [sp, #28]
   17364:	subs	r6, #1
   17366:	str	r6, [sp, #28]
   17368:	bne.w	171b4 <error@@Base+0x71fc>
   1736c:	str	r1, [sp, #16]
   1736e:	mov	r8, ip
   17370:	ldr	r1, [sp, #36]	; 0x24
   17372:	ldrd	r6, lr, [sp, #8]
   17376:	str	r7, [sp, #28]
   17378:	ldr	r1, [r1, #0]
   1737a:	str	r4, [sp, #32]
   1737c:	ldr	r7, [sp, #4]
   1737e:	str	r1, [sp, #8]
   17380:	ldr	r1, [sp, #52]	; 0x34
   17382:	ldr.w	ip, [sp, #24]
   17386:	add	fp, r1
   17388:	ldr	r1, [sp, #36]	; 0x24
   1738a:	ldr	r1, [r1, #4]
   1738c:	str	r1, [sp, #108]	; 0x6c
   1738e:	ldr	r1, [sp, #56]	; 0x38
   17390:	add	sl, r1
   17392:	ldr	r1, [sp, #60]	; 0x3c
   17394:	add	r9, r1
   17396:	ldr	r1, [sp, #64]	; 0x40
   17398:	add	r8, r1
   1739a:	ldr	r1, [sp, #68]	; 0x44
   1739c:	add	r2, r1
   1739e:	ldr	r1, [sp, #72]	; 0x48
   173a0:	add	r3, r1
   173a2:	ldr	r1, [sp, #28]
   173a4:	mov	r4, r1
   173a6:	ldr	r1, [sp, #76]	; 0x4c
   173a8:	add	r4, r1
   173aa:	ldr	r1, [sp, #0]
   173ac:	str	r4, [sp, #4]
   173ae:	mov	r4, r1
   173b0:	ldr	r1, [sp, #80]	; 0x50
   173b2:	add	r4, r1
   173b4:	ldr	r1, [sp, #84]	; 0x54
   173b6:	str	r4, [sp, #0]
   173b8:	add	lr, r1
   173ba:	ldr	r1, [sp, #88]	; 0x58
   173bc:	add	ip, r1
   173be:	ldr	r1, [sp, #92]	; 0x5c
   173c0:	add	r7, r1
   173c2:	ldr	r1, [sp, #96]	; 0x60
   173c4:	add	r6, r1
   173c6:	ldr	r1, [sp, #44]	; 0x2c
   173c8:	adds	r5, r1, r5
   173ca:	str	r5, [sp, #12]
   173cc:	ldr	r5, [sp, #48]	; 0x30
   173ce:	ldr	r4, [sp, #32]
   173d0:	ldr	r1, [sp, #16]
   173d2:	add	r4, r5
   173d4:	ldr	r5, [sp, #100]	; 0x64
   173d6:	str	r4, [sp, #24]
   173d8:	adds	r0, r5, r0
   173da:	ldr	r5, [sp, #36]	; 0x24
   173dc:	str	r0, [sp, #28]
   173de:	ldr	r0, [sp, #104]	; 0x68
   173e0:	ldr	r4, [r5, #8]
   173e2:	add	r0, r1
   173e4:	str	r0, [sp, #32]
   173e6:	ldr	r0, [sp, #8]
   173e8:	eor.w	r9, r4, r9
   173ec:	ldr	r1, [r5, #12]
   173ee:	eor.w	fp, r0, fp
   173f2:	ldr	r4, [r5, #20]
   173f4:	ldr	r0, [sp, #108]	; 0x6c
   173f6:	eor.w	r8, r1, r8
   173fa:	eors	r3, r4
   173fc:	ldr	r1, [r5, #24]
   173fe:	eor.w	sl, r0, sl
   17402:	ldr	r4, [sp, #4]
   17404:	ldr	r0, [r5, #16]
   17406:	eors	r1, r4
   17408:	ldr	r4, [sp, #0]
   1740a:	eors	r2, r0
   1740c:	ldr	r0, [r5, #28]
   1740e:	str	r1, [sp, #8]
   17410:	eors	r4, r0
   17412:	ldr	r1, [r5, #32]
   17414:	ldr	r0, [r5, #36]	; 0x24
   17416:	eor.w	lr, r1, lr
   1741a:	ldr	r1, [r5, #40]	; 0x28
   1741c:	eor.w	ip, r0, ip
   17420:	ldr	r0, [r5, #44]	; 0x2c
   17422:	eors	r7, r1
   17424:	ldr	r1, [r5, #48]	; 0x30
   17426:	eors	r0, r6
   17428:	ldr	r6, [sp, #12]
   1742a:	str	r0, [sp, #0]
   1742c:	eors	r6, r1
   1742e:	ldr	r0, [r5, #52]	; 0x34
   17430:	str	r6, [sp, #12]
   17432:	ldr	r6, [sp, #24]
   17434:	ldr	r1, [r5, #56]	; 0x38
   17436:	eors	r6, r0
   17438:	ldr	r0, [r5, #60]	; 0x3c
   1743a:	str	r6, [sp, #16]
   1743c:	ldr	r5, [sp, #28]
   1743e:	eor.w	r6, r1, r5
   17442:	ldr	r1, [sp, #44]	; 0x2c
   17444:	ldr	r5, [sp, #32]
   17446:	adds	r1, #1
   17448:	str	r1, [sp, #44]	; 0x2c
   1744a:	eor.w	r0, r0, r5
   1744e:	ldr	r5, [sp, #8]
   17450:	it	eq
   17452:	ldreq	r1, [sp, #48]	; 0x30
   17454:	str	r0, [sp, #4]
   17456:	uxtb.w	r0, fp
   1745a:	it	eq
   1745c:	addeq	r1, #1
   1745e:	str	r0, [sp, #28]
   17460:	it	eq
   17462:	streq	r1, [sp, #48]	; 0x30
   17464:	mov.w	r0, fp, lsr #16
   17468:	ldr	r1, [sp, #20]
   1746a:	str	r6, [sp, #24]
   1746c:	mov.w	r6, fp, lsr #8
   17470:	mov.w	fp, fp, lsr #24
   17474:	strb	r5, [r1, #24]
   17476:	ldr	r5, [sp, #28]
   17478:	strb.w	sl, [r1, #4]
   1747c:	strb.w	r9, [r1, #8]
   17480:	strb	r5, [r1, #0]
   17482:	mov	r5, r1
   17484:	strb.w	r8, [r1, #12]
   17488:	strb	r2, [r1, #16]
   1748a:	strb	r3, [r1, #20]
   1748c:	strb	r4, [r1, #28]
   1748e:	strb	r6, [r1, #1]
   17490:	mov.w	r1, sl, lsr #8
   17494:	mov.w	r6, sl, lsr #16
   17498:	strb	r0, [r5, #2]
   1749a:	strb.w	fp, [r5, #3]
   1749e:	mov.w	r0, r9, lsr #16
   174a2:	strb	r1, [r5, #5]
   174a4:	mov.w	sl, sl, lsr #24
   174a8:	mov.w	r1, r9, lsr #8
   174ac:	strb	r6, [r5, #6]
   174ae:	strb.w	sl, [r5, #7]
   174b2:	mov.w	r6, r8, lsr #8
   174b6:	strb	r1, [r5, #9]
   174b8:	mov.w	r9, r9, lsr #24
   174bc:	lsrs	r1, r2, #8
   174be:	strb	r0, [r5, #10]
   174c0:	strb.w	r9, [r5, #11]
   174c4:	mov.w	r0, r8, lsr #16
   174c8:	strb	r6, [r5, #13]
   174ca:	mov.w	r8, r8, lsr #24
   174ce:	strb	r0, [r5, #14]
   174d0:	lsrs	r6, r2, #16
   174d2:	strb.w	r8, [r5, #15]
   174d6:	lsrs	r0, r3, #16
   174d8:	strb	r1, [r5, #17]
   174da:	lsrs	r1, r3, #8
   174dc:	strb	r1, [r5, #21]
   174de:	lsrs	r2, r2, #24
   174e0:	ldr	r1, [sp, #8]
   174e2:	lsrs	r3, r3, #24
   174e4:	strb	r2, [r5, #19]
   174e6:	mov.w	r8, ip, lsr #8
   174ea:	strb	r0, [r5, #22]
   174ec:	strb	r3, [r5, #23]
   174ee:	lsrs	r2, r1, #8
   174f0:	lsrs	r0, r1, #16
   174f2:	strb	r2, [r5, #25]
   174f4:	strb	r0, [r5, #26]
   174f6:	lsrs	r2, r4, #8
   174f8:	lsrs	r3, r4, #16
   174fa:	lsrs	r0, r4, #24
   174fc:	mov	r4, r5
   174fe:	strb	r6, [r5, #18]
   17500:	strb	r2, [r5, #29]
   17502:	lsrs	r1, r1, #24
   17504:	strb	r3, [r5, #30]
   17506:	mov	r3, r4
   17508:	strb	r1, [r5, #27]
   1750a:	mov.w	r5, lr, lsr #16
   1750e:	strb	r0, [r4, #31]
   17510:	mov.w	r6, lr, lsr #8
   17514:	ldr	r0, [sp, #0]
   17516:	mov.w	r1, lr, lsr #24
   1751a:	strb.w	lr, [r4, #32]
   1751e:	mov.w	lr, ip, lsr #16
   17522:	strb.w	ip, [r4, #36]	; 0x24
   17526:	mov.w	ip, ip, lsr #24
   1752a:	strb.w	r0, [r4, #44]	; 0x2c
   1752e:	ldr	r0, [sp, #16]
   17530:	strb.w	r7, [r4, #40]	; 0x28
   17534:	lsrs	r4, r7, #8
   17536:	ldr	r2, [sp, #12]
   17538:	strb.w	r0, [r3, #52]	; 0x34
   1753c:	ldr	r0, [sp, #24]
   1753e:	strb.w	r2, [r3, #48]	; 0x30
   17542:	lsrs	r2, r7, #16
   17544:	lsrs	r7, r7, #24
   17546:	strb.w	r0, [r3, #56]	; 0x38
   1754a:	ldr	r0, [sp, #0]
   1754c:	mov.w	r9, r0, lsr #8
   17550:	mov	r0, r3
   17552:	ldr	r3, [sp, #4]
   17554:	strb.w	r5, [r0, #34]	; 0x22
   17558:	ldr	r5, [sp, #12]
   1755a:	strb.w	r3, [r0, #60]	; 0x3c
   1755e:	ldr	r3, [sp, #0]
   17560:	strb.w	r6, [r0, #33]	; 0x21
   17564:	mov.w	sl, r5, lsr #8
   17568:	mov.w	fp, r5, lsr #16
   1756c:	lsrs	r3, r3, #16
   1756e:	str	r3, [sp, #8]
   17570:	ldr	r3, [sp, #0]
   17572:	strb.w	r1, [r0, #35]	; 0x23
   17576:	lsrs	r1, r5, #24
   17578:	ldr	r5, [sp, #16]
   1757a:	strb.w	r8, [r0, #37]	; 0x25
   1757e:	lsrs	r6, r3, #24
   17580:	strb.w	lr, [r0, #38]	; 0x26
   17584:	mov	r3, r0
   17586:	strb.w	ip, [r0, #39]	; 0x27
   1758a:	mov.w	r8, r5, lsr #8
   1758e:	strb.w	r4, [r0, #41]	; 0x29
   17592:	mov.w	ip, r5, lsr #16
   17596:	lsrs	r0, r5, #24
   17598:	ldr	r5, [sp, #24]
   1759a:	strb.w	r2, [r3, #42]	; 0x2a
   1759e:	strb.w	r7, [r3, #43]	; 0x2b
   175a2:	lsrs	r2, r5, #8
   175a4:	lsrs	r4, r5, #16
   175a6:	lsrs	r7, r5, #24
   175a8:	ldr	r5, [sp, #8]
   175aa:	strb.w	r9, [r3, #45]	; 0x2d
   175ae:	strb.w	r5, [r3, #46]	; 0x2e
   175b2:	ldr	r5, [sp, #4]
   175b4:	lsrs	r3, r5, #8
   175b6:	ldr	r5, [sp, #20]
   175b8:	strb.w	r6, [r5, #47]	; 0x2f
   175bc:	strb.w	sl, [r5, #49]	; 0x31
   175c0:	ldr	r5, [sp, #4]
   175c2:	ldr	r6, [sp, #4]
   175c4:	mov.w	lr, r5, lsr #24
   175c8:	ldr	r5, [sp, #20]
   175ca:	lsrs	r6, r6, #16
   175cc:	strb.w	r3, [r5, #61]	; 0x3d
   175d0:	ldr	r3, [sp, #40]	; 0x28
   175d2:	strb.w	fp, [r5, #50]	; 0x32
   175d6:	cmp	r3, #64	; 0x40
   175d8:	strb.w	r1, [r5, #51]	; 0x33
   175dc:	strb.w	r8, [r5, #53]	; 0x35
   175e0:	strb.w	ip, [r5, #54]	; 0x36
   175e4:	strb.w	r0, [r5, #55]	; 0x37
   175e8:	strb.w	r2, [r5, #57]	; 0x39
   175ec:	strb.w	r4, [r5, #58]	; 0x3a
   175f0:	strb.w	r7, [r5, #59]	; 0x3b
   175f4:	strb.w	r6, [r5, #62]	; 0x3e
   175f8:	strb.w	lr, [r5, #63]	; 0x3f
   175fc:	bls.n	1763c <error@@Base+0x7684>
   175fe:	ldr	r3, [sp, #40]	; 0x28
   17600:	subs	r3, #64	; 0x40
   17602:	str	r3, [sp, #40]	; 0x28
   17604:	ldr	r3, [sp, #20]
   17606:	adds	r3, #64	; 0x40
   17608:	str	r3, [sp, #20]
   1760a:	ldr	r3, [sp, #36]	; 0x24
   1760c:	adds	r3, #64	; 0x40
   1760e:	str	r3, [sp, #36]	; 0x24
   17610:	ldr	r3, [sp, #40]	; 0x28
   17612:	cmp	r3, #63	; 0x3f
   17614:	bhi.w	17174 <error@@Base+0x71bc>
   17618:	ldr	r2, [sp, #36]	; 0x24
   1761a:	subs	r0, r3, #1
   1761c:	add	r0, r2
   1761e:	subs	r3, r2, #1
   17620:	add.w	r2, sp, #131	; 0x83
   17624:	ldrb.w	r1, [r3, #1]!
   17628:	cmp	r3, r0
   1762a:	strb.w	r1, [r2, #1]!
   1762e:	bne.n	17624 <error@@Base+0x766c>
   17630:	ldr	r3, [sp, #20]
   17632:	str	r3, [sp, #112]	; 0x70
   17634:	add	r3, sp, #132	; 0x84
   17636:	str	r3, [sp, #20]
   17638:	str	r3, [sp, #36]	; 0x24
   1763a:	b.n	17174 <error@@Base+0x71bc>
   1763c:	ldr	r1, [sp, #120]	; 0x78
   1763e:	ldr	r0, [sp, #124]	; 0x7c
   17640:	subs	r2, r1, #1
   17642:	bic.w	r3, r2, #63	; 0x3f
   17646:	adds	r0, #1
   17648:	subs	r3, r1, r3
   1764a:	add.w	r0, r0, r2, lsr #6
   1764e:	cmp	r3, #64	; 0x40
   17650:	beq.n	1766c <error@@Base+0x76b4>
   17652:	ldr	r2, [sp, #112]	; 0x70
   17654:	subs	r1, r3, #1
   17656:	ldr	r4, [sp, #28]
   17658:	subs	r3, r2, #1
   1765a:	add	r1, r2
   1765c:	mov	r2, r5
   1765e:	b.n	17664 <error@@Base+0x76ac>
   17660:	ldrb.w	r4, [r2, #1]!
   17664:	strb.w	r4, [r3, #1]!
   17668:	cmp	r3, r1
   1766a:	bne.n	17660 <error@@Base+0x76a8>
   1766c:	ldr	r3, [sp, #116]	; 0x74
   1766e:	ldr	r2, [sp, #48]	; 0x30
   17670:	str	r0, [r3, #48]	; 0x30
   17672:	str	r2, [r3, #52]	; 0x34
   17674:	ldr	r2, [pc, #32]	; (17698 <error@@Base+0x76e0>)
   17676:	ldr	r3, [pc, #28]	; (17694 <error@@Base+0x76dc>)
   17678:	add	r2, pc
   1767a:	ldr	r3, [r2, r3]
   1767c:	ldr	r2, [r3, #0]
   1767e:	ldr	r3, [sp, #196]	; 0xc4
   17680:	eors	r2, r3
   17682:	bne.n	1768a <error@@Base+0x76d2>
   17684:	add	sp, #204	; 0xcc
   17686:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1768a:	blx	3d00 <__stack_chk_fail@plt>
   1768e:	nop
   17690:	ldrh	r6, [r0, r1]
   17692:	movs	r3, r0
   17694:	lsls	r4, r7, #17
   17696:	movs	r0, r0
   17698:	strb	r0, [r3, r3]
   1769a:	movs	r3, r0
   1769c:	push	{r4, r5, r6, r7, lr}
   1769e:	sub	sp, #44	; 0x2c
   176a0:	ldr.w	lr, [pc, #112]	; 17714 <error@@Base+0x775c>
   176a4:	add	r1, sp, #4
   176a6:	ldr	r2, [pc, #112]	; (17718 <error@@Base+0x7760>)
   176a8:	subs	r0, #4
   176aa:	add	lr, pc
   176ac:	ldr.w	ip, [pc, #108]	; 1771c <error@@Base+0x7764>
   176b0:	add	r5, sp, #36	; 0x24
   176b2:	mov	r4, r1
   176b4:	ldr.w	r2, [lr, r2]
   176b8:	add	ip, pc
   176ba:	mov	r6, r0
   176bc:	movs	r7, #237	; 0xed
   176be:	ldr	r2, [r2, #0]
   176c0:	str	r2, [sp, #36]	; 0x24
   176c2:	mov.w	r2, #0
   176c6:	movs	r3, #0
   176c8:	b.n	176ce <error@@Base+0x7716>
   176ca:	ldr.w	r7, [ip, #4]!
   176ce:	ldr.w	r2, [r6, #4]!
   176d2:	add	r3, r7
   176d4:	subs	r3, r2, r3
   176d6:	strb.w	r3, [r4], #1
   176da:	cmp	r4, r5
   176dc:	mov.w	r3, r3, lsr #31
   176e0:	bne.n	176ca <error@@Base+0x7712>
   176e2:	subs	r2, r3, #1
   176e4:	ldr.w	r4, [r0, #4]!
   176e8:	ldrb.w	r3, [r1], #1
   176ec:	eors	r3, r4
   176ee:	cmp	r1, r5
   176f0:	and.w	r3, r3, r2
   176f4:	eor.w	r3, r3, r4
   176f8:	str	r3, [r0, #0]
   176fa:	bne.n	176e4 <error@@Base+0x772c>
   176fc:	ldr	r2, [pc, #32]	; (17720 <error@@Base+0x7768>)
   176fe:	ldr	r3, [pc, #24]	; (17718 <error@@Base+0x7760>)
   17700:	add	r2, pc
   17702:	ldr	r3, [r2, r3]
   17704:	ldr	r2, [r3, #0]
   17706:	ldr	r3, [sp, #36]	; 0x24
   17708:	eors	r2, r3
   1770a:	bne.n	17710 <error@@Base+0x7758>
   1770c:	add	sp, #44	; 0x2c
   1770e:	pop	{r4, r5, r6, r7, pc}
   17710:	blx	3d00 <__stack_chk_fail@plt>
   17714:	strb	r6, [r4, r2]
   17716:	movs	r3, r0
   17718:	lsls	r4, r7, #17
   1771a:	movs	r0, r0
   1771c:	ldrh	r0, [r2, #18]
   1771e:	movs	r0, r0
   17720:	strb	r0, [r2, r1]
   17722:	movs	r3, r0
   17724:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17728:	movs	r2, #0
   1772a:	vpush	{d8}
   1772e:	vmov	s16, r0
   17732:	ldr	r0, [pc, #372]	; (178a8 <error@@Base+0x78f0>)
   17734:	sub.w	sp, sp, #548	; 0x224
   17738:	add	r0, pc
   1773a:	add.w	fp, sp, #276	; 0x114
   1773e:	str	r1, [sp, #4]
   17740:	add.w	r8, sp, #272	; 0x110
   17744:	ldr	r1, [pc, #356]	; (178ac <error@@Base+0x78f4>)
   17746:	add	r4, sp, #536	; 0x218
   17748:	mov	sl, fp
   1774a:	mov	r3, r8
   1774c:	ldr	r1, [r0, r1]
   1774e:	ldr	r1, [r1, #0]
   17750:	str	r1, [sp, #540]	; 0x21c
   17752:	mov.w	r1, #0
   17756:	str.w	r2, [r3, #4]!
   1775a:	cmp	r3, r4
   1775c:	bne.n	17756 <error@@Base+0x779e>
   1775e:	add	r6, sp, #140	; 0x8c
   17760:	add	r7, sp, #144	; 0x90
   17762:	movs	r2, #0
   17764:	mov	r3, r6
   17766:	str.w	r2, [r3, #4]!
   1776a:	cmp	r3, r8
   1776c:	bne.n	17766 <error@@Base+0x77ae>
   1776e:	ldr	r5, [pc, #320]	; (178b0 <error@@Base+0x78f8>)
   17770:	mov.w	lr, #33	; 0x21
   17774:	ldr	r3, [sp, #4]
   17776:	movs	r0, #0
   17778:	add	r5, pc
   1777a:	add.w	r9, r3, #124	; 0x7c
   1777e:	adds	r5, #128	; 0x80
   17780:	mov	r4, r0
   17782:	mov	ip, sl
   17784:	cmp	r4, #30
   17786:	ble.n	1779a <error@@Base+0x77e2>
   17788:	ldr.w	r2, [ip]
   1778c:	ldr	r3, [r5, #0]
   1778e:	ldr.w	r1, [r9, r4, lsl #2]
   17792:	mla	r3, r1, r3, r2
   17796:	str.w	r3, [ip]
   1779a:	adds	r4, #1
   1779c:	add.w	ip, ip, #4
   177a0:	cmp	r4, lr
   177a2:	bne.n	17784 <error@@Base+0x77cc>
   177a4:	movs	r1, #1
   177a6:	adds	r5, #4
   177a8:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   177ac:	sub.w	r9, r9, #4
   177b0:	add.w	sl, sl, #4
   177b4:	add.w	lr, r4, #1
   177b8:	cmp	r0, #33	; 0x21
   177ba:	bne.n	17780 <error@@Base+0x77c8>
   177bc:	ldr.w	r0, [fp, #124]	; 0x7c
   177c0:	ldr	r3, [sp, #4]
   177c2:	ldr.w	r1, [fp, #128]	; 0x80
   177c6:	subs	r2, r3, #4
   177c8:	add	r3, sp, #12
   177ca:	add.w	r1, r1, r0, lsr #8
   177ce:	ldr.w	r0, [fp, #132]	; 0x84
   177d2:	str.w	r1, [fp, #128]	; 0x80
   177d6:	add.w	r1, r0, r1, lsr #8
   177da:	str.w	r1, [fp, #132]	; 0x84
   177de:	ldr.w	r1, [r2, #4]!
   177e2:	str.w	r1, [r3], #4
   177e6:	cmp	r3, r7
   177e8:	bne.n	177de <error@@Base+0x7826>
   177ea:	ldr.w	r9, [pc, #200]	; 178b4 <error@@Base+0x78fc>
   177ee:	add	r5, sp, #408	; 0x198
   177f0:	mov	sl, r7
   177f2:	mov.w	lr, #33	; 0x21
   177f6:	add	r9, pc
   177f8:	movs	r0, #0
   177fa:	mov	r4, r0
   177fc:	mov	ip, sl
   177fe:	cmp	r4, #32
   17800:	bgt.n	17816 <error@@Base+0x785e>
   17802:	ldr.w	r2, [ip]
   17806:	ldr.w	r3, [r9]
   1780a:	ldr.w	r1, [r5, r4, lsl #2]
   1780e:	mla	r3, r1, r3, r2
   17812:	str.w	r3, [ip]
   17816:	adds	r4, #1
   17818:	add.w	ip, ip, #4
   1781c:	cmp	r4, lr
   1781e:	bne.n	177fe <error@@Base+0x7846>
   17820:	movs	r1, #1
   17822:	add.w	r9, r9, #4
   17826:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1782a:	subs	r5, #4
   1782c:	add.w	sl, sl, #4
   17830:	add.w	lr, r4, #1
   17834:	cmp	r0, #32
   17836:	bne.n	177fa <error@@Base+0x7842>
   17838:	mov	r3, r7
   1783a:	ldr	r1, [r3, #0]
   1783c:	ldr.w	r2, [r3, #4]!
   17840:	add.w	r2, r2, r1, lsr #8
   17844:	cmp	r3, r8
   17846:	ldrb.w	r1, [r3, #-4]
   1784a:	strd	r1, r2, [r3, #-4]
   1784e:	bne.n	1783a <error@@Base+0x7882>
   17850:	vmov	r3, s16
   17854:	adds	r7, #124	; 0x7c
   17856:	add	r0, sp, #8
   17858:	subs	r1, r3, #4
   1785a:	movs	r3, #0
   1785c:	ldr.w	r2, [r0, #4]!
   17860:	ldr.w	r4, [r6, #4]!
   17864:	subs	r2, r2, r3
   17866:	subs	r2, r2, r4
   17868:	cmp	r7, r6
   1786a:	mov.w	r3, r2, lsr #31
   1786e:	add.w	r2, r2, r3, lsl #8
   17872:	str.w	r2, [r1, #4]!
   17876:	bne.n	1785c <error@@Base+0x78a4>
   17878:	vmov	r0, s16
   1787c:	bl	1769c <error@@Base+0x76e4>
   17880:	ldr	r2, [pc, #52]	; (178b8 <error@@Base+0x7900>)
   17882:	ldr	r3, [pc, #40]	; (178ac <error@@Base+0x78f4>)
   17884:	add	r2, pc
   17886:	ldr	r3, [r2, r3]
   17888:	ldr	r2, [r3, #0]
   1788a:	ldr	r3, [sp, #540]	; 0x21c
   1788c:	eors	r2, r3
   1788e:	bne.n	178a2 <error@@Base+0x78ea>
   17890:	vmov	r0, s16
   17894:	add.w	sp, sp, #548	; 0x224
   17898:	vpop	{d8}
   1789c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   178a0:	b.n	1769c <error@@Base+0x76e4>
   178a2:	blx	3d00 <__stack_chk_fail@plt>
   178a6:	nop
   178a8:	strb	r0, [r3, r0]
   178aa:	movs	r3, r0
   178ac:	lsls	r4, r7, #17
   178ae:	movs	r0, r0
   178b0:	ldrh	r0, [r2, #12]
   178b2:	movs	r0, r0
   178b4:	ldrh	r2, [r2, #8]
   178b6:	movs	r0, r0
   178b8:	strh	r4, [r1, r3]
   178ba:	movs	r3, r0
   178bc:	ldr.w	ip, [pc, #88]	; 17918 <error@@Base+0x7960>
   178c0:	subs	r1, #1
   178c2:	ldr	r2, [pc, #88]	; (1791c <error@@Base+0x7964>)
   178c4:	add	ip, pc
   178c6:	push	{r4, r5, lr}
   178c8:	sub	sp, #268	; 0x10c
   178ca:	ldr.w	r2, [ip, r2]
   178ce:	add	r5, sp, #4
   178d0:	add	r4, sp, #132	; 0x84
   178d2:	ldr	r2, [r2, #0]
   178d4:	str	r2, [sp, #260]	; 0x104
   178d6:	mov.w	r2, #0
   178da:	mov	r3, r5
   178dc:	ldrb.w	r2, [r1, #1]!
   178e0:	str.w	r2, [r3], #4
   178e4:	cmp	r3, r4
   178e6:	bne.n	178dc <error@@Base+0x7924>
   178e8:	add	r3, sp, #128	; 0x80
   178ea:	add.w	r1, r5, #252	; 0xfc
   178ee:	movs	r2, #0
   178f0:	str.w	r2, [r3, #4]!
   178f4:	cmp	r3, r1
   178f6:	bne.n	178f0 <error@@Base+0x7938>
   178f8:	mov	r1, r5
   178fa:	bl	17724 <error@@Base+0x776c>
   178fe:	ldr	r2, [pc, #32]	; (17920 <error@@Base+0x7968>)
   17900:	ldr	r3, [pc, #24]	; (1791c <error@@Base+0x7964>)
   17902:	add	r2, pc
   17904:	ldr	r3, [r2, r3]
   17906:	ldr	r2, [r3, #0]
   17908:	ldr	r3, [sp, #260]	; 0x104
   1790a:	eors	r2, r3
   1790c:	bne.n	17912 <error@@Base+0x795a>
   1790e:	add	sp, #268	; 0x10c
   17910:	pop	{r4, r5, pc}
   17912:	blx	3d00 <__stack_chk_fail@plt>
   17916:	nop
   17918:	strh	r4, [r1, r2]
   1791a:	movs	r3, r0
   1791c:	lsls	r4, r7, #17
   1791e:	movs	r0, r0
   17920:	strh	r6, [r1, r1]
   17922:	movs	r3, r0
   17924:	subs	r3, r1, #1
   17926:	subs	r0, #4
   17928:	adds	r1, #15
   1792a:	ldrb.w	r2, [r3, #1]!
   1792e:	cmp	r3, r1
   17930:	str.w	r2, [r0, #4]!
   17934:	bne.n	1792a <error@@Base+0x7972>
   17936:	bx	lr
   17938:	ldr.w	ip, [pc, #72]	; 17984 <error@@Base+0x79cc>
   1793c:	subs	r1, #1
   1793e:	ldr	r2, [pc, #72]	; (17988 <error@@Base+0x79d0>)
   17940:	add	ip, pc
   17942:	push	{r4, r5, lr}
   17944:	sub	sp, #268	; 0x10c
   17946:	ldr.w	r2, [ip, r2]
   1794a:	add	r5, sp, #4
   1794c:	add	r4, sp, #260	; 0x104
   1794e:	ldr	r2, [r2, #0]
   17950:	str	r2, [sp, #260]	; 0x104
   17952:	mov.w	r2, #0
   17956:	mov	r3, r5
   17958:	ldrb.w	r2, [r1, #1]!
   1795c:	str.w	r2, [r3], #4
   17960:	cmp	r3, r4
   17962:	bne.n	17958 <error@@Base+0x79a0>
   17964:	mov	r1, r5
   17966:	bl	17724 <error@@Base+0x776c>
   1796a:	ldr	r2, [pc, #32]	; (1798c <error@@Base+0x79d4>)
   1796c:	ldr	r3, [pc, #24]	; (17988 <error@@Base+0x79d0>)
   1796e:	add	r2, pc
   17970:	ldr	r3, [r2, r3]
   17972:	ldr	r2, [r3, #0]
   17974:	ldr	r3, [sp, #260]	; 0x104
   17976:	eors	r2, r3
   17978:	bne.n	1797e <error@@Base+0x79c6>
   1797a:	add	sp, #268	; 0x10c
   1797c:	pop	{r4, r5, pc}
   1797e:	blx	3d00 <__stack_chk_fail@plt>
   17982:	nop
   17984:	strh	r0, [r2, r0]
   17986:	movs	r3, r0
   17988:	lsls	r4, r7, #17
   1798a:	movs	r0, r0
   1798c:	str	r2, [r4, r7]
   1798e:	movs	r3, r0
   17990:	push	{r4}
   17992:	subs	r2, r0, #4
   17994:	subs	r3, r1, #4
   17996:	add.w	r4, r1, #60	; 0x3c
   1799a:	ldr.w	r1, [r3, #4]!
   1799e:	cmp	r3, r4
   179a0:	str.w	r1, [r2, #4]!
   179a4:	bne.n	1799a <error@@Base+0x79e2>
   179a6:	add.w	r3, r0, #60	; 0x3c
   179aa:	add.w	r2, r0, #124	; 0x7c
   179ae:	movs	r1, #0
   179b0:	str.w	r1, [r3, #4]!
   179b4:	cmp	r3, r2
   179b6:	bne.n	179b0 <error@@Base+0x79f8>
   179b8:	ldr.w	r4, [sp], #4
   179bc:	bx	lr
   179be:	nop
   179c0:	subs	r3, r1, #4
   179c2:	subs	r0, #1
   179c4:	adds	r1, #124	; 0x7c
   179c6:	ldr.w	r2, [r3, #4]!
   179ca:	cmp	r3, r1
   179cc:	strb.w	r2, [r0, #1]!
   179d0:	bne.n	179c6 <error@@Base+0x7a0e>
   179d2:	bx	lr
   179d4:	subs	r3, r0, #4
   179d6:	adds	r0, #124	; 0x7c
   179d8:	b.n	179de <error@@Base+0x7a26>
   179da:	cmp	r3, r0
   179dc:	beq.n	179ea <error@@Base+0x7a32>
   179de:	ldr.w	r2, [r3, #4]!
   179e2:	cmp	r2, #0
   179e4:	beq.n	179da <error@@Base+0x7a22>
   179e6:	movs	r0, #0
   179e8:	bx	lr
   179ea:	movs	r0, #1
   179ec:	bx	lr
   179ee:	nop
   179f0:	add.w	r3, r0, #128	; 0x80
   179f4:	adds	r0, #64	; 0x40
   179f6:	ldr.w	r2, [r3, #-4]!
   179fa:	cbnz	r2, 17a04 <error@@Base+0x7a4c>
   179fc:	cmp	r3, r0
   179fe:	bne.n	179f6 <error@@Base+0x7a3e>
   17a00:	movs	r0, #1
   17a02:	bx	lr
   17a04:	movs	r0, #0
   17a06:	bx	lr
   17a08:	adds	r1, #128	; 0x80
   17a0a:	add.w	r3, r0, #128	; 0x80
   17a0e:	push	{r4}
   17a10:	b.n	17a18 <error@@Base+0x7a60>
   17a12:	bhi.n	17a2c <error@@Base+0x7a74>
   17a14:	cmp	r3, r0
   17a16:	beq.n	17a2c <error@@Base+0x7a74>
   17a18:	ldr.w	r4, [r3, #-4]!
   17a1c:	ldr.w	r2, [r1, #-4]!
   17a20:	cmp	r4, r2
   17a22:	bcs.n	17a12 <error@@Base+0x7a5a>
   17a24:	movs	r0, #1
   17a26:	ldr.w	r4, [sp], #4
   17a2a:	bx	lr
   17a2c:	movs	r0, #0
   17a2e:	ldr.w	r4, [sp], #4
   17a32:	bx	lr
   17a34:	push	{r4, r5, r6}
   17a36:	subs	r2, #4
   17a38:	subs	r4, r1, #4
   17a3a:	add.w	r6, r1, #124	; 0x7c
   17a3e:	subs	r1, r0, #4
   17a40:	ldr.w	r3, [r4, #4]!
   17a44:	ldr.w	r5, [r2, #4]!
   17a48:	cmp	r4, r6
   17a4a:	add	r3, r5
   17a4c:	str.w	r3, [r1, #4]!
   17a50:	bne.n	17a40 <error@@Base+0x7a88>
   17a52:	add.w	r4, r0, #124	; 0x7c
   17a56:	mov	r3, r0
   17a58:	ldr	r1, [r3, #0]
   17a5a:	ldr.w	r2, [r3, #4]!
   17a5e:	add.w	r2, r2, r1, lsr #8
   17a62:	cmp	r3, r4
   17a64:	ldrb.w	r1, [r3, #-4]
   17a68:	strd	r1, r2, [r3, #-4]
   17a6c:	bne.n	17a58 <error@@Base+0x7aa0>
   17a6e:	pop	{r4, r5, r6}
   17a70:	b.n	1769c <error@@Base+0x76e4>
   17a72:	nop
   17a74:	subs	r0, #4
   17a76:	subs	r2, #4
   17a78:	push	{r4, r5, r6}
   17a7a:	subs	r4, r1, #4
   17a7c:	add.w	r6, r1, #124	; 0x7c
   17a80:	movs	r1, #0
   17a82:	ldr.w	r3, [r4, #4]!
   17a86:	ldr.w	r5, [r2, #4]!
   17a8a:	subs	r3, r3, r1
   17a8c:	cmp	r4, r6
   17a8e:	sub.w	r3, r3, r5
   17a92:	ubfx	r1, r3, #8, #1
   17a96:	uxtb	r3, r3
   17a98:	str.w	r3, [r0, #4]!
   17a9c:	bne.n	17a82 <error@@Base+0x7aca>
   17a9e:	pop	{r4, r5, r6}
   17aa0:	bx	lr
   17aa2:	nop
   17aa4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   17aa8:	sub	sp, #268	; 0x10c
   17aaa:	ldr	r6, [pc, #136]	; (17b34 <error@@Base+0x7b7c>)
   17aac:	add.w	ip, sp, #4
   17ab0:	ldr	r5, [pc, #132]	; (17b38 <error@@Base+0x7b80>)
   17ab2:	add.w	lr, sp, #256	; 0x100
   17ab6:	add	r6, pc
   17ab8:	mov	r3, sp
   17aba:	mov	r7, ip
   17abc:	movs	r4, #0
   17abe:	ldr	r5, [r6, r5]
   17ac0:	ldr	r5, [r5, #0]
   17ac2:	str	r5, [sp, #260]	; 0x104
   17ac4:	mov.w	r5, #0
   17ac8:	str.w	r4, [r3, #4]!
   17acc:	cmp	r3, lr
   17ace:	bne.n	17ac8 <error@@Base+0x7b10>
   17ad0:	sub.w	r8, r1, #4
   17ad4:	sub.w	r9, r2, #4
   17ad8:	add.w	r5, ip, #124	; 0x7c
   17adc:	ldr.w	r6, [r8, #4]!
   17ae0:	sub.w	r3, r5, #128	; 0x80
   17ae4:	mov	r1, r9
   17ae6:	ldr.w	r4, [r3, #4]!
   17aea:	ldr.w	r2, [r1, #4]!
   17aee:	cmp	r3, r5
   17af0:	mla	r2, r2, r6, r4
   17af4:	str	r2, [r3, #0]
   17af6:	bne.n	17ae6 <error@@Base+0x7b2e>
   17af8:	adds	r5, #4
   17afa:	cmp	r5, lr
   17afc:	bne.n	17adc <error@@Base+0x7b24>
   17afe:	ldr	r2, [r7, #0]
   17b00:	ldr.w	r3, [r7, #4]!
   17b04:	add.w	r3, r3, r2, lsr #8
   17b08:	cmp	r7, lr
   17b0a:	ldrb.w	r2, [r7, #-4]
   17b0e:	strd	r2, r3, [r7, #-4]
   17b12:	bne.n	17afe <error@@Base+0x7b46>
   17b14:	mov	r1, ip
   17b16:	bl	17724 <error@@Base+0x776c>
   17b1a:	ldr	r2, [pc, #32]	; (17b3c <error@@Base+0x7b84>)
   17b1c:	ldr	r3, [pc, #24]	; (17b38 <error@@Base+0x7b80>)
   17b1e:	add	r2, pc
   17b20:	ldr	r3, [r2, r3]
   17b22:	ldr	r2, [r3, #0]
   17b24:	ldr	r3, [sp, #260]	; 0x104
   17b26:	eors	r2, r3
   17b28:	bne.n	17b30 <error@@Base+0x7b78>
   17b2a:	add	sp, #268	; 0x10c
   17b2c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   17b30:	blx	3d00 <__stack_chk_fail@plt>
   17b34:	str	r2, [r3, r2]
   17b36:	movs	r3, r0
   17b38:	lsls	r4, r7, #17
   17b3a:	movs	r0, r0
   17b3c:	str	r2, [r6, r0]
   17b3e:	movs	r3, r0
   17b40:	ldr.w	ip, [pc, #88]	; 17b9c <error@@Base+0x7be4>
   17b44:	push	{r4, r5, r6, lr}
   17b46:	add	ip, pc
   17b48:	ldr	r5, [pc, #84]	; (17ba0 <error@@Base+0x7be8>)
   17b4a:	sub	sp, #136	; 0x88
   17b4c:	mov	r6, r2
   17b4e:	add	r2, sp, #4
   17b50:	subs	r3, r6, #4
   17b52:	adds	r6, #60	; 0x3c
   17b54:	ldr.w	r5, [ip, r5]
   17b58:	mov	r4, r2
   17b5a:	ldr	r5, [r5, #0]
   17b5c:	str	r5, [sp, #132]	; 0x84
   17b5e:	mov.w	r5, #0
   17b62:	ldr.w	r5, [r3, #4]!
   17b66:	cmp	r3, r6
   17b68:	str.w	r5, [r4], #4
   17b6c:	bne.n	17b62 <error@@Base+0x7baa>
   17b6e:	add	r3, sp, #64	; 0x40
   17b70:	add.w	r5, r2, #124	; 0x7c
   17b74:	movs	r4, #0
   17b76:	str.w	r4, [r3, #4]!
   17b7a:	cmp	r3, r5
   17b7c:	bne.n	17b76 <error@@Base+0x7bbe>
   17b7e:	bl	17aa4 <error@@Base+0x7aec>
   17b82:	ldr	r2, [pc, #32]	; (17ba4 <error@@Base+0x7bec>)
   17b84:	ldr	r3, [pc, #24]	; (17ba0 <error@@Base+0x7be8>)
   17b86:	add	r2, pc
   17b88:	ldr	r3, [r2, r3]
   17b8a:	ldr	r2, [r3, #0]
   17b8c:	ldr	r3, [sp, #132]	; 0x84
   17b8e:	eors	r2, r3
   17b90:	bne.n	17b96 <error@@Base+0x7bde>
   17b92:	add	sp, #136	; 0x88
   17b94:	pop	{r4, r5, r6, pc}
   17b96:	blx	3d00 <__stack_chk_fail@plt>
   17b9a:	nop
   17b9c:	str	r2, [r1, r0]
   17b9e:	movs	r3, r0
   17ba0:	lsls	r4, r7, #17
   17ba2:	movs	r0, r0
   17ba4:	ldr	r7, [pc, #808]	; (17ed0 <error@@Base+0x7f18>)
   17ba6:	movs	r3, r0
   17ba8:	push	{r4, r5, r6, r7}
   17baa:	add.w	r7, r1, #120	; 0x78
   17bae:	mov	r3, r1
   17bb0:	mov	r2, r0
   17bb2:	mov	r4, r0
   17bb4:	ldr	r5, [r3, #0]
   17bb6:	adds	r3, #12
   17bb8:	adds	r4, #8
   17bba:	and.w	r5, r5, #7
   17bbe:	strb.w	r5, [r4, #-8]
   17bc2:	ldr.w	r5, [r3, #-12]
   17bc6:	ubfx	r5, r5, #3, #3
   17bca:	strb.w	r5, [r4, #-7]
   17bce:	ldr.w	r5, [r3, #-12]
   17bd2:	ubfx	r5, r5, #6, #3
   17bd6:	strb.w	r5, [r4, #-6]
   17bda:	ldr.w	r6, [r3, #-8]
   17bde:	lsls	r6, r6, #2
   17be0:	and.w	r6, r6, #7
   17be4:	eors	r5, r6
   17be6:	strb.w	r5, [r4, #-6]
   17bea:	ldr.w	r5, [r3, #-8]
   17bee:	ubfx	r5, r5, #1, #3
   17bf2:	strb.w	r5, [r4, #-5]
   17bf6:	ldr.w	r5, [r3, #-8]
   17bfa:	ubfx	r5, r5, #4, #3
   17bfe:	strb.w	r5, [r4, #-4]
   17c02:	ldr.w	r5, [r3, #-8]
   17c06:	ubfx	r5, r5, #7, #3
   17c0a:	strb.w	r5, [r4, #-3]
   17c0e:	ldr.w	r6, [r3, #-4]
   17c12:	lsls	r6, r6, #1
   17c14:	and.w	r6, r6, #7
   17c18:	eors	r5, r6
   17c1a:	strb.w	r5, [r4, #-3]
   17c1e:	ldr.w	r5, [r3, #-4]
   17c22:	ubfx	r5, r5, #2, #3
   17c26:	strb.w	r5, [r4, #-2]
   17c2a:	ldr.w	r5, [r3, #-4]
   17c2e:	cmp	r3, r7
   17c30:	ubfx	r5, r5, #5, #3
   17c34:	strb.w	r5, [r4, #-1]
   17c38:	bne.n	17bb4 <error@@Base+0x7bfc>
   17c3a:	ldr	r3, [r1, #120]	; 0x78
   17c3c:	mov	r6, r0
   17c3e:	movs	r5, #0
   17c40:	and.w	r3, r3, #7
   17c44:	strb.w	r3, [r0, #80]	; 0x50
   17c48:	ldr	r3, [r1, #120]	; 0x78
   17c4a:	ubfx	r3, r3, #3, #3
   17c4e:	strb.w	r3, [r0, #81]	; 0x51
   17c52:	ldr	r3, [r1, #120]	; 0x78
   17c54:	ubfx	r3, r3, #6, #3
   17c58:	strb.w	r3, [r0, #82]	; 0x52
   17c5c:	ldr	r4, [r1, #124]	; 0x7c
   17c5e:	lsls	r4, r4, #2
   17c60:	and.w	r4, r4, #7
   17c64:	eors	r3, r4
   17c66:	strb.w	r3, [r0, #82]	; 0x52
   17c6a:	ldr	r3, [r1, #124]	; 0x7c
   17c6c:	ubfx	r3, r3, #1, #3
   17c70:	strb.w	r3, [r0, #83]	; 0x53
   17c74:	ldr	r3, [r1, #124]	; 0x7c
   17c76:	ubfx	r3, r3, #4, #3
   17c7a:	strb.w	r3, [r6, #84]!
   17c7e:	ldrsb.w	r3, [r2]
   17c82:	ldrb.w	r1, [r2, #1]!
   17c86:	add	r3, r5
   17c88:	ubfx	r5, r3, #2, #1
   17c8c:	cmp	r6, r2
   17c8e:	and.w	r4, r3, #7
   17c92:	sbfx	r3, r3, #3, #5
   17c96:	sub.w	r4, r4, r5, lsl #3
   17c9a:	add	r3, r1
   17c9c:	strb.w	r4, [r2, #-1]
   17ca0:	strb	r3, [r2, #0]
   17ca2:	bne.n	17c7e <error@@Base+0x7cc6>
   17ca4:	ldrb.w	r3, [r0, #84]	; 0x54
   17ca8:	add	r5, r3
   17caa:	strb.w	r5, [r0, #84]	; 0x54
   17cae:	pop	{r4, r5, r6, r7}
   17cb0:	bx	lr
   17cb2:	nop
   17cb4:	push	{r4, r5, r6, r7}
   17cb6:	add.w	r6, r1, #120	; 0x78
   17cba:	mov	r3, r1
   17cbc:	mov	r2, r0
   17cbe:	mov	r4, r0
   17cc0:	ldr	r5, [r3, #0]
   17cc2:	adds	r3, #20
   17cc4:	adds	r4, #8
   17cc6:	and.w	r5, r5, #31
   17cca:	strb.w	r5, [r4, #-8]
   17cce:	ldr.w	r5, [r3, #-20]
   17cd2:	ubfx	r5, r5, #5, #5
   17cd6:	strb.w	r5, [r4, #-7]
   17cda:	ldr.w	r7, [r3, #-16]
   17cde:	lsls	r7, r7, #3
   17ce0:	and.w	r7, r7, #31
   17ce4:	eors	r5, r7
   17ce6:	strb.w	r5, [r4, #-7]
   17cea:	ldr.w	r5, [r3, #-16]
   17cee:	ubfx	r5, r5, #2, #5
   17cf2:	strb.w	r5, [r4, #-6]
   17cf6:	ldr.w	r5, [r3, #-16]
   17cfa:	ubfx	r5, r5, #7, #5
   17cfe:	strb.w	r5, [r4, #-5]
   17d02:	ldr.w	r7, [r3, #-12]
   17d06:	lsls	r7, r7, #1
   17d08:	and.w	r7, r7, #31
   17d0c:	eors	r5, r7
   17d0e:	strb.w	r5, [r4, #-5]
   17d12:	ldr.w	r5, [r3, #-12]
   17d16:	ubfx	r5, r5, #4, #5
   17d1a:	strb.w	r5, [r4, #-4]
   17d1e:	ldr.w	r7, [r3, #-8]
   17d22:	lsls	r7, r7, #4
   17d24:	and.w	r7, r7, #31
   17d28:	eors	r5, r7
   17d2a:	strb.w	r5, [r4, #-4]
   17d2e:	ldr.w	r5, [r3, #-8]
   17d32:	ubfx	r5, r5, #1, #5
   17d36:	strb.w	r5, [r4, #-3]
   17d3a:	ldr.w	r5, [r3, #-8]
   17d3e:	ubfx	r5, r5, #6, #5
   17d42:	strb.w	r5, [r4, #-2]
   17d46:	ldr.w	r7, [r3, #-4]
   17d4a:	lsls	r7, r7, #2
   17d4c:	and.w	r7, r7, #31
   17d50:	eors	r5, r7
   17d52:	strb.w	r5, [r4, #-2]
   17d56:	ldr.w	r5, [r3, #-4]
   17d5a:	cmp	r3, r6
   17d5c:	ubfx	r5, r5, #3, #5
   17d60:	strb.w	r5, [r4, #-1]
   17d64:	bne.n	17cc0 <error@@Base+0x7d08>
   17d66:	ldr	r3, [r1, #120]	; 0x78
   17d68:	mov	r6, r0
   17d6a:	movs	r5, #0
   17d6c:	and.w	r3, r3, #31
   17d70:	strb.w	r3, [r0, #48]	; 0x30
   17d74:	ldr	r3, [r1, #120]	; 0x78
   17d76:	ubfx	r3, r3, #5, #5
   17d7a:	strb.w	r3, [r0, #49]	; 0x31
   17d7e:	ldr	r4, [r1, #124]	; 0x7c
   17d80:	lsls	r4, r4, #3
   17d82:	and.w	r4, r4, #31
   17d86:	eors	r3, r4
   17d88:	strb.w	r3, [r0, #49]	; 0x31
   17d8c:	ldr	r3, [r1, #124]	; 0x7c
   17d8e:	ubfx	r3, r3, #2, #5
   17d92:	strb.w	r3, [r6, #50]!
   17d96:	ldrsb.w	r3, [r2]
   17d9a:	ldrb.w	r1, [r2, #1]!
   17d9e:	add	r3, r5
   17da0:	ubfx	r5, r3, #4, #1
   17da4:	cmp	r6, r2
   17da6:	and.w	r4, r3, #31
   17daa:	sbfx	r3, r3, #5, #3
   17dae:	sub.w	r4, r4, r5, lsl #5
   17db2:	add	r3, r1
   17db4:	strb.w	r4, [r2, #-1]
   17db8:	strb	r3, [r2, #0]
   17dba:	bne.n	17d96 <error@@Base+0x7dde>
   17dbc:	ldrb.w	r3, [r0, #50]	; 0x32
   17dc0:	add	r5, r3
   17dc2:	strb.w	r5, [r0, #50]	; 0x32
   17dc6:	pop	{r4, r5, r6, r7}
   17dc8:	bx	lr
   17dca:	nop
   17dcc:	push	{r4, r5, r6, r7}
   17dce:	add.w	ip, r1, #120	; 0x78
   17dd2:	subs	r5, r1, #4
   17dd4:	subs	r6, r2, #4
   17dd6:	mov	r4, r0
   17dd8:	ldr.w	r3, [r6, #4]!
   17ddc:	adds	r4, #4
   17dde:	ldr.w	r7, [r5, #4]!
   17de2:	lsls	r3, r3, #2
   17de4:	and.w	r7, r7, #3
   17de8:	and.w	r3, r3, #12
   17dec:	cmp	r5, ip
   17dee:	orr.w	r3, r3, r7
   17df2:	strb.w	r3, [r4, #-4]
   17df6:	ldr	r3, [r6, #0]
   17df8:	ldr	r7, [r5, #0]
   17dfa:	and.w	r3, r3, #12
   17dfe:	ubfx	r7, r7, #2, #2
   17e02:	orr.w	r3, r3, r7
   17e06:	strb.w	r3, [r4, #-3]
   17e0a:	ldr	r3, [r6, #0]
   17e0c:	ldr	r7, [r5, #0]
   17e0e:	mov.w	r3, r3, lsr #2
   17e12:	ubfx	r7, r7, #4, #2
   17e16:	and.w	r3, r3, #12
   17e1a:	orr.w	r7, r7, r3
   17e1e:	strb.w	r7, [r4, #-2]
   17e22:	ldr	r3, [r6, #0]
   17e24:	ldr	r7, [r5, #0]
   17e26:	mov.w	r3, r3, lsr #4
   17e2a:	ubfx	r7, r7, #6, #2
   17e2e:	and.w	r3, r3, #12
   17e32:	orr.w	r3, r3, r7
   17e36:	strb.w	r3, [r4, #-1]
   17e3a:	bne.n	17dd8 <error@@Base+0x7e20>
   17e3c:	ldr	r3, [r2, #124]	; 0x7c
   17e3e:	ldr	r4, [r1, #124]	; 0x7c
   17e40:	lsls	r3, r3, #2
   17e42:	and.w	r4, r4, #3
   17e46:	and.w	r3, r3, #12
   17e4a:	orrs	r3, r4
   17e4c:	strb.w	r3, [r0, #124]	; 0x7c
   17e50:	ldr	r3, [r2, #124]	; 0x7c
   17e52:	ldr	r4, [r1, #124]	; 0x7c
   17e54:	and.w	r3, r3, #12
   17e58:	ubfx	r4, r4, #2, #2
   17e5c:	orrs	r3, r4
   17e5e:	strb.w	r3, [r0, #125]	; 0x7d
   17e62:	ldr	r3, [r2, #124]	; 0x7c
   17e64:	ldr	r2, [r1, #124]	; 0x7c
   17e66:	pop	{r4, r5, r6, r7}
   17e68:	lsrs	r3, r3, #2
   17e6a:	ubfx	r2, r2, #4, #2
   17e6e:	and.w	r3, r3, #12
   17e72:	orrs	r3, r2
   17e74:	strb.w	r3, [r0, #126]	; 0x7e
   17e78:	bx	lr
   17e7a:	nop
   17e7c:	push	{r3, r4, r5, r6, r7, lr}
   17e7e:	add.w	r7, r1, #384	; 0x180
   17e82:	add.w	r6, r1, #128	; 0x80
   17e86:	mov	r5, r0
   17e88:	mov	r2, r7
   17e8a:	mov	r4, r1
   17e8c:	bl	18cec <error@@Base+0x8d34>
   17e90:	add.w	r1, r4, #256	; 0x100
   17e94:	add.w	r0, r5, #128	; 0x80
   17e98:	mov	r2, r6
   17e9a:	bl	18cec <error@@Base+0x8d34>
   17e9e:	add.w	r0, r5, #256	; 0x100
   17ea2:	mov	r2, r7
   17ea4:	mov	r1, r6
   17ea6:	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   17eaa:	b.w	18cec <error@@Base+0x8d34>
   17eae:	nop
   17eb0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   17eb4:	sub.w	sp, sp, #648	; 0x288
   17eb8:	ldr	r7, [pc, #220]	; (17f98 <error@@Base+0x7fe0>)
   17eba:	add	r6, sp, #4
   17ebc:	ldr	r3, [pc, #220]	; (17f9c <error@@Base+0x7fe4>)
   17ebe:	add.w	r5, r1, #128	; 0x80
   17ec2:	add	r7, pc
   17ec4:	mov	r4, r1
   17ec6:	add.w	sl, r2, #128	; 0x80
   17eca:	mov	r8, r2
   17ecc:	ldr	r3, [r7, r3]
   17ece:	add	r7, sp, #516	; 0x204
   17ed0:	mov	r9, r0
   17ed2:	mov	r1, r5
   17ed4:	mov	r2, r4
   17ed6:	mov	r0, r6
   17ed8:	ldr	r3, [r3, #0]
   17eda:	str	r3, [sp, #644]	; 0x284
   17edc:	mov.w	r3, #0
   17ee0:	bl	18bfc <error@@Base+0x8c44>
   17ee4:	mov	r0, r7
   17ee6:	mov	r1, sl
   17ee8:	mov	r2, r8
   17eea:	bl	18bfc <error@@Base+0x8c44>
   17eee:	mov	r2, r7
   17ef0:	mov	r1, r6
   17ef2:	mov	r0, r6
   17ef4:	bl	18cec <error@@Base+0x8d34>
   17ef8:	mov	r2, r5
   17efa:	add	r5, sp, #132	; 0x84
   17efc:	mov	r1, r4
   17efe:	mov	r0, r5
   17f00:	bl	18bd8 <error@@Base+0x8c20>
   17f04:	mov	r0, r7
   17f06:	mov	r2, sl
   17f08:	mov	r1, r8
   17f0a:	bl	18bd8 <error@@Base+0x8c20>
   17f0e:	mov	r2, r7
   17f10:	add	r7, sp, #260	; 0x104
   17f12:	mov	r1, r5
   17f14:	mov	r0, r5
   17f16:	bl	18cec <error@@Base+0x8d34>
   17f1a:	add.w	r1, r4, #384	; 0x180
   17f1e:	add.w	r2, r8, #384	; 0x180
   17f22:	mov	r0, r7
   17f24:	bl	18cec <error@@Base+0x8d34>
   17f28:	ldr	r2, [pc, #116]	; (17fa0 <error@@Base+0x7fe8>)
   17f2a:	mov	r1, r7
   17f2c:	mov	r0, r7
   17f2e:	add	r2, pc
   17f30:	bl	18cec <error@@Base+0x8d34>
   17f34:	add.w	r1, r4, #256	; 0x100
   17f38:	add	r4, sp, #388	; 0x184
   17f3a:	add.w	r2, r8, #256	; 0x100
   17f3e:	mov	r0, r4
   17f40:	bl	18cec <error@@Base+0x8d34>
   17f44:	mov	r2, r4
   17f46:	mov	r1, r4
   17f48:	mov	r0, r4
   17f4a:	bl	18bd8 <error@@Base+0x8c20>
   17f4e:	mov	r2, r6
   17f50:	mov	r1, r5
   17f52:	mov	r0, r9
   17f54:	bl	18bfc <error@@Base+0x8c44>
   17f58:	add.w	r0, r9, #384	; 0x180
   17f5c:	mov	r2, r7
   17f5e:	mov	r1, r4
   17f60:	bl	18bfc <error@@Base+0x8c44>
   17f64:	add.w	r0, r9, #128	; 0x80
   17f68:	mov	r2, r7
   17f6a:	mov	r1, r4
   17f6c:	bl	18bd8 <error@@Base+0x8c20>
   17f70:	mov	r2, r6
   17f72:	add.w	r0, r9, #256	; 0x100
   17f76:	mov	r1, r5
   17f78:	bl	18bd8 <error@@Base+0x8c20>
   17f7c:	ldr	r2, [pc, #36]	; (17fa4 <error@@Base+0x7fec>)
   17f7e:	ldr	r3, [pc, #28]	; (17f9c <error@@Base+0x7fe4>)
   17f80:	add	r2, pc
   17f82:	ldr	r3, [r2, r3]
   17f84:	ldr	r2, [r3, #0]
   17f86:	ldr	r3, [sp, #644]	; 0x284
   17f88:	eors	r2, r3
   17f8a:	bne.n	17f94 <error@@Base+0x7fdc>
   17f8c:	add.w	sp, sp, #648	; 0x288
   17f90:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   17f94:	blx	3d00 <__stack_chk_fail@plt>
   17f98:	ldr	r4, [pc, #568]	; (181d4 <error@@Base+0x821c>)
   17f9a:	movs	r3, r0
   17f9c:	lsls	r4, r7, #17
   17f9e:	movs	r0, r0
   17fa0:	strh	r6, [r3, #22]
   17fa2:	movs	r0, r0
   17fa4:	ldr	r3, [pc, #832]	; (182e8 <error@@Base+0x8330>)
   17fa6:	movs	r3, r0
   17fa8:	ldr	r2, [pc, #184]	; (18064 <error@@Base+0x80ac>)
   17faa:	ldr	r3, [pc, #188]	; (18068 <error@@Base+0x80b0>)
   17fac:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17fb0:	add	r2, pc
   17fb2:	sub.w	sp, sp, #524	; 0x20c
   17fb6:	add.w	fp, r1, #128	; 0x80
   17fba:	add.w	r8, sp, #4
   17fbe:	ldr	r3, [r2, r3]
   17fc0:	add	r6, sp, #132	; 0x84
   17fc2:	mov	r4, r0
   17fc4:	add	r5, sp, #260	; 0x104
   17fc6:	mov	r0, r8
   17fc8:	ldr	r3, [r3, #0]
   17fca:	str	r3, [sp, #516]	; 0x204
   17fcc:	mov.w	r3, #0
   17fd0:	mov	r9, r1
   17fd2:	bl	18dd4 <error@@Base+0x8e1c>
   17fd6:	mov	r1, fp
   17fd8:	mov	r0, r6
   17fda:	add	r7, sp, #388	; 0x184
   17fdc:	bl	18dd4 <error@@Base+0x8e1c>
   17fe0:	add.w	r1, r9, #256	; 0x100
   17fe4:	mov	r0, r5
   17fe6:	add.w	sl, r4, #128	; 0x80
   17fea:	bl	18dd4 <error@@Base+0x8e1c>
   17fee:	mov	r2, r5
   17ff0:	mov	r1, r5
   17ff2:	mov	r0, r5
   17ff4:	bl	18bd8 <error@@Base+0x8c20>
   17ff8:	mov	r1, r8
   17ffa:	mov	r0, r7
   17ffc:	bl	18c88 <error@@Base+0x8cd0>
   18000:	mov	r2, fp
   18002:	mov	r1, r9
   18004:	mov	r0, r4
   18006:	bl	18bd8 <error@@Base+0x8c20>
   1800a:	mov	r1, r4
   1800c:	mov	r0, r4
   1800e:	bl	18dd4 <error@@Base+0x8e1c>
   18012:	mov	r2, r8
   18014:	mov	r1, r4
   18016:	mov	r0, r4
   18018:	bl	18bfc <error@@Base+0x8c44>
   1801c:	mov	r2, r6
   1801e:	mov	r1, r4
   18020:	mov	r0, r4
   18022:	bl	18bfc <error@@Base+0x8c44>
   18026:	mov	r0, sl
   18028:	mov	r2, r6
   1802a:	mov	r1, r7
   1802c:	bl	18bd8 <error@@Base+0x8c20>
   18030:	add.w	r0, r4, #384	; 0x180
   18034:	mov	r2, r5
   18036:	mov	r1, sl
   18038:	bl	18bfc <error@@Base+0x8c44>
   1803c:	mov	r2, r6
   1803e:	add.w	r0, r4, #256	; 0x100
   18042:	mov	r1, r7
   18044:	bl	18bfc <error@@Base+0x8c44>
   18048:	ldr	r2, [pc, #32]	; (1806c <error@@Base+0x80b4>)
   1804a:	ldr	r3, [pc, #28]	; (18068 <error@@Base+0x80b0>)
   1804c:	add	r2, pc
   1804e:	ldr	r3, [r2, r3]
   18050:	ldr	r2, [r3, #0]
   18052:	ldr	r3, [sp, #516]	; 0x204
   18054:	eors	r2, r3
   18056:	bne.n	18060 <error@@Base+0x80a8>
   18058:	add.w	sp, sp, #524	; 0x20c
   1805c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18060:	blx	3d00 <__stack_chk_fail@plt>
   18064:	ldr	r3, [pc, #640]	; (182e8 <error@@Base+0x8330>)
   18066:	movs	r3, r0
   18068:	lsls	r4, r7, #17
   1806a:	movs	r0, r0
   1806c:	ldr	r3, [pc, #16]	; (18080 <error@@Base+0x80c8>)
   1806e:	movs	r3, r0
   18070:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   18074:	adds	r3, r2, r2
   18076:	sub	sp, #144	; 0x90
   18078:	adds	r3, r3, r3
   1807a:	ldr	r7, [pc, #292]	; (181a0 <error@@Base+0x81e8>)
   1807c:	adds	r4, r3, r2
   1807e:	ldrsb.w	r8, [sp, #176]	; 0xb0
   18082:	mov.w	r2, #256	; 0x100
   18086:	ldr	r3, [pc, #284]	; (181a4 <error@@Base+0x81ec>)
   18088:	add	r7, pc
   1808a:	ldr	r6, [pc, #284]	; (181a8 <error@@Base+0x81f0>)
   1808c:	uxtb.w	r5, r8
   18090:	sxtb.w	r8, r8
   18094:	add	r6, pc
   18096:	ldr	r3, [r7, r3]
   18098:	add.w	r1, r6, r4, lsl #8
   1809c:	mov	r7, r0
   1809e:	ldr	r3, [r3, #0]
   180a0:	str	r3, [sp, #140]	; 0x8c
   180a2:	mov.w	r3, #0
   180a6:	blx	3a94 <memcpy@plt>
   180aa:	eor.w	r2, r5, #1
   180ae:	mvns	r3, r5
   180b0:	adds.w	sl, r4, #1
   180b4:	subs	r2, #1
   180b6:	uxtb	r3, r3
   180b8:	add.w	r9, r7, #128	; 0x80
   180bc:	subs	r3, #1
   180be:	mov.w	sl, sl, lsl #8
   180c2:	lsrs	r2, r2, #31
   180c4:	add.w	r1, r6, sl
   180c8:	orr.w	r2, r2, r3, lsr #31
   180cc:	mov	r0, r7
   180ce:	str	r2, [sp, #4]
   180d0:	bl	18b28 <error@@Base+0x8b70>
   180d4:	add.w	r1, sl, #128	; 0x80
   180d8:	mov	r0, r9
   180da:	ldr	r2, [sp, #4]
   180dc:	add	r1, r6
   180de:	bl	18b28 <error@@Base+0x8b70>
   180e2:	eor.w	r2, r5, #2
   180e6:	adds.w	sl, r4, #2
   180ea:	subs	r2, #1
   180ec:	eor.w	r3, r5, #254	; 0xfe
   180f0:	mov	r0, r7
   180f2:	subs	r3, #1
   180f4:	mov.w	sl, sl, lsl #8
   180f8:	lsrs	r2, r2, #31
   180fa:	add.w	r1, r6, sl
   180fe:	orr.w	r2, r2, r3, lsr #31
   18102:	str	r2, [sp, #4]
   18104:	bl	18b28 <error@@Base+0x8b70>
   18108:	add.w	r1, sl, #128	; 0x80
   1810c:	mov	r0, r9
   1810e:	ldr	r2, [sp, #4]
   18110:	add	r1, r6
   18112:	bl	18b28 <error@@Base+0x8b70>
   18116:	eor.w	r2, r5, #3
   1811a:	adds.w	sl, r4, #3
   1811e:	subs	r2, #1
   18120:	eor.w	r3, r5, #253	; 0xfd
   18124:	mov	r0, r7
   18126:	subs	r3, #1
   18128:	mov.w	sl, sl, lsl #8
   1812c:	lsrs	r2, r2, #31
   1812e:	add.w	r1, r6, sl
   18132:	orr.w	r2, r2, r3, lsr #31
   18136:	str	r2, [sp, #4]
   18138:	bl	18b28 <error@@Base+0x8b70>
   1813c:	add.w	r1, sl, #128	; 0x80
   18140:	mov	r0, r9
   18142:	ldr	r2, [sp, #4]
   18144:	add	r1, r6
   18146:	bl	18b28 <error@@Base+0x8b70>
   1814a:	adds	r4, #4
   1814c:	eor.w	r2, r5, #252	; 0xfc
   18150:	mov	r0, r7
   18152:	subs	r2, #1
   18154:	lsls	r4, r4, #8
   18156:	adds	r1, r6, r4
   18158:	adds	r4, #128	; 0x80
   1815a:	lsrs	r2, r2, #31
   1815c:	str	r2, [sp, #4]
   1815e:	bl	18b28 <error@@Base+0x8b70>
   18162:	adds	r1, r6, r4
   18164:	add	r4, sp, #12
   18166:	ldr	r2, [sp, #4]
   18168:	mov	r0, r9
   1816a:	mov.w	r9, r8, asr #31
   1816e:	bl	18b28 <error@@Base+0x8b70>
   18172:	mov	r1, r7
   18174:	mov	r0, r4
   18176:	bl	18c88 <error@@Base+0x8cd0>
   1817a:	mov.w	r2, r9, lsr #31
   1817e:	mov	r0, r7
   18180:	mov	r1, r4
   18182:	bl	18b28 <error@@Base+0x8b70>
   18186:	ldr	r2, [pc, #36]	; (181ac <error@@Base+0x81f4>)
   18188:	ldr	r3, [pc, #24]	; (181a4 <error@@Base+0x81ec>)
   1818a:	add	r2, pc
   1818c:	ldr	r3, [r2, r3]
   1818e:	ldr	r2, [r3, #0]
   18190:	ldr	r3, [sp, #140]	; 0x8c
   18192:	eors	r2, r3
   18194:	bne.n	1819c <error@@Base+0x81e4>
   18196:	add	sp, #144	; 0x90
   18198:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1819c:	blx	3d00 <__stack_chk_fail@plt>
   181a0:	ldr	r2, [pc, #800]	; (184c4 <error@@Base+0x850c>)
   181a2:	movs	r3, r0
   181a4:	lsls	r4, r7, #17
   181a6:	movs	r0, r0
   181a8:	strh	r0, [r7, #22]
   181aa:	movs	r0, r0
   181ac:	ldr	r1, [pc, #792]	; (184c8 <error@@Base+0x8510>)
   181ae:	movs	r3, r0
   181b0:	ldr	r2, [pc, #352]	; (18314 <error@@Base+0x835c>)
   181b2:	ldr	r3, [pc, #356]	; (18318 <error@@Base+0x8360>)
   181b4:	add	r2, pc
   181b6:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181ba:	add.w	r7, r0, #256	; 0x100
   181be:	sub.w	sp, sp, #908	; 0x38c
   181c2:	ldr	r3, [r2, r3]
   181c4:	mov	r5, r0
   181c6:	add.w	sl, r5, #128	; 0x80
   181ca:	add.w	r8, sp, #260	; 0x104
   181ce:	mov	r4, r1
   181d0:	mov	r0, r7
   181d2:	ldr.w	fp, [pc, #328]	; 1831c <error@@Base+0x8364>
   181d6:	ldr	r3, [r3, #0]
   181d8:	str	r3, [sp, #900]	; 0x384
   181da:	mov.w	r3, #0
   181de:	add	r6, sp, #388	; 0x184
   181e0:	bl	18ba8 <error@@Base+0x8bf0>
   181e4:	mov	r1, r4
   181e6:	mov	r0, sl
   181e8:	ldrb.w	r9, [r4, #31]
   181ec:	add	fp, pc
   181ee:	bl	189bc <error@@Base+0x8a04>
   181f2:	mov	r1, sl
   181f4:	mov	r0, r8
   181f6:	bl	18dd4 <error@@Base+0x8e1c>
   181fa:	add.w	r2, fp, #128	; 0x80
   181fe:	mov	r1, r8
   18200:	mov	r0, r6
   18202:	bl	18cec <error@@Base+0x8d34>
   18206:	add	r4, sp, #516	; 0x204
   18208:	mov	r2, r7
   1820a:	mov	r1, r8
   1820c:	mov	r0, r8
   1820e:	mov.w	r9, r9, lsr #7
   18212:	bl	18bfc <error@@Base+0x8c44>
   18216:	mov	r2, r6
   18218:	mov	r1, r7
   1821a:	mov	r0, r6
   1821c:	add	r7, sp, #644	; 0x284
   1821e:	bl	18bd8 <error@@Base+0x8c20>
   18222:	mov	r0, r4
   18224:	mov	r1, r6
   18226:	bl	18dd4 <error@@Base+0x8e1c>
   1822a:	mov	r1, r4
   1822c:	mov	r0, r7
   1822e:	bl	18dd4 <error@@Base+0x8e1c>
   18232:	mov	r2, r4
   18234:	add	r4, sp, #772	; 0x304
   18236:	mov	r1, r7
   18238:	add	r7, sp, #132	; 0x84
   1823a:	mov	r0, r4
   1823c:	bl	18cec <error@@Base+0x8d34>
   18240:	mov	r1, r4
   18242:	add	r4, sp, #4
   18244:	mov	r2, r8
   18246:	mov	r0, r4
   18248:	bl	18cec <error@@Base+0x8d34>
   1824c:	mov	r2, r6
   1824e:	mov	r1, r4
   18250:	mov	r0, r4
   18252:	bl	18cec <error@@Base+0x8d34>
   18256:	mov	r1, r4
   18258:	mov	r0, r4
   1825a:	bl	19054 <error@@Base+0x909c>
   1825e:	mov	r2, r8
   18260:	mov	r1, r4
   18262:	mov	r0, r4
   18264:	bl	18cec <error@@Base+0x8d34>
   18268:	mov	r2, r6
   1826a:	mov	r1, r4
   1826c:	mov	r0, r4
   1826e:	bl	18cec <error@@Base+0x8d34>
   18272:	mov	r2, r6
   18274:	mov	r1, r4
   18276:	mov	r0, r4
   18278:	bl	18cec <error@@Base+0x8d34>
   1827c:	mov	r2, r6
   1827e:	mov	r1, r4
   18280:	mov	r0, r5
   18282:	bl	18cec <error@@Base+0x8d34>
   18286:	mov	r1, r5
   18288:	mov	r0, r7
   1828a:	bl	18dd4 <error@@Base+0x8e1c>
   1828e:	mov	r1, r7
   18290:	mov	r0, r7
   18292:	mov	r2, r6
   18294:	bl	18cec <error@@Base+0x8d34>
   18298:	mov	r1, r8
   1829a:	mov	r0, r7
   1829c:	bl	18aa8 <error@@Base+0x8af0>
   182a0:	cbz	r0, 182fa <error@@Base+0x8342>
   182a2:	mov	r1, r5
   182a4:	mov	r0, r7
   182a6:	bl	18dd4 <error@@Base+0x8e1c>
   182aa:	mov	r1, r7
   182ac:	mov	r0, r7
   182ae:	mov	r2, r6
   182b0:	bl	18cec <error@@Base+0x8d34>
   182b4:	mov	r1, r8
   182b6:	mov	r0, r7
   182b8:	bl	18aa8 <error@@Base+0x8af0>
   182bc:	cbz	r0, 18308 <error@@Base+0x8350>
   182be:	mov	r0, r5
   182c0:	eor.w	r9, r9, #1
   182c4:	bl	18b54 <error@@Base+0x8b9c>
   182c8:	cmp	r0, r9
   182ca:	beq.n	182d4 <error@@Base+0x831c>
   182cc:	mov	r1, r5
   182ce:	mov	r0, r5
   182d0:	bl	18c88 <error@@Base+0x8cd0>
   182d4:	add.w	r0, r5, #384	; 0x180
   182d8:	mov	r2, sl
   182da:	mov	r1, r5
   182dc:	bl	18cec <error@@Base+0x8d34>
   182e0:	movs	r0, #0
   182e2:	ldr	r2, [pc, #60]	; (18320 <error@@Base+0x8368>)
   182e4:	ldr	r3, [pc, #48]	; (18318 <error@@Base+0x8360>)
   182e6:	add	r2, pc
   182e8:	ldr	r3, [r2, r3]
   182ea:	ldr	r2, [r3, #0]
   182ec:	ldr	r3, [sp, #900]	; 0x384
   182ee:	eors	r2, r3
   182f0:	bne.n	1830e <error@@Base+0x8356>
   182f2:	add.w	sp, sp, #908	; 0x38c
   182f6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182fa:	add.w	r2, fp, #256	; 0x100
   182fe:	mov	r1, r5
   18300:	mov	r0, r5
   18302:	bl	18cec <error@@Base+0x8d34>
   18306:	b.n	182a2 <error@@Base+0x82ea>
   18308:	mov.w	r0, #4294967295	; 0xffffffff
   1830c:	b.n	182e2 <error@@Base+0x832a>
   1830e:	blx	3d00 <__stack_chk_fail@plt>
   18312:	nop
   18314:	ldr	r1, [pc, #624]	; (18588 <error@@Base+0x85d0>)
   18316:	movs	r3, r0
   18318:	lsls	r4, r7, #17
   1831a:	movs	r0, r0
   1831c:	strh	r0, [r4, #0]
   1831e:	movs	r0, r0
   18320:	ldr	r0, [pc, #424]	; (184cc <error@@Base+0x8514>)
   18322:	movs	r3, r0
   18324:	push	{r4, r5, r6, lr}
   18326:	sub	sp, #400	; 0x190
   18328:	add	r2, sp, #268	; 0x10c
   1832a:	mov	r4, r0
   1832c:	str	r2, [sp, #4]
   1832e:	add	r6, sp, #12
   18330:	mov	r0, r2
   18332:	ldr	r2, [pc, #96]	; (18394 <error@@Base+0x83dc>)
   18334:	ldr	r3, [pc, #96]	; (18398 <error@@Base+0x83e0>)
   18336:	mov	r5, r1
   18338:	add	r2, pc
   1833a:	add.w	r1, r1, #256	; 0x100
   1833e:	ldr	r3, [r2, r3]
   18340:	ldr	r3, [r3, #0]
   18342:	str	r3, [sp, #396]	; 0x18c
   18344:	mov.w	r3, #0
   18348:	bl	18ddc <error@@Base+0x8e24>
   1834c:	mov	r1, r5
   1834e:	ldr	r2, [sp, #4]
   18350:	mov	r0, r6
   18352:	bl	18cec <error@@Base+0x8d34>
   18356:	add.w	r1, r5, #128	; 0x80
   1835a:	add	r5, sp, #140	; 0x8c
   1835c:	ldr	r2, [sp, #4]
   1835e:	mov	r0, r5
   18360:	bl	18cec <error@@Base+0x8d34>
   18364:	mov	r1, r5
   18366:	mov	r0, r4
   18368:	bl	189e0 <error@@Base+0x8a28>
   1836c:	mov	r0, r6
   1836e:	bl	18b54 <error@@Base+0x8b9c>
   18372:	ldrb	r3, [r4, #31]
   18374:	ldr	r2, [pc, #36]	; (1839c <error@@Base+0x83e4>)
   18376:	add	r2, pc
   18378:	eor.w	r0, r3, r0, lsl #7
   1837c:	ldr	r3, [pc, #24]	; (18398 <error@@Base+0x83e0>)
   1837e:	strb	r0, [r4, #31]
   18380:	ldr	r3, [r2, r3]
   18382:	ldr	r2, [r3, #0]
   18384:	ldr	r3, [sp, #396]	; 0x18c
   18386:	eors	r2, r3
   18388:	bne.n	1838e <error@@Base+0x83d6>
   1838a:	add	sp, #400	; 0x190
   1838c:	pop	{r4, r5, r6, pc}
   1838e:	blx	3d00 <__stack_chk_fail@plt>
   18392:	nop
   18394:	ldr	r0, [pc, #96]	; (183f8 <error@@Base+0x8440>)
   18396:	movs	r3, r0
   18398:	lsls	r4, r7, #17
   1839a:	movs	r0, r0
   1839c:			; <UNDEFINED> instruction: 0x47da
   1839e:	movs	r3, r0
   183a0:	push	{r4, lr}
   183a2:	mov	r4, r0
   183a4:	bl	18a40 <error@@Base+0x8a88>
   183a8:	add.w	r1, r4, #256	; 0x100
   183ac:	mov	r3, r0
   183ae:	add.w	r0, r4, #128	; 0x80
   183b2:	mov	r4, r3
   183b4:	bl	18aa8 <error@@Base+0x8af0>
   183b8:	cbz	r0, 183c0 <error@@Base+0x8408>
   183ba:	subs	r0, r4, #0
   183bc:	it	ne
   183be:	movne	r0, #1
   183c0:	pop	{r4, pc}
   183c2:	nop
   183c4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183c8:	mov	r7, r3
   183ca:	vpush	{d8-d10}
   183ce:	mov	r5, r0
   183d0:	ldr.w	ip, [pc, #840]	; 1871c <error@@Base+0x8764>
   183d4:	ldr	r4, [pc, #840]	; (18720 <error@@Base+0x8768>)
   183d6:	add	ip, pc
   183d8:	vmov	s20, r2
   183dc:	sub.w	sp, sp, #8832	; 0x2280
   183e0:	sub	sp, #28
   183e2:	add.w	r3, sp, #8832	; 0x2280
   183e6:	add	r6, sp, #536	; 0x218
   183e8:	str	r1, [sp, #4]
   183ea:	adds	r3, #20
   183ec:	ldr.w	r4, [ip, r4]
   183f0:	sub.w	r9, r6, #4
   183f4:	add.w	sl, r6, #508	; 0x1fc
   183f8:	add.w	fp, sp, #24
   183fc:	ldr	r4, [r4, #0]
   183fe:	str	r4, [r3, #0]
   18400:	mov.w	r4, #0
   18404:	add.w	r3, sp, #8896	; 0x22c0
   18408:	adds	r3, #24
   1840a:	mov	r0, r9
   1840c:	sub.w	r4, fp, #4
   18410:	addw	r8, r6, #2556	; 0x9fc
   18414:	ldr	r3, [r3, #0]
   18416:	str	r3, [sp, #12]
   18418:	bl	18bc4 <error@@Base+0x8c0c>
   1841c:	add.w	r0, r6, #124	; 0x7c
   18420:	bl	18ba8 <error@@Base+0x8bf0>
   18424:	add.w	r0, r6, #252	; 0xfc
   18428:	bl	18ba8 <error@@Base+0x8bf0>
   1842c:	add.w	r0, r6, #380	; 0x17c
   18430:	bl	18bc4 <error@@Base+0x8c0c>
   18434:	ldr	r1, [sp, #4]
   18436:	mov	r0, sl
   18438:	mov.w	r2, #512	; 0x200
   1843c:	add.w	r3, r6, #1020	; 0x3fc
   18440:	str	r3, [sp, #0]
   18442:	str	r1, [sp, #8]
   18444:	add.w	r3, fp, #252	; 0xfc
   18448:	str	r3, [sp, #4]
   1844a:	blx	3a94 <memcpy@plt>
   1844e:	ldr	r1, [sp, #8]
   18450:	mov	r0, r4
   18452:	addw	r2, r6, #1532	; 0x5fc
   18456:	str	r2, [sp, #8]
   18458:	bl	17fa8 <error@@Base+0x7ff0>
   1845c:	vldr	s19, [sp]
   18460:	mov	r1, r4
   18462:	addw	ip, r6, #2044	; 0x7fc
   18466:	str.w	ip, [sp]
   1846a:	vmov	r0, s19
   1846e:	bl	17e7c <error@@Base+0x7ec4>
   18472:	vldr	s16, [sp, #4]
   18476:	addw	r0, r6, #1404	; 0x57c
   1847a:	mov	r1, r4
   1847c:	vmov	r2, s16
   18480:	bl	18cec <error@@Base+0x8d34>
   18484:	vmov	r2, s19
   18488:	mov	r1, sl
   1848a:	mov	r0, r4
   1848c:	bl	17eb0 <error@@Base+0x7ef8>
   18490:	vldr	s18, [sp, #8]
   18494:	mov	r1, r4
   18496:	vmov	r0, s18
   1849a:	bl	17e7c <error@@Base+0x7ec4>
   1849e:	vmov	r2, s16
   184a2:	addw	r0, r6, #1916	; 0x77c
   184a6:	mov	r1, r4
   184a8:	bl	18cec <error@@Base+0x8d34>
   184ac:	vldr	s17, [sp]
   184b0:	mov	r1, r7
   184b2:	mov.w	r2, #512	; 0x200
   184b6:	vmov	r0, s17
   184ba:	blx	3a94 <memcpy@plt>
   184be:	vmov	r2, s17
   184c2:	mov	r1, sl
   184c4:	mov	r0, r4
   184c6:	bl	17eb0 <error@@Base+0x7ef8>
   184ca:	mov	r1, r4
   184cc:	mov	r0, r8
   184ce:	addw	r3, r6, #4092	; 0xffc
   184d2:	str	r3, [sp, #0]
   184d4:	bl	17e7c <error@@Base+0x7ec4>
   184d8:	vmov	r2, s16
   184dc:	addw	r0, r6, #2940	; 0xb7c
   184e0:	mov	r1, r4
   184e2:	bl	18cec <error@@Base+0x8d34>
   184e6:	vmov	r2, s17
   184ea:	vmov	r1, s19
   184ee:	mov	r0, r4
   184f0:	bl	17eb0 <error@@Base+0x7ef8>
   184f4:	addw	r0, r6, #3068	; 0xbfc
   184f8:	mov	r1, r4
   184fa:	bl	17e7c <error@@Base+0x7ec4>
   184fe:	vmov	r2, s16
   18502:	addw	r0, r6, #3452	; 0xd7c
   18506:	mov	r1, r4
   18508:	bl	18cec <error@@Base+0x8d34>
   1850c:	vmov	r2, s17
   18510:	vmov	r1, s18
   18514:	mov	r0, r4
   18516:	bl	17eb0 <error@@Base+0x7ef8>
   1851a:	addw	r0, r6, #3580	; 0xdfc
   1851e:	mov	r1, r4
   18520:	add.w	ip, r9, #6144	; 0x1800
   18524:	str.w	ip, [sp, #4]
   18528:	bl	17e7c <error@@Base+0x7ec4>
   1852c:	vmov	r2, s16
   18530:	addw	r0, r6, #3964	; 0xf7c
   18534:	mov	r1, r4
   18536:	bl	18cec <error@@Base+0x8d34>
   1853a:	mov	r1, r7
   1853c:	mov	r0, r4
   1853e:	add.w	r7, sp, #8704	; 0x2200
   18542:	bl	17fa8 <error@@Base+0x7ff0>
   18546:	ldr	r6, [sp, #0]
   18548:	mov	r1, r4
   1854a:	adds	r7, #20
   1854c:	mov	r0, r6
   1854e:	bl	17e7c <error@@Base+0x7ec4>
   18552:	vmov	r2, s16
   18556:	add.w	r0, r9, #4480	; 0x1180
   1855a:	mov	r1, r4
   1855c:	bl	18cec <error@@Base+0x8d34>
   18560:	mov	r2, r6
   18562:	mov	r1, sl
   18564:	mov	r0, r4
   18566:	bl	17eb0 <error@@Base+0x7ef8>
   1856a:	add.w	r0, r9, #4608	; 0x1200
   1856e:	mov	r1, r4
   18570:	bl	17e7c <error@@Base+0x7ec4>
   18574:	vmov	r2, s16
   18578:	add.w	r0, r9, #4992	; 0x1380
   1857c:	mov	r1, r4
   1857e:	bl	18cec <error@@Base+0x8d34>
   18582:	mov	r1, r8
   18584:	mov	r0, r4
   18586:	add.w	r8, r5, #384	; 0x180
   1858a:	bl	17fa8 <error@@Base+0x7ff0>
   1858e:	add.w	r0, r9, #5120	; 0x1400
   18592:	mov	r1, r4
   18594:	bl	17e7c <error@@Base+0x7ec4>
   18598:	vmov	r2, s16
   1859c:	add.w	r0, r9, #5504	; 0x1580
   185a0:	mov	r1, r4
   185a2:	bl	18cec <error@@Base+0x8d34>
   185a6:	mov	r2, r6
   185a8:	vmov	r1, s18
   185ac:	mov	r0, r4
   185ae:	bl	17eb0 <error@@Base+0x7ef8>
   185b2:	add.w	r0, r9, #5632	; 0x1600
   185b6:	mov	r1, r4
   185b8:	bl	17e7c <error@@Base+0x7ec4>
   185bc:	vmov	r2, s16
   185c0:	add.w	r0, r9, #6016	; 0x1780
   185c4:	mov	r1, r4
   185c6:	bl	18cec <error@@Base+0x8d34>
   185ca:	mov	r2, r6
   185cc:	vmov	r1, s17
   185d0:	mov	r0, r4
   185d2:	bl	17eb0 <error@@Base+0x7ef8>
   185d6:	vldr	s17, [sp, #4]
   185da:	mov	r1, r4
   185dc:	add.w	r6, sp, #8832	; 0x2280
   185e0:	adds	r6, #18
   185e2:	vmov	r0, s17
   185e6:	bl	17e7c <error@@Base+0x7ec4>
   185ea:	vmov	r2, s16
   185ee:	add.w	r0, r9, #6528	; 0x1980
   185f2:	mov	r1, r4
   185f4:	bl	18cec <error@@Base+0x8d34>
   185f8:	vmov	r2, s17
   185fc:	mov	r1, sl
   185fe:	mov	r0, r4
   18600:	bl	17eb0 <error@@Base+0x7ef8>
   18604:	add.w	r0, r9, #6656	; 0x1a00
   18608:	mov	r1, r4
   1860a:	vmov	sl, s16
   1860e:	bl	17e7c <error@@Base+0x7ec4>
   18612:	vmov	r2, s16
   18616:	add.w	r0, r9, #7040	; 0x1b80
   1861a:	mov	r1, r4
   1861c:	bl	18cec <error@@Base+0x8d34>
   18620:	vmov	r2, s17
   18624:	vmov	r1, s19
   18628:	mov	r0, r4
   1862a:	bl	17eb0 <error@@Base+0x7ef8>
   1862e:	add.w	r0, r9, #7168	; 0x1c00
   18632:	mov	r1, r4
   18634:	bl	17e7c <error@@Base+0x7ec4>
   18638:	vmov	r2, s16
   1863c:	add.w	r0, r9, #7552	; 0x1d80
   18640:	mov	r1, r4
   18642:	bl	18cec <error@@Base+0x8d34>
   18646:	vmov	r2, s17
   1864a:	vmov	r1, s18
   1864e:	mov	r0, r4
   18650:	bl	17eb0 <error@@Base+0x7ef8>
   18654:	add.w	r0, r9, #7680	; 0x1e00
   18658:	mov	r1, r4
   1865a:	bl	17e7c <error@@Base+0x7ec4>
   1865e:	vmov	r2, s16
   18662:	add.w	r0, r9, #8064	; 0x1f80
   18666:	mov	r1, r4
   18668:	bl	18cec <error@@Base+0x8d34>
   1866c:	ldr	r3, [sp, #12]
   1866e:	vmov	r1, s20
   18672:	mov	r0, r7
   18674:	mov	r2, r3
   18676:	bl	17dcc <error@@Base+0x7e14>
   1867a:	add.w	r3, sp, #8832	; 0x2280
   1867e:	mov	r0, r5
   18680:	mov.w	r2, #512	; 0x200
   18684:	ldrb	r1, [r3, #18]
   18686:	adds	r3, #18
   18688:	add.w	r1, r9, r1, lsl #9
   1868c:	blx	3a94 <memcpy@plt>
   18690:	b.n	1869a <error@@Base+0x86e2>
   18692:	mov	r1, r4
   18694:	mov	r0, r5
   18696:	bl	17e7c <error@@Base+0x7ec4>
   1869a:	mov	r1, r5
   1869c:	mov	r0, r4
   1869e:	bl	17fa8 <error@@Base+0x7ff0>
   186a2:	mov	r1, r4
   186a4:	mov	r0, r5
   186a6:	bl	17e7c <error@@Base+0x7ec4>
   186aa:	mov	r1, r5
   186ac:	mov	r0, r4
   186ae:	bl	17fa8 <error@@Base+0x7ff0>
   186b2:	ldrb.w	r3, [r6, #-1]!
   186b6:	cbnz	r3, 186f4 <error@@Base+0x873c>
   186b8:	cmp	r6, r7
   186ba:	bne.n	18692 <error@@Base+0x86da>
   186bc:	mov	r0, r5
   186be:	mov	r1, r4
   186c0:	bl	17e7c <error@@Base+0x7ec4>
   186c4:	add.w	r2, fp, #252	; 0xfc
   186c8:	mov	r1, r4
   186ca:	mov	r0, r8
   186cc:	bl	18cec <error@@Base+0x8d34>
   186d0:	ldr	r1, [pc, #80]	; (18724 <error@@Base+0x876c>)
   186d2:	ldr	r2, [pc, #76]	; (18720 <error@@Base+0x8768>)
   186d4:	add.w	r3, sp, #8832	; 0x2280
   186d8:	add	r1, pc
   186da:	adds	r3, #20
   186dc:	ldr	r2, [r1, r2]
   186de:	ldr	r1, [r2, #0]
   186e0:	ldr	r2, [r3, #0]
   186e2:	eors	r1, r2
   186e4:	bne.n	18716 <error@@Base+0x875e>
   186e6:	add.w	sp, sp, #8832	; 0x2280
   186ea:	add	sp, #28
   186ec:	vpop	{d8-d10}
   186f0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186f4:	mov	r1, r4
   186f6:	mov	r0, r5
   186f8:	bl	17e7c <error@@Base+0x7ec4>
   186fc:	mov	r2, sl
   186fe:	mov	r1, r4
   18700:	mov	r0, r8
   18702:	bl	18cec <error@@Base+0x8d34>
   18706:	ldrb	r2, [r6, #0]
   18708:	mov	r1, r5
   1870a:	mov	r0, r4
   1870c:	add.w	r2, r9, r2, lsl #9
   18710:	bl	17eb0 <error@@Base+0x7ef8>
   18714:	b.n	186b8 <error@@Base+0x8700>
   18716:	blx	3d00 <__stack_chk_fail@plt>
   1871a:	nop
   1871c:	bx	pc
   1871e:	movs	r3, r0
   18720:	lsls	r4, r7, #17
   18722:	movs	r0, r0
   18724:	add	r0, pc
   18726:	movs	r3, r0
   18728:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1872c:	mov	r8, r0
   1872e:	vpush	{d8-d14}
   18732:	add.w	sl, r8, #256	; 0x100
   18736:	ldr	r2, [pc, #472]	; (18910 <error@@Base+0x8958>)
   18738:	add.w	r4, r8, #384	; 0x180
   1873c:	ldr	r3, [pc, #468]	; (18914 <error@@Base+0x895c>)
   1873e:	add.w	r9, r8, #128	; 0x80
   18742:	add	r2, pc
   18744:	vmov	s20, r4
   18748:	subw	sp, sp, #1788	; 0x6fc
   1874c:	ldr	r3, [r2, r3]
   1874e:	addw	r7, sp, #1436	; 0x59c
   18752:	add	r6, sp, #28
   18754:	add	r5, sp, #156	; 0x9c
   18756:	ldr	r3, [r3, #0]
   18758:	str.w	r3, [sp, #1780]	; 0x6f4
   1875c:	mov.w	r3, #0
   18760:	addw	r3, sp, #1692	; 0x69c
   18764:	str	r3, [sp, #8]
   18766:	add.w	fp, sp, #668	; 0x29c
   1876a:	mov	r0, r3
   1876c:	bl	17ba8 <error@@Base+0x7bf0>
   18770:	ldrsb.w	r1, [sp, #1692]	; 0x69c
   18774:	movs	r3, #0
   18776:	movs	r2, #0
   18778:	mov	r0, r8
   1877a:	str	r1, [sp, #0]
   1877c:	add.w	r1, sp, #1776	; 0x6f0
   18780:	str	r1, [sp, #20]
   18782:	bl	18070 <error@@Base+0x80b8>
   18786:	mov	r0, sl
   18788:	bl	18ba8 <error@@Base+0x8bf0>
   1878c:	mov	r0, r4
   1878e:	mov	r2, r9
   18790:	mov	r1, r8
   18792:	bl	18cec <error@@Base+0x8d34>
   18796:	ldr	r2, [pc, #384]	; (18918 <error@@Base+0x8960>)
   18798:	add	r4, sp, #540	; 0x21c
   1879a:	movs	r3, #1
   1879c:	add	r2, pc
   1879e:	str	r3, [sp, #12]
   187a0:	movs	r3, #0
   187a2:	vmov	s21, r2
   187a6:	addw	r2, sp, #1564	; 0x61c
   187aa:	vmov	s22, r2
   187ae:	addw	r2, sp, #1308	; 0x51c
   187b2:	vmov	s23, r2
   187b6:	add	r2, sp, #284	; 0x11c
   187b8:	vmov	s28, r2
   187bc:	add	r2, sp, #412	; 0x19c
   187be:	vmov	s27, r2
   187c2:	add	r2, sp, #796	; 0x31c
   187c4:	vmov	s18, r2
   187c8:	addw	r2, sp, #1180	; 0x49c
   187cc:	vmov	s24, r2
   187d0:	add	r2, sp, #924	; 0x39c
   187d2:	vmov	s26, r2
   187d6:	addw	r2, sp, #1052	; 0x41c
   187da:	vmov	s25, r2
   187de:	ldr	r2, [sp, #8]
   187e0:	mov	r0, r7
   187e2:	str	r3, [sp, #16]
   187e4:	ldrsb.w	r1, [r2, #1]!
   187e8:	str	r2, [sp, #8]
   187ea:	str	r1, [sp, #0]
   187ec:	ldr	r2, [sp, #12]
   187ee:	bl	18070 <error@@Base+0x80b8>
   187f2:	vmov	r2, s22
   187f6:	vmov	r0, s23
   187fa:	mov	r1, r7
   187fc:	bl	18cec <error@@Base+0x8d34>
   18800:	mov	r2, r8
   18802:	mov	r1, r9
   18804:	mov	r0, r6
   18806:	bl	18bfc <error@@Base+0x8c44>
   1880a:	mov	r2, r8
   1880c:	mov	r1, r9
   1880e:	mov	r0, r5
   18810:	bl	18bd8 <error@@Base+0x8c20>
   18814:	vmov	r1, s22
   18818:	vmov	r0, s28
   1881c:	mov	r2, r7
   1881e:	bl	18bfc <error@@Base+0x8c44>
   18822:	vmov	r1, s22
   18826:	vmov	r0, s27
   1882a:	mov	r2, r7
   1882c:	bl	18bd8 <error@@Base+0x8c20>
   18830:	vmov	r2, s28
   18834:	mov	r1, r6
   18836:	mov	r0, r6
   18838:	bl	18cec <error@@Base+0x8d34>
   1883c:	vmov	r2, s27
   18840:	mov	r1, r5
   18842:	mov	r0, r5
   18844:	bl	18cec <error@@Base+0x8d34>
   18848:	vmov	r0, s18
   1884c:	mov	r2, r6
   1884e:	mov	r1, r5
   18850:	bl	18bfc <error@@Base+0x8c44>
   18854:	vmov	r0, s24
   18858:	mov	r2, r6
   1885a:	mov	r1, r5
   1885c:	bl	18bd8 <error@@Base+0x8c20>
   18860:	vmov	r2, s23
   18864:	vmov	r1, s20
   18868:	mov	r0, r4
   1886a:	bl	18cec <error@@Base+0x8d34>
   1886e:	vmov	r2, s21
   18872:	mov	r1, r4
   18874:	mov	r0, r4
   18876:	bl	18cec <error@@Base+0x8d34>
   1887a:	mov	r2, sl
   1887c:	mov	r1, sl
   1887e:	mov	r0, fp
   18880:	bl	18bd8 <error@@Base+0x8c20>
   18884:	vmov	r0, s26
   18888:	mov	r2, r4
   1888a:	mov	r1, fp
   1888c:	bl	18bfc <error@@Base+0x8c44>
   18890:	vmov	r0, s25
   18894:	mov	r2, r4
   18896:	mov	r1, fp
   18898:	bl	18bd8 <error@@Base+0x8c20>
   1889c:	vmov	r2, s26
   188a0:	vmov	r1, s18
   188a4:	mov	r0, r8
   188a6:	bl	18cec <error@@Base+0x8d34>
   188aa:	vmov	r2, s25
   188ae:	vmov	r1, s24
   188b2:	mov	r0, r9
   188b4:	bl	18cec <error@@Base+0x8d34>
   188b8:	vmov	r2, s26
   188bc:	vmov	r1, s25
   188c0:	mov	r0, sl
   188c2:	bl	18cec <error@@Base+0x8d34>
   188c6:	vmov	r2, s24
   188ca:	vmov	r1, s18
   188ce:	vmov	r0, s20
   188d2:	bl	18cec <error@@Base+0x8d34>
   188d6:	ldr	r3, [sp, #12]
   188d8:	ldr	r2, [sp, #8]
   188da:	adds	r3, #1
   188dc:	ldr	r1, [sp, #20]
   188de:	str	r3, [sp, #12]
   188e0:	ldr	r3, [sp, #16]
   188e2:	adc.w	r3, r3, #0
   188e6:	cmp	r2, r1
   188e8:	bne.w	187de <error@@Base+0x8826>
   188ec:	ldr	r2, [pc, #44]	; (1891c <error@@Base+0x8964>)
   188ee:	ldr	r3, [pc, #36]	; (18914 <error@@Base+0x895c>)
   188f0:	add	r2, pc
   188f2:	ldr	r3, [r2, r3]
   188f4:	ldr	r2, [r3, #0]
   188f6:	ldr.w	r3, [sp, #1780]	; 0x6f4
   188fa:	eors	r2, r3
   188fc:	bne.n	1890a <error@@Base+0x8952>
   188fe:	addw	sp, sp, #1788	; 0x6fc
   18902:	vpop	{d8-d14}
   18906:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1890a:	blx	3d00 <__stack_chk_fail@plt>
   1890e:	nop
   18910:	add	r6, r1
   18912:	movs	r3, r0
   18914:	lsls	r4, r7, #17
   18916:	movs	r0, r0
   18918:	ldrb	r0, [r6, #9]
   1891a:	movs	r0, r0
   1891c:	negs	r0, r4
   1891e:	movs	r3, r0
   18920:	push	{r4, r5, r6}
   18922:	add.w	r5, r0, #124	; 0x7c
   18926:	movs	r6, #4
   18928:	ldr	r1, [r0, #124]	; 0x7c
   1892a:	mov	r3, r0
   1892c:	ldr	r4, [r0, #0]
   1892e:	and.w	r2, r1, #127	; 0x7f
   18932:	str	r2, [r0, #124]	; 0x7c
   18934:	lsrs	r1, r1, #7
   18936:	adds	r2, r1, r4
   18938:	add.w	r2, r2, r1, lsl #4
   1893c:	add.w	r1, r2, r1, lsl #1
   18940:	str	r1, [r0, #0]
   18942:	b.n	18946 <error@@Base+0x898e>
   18944:	mov	r1, r2
   18946:	ldrb	r4, [r3, #0]
   18948:	ldr	r2, [r3, #4]
   1894a:	add.w	r2, r2, r1, lsr #8
   1894e:	str	r2, [r3, #4]
   18950:	str.w	r4, [r3], #4
   18954:	cmp	r5, r3
   18956:	bne.n	18944 <error@@Base+0x898c>
   18958:	subs	r6, #1
   1895a:	bne.n	18928 <error@@Base+0x8970>
   1895c:	pop	{r4, r5, r6}
   1895e:	bx	lr
   18960:	mov	r2, r0
   18962:	push	{r4, r5, r6}
   18964:	adds	r5, r0, #4
   18966:	ldr.w	r6, [r2, #124]!
   1896a:	eor.w	r4, r6, #127	; 0x7f
   1896e:	subs	r4, #1
   18970:	mov	r1, r2
   18972:	lsrs	r4, r4, #31
   18974:	ldr.w	r3, [r1, #-4]!
   18978:	eor.w	r3, r3, #255	; 0xff
   1897c:	cmp	r1, r5
   1897e:	add.w	r3, r3, #4294967295	; 0xffffffff
   18982:	and.w	r4, r4, r3, lsr #31
   18986:	bne.n	18974 <error@@Base+0x89bc>
   18988:	ldr	r3, [r0, #0]
   1898a:	subs	r3, #237	; 0xed
   1898c:	lsrs	r3, r3, #31
   1898e:	eor.w	r3, r3, #1
   18992:	ands	r4, r3
   18994:	negs	r4, r4
   18996:	and.w	r3, r4, #127	; 0x7f
   1899a:	uxtb	r1, r4
   1899c:	subs	r6, r6, r3
   1899e:	str	r6, [r0, #124]	; 0x7c
   189a0:	ldr.w	r3, [r2, #-4]!
   189a4:	cmp	r2, r5
   189a6:	sub.w	r3, r3, r1
   189aa:	str	r3, [r2, #0]
   189ac:	bne.n	189a0 <error@@Base+0x89e8>
   189ae:	ldr	r3, [r0, #0]
   189b0:	and.w	r4, r4, #237	; 0xed
   189b4:	subs	r4, r3, r4
   189b6:	str	r4, [r0, #0]
   189b8:	pop	{r4, r5, r6}
   189ba:	bx	lr
   189bc:	push	{r4}
   189be:	subs	r2, r0, #4
   189c0:	subs	r3, r1, #1
   189c2:	add.w	r4, r1, #31
   189c6:	ldrb.w	r1, [r3, #1]!
   189ca:	cmp	r3, r4
   189cc:	str.w	r1, [r2, #4]!
   189d0:	bne.n	189c6 <error@@Base+0x8a0e>
   189d2:	ldr	r3, [r0, #124]	; 0x7c
   189d4:	ldr.w	r4, [sp], #4
   189d8:	and.w	r3, r3, #127	; 0x7f
   189dc:	str	r3, [r0, #124]	; 0x7c
   189de:	bx	lr
   189e0:	push	{r4, lr}
   189e2:	sub	sp, #136	; 0x88
   189e4:	add	r3, sp, #4
   189e6:	ldr.w	ip, [pc, #76]	; 18a34 <error@@Base+0x8a7c>
   189ea:	mov	r4, r0
   189ec:	movs	r2, #128	; 0x80
   189ee:	mov	r0, r3
   189f0:	ldr	r3, [pc, #68]	; (18a38 <error@@Base+0x8a80>)
   189f2:	add	ip, pc
   189f4:	ldr.w	r3, [ip, r3]
   189f8:	ldr	r3, [r3, #0]
   189fa:	str	r3, [sp, #132]	; 0x84
   189fc:	mov.w	r3, #0
   18a00:	blx	3a94 <memcpy@plt>
   18a04:	bl	18960 <error@@Base+0x89a8>
   18a08:	subs	r2, r4, #1
   18a0a:	add	r0, sp, #128	; 0x80
   18a0c:	mov	r3, sp
   18a0e:	ldr.w	r1, [r3, #4]!
   18a12:	cmp	r3, r0
   18a14:	strb.w	r1, [r2, #1]!
   18a18:	bne.n	18a0e <error@@Base+0x8a56>
   18a1a:	ldr	r2, [pc, #32]	; (18a3c <error@@Base+0x8a84>)
   18a1c:	ldr	r3, [pc, #24]	; (18a38 <error@@Base+0x8a80>)
   18a1e:	add	r2, pc
   18a20:	ldr	r3, [r2, r3]
   18a22:	ldr	r2, [r3, #0]
   18a24:	ldr	r3, [sp, #132]	; 0x84
   18a26:	eors	r2, r3
   18a28:	bne.n	18a2e <error@@Base+0x8a76>
   18a2a:	add	sp, #136	; 0x88
   18a2c:	pop	{r4, pc}
   18a2e:	blx	3d00 <__stack_chk_fail@plt>
   18a32:	nop
   18a34:	adcs	r6, r3
   18a36:	movs	r3, r0
   18a38:	lsls	r4, r7, #17
   18a3a:	movs	r0, r0
   18a3c:	asrs	r2, r6
   18a3e:	movs	r3, r0
   18a40:	ldr.w	ip, [pc, #88]	; 18a9c <error@@Base+0x8ae4>
   18a44:	mov	r1, r0
   18a46:	ldr	r3, [pc, #88]	; (18aa0 <error@@Base+0x8ae8>)
   18a48:	movs	r2, #128	; 0x80
   18a4a:	push	{r4, lr}
   18a4c:	add	ip, pc
   18a4e:	sub	sp, #136	; 0x88
   18a50:	add	r4, sp, #4
   18a52:	ldr.w	r3, [ip, r3]
   18a56:	mov	r0, r4
   18a58:	ldr	r3, [r3, #0]
   18a5a:	str	r3, [sp, #132]	; 0x84
   18a5c:	mov.w	r3, #0
   18a60:	blx	3a94 <memcpy@plt>
   18a64:	mov	r0, r4
   18a66:	bl	18960 <error@@Base+0x89a8>
   18a6a:	ldr	r0, [sp, #4]
   18a6c:	add	r1, sp, #128	; 0x80
   18a6e:	mov	r2, r4
   18a70:	subs	r0, #1
   18a72:	lsrs	r0, r0, #31
   18a74:	ldr.w	r3, [r2, #4]!
   18a78:	subs	r3, #1
   18a7a:	cmp	r2, r1
   18a7c:	and.w	r0, r0, r3, lsr #31
   18a80:	bne.n	18a74 <error@@Base+0x8abc>
   18a82:	ldr	r2, [pc, #32]	; (18aa4 <error@@Base+0x8aec>)
   18a84:	ldr	r3, [pc, #24]	; (18aa0 <error@@Base+0x8ae8>)
   18a86:	add	r2, pc
   18a88:	ldr	r3, [r2, r3]
   18a8a:	ldr	r2, [r3, #0]
   18a8c:	ldr	r3, [sp, #132]	; 0x84
   18a8e:	eors	r2, r3
   18a90:	bne.n	18a96 <error@@Base+0x8ade>
   18a92:	add	sp, #136	; 0x88
   18a94:	pop	{r4, pc}
   18a96:	blx	3d00 <__stack_chk_fail@plt>
   18a9a:	nop
   18a9c:	asrs	r4, r0
   18a9e:	movs	r3, r0
   18aa0:	lsls	r4, r7, #17
   18aa2:	movs	r0, r0
   18aa4:	lsrs	r2, r1
   18aa6:	movs	r3, r0
   18aa8:	ldr.w	ip, [pc, #112]	; 18b1c <error@@Base+0x8b64>
   18aac:	movs	r2, #128	; 0x80
   18aae:	ldr	r3, [pc, #112]	; (18b20 <error@@Base+0x8b68>)
   18ab0:	push	{r4, r5, lr}
   18ab2:	add	ip, pc
   18ab4:	sub	sp, #268	; 0x10c
   18ab6:	mov	r4, r1
   18ab8:	add	r5, sp, #4
   18aba:	ldr.w	r3, [ip, r3]
   18abe:	mov	r1, r0
   18ac0:	mov	r0, r5
   18ac2:	ldr	r3, [r3, #0]
   18ac4:	str	r3, [sp, #260]	; 0x104
   18ac6:	mov.w	r3, #0
   18aca:	blx	3a94 <memcpy@plt>
   18ace:	mov	r1, r4
   18ad0:	add	r4, sp, #132	; 0x84
   18ad2:	movs	r2, #128	; 0x80
   18ad4:	mov	r0, r4
   18ad6:	blx	3a94 <memcpy@plt>
   18ada:	mov	r0, r5
   18adc:	bl	18960 <error@@Base+0x89a8>
   18ae0:	mov	r0, r4
   18ae2:	bl	18960 <error@@Base+0x89a8>
   18ae6:	add	r2, sp, #128	; 0x80
   18ae8:	mov	r3, sp
   18aea:	mov	r4, r2
   18aec:	b.n	18af2 <error@@Base+0x8b3a>
   18aee:	cmp	r3, r4
   18af0:	beq.n	18b14 <error@@Base+0x8b5c>
   18af2:	ldr.w	r0, [r3, #4]!
   18af6:	ldr.w	r1, [r2, #4]!
   18afa:	cmp	r0, r1
   18afc:	beq.n	18aee <error@@Base+0x8b36>
   18afe:	movs	r0, #0
   18b00:	ldr	r2, [pc, #32]	; (18b24 <error@@Base+0x8b6c>)
   18b02:	ldr	r3, [pc, #28]	; (18b20 <error@@Base+0x8b68>)
   18b04:	add	r2, pc
   18b06:	ldr	r3, [r2, r3]
   18b08:	ldr	r2, [r3, #0]
   18b0a:	ldr	r3, [sp, #260]	; 0x104
   18b0c:	eors	r2, r3
   18b0e:	bne.n	18b18 <error@@Base+0x8b60>
   18b10:	add	sp, #268	; 0x10c
   18b12:	pop	{r4, r5, pc}
   18b14:	movs	r0, #1
   18b16:	b.n	18b00 <error@@Base+0x8b48>
   18b18:	blx	3d00 <__stack_chk_fail@plt>
   18b1c:	lsls	r6, r3
   18b1e:	movs	r3, r0
   18b20:	lsls	r4, r7, #17
   18b22:	movs	r0, r0
   18b24:	eors	r4, r1
   18b26:	movs	r3, r0
   18b28:	push	{r4, r5}
   18b2a:	subs	r1, #4
   18b2c:	subs	r4, r0, #4
   18b2e:	negs	r2, r2
   18b30:	add.w	r5, r0, #124	; 0x7c
   18b34:	ldr.w	r0, [r4, #4]!
   18b38:	ldr.w	r3, [r1, #4]!
   18b3c:	cmp	r4, r5
   18b3e:	eor.w	r3, r3, r0
   18b42:	and.w	r3, r3, r2
   18b46:	eor.w	r3, r3, r0
   18b4a:	str	r3, [r4, #0]
   18b4c:	bne.n	18b34 <error@@Base+0x8b7c>
   18b4e:	pop	{r4, r5}
   18b50:	bx	lr
   18b52:	nop
   18b54:	push	{lr}
   18b56:	sub	sp, #140	; 0x8c
   18b58:	add	r3, sp, #4
   18b5a:	ldr.w	ip, [pc, #64]	; 18b9c <error@@Base+0x8be4>
   18b5e:	mov	r1, r0
   18b60:	movs	r2, #128	; 0x80
   18b62:	mov	r0, r3
   18b64:	ldr	r3, [pc, #56]	; (18ba0 <error@@Base+0x8be8>)
   18b66:	add	ip, pc
   18b68:	ldr.w	r3, [ip, r3]
   18b6c:	ldr	r3, [r3, #0]
   18b6e:	str	r3, [sp, #132]	; 0x84
   18b70:	mov.w	r3, #0
   18b74:	blx	3a94 <memcpy@plt>
   18b78:	bl	18960 <error@@Base+0x89a8>
   18b7c:	ldr	r2, [pc, #36]	; (18ba4 <error@@Base+0x8bec>)
   18b7e:	ldr	r3, [pc, #32]	; (18ba0 <error@@Base+0x8be8>)
   18b80:	add	r2, pc
   18b82:	ldr	r0, [sp, #4]
   18b84:	ldr	r3, [r2, r3]
   18b86:	ldr	r2, [r3, #0]
   18b88:	ldr	r3, [sp, #132]	; 0x84
   18b8a:	eors	r2, r3
   18b8c:	bne.n	18b98 <error@@Base+0x8be0>
   18b8e:	and.w	r0, r0, #1
   18b92:	add	sp, #140	; 0x8c
   18b94:	ldr.w	pc, [sp], #4
   18b98:	blx	3d00 <__stack_chk_fail@plt>
   18b9c:	subs	r7, #234	; 0xea
   18b9e:	movs	r3, r0
   18ba0:	lsls	r4, r7, #17
   18ba2:	movs	r0, r0
   18ba4:	subs	r7, #208	; 0xd0
   18ba6:	movs	r3, r0
   18ba8:	add.w	r2, r0, #124	; 0x7c
   18bac:	movs	r1, #0
   18bae:	mov	r3, r0
   18bb0:	push	{r4}
   18bb2:	movs	r4, #1
   18bb4:	str	r4, [r0, #0]
   18bb6:	str.w	r1, [r3, #4]!
   18bba:	cmp	r3, r2
   18bbc:	bne.n	18bb6 <error@@Base+0x8bfe>
   18bbe:	ldr.w	r4, [sp], #4
   18bc2:	bx	lr
   18bc4:	subs	r3, r0, #4
   18bc6:	add.w	r2, r0, #124	; 0x7c
   18bca:	movs	r1, #0
   18bcc:	str.w	r1, [r3, #4]!
   18bd0:	cmp	r3, r2
   18bd2:	bne.n	18bcc <error@@Base+0x8c14>
   18bd4:	bx	lr
   18bd6:	nop
   18bd8:	push	{r4, r5, r6}
   18bda:	subs	r2, #4
   18bdc:	subs	r4, r1, #4
   18bde:	add.w	r6, r1, #124	; 0x7c
   18be2:	subs	r1, r0, #4
   18be4:	ldr.w	r3, [r4, #4]!
   18be8:	ldr.w	r5, [r2, #4]!
   18bec:	cmp	r4, r6
   18bee:	add	r3, r5
   18bf0:	str.w	r3, [r1, #4]!
   18bf4:	bne.n	18be4 <error@@Base+0x8c2c>
   18bf6:	pop	{r4, r5, r6}
   18bf8:	b.n	18920 <error@@Base+0x8968>
   18bfa:	nop
   18bfc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18c00:	mov	r6, r1
   18c02:	ldr.w	r8, [pc, #120]	; 18c7c <error@@Base+0x8cc4>
   18c06:	sub	sp, #136	; 0x88
   18c08:	ldr	r3, [r1, #0]
   18c0a:	add	r4, sp, #8
   18c0c:	ldr.w	lr, [r1, #124]	; 0x7c
   18c10:	add	r8, pc
   18c12:	ldr	r1, [pc, #108]	; (18c80 <error@@Base+0x8cc8>)
   18c14:	add.w	r7, r3, #474	; 0x1da
   18c18:	add.w	ip, sp, #4
   18c1c:	add	r3, sp, #128	; 0x80
   18c1e:	mov	r5, r4
   18c20:	ldr.w	r1, [r8, r1]
   18c24:	ldr	r1, [r1, #0]
   18c26:	str	r1, [sp, #132]	; 0x84
   18c28:	mov.w	r1, #0
   18c2c:	add.w	r1, lr, #254	; 0xfe
   18c30:	str	r1, [sp, #128]	; 0x80
   18c32:	ldr.w	r1, [r6, #4]!
   18c36:	add.w	r1, r1, #510	; 0x1fe
   18c3a:	str.w	r1, [r5], #4
   18c3e:	cmp	r5, r3
   18c40:	bne.n	18c32 <error@@Base+0x8c7a>
   18c42:	subs	r2, #4
   18c44:	add.w	r5, ip, #128	; 0x80
   18c48:	subs	r1, r0, #4
   18c4a:	b.n	18c50 <error@@Base+0x8c98>
   18c4c:	ldr.w	r7, [r4], #4
   18c50:	ldr.w	r3, [r2, #4]!
   18c54:	cmp	r4, r5
   18c56:	sub.w	r3, r7, r3
   18c5a:	str.w	r3, [r1, #4]!
   18c5e:	bne.n	18c4c <error@@Base+0x8c94>
   18c60:	ldr	r2, [pc, #32]	; (18c84 <error@@Base+0x8ccc>)
   18c62:	ldr	r3, [pc, #28]	; (18c80 <error@@Base+0x8cc8>)
   18c64:	add	r2, pc
   18c66:	ldr	r3, [r2, r3]
   18c68:	ldr	r2, [r3, #0]
   18c6a:	ldr	r3, [sp, #132]	; 0x84
   18c6c:	eors	r2, r3
   18c6e:	bne.n	18c78 <error@@Base+0x8cc0>
   18c70:	add	sp, #136	; 0x88
   18c72:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   18c76:	b.n	18920 <error@@Base+0x8968>
   18c78:	blx	3d00 <__stack_chk_fail@plt>
   18c7c:	subs	r7, #64	; 0x40
   18c7e:	movs	r3, r0
   18c80:	lsls	r4, r7, #17
   18c82:	movs	r0, r0
   18c84:	subs	r6, #236	; 0xec
   18c86:	movs	r3, r0
   18c88:	push	{r4, r5, r6, lr}
   18c8a:	subs	r4, r1, #4
   18c8c:	ldr	r5, [pc, #80]	; (18ce0 <error@@Base+0x8d28>)
   18c8e:	mov	r1, r0
   18c90:	ldr	r0, [pc, #80]	; (18ce4 <error@@Base+0x8d2c>)
   18c92:	sub	sp, #136	; 0x88
   18c94:	add	r5, pc
   18c96:	add	r2, sp, #4
   18c98:	add	r6, sp, #132	; 0x84
   18c9a:	ldr	r0, [r5, r0]
   18c9c:	mov	r3, r2
   18c9e:	ldr	r0, [r0, #0]
   18ca0:	str	r0, [sp, #132]	; 0x84
   18ca2:	mov.w	r0, #0
   18ca6:	ldr.w	r5, [r4, #4]!
   18caa:	str.w	r5, [r3], #4
   18cae:	cmp	r3, r6
   18cb0:	bne.n	18ca6 <error@@Base+0x8cee>
   18cb2:	subs	r3, r1, #4
   18cb4:	add.w	r5, r1, #124	; 0x7c
   18cb8:	movs	r4, #0
   18cba:	str.w	r4, [r3, #4]!
   18cbe:	cmp	r3, r5
   18cc0:	bne.n	18cba <error@@Base+0x8d02>
   18cc2:	mov	r0, r1
   18cc4:	bl	18bfc <error@@Base+0x8c44>
   18cc8:	ldr	r2, [pc, #28]	; (18ce8 <error@@Base+0x8d30>)
   18cca:	ldr	r3, [pc, #24]	; (18ce4 <error@@Base+0x8d2c>)
   18ccc:	add	r2, pc
   18cce:	ldr	r3, [r2, r3]
   18cd0:	ldr	r2, [r3, #0]
   18cd2:	ldr	r3, [sp, #132]	; 0x84
   18cd4:	eors	r2, r3
   18cd6:	bne.n	18cdc <error@@Base+0x8d24>
   18cd8:	add	sp, #136	; 0x88
   18cda:	pop	{r4, r5, r6, pc}
   18cdc:	blx	3d00 <__stack_chk_fail@plt>
   18ce0:	subs	r6, #188	; 0xbc
   18ce2:	movs	r3, r0
   18ce4:	lsls	r4, r7, #17
   18ce6:	movs	r0, r0
   18ce8:	subs	r6, #132	; 0x84
   18cea:	movs	r3, r0
   18cec:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18cf0:	sub	sp, #260	; 0x104
   18cf2:	ldr.w	lr, [pc, #212]	; 18dc8 <error@@Base+0x8e10>
   18cf6:	sub.w	r7, sp, #4
   18cfa:	ldr	r6, [pc, #208]	; (18dcc <error@@Base+0x8e14>)
   18cfc:	add	r5, sp, #248	; 0xf8
   18cfe:	add	lr, pc
   18d00:	mov	ip, sp
   18d02:	mov	r3, r7
   18d04:	movs	r4, #0
   18d06:	ldr.w	r6, [lr, r6]
   18d0a:	ldr	r6, [r6, #0]
   18d0c:	str	r6, [sp, #252]	; 0xfc
   18d0e:	mov.w	r6, #0
   18d12:	str.w	r4, [r3, #4]!
   18d16:	cmp	r3, r5
   18d18:	bne.n	18d12 <error@@Base+0x8d5a>
   18d1a:	sub.w	lr, r1, #4
   18d1e:	sub.w	r8, r2, #4
   18d22:	add.w	r5, ip, #124	; 0x7c
   18d26:	add.w	r9, ip, #252	; 0xfc
   18d2a:	ldr.w	r6, [lr, #4]!
   18d2e:	sub.w	r3, r5, #128	; 0x80
   18d32:	mov	r1, r8
   18d34:	ldr.w	r4, [r3, #4]!
   18d38:	ldr.w	r2, [r1, #4]!
   18d3c:	cmp	r3, r5
   18d3e:	mla	r2, r2, r6, r4
   18d42:	str	r2, [r3, #0]
   18d44:	bne.n	18d34 <error@@Base+0x8d7c>
   18d46:	adds	r5, r3, #4
   18d48:	cmp	r5, r9
   18d4a:	bne.n	18d2a <error@@Base+0x8d72>
   18d4c:	subs	r1, r0, #4
   18d4e:	add.w	r5, ip, #120	; 0x78
   18d52:	ldr.w	r2, [r7, #132]	; 0x84
   18d56:	adds	r7, #4
   18d58:	ldr	r4, [r7, #0]
   18d5a:	cmp	r5, r7
   18d5c:	mov.w	r3, r2, lsl #2
   18d60:	add.w	r3, r3, r2, lsl #5
   18d64:	add	r3, r4
   18d66:	add.w	r3, r3, r2, lsl #1
   18d6a:	str.w	r3, [r1, #4]!
   18d6e:	bne.n	18d52 <error@@Base+0x8d9a>
   18d70:	ldr.w	r1, [ip, #124]	; 0x7c
   18d74:	add.w	r5, r0, #124	; 0x7c
   18d78:	movs	r6, #2
   18d7a:	ldr	r2, [r0, #0]
   18d7c:	lsrs	r4, r1, #7
   18d7e:	mov	r3, r0
   18d80:	and.w	r1, r1, #127	; 0x7f
   18d84:	add	r2, r4
   18d86:	str	r1, [r0, #124]	; 0x7c
   18d88:	add.w	r2, r2, r4, lsl #4
   18d8c:	add.w	r2, r2, r4, lsl #1
   18d90:	str	r2, [r0, #0]
   18d92:	ldrb	r4, [r3, #0]
   18d94:	ldr	r1, [r3, #4]
   18d96:	add.w	r2, r1, r2, lsr #8
   18d9a:	str	r2, [r3, #4]
   18d9c:	str.w	r4, [r3], #4
   18da0:	cmp	r5, r3
   18da2:	bne.n	18d92 <error@@Base+0x8dda>
   18da4:	cmp	r6, #1
   18da6:	beq.n	18dae <error@@Base+0x8df6>
   18da8:	ldr	r1, [r0, #124]	; 0x7c
   18daa:	movs	r6, #1
   18dac:	b.n	18d7a <error@@Base+0x8dc2>
   18dae:	ldr	r2, [pc, #32]	; (18dd0 <error@@Base+0x8e18>)
   18db0:	ldr	r3, [pc, #24]	; (18dcc <error@@Base+0x8e14>)
   18db2:	add	r2, pc
   18db4:	ldr	r3, [r2, r3]
   18db6:	ldr	r2, [r3, #0]
   18db8:	ldr	r3, [sp, #252]	; 0xfc
   18dba:	eors	r2, r3
   18dbc:	bne.n	18dc4 <error@@Base+0x8e0c>
   18dbe:	add	sp, #260	; 0x104
   18dc0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   18dc4:	blx	3d00 <__stack_chk_fail@plt>
   18dc8:	subs	r6, #82	; 0x52
   18dca:	movs	r3, r0
   18dcc:	lsls	r4, r7, #17
   18dce:	movs	r0, r0
   18dd0:	subs	r5, #158	; 0x9e
   18dd2:	movs	r3, r0
   18dd4:	mov	r2, r1
   18dd6:	b.w	18cec <error@@Base+0x8d34>
   18dda:	nop
   18ddc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   18de0:	sub.w	sp, sp, #1288	; 0x508
   18de4:	ldr	r7, [pc, #608]	; (19048 <error@@Base+0x9090>)
   18de6:	add	r6, sp, #4
   18de8:	ldr	r3, [pc, #608]	; (1904c <error@@Base+0x9094>)
   18dea:	addw	r5, sp, #1156	; 0x484
   18dee:	add	r7, pc
   18df0:	addw	r4, sp, #1028	; 0x404
   18df4:	mov	r2, r1
   18df6:	mov	r8, r0
   18df8:	ldr	r3, [r7, r3]
   18dfa:	mov	r0, r6
   18dfc:	mov	r9, r1
   18dfe:	add	r7, sp, #260	; 0x104
   18e00:	ldr	r3, [r3, #0]
   18e02:	str.w	r3, [sp, #1284]	; 0x504
   18e06:	mov.w	r3, #0
   18e0a:	bl	18cec <error@@Base+0x8d34>
   18e0e:	mov	r2, r6
   18e10:	mov	r1, r6
   18e12:	mov	r0, r5
   18e14:	add.w	sl, sp, #516	; 0x204
   18e18:	bl	18cec <error@@Base+0x8d34>
   18e1c:	mov	r2, r5
   18e1e:	mov	r1, r5
   18e20:	mov	r0, r4
   18e22:	bl	18cec <error@@Base+0x8d34>
   18e26:	mov	r2, r9
   18e28:	add.w	r9, sp, #132	; 0x84
   18e2c:	mov	r1, r4
   18e2e:	mov	r0, r9
   18e30:	bl	18cec <error@@Base+0x8d34>
   18e34:	mov	r2, r6
   18e36:	mov	r1, r9
   18e38:	add	r6, sp, #388	; 0x184
   18e3a:	mov	r0, r7
   18e3c:	bl	18cec <error@@Base+0x8d34>
   18e40:	mov	r2, r7
   18e42:	mov	r1, r7
   18e44:	mov	r0, r4
   18e46:	bl	18cec <error@@Base+0x8d34>
   18e4a:	mov	r0, r6
   18e4c:	mov	r2, r9
   18e4e:	mov	r1, r4
   18e50:	bl	18cec <error@@Base+0x8d34>
   18e54:	mov	r2, r6
   18e56:	mov	r1, r6
   18e58:	mov	r0, r4
   18e5a:	bl	18cec <error@@Base+0x8d34>
   18e5e:	mov	r2, r4
   18e60:	mov	r1, r4
   18e62:	mov	r0, r5
   18e64:	bl	18cec <error@@Base+0x8d34>
   18e68:	mov	r2, r5
   18e6a:	mov	r1, r5
   18e6c:	mov	r0, r4
   18e6e:	bl	18cec <error@@Base+0x8d34>
   18e72:	mov	r2, r4
   18e74:	mov	r1, r4
   18e76:	mov	r0, r5
   18e78:	bl	18cec <error@@Base+0x8d34>
   18e7c:	mov	r2, r5
   18e7e:	mov	r1, r5
   18e80:	mov	r0, r4
   18e82:	bl	18cec <error@@Base+0x8d34>
   18e86:	mov	r2, r6
   18e88:	mov	r1, r4
   18e8a:	mov	r0, sl
   18e8c:	bl	18cec <error@@Base+0x8d34>
   18e90:	mov	r2, sl
   18e92:	mov	r1, sl
   18e94:	mov	r0, r4
   18e96:	bl	18cec <error@@Base+0x8d34>
   18e9a:	mov	r2, r4
   18e9c:	mov	r1, r4
   18e9e:	mov	r0, r5
   18ea0:	bl	18cec <error@@Base+0x8d34>
   18ea4:	movs	r6, #4
   18ea6:	mov	r2, r5
   18ea8:	mov	r1, r5
   18eaa:	mov	r0, r4
   18eac:	bl	18cec <error@@Base+0x8d34>
   18eb0:	mov	r2, r4
   18eb2:	mov	r1, r4
   18eb4:	mov	r0, r5
   18eb6:	bl	18cec <error@@Base+0x8d34>
   18eba:	subs	r6, #1
   18ebc:	bne.n	18ea6 <error@@Base+0x8eee>
   18ebe:	add.w	r9, sp, #644	; 0x284
   18ec2:	mov	r2, sl
   18ec4:	mov	r1, r5
   18ec6:	movs	r6, #9
   18ec8:	mov	r0, r9
   18eca:	bl	18cec <error@@Base+0x8d34>
   18ece:	mov	r2, r9
   18ed0:	mov	r1, r9
   18ed2:	mov	r0, r4
   18ed4:	bl	18cec <error@@Base+0x8d34>
   18ed8:	mov	r2, r4
   18eda:	mov	r1, r4
   18edc:	mov	r0, r5
   18ede:	bl	18cec <error@@Base+0x8d34>
   18ee2:	mov	r2, r5
   18ee4:	mov	r1, r5
   18ee6:	mov	r0, r4
   18ee8:	bl	18cec <error@@Base+0x8d34>
   18eec:	mov	r2, r4
   18eee:	mov	r1, r4
   18ef0:	mov	r0, r5
   18ef2:	bl	18cec <error@@Base+0x8d34>
   18ef6:	subs	r6, #1
   18ef8:	bne.n	18ee2 <error@@Base+0x8f2a>
   18efa:	mov	r2, r9
   18efc:	mov	r1, r5
   18efe:	mov	r0, r4
   18f00:	movs	r6, #4
   18f02:	bl	18cec <error@@Base+0x8d34>
   18f06:	mov	r2, r4
   18f08:	mov	r1, r4
   18f0a:	mov	r0, r5
   18f0c:	bl	18cec <error@@Base+0x8d34>
   18f10:	mov	r2, r5
   18f12:	mov	r1, r5
   18f14:	mov	r0, r4
   18f16:	bl	18cec <error@@Base+0x8d34>
   18f1a:	mov	r2, r4
   18f1c:	mov	r1, r4
   18f1e:	mov	r0, r5
   18f20:	bl	18cec <error@@Base+0x8d34>
   18f24:	mov	r2, r5
   18f26:	mov	r1, r5
   18f28:	mov	r0, r4
   18f2a:	bl	18cec <error@@Base+0x8d34>
   18f2e:	subs	r6, #1
   18f30:	bne.n	18f1a <error@@Base+0x8f62>
   18f32:	add.w	r9, sp, #772	; 0x304
   18f36:	mov	r2, sl
   18f38:	mov	r1, r4
   18f3a:	movs	r6, #24
   18f3c:	mov	r0, r9
   18f3e:	bl	18cec <error@@Base+0x8d34>
   18f42:	mov	r2, r9
   18f44:	mov	r1, r9
   18f46:	mov	r0, r4
   18f48:	bl	18cec <error@@Base+0x8d34>
   18f4c:	mov	r2, r4
   18f4e:	mov	r1, r4
   18f50:	mov	r0, r5
   18f52:	bl	18cec <error@@Base+0x8d34>
   18f56:	mov	r2, r5
   18f58:	mov	r1, r5
   18f5a:	mov	r0, r4
   18f5c:	bl	18cec <error@@Base+0x8d34>
   18f60:	mov	r2, r4
   18f62:	mov	r1, r4
   18f64:	mov	r0, r5
   18f66:	bl	18cec <error@@Base+0x8d34>
   18f6a:	subs	r6, #1
   18f6c:	bne.n	18f56 <error@@Base+0x8f9e>
   18f6e:	add.w	sl, sp, #900	; 0x384
   18f72:	mov	r2, r9
   18f74:	mov	r1, r5
   18f76:	movs	r6, #49	; 0x31
   18f78:	mov	r0, sl
   18f7a:	bl	18cec <error@@Base+0x8d34>
   18f7e:	mov	r2, sl
   18f80:	mov	r1, sl
   18f82:	mov	r0, r5
   18f84:	bl	18cec <error@@Base+0x8d34>
   18f88:	mov	r2, r5
   18f8a:	mov	r1, r5
   18f8c:	mov	r0, r4
   18f8e:	bl	18cec <error@@Base+0x8d34>
   18f92:	mov	r2, r4
   18f94:	mov	r1, r4
   18f96:	mov	r0, r5
   18f98:	bl	18cec <error@@Base+0x8d34>
   18f9c:	mov	r2, r5
   18f9e:	mov	r1, r5
   18fa0:	mov	r0, r4
   18fa2:	bl	18cec <error@@Base+0x8d34>
   18fa6:	subs	r6, #1
   18fa8:	bne.n	18f92 <error@@Base+0x8fda>
   18faa:	mov	r2, sl
   18fac:	mov	r1, r4
   18fae:	mov	r0, r5
   18fb0:	movs	r6, #24
   18fb2:	bl	18cec <error@@Base+0x8d34>
   18fb6:	mov	r2, r5
   18fb8:	mov	r1, r5
   18fba:	mov	r0, r4
   18fbc:	bl	18cec <error@@Base+0x8d34>
   18fc0:	mov	r2, r4
   18fc2:	mov	r1, r4
   18fc4:	mov	r0, r5
   18fc6:	bl	18cec <error@@Base+0x8d34>
   18fca:	mov	r2, r5
   18fcc:	mov	r1, r5
   18fce:	mov	r0, r4
   18fd0:	bl	18cec <error@@Base+0x8d34>
   18fd4:	mov	r2, r4
   18fd6:	mov	r1, r4
   18fd8:	mov	r0, r5
   18fda:	bl	18cec <error@@Base+0x8d34>
   18fde:	subs	r6, #1
   18fe0:	bne.n	18fca <error@@Base+0x9012>
   18fe2:	mov	r2, r9
   18fe4:	mov	r1, r5
   18fe6:	mov	r0, r4
   18fe8:	bl	18cec <error@@Base+0x8d34>
   18fec:	mov	r2, r4
   18fee:	mov	r1, r4
   18ff0:	mov	r0, r5
   18ff2:	bl	18cec <error@@Base+0x8d34>
   18ff6:	mov	r2, r5
   18ff8:	mov	r1, r5
   18ffa:	mov	r0, r4
   18ffc:	bl	18cec <error@@Base+0x8d34>
   19000:	mov	r2, r4
   19002:	mov	r1, r4
   19004:	mov	r0, r5
   19006:	bl	18cec <error@@Base+0x8d34>
   1900a:	mov	r2, r5
   1900c:	mov	r1, r5
   1900e:	mov	r0, r4
   19010:	bl	18cec <error@@Base+0x8d34>
   19014:	mov	r2, r4
   19016:	mov	r1, r4
   19018:	mov	r0, r5
   1901a:	bl	18cec <error@@Base+0x8d34>
   1901e:	mov	r2, r7
   19020:	mov	r1, r5
   19022:	mov	r0, r8
   19024:	bl	18cec <error@@Base+0x8d34>
   19028:	ldr	r2, [pc, #36]	; (19050 <error@@Base+0x9098>)
   1902a:	ldr	r3, [pc, #32]	; (1904c <error@@Base+0x9094>)
   1902c:	add	r2, pc
   1902e:	ldr	r3, [r2, r3]
   19030:	ldr	r2, [r3, #0]
   19032:	ldr.w	r3, [sp, #1284]	; 0x504
   19036:	eors	r2, r3
   19038:	bne.n	19042 <error@@Base+0x908a>
   1903a:	add.w	sp, sp, #1288	; 0x508
   1903e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   19042:	blx	3d00 <__stack_chk_fail@plt>
   19046:	nop
   19048:	subs	r5, #98	; 0x62
   1904a:	movs	r3, r0
   1904c:	lsls	r4, r7, #17
   1904e:	movs	r0, r0
   19050:	subs	r3, #36	; 0x24
   19052:	movs	r3, r0
   19054:	ldr.w	ip, [pc, #444]	; 19214 <error@@Base+0x925c>
   19058:	mov	r2, r1
   1905a:	ldr	r3, [pc, #444]	; (19218 <error@@Base+0x9260>)
   1905c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   19060:	add	ip, pc
   19062:	sub.w	sp, sp, #1160	; 0x488
   19066:	mov	r7, r0
   19068:	add	r5, sp, #4
   1906a:	ldr.w	r3, [ip, r3]
   1906e:	addw	r4, sp, #1028	; 0x404
   19072:	add.w	r8, sp, #132	; 0x84
   19076:	mov	r0, r5
   19078:	ldr	r3, [r3, #0]
   1907a:	str.w	r3, [sp, #1156]	; 0x484
   1907e:	mov.w	r3, #0
   19082:	mov	r6, r1
   19084:	bl	18cec <error@@Base+0x8d34>
   19088:	mov	r2, r5
   1908a:	mov	r1, r5
   1908c:	mov	r0, r4
   1908e:	add.w	sl, sp, #388	; 0x184
   19092:	bl	18cec <error@@Base+0x8d34>
   19096:	mov	r2, r4
   19098:	mov	r1, r4
   1909a:	mov	r0, r4
   1909c:	bl	18cec <error@@Base+0x8d34>
   190a0:	mov	r2, r6
   190a2:	mov	r1, r4
   190a4:	mov	r0, r8
   190a6:	bl	18cec <error@@Base+0x8d34>
   190aa:	mov	r2, r5
   190ac:	add	r5, sp, #260	; 0x104
   190ae:	mov	r1, r8
   190b0:	mov	r0, r5
   190b2:	bl	18cec <error@@Base+0x8d34>
   190b6:	mov	r2, r5
   190b8:	mov	r1, r5
   190ba:	mov	r0, r4
   190bc:	bl	18cec <error@@Base+0x8d34>
   190c0:	mov	r2, r8
   190c2:	mov	r1, r4
   190c4:	mov	r0, sl
   190c6:	bl	18cec <error@@Base+0x8d34>
   190ca:	mov	r2, sl
   190cc:	mov	r1, sl
   190ce:	mov	r0, r4
   190d0:	movs	r5, #4
   190d2:	bl	18cec <error@@Base+0x8d34>
   190d6:	mov	r2, r4
   190d8:	mov	r1, r4
   190da:	mov	r0, r4
   190dc:	bl	18cec <error@@Base+0x8d34>
   190e0:	subs	r5, #1
   190e2:	bne.n	190d6 <error@@Base+0x911e>
   190e4:	add.w	r9, sp, #516	; 0x204
   190e8:	mov	r2, sl
   190ea:	mov	r1, r4
   190ec:	movs	r5, #9
   190ee:	mov	r0, r9
   190f0:	bl	18cec <error@@Base+0x8d34>
   190f4:	mov	r2, r9
   190f6:	mov	r1, r9
   190f8:	mov	r0, r4
   190fa:	bl	18cec <error@@Base+0x8d34>
   190fe:	mov	r2, r4
   19100:	mov	r1, r4
   19102:	mov	r0, r4
   19104:	bl	18cec <error@@Base+0x8d34>
   19108:	subs	r5, #1
   1910a:	bne.n	190fe <error@@Base+0x9146>
   1910c:	add.w	r8, sp, #644	; 0x284
   19110:	mov	r2, r9
   19112:	mov	r1, r4
   19114:	movs	r5, #19
   19116:	mov	r0, r8
   19118:	bl	18cec <error@@Base+0x8d34>
   1911c:	mov	r2, r8
   1911e:	mov	r1, r8
   19120:	mov	r0, r4
   19122:	bl	18cec <error@@Base+0x8d34>
   19126:	mov	r2, r4
   19128:	mov	r1, r4
   1912a:	mov	r0, r4
   1912c:	bl	18cec <error@@Base+0x8d34>
   19130:	subs	r5, #1
   19132:	bne.n	19126 <error@@Base+0x916e>
   19134:	mov	r2, r8
   19136:	mov	r1, r4
   19138:	mov	r0, r4
   1913a:	movs	r5, #9
   1913c:	bl	18cec <error@@Base+0x8d34>
   19140:	mov	r2, r4
   19142:	mov	r1, r4
   19144:	mov	r0, r4
   19146:	bl	18cec <error@@Base+0x8d34>
   1914a:	mov	r2, r4
   1914c:	mov	r1, r4
   1914e:	mov	r0, r4
   19150:	bl	18cec <error@@Base+0x8d34>
   19154:	subs	r5, #1
   19156:	bne.n	1914a <error@@Base+0x9192>
   19158:	add.w	r8, sp, #772	; 0x304
   1915c:	mov	r2, r9
   1915e:	mov	r1, r4
   19160:	movs	r5, #49	; 0x31
   19162:	mov	r0, r8
   19164:	bl	18cec <error@@Base+0x8d34>
   19168:	mov	r2, r8
   1916a:	mov	r1, r8
   1916c:	mov	r0, r4
   1916e:	bl	18cec <error@@Base+0x8d34>
   19172:	mov	r2, r4
   19174:	mov	r1, r4
   19176:	mov	r0, r4
   19178:	bl	18cec <error@@Base+0x8d34>
   1917c:	subs	r5, #1
   1917e:	bne.n	19172 <error@@Base+0x91ba>
   19180:	add.w	r9, sp, #900	; 0x384
   19184:	mov	r2, r8
   19186:	mov	r1, r4
   19188:	movs	r5, #99	; 0x63
   1918a:	mov	r0, r9
   1918c:	bl	18cec <error@@Base+0x8d34>
   19190:	mov	r2, r9
   19192:	mov	r1, r9
   19194:	mov	r0, r4
   19196:	bl	18cec <error@@Base+0x8d34>
   1919a:	mov	r2, r4
   1919c:	mov	r1, r4
   1919e:	mov	r0, r4
   191a0:	bl	18cec <error@@Base+0x8d34>
   191a4:	subs	r5, #1
   191a6:	bne.n	1919a <error@@Base+0x91e2>
   191a8:	mov	r2, r9
   191aa:	mov	r1, r4
   191ac:	mov	r0, r4
   191ae:	movs	r5, #49	; 0x31
   191b0:	bl	18cec <error@@Base+0x8d34>
   191b4:	mov	r2, r4
   191b6:	mov	r1, r4
   191b8:	mov	r0, r4
   191ba:	bl	18cec <error@@Base+0x8d34>
   191be:	mov	r2, r4
   191c0:	mov	r1, r4
   191c2:	mov	r0, r4
   191c4:	bl	18cec <error@@Base+0x8d34>
   191c8:	subs	r5, #1
   191ca:	bne.n	191be <error@@Base+0x9206>
   191cc:	mov	r2, r8
   191ce:	mov	r1, r4
   191d0:	mov	r0, r4
   191d2:	bl	18cec <error@@Base+0x8d34>
   191d6:	mov	r2, r4
   191d8:	mov	r1, r4
   191da:	mov	r0, r4
   191dc:	bl	18cec <error@@Base+0x8d34>
   191e0:	mov	r2, r4
   191e2:	mov	r1, r4
   191e4:	mov	r0, r4
   191e6:	bl	18cec <error@@Base+0x8d34>
   191ea:	mov	r2, r6
   191ec:	mov	r1, r4
   191ee:	mov	r0, r7
   191f0:	bl	18cec <error@@Base+0x8d34>
   191f4:	ldr	r2, [pc, #36]	; (1921c <error@@Base+0x9264>)
   191f6:	ldr	r3, [pc, #32]	; (19218 <error@@Base+0x9260>)
   191f8:	add	r2, pc
   191fa:	ldr	r3, [r2, r3]
   191fc:	ldr	r2, [r3, #0]
   191fe:	ldr.w	r3, [sp, #1156]	; 0x484
   19202:	eors	r2, r3
   19204:	bne.n	1920e <error@@Base+0x9256>
   19206:	add.w	sp, sp, #1160	; 0x488
   1920a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1920e:	blx	3d00 <__stack_chk_fail@plt>
   19212:	nop
   19214:	subs	r2, #240	; 0xf0
   19216:	movs	r3, r0
   19218:	lsls	r4, r7, #17
   1921a:	movs	r0, r0
   1921c:	subs	r1, #88	; 0x58
   1921e:	movs	r3, r0
   19220:	ldr	r3, [pc, #80]	; (19274 <error@@Base+0x92bc>)
   19222:	movw	r1, #11570	; 0x2d32
   19226:	push	{r4, r5, r6}
   19228:	add	r3, pc
   1922a:	ldr	r2, [r0, #0]
   1922c:	movt	r1, #31074	; 0x7962
   19230:	movw	r5, #30821	; 0x7865
   19234:	movw	r4, #25710	; 0x646e
   19238:	movt	r5, #24944	; 0x6170
   1923c:	movt	r4, #13088	; 0x3320
   19240:	str	r2, [r3, #16]
   19242:	movw	r2, #25972	; 0x6574
   19246:	ldr	r6, [r0, #4]
   19248:	movt	r2, #27424	; 0x6b20
   1924c:	str	r6, [r3, #20]
   1924e:	ldr	r6, [r0, #8]
   19250:	str	r6, [r3, #24]
   19252:	ldr	r6, [r0, #12]
   19254:	str	r6, [r3, #28]
   19256:	ldr	r6, [r0, #16]
   19258:	str	r6, [r3, #32]
   1925a:	ldr	r6, [r0, #20]
   1925c:	str	r6, [r3, #36]	; 0x24
   1925e:	ldr	r6, [r0, #24]
   19260:	str	r6, [r3, #40]	; 0x28
   19262:	ldr	r0, [r0, #28]
   19264:	strd	r5, r4, [r3]
   19268:	strd	r1, r2, [r3, #8]
   1926c:	str	r0, [r3, #44]	; 0x2c
   1926e:	pop	{r4, r5, r6}
   19270:	bx	lr
   19272:	nop
   19274:	subs	r7, #124	; 0x7c
   19276:	movs	r3, r0
   19278:	ldr	r1, [pc, #848]	; (195cc <error@@Base+0x9614>)
   1927a:	ldr	r2, [pc, #852]	; (195d0 <error@@Base+0x9618>)
   1927c:	add	r1, pc
   1927e:	ldr	r3, [pc, #852]	; (195d4 <error@@Base+0x961c>)
   19280:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19284:	sub	sp, #188	; 0xbc
   19286:	ldr	r2, [r1, r2]
   19288:	add	r3, pc
   1928a:	ldr	r2, [r2, #0]
   1928c:	str	r2, [sp, #180]	; 0xb4
   1928e:	mov.w	r2, #0
   19292:	mov.w	r2, #1024	; 0x400
   19296:	str	r2, [sp, #48]	; 0x30
   19298:	add.w	r2, r3, #64	; 0x40
   1929c:	str	r2, [sp, #36]	; 0x24
   1929e:	ldr	r2, [r3, #48]	; 0x30
   192a0:	ldr	r1, [r3, #0]
   192a2:	str	r2, [sp, #108]	; 0x6c
   192a4:	str	r2, [sp, #40]	; 0x28
   192a6:	ldr	r2, [r3, #8]
   192a8:	str	r1, [sp, #52]	; 0x34
   192aa:	ldr	r1, [r3, #4]
   192ac:	str	r2, [sp, #60]	; 0x3c
   192ae:	ldr	r2, [r3, #12]
   192b0:	str	r1, [sp, #56]	; 0x38
   192b2:	str	r2, [sp, #64]	; 0x40
   192b4:	ldr	r2, [r3, #16]
   192b6:	str	r2, [sp, #68]	; 0x44
   192b8:	ldr	r2, [r3, #20]
   192ba:	str	r2, [sp, #72]	; 0x48
   192bc:	ldr	r2, [r3, #24]
   192be:	str	r2, [sp, #76]	; 0x4c
   192c0:	ldr	r2, [r3, #28]
   192c2:	str	r2, [sp, #80]	; 0x50
   192c4:	ldr	r2, [r3, #32]
   192c6:	str	r2, [sp, #84]	; 0x54
   192c8:	ldr	r2, [r3, #36]	; 0x24
   192ca:	str	r2, [sp, #88]	; 0x58
   192cc:	ldr	r2, [r3, #40]	; 0x28
   192ce:	str	r2, [sp, #92]	; 0x5c
   192d0:	ldr	r2, [r3, #44]	; 0x2c
   192d2:	str	r2, [sp, #96]	; 0x60
   192d4:	ldr	r2, [r3, #52]	; 0x34
   192d6:	str	r2, [sp, #44]	; 0x2c
   192d8:	ldr	r2, [r3, #56]	; 0x38
   192da:	ldr	r3, [r3, #60]	; 0x3c
   192dc:	str	r2, [sp, #100]	; 0x64
   192de:	str	r3, [sp, #104]	; 0x68
   192e0:	ldr	r3, [sp, #104]	; 0x68
   192e2:	movs	r1, #10
   192e4:	ldr	r2, [sp, #76]	; 0x4c
   192e6:	ldr	r7, [sp, #92]	; 0x5c
   192e8:	str	r3, [sp, #20]
   192ea:	ldr	r6, [sp, #96]	; 0x60
   192ec:	ldr	r3, [sp, #80]	; 0x50
   192ee:	ldr.w	ip, [sp, #88]	; 0x58
   192f2:	str	r2, [sp, #32]
   192f4:	ldr.w	r8, [sp, #64]	; 0x40
   192f8:	ldr.w	lr, [sp, #84]	; 0x54
   192fc:	str	r3, [sp, #4]
   192fe:	str	r1, [sp, #28]
   19300:	strd	r7, r6, [sp, #8]
   19304:	ldr	r0, [sp, #100]	; 0x64
   19306:	ldr.w	r9, [sp, #60]	; 0x3c
   1930a:	ldr	r4, [sp, #44]	; 0x2c
   1930c:	ldr	r2, [sp, #72]	; 0x48
   1930e:	ldr.w	sl, [sp, #56]	; 0x38
   19312:	ldr	r5, [sp, #40]	; 0x28
   19314:	ldr	r3, [sp, #68]	; 0x44
   19316:	ldr.w	fp, [sp, #52]	; 0x34
   1931a:	ldr	r1, [sp, #20]
   1931c:	ldr	r7, [sp, #32]
   1931e:	str.w	ip, [sp, #24]
   19322:	mov	ip, r8
   19324:	str.w	lr, [sp, #16]
   19328:	add.w	r8, r9, r7
   1932c:	add	fp, r3
   1932e:	eor.w	r0, r8, r0
   19332:	eor.w	r5, fp, r5
   19336:	add	sl, r2
   19338:	ldr	r6, [sp, #4]
   1933a:	mov.w	r0, r0, ror #16
   1933e:	str	r0, [sp, #20]
   19340:	ldr	r0, [sp, #16]
   19342:	mov.w	r5, r5, ror #16
   19346:	eor.w	r4, sl, r4
   1934a:	add	ip, r6
   1934c:	add	r0, r5
   1934e:	str	r0, [sp, #16]
   19350:	ldr	r0, [sp, #24]
   19352:	mov.w	r4, r4, ror #16
   19356:	str	r4, [sp, #24]
   19358:	eor.w	r1, ip, r1
   1935c:	mov	r9, r0
   1935e:	ldr	r0, [sp, #12]
   19360:	add	r9, r4
   19362:	ldr	r4, [sp, #8]
   19364:	mov.w	r1, r1, ror #16
   19368:	mov	lr, r0
   1936a:	ldr	r0, [sp, #16]
   1936c:	mov	r6, r4
   1936e:	ldr	r4, [sp, #20]
   19370:	add	lr, r1
   19372:	add	r6, r4
   19374:	eor.w	r4, r0, r3
   19378:	ldr	r3, [sp, #4]
   1937a:	eor.w	r0, r9, r2
   1937e:	str	r6, [sp, #12]
   19380:	eors	r7, r6
   19382:	mov.w	r0, r0, ror #20
   19386:	eor.w	r6, lr, r3
   1938a:	ldr	r3, [sp, #24]
   1938c:	add	sl, r0
   1938e:	mov.w	r4, r4, ror #20
   19392:	ldr	r2, [sp, #20]
   19394:	add	fp, r4
   19396:	eor.w	r3, r3, sl
   1939a:	eor.w	r5, r5, fp
   1939e:	mov.w	r7, r7, ror #20
   193a2:	mov.w	r3, r3, ror #24
   193a6:	str	r3, [sp, #8]
   193a8:	ldr	r3, [sp, #16]
   193aa:	mov.w	r5, r5, ror #24
   193ae:	add	r8, r7
   193b0:	mov.w	r6, r6, ror #20
   193b4:	add	r3, r5
   193b6:	str	r3, [sp, #4]
   193b8:	ldr	r3, [sp, #8]
   193ba:	eor.w	r2, r2, r8
   193be:	add	ip, r6
   193c0:	add	r9, r3
   193c2:	ldr	r3, [sp, #12]
   193c4:	mov.w	r2, r2, ror #24
   193c8:	eor.w	r1, r1, ip
   193cc:	add	r3, r2
   193ce:	str	r3, [sp, #16]
   193d0:	ldr	r3, [sp, #4]
   193d2:	mov.w	r1, r1, ror #24
   193d6:	add	lr, r1
   193d8:	eor.w	r0, r0, r9
   193dc:	eors	r4, r3
   193de:	eor.w	r6, r6, lr
   193e2:	ldr	r3, [sp, #16]
   193e4:	mov.w	r4, r4, ror #25
   193e8:	mov.w	r6, r6, ror #25
   193ec:	add	ip, r4
   193ee:	eors	r7, r3
   193f0:	eor.w	r2, r2, ip
   193f4:	mov.w	r3, r0, ror #25
   193f8:	add	r8, r6
   193fa:	add	fp, r3
   193fc:	mov.w	r2, r2, ror #16
   19400:	eor.w	r1, r1, fp
   19404:	ldr	r0, [sp, #8]
   19406:	mov.w	r7, r7, ror #25
   1940a:	str	r3, [sp, #12]
   1940c:	mov	r3, r8
   1940e:	str.w	r8, [sp, #24]
   19412:	add.w	r8, r9, r2
   19416:	str	r2, [sp, #32]
   19418:	mov.w	r1, r1, ror #16
   1941c:	ldr	r2, [sp, #16]
   1941e:	add	sl, r7
   19420:	eors	r0, r3
   19422:	eor.w	r5, r5, sl
   19426:	add	r2, r1
   19428:	str.w	r8, [sp, #8]
   1942c:	mov.w	r3, r0, ror #16
   19430:	mov.w	r5, r5, ror #16
   19434:	mov	r0, r2
   19436:	ldr	r2, [sp, #4]
   19438:	add	lr, r5
   1943a:	str	r0, [sp, #20]
   1943c:	add	r2, r3
   1943e:	str.w	lr, [sp, #16]
   19442:	str	r2, [sp, #4]
   19444:	mov	r2, r8
   19446:	eors	r4, r2
   19448:	mov	r2, r0
   1944a:	ldr	r0, [sp, #12]
   1944c:	eors	r0, r2
   1944e:	mov	r2, lr
   19450:	eors	r7, r2
   19452:	ldr	r2, [sp, #4]
   19454:	mov.w	r8, r0, ror #20
   19458:	eor.w	r9, r6, r2
   1945c:	ldr	r2, [sp, #24]
   1945e:	mov.w	lr, r7, ror #20
   19462:	mov.w	r6, r4, ror #20
   19466:	mov.w	r7, r9, ror #20
   1946a:	add	ip, r6
   1946c:	add.w	r9, r2, r7
   19470:	ldr	r2, [sp, #32]
   19472:	add	fp, r8
   19474:	eor.w	r3, r3, r9
   19478:	eor.w	r2, r2, ip
   1947c:	eor.w	r1, r1, fp
   19480:	add	sl, lr
   19482:	mov.w	r4, r3, ror #24
   19486:	mov.w	r0, r2, ror #24
   1948a:	ldr	r2, [sp, #8]
   1948c:	eor.w	r5, r5, sl
   19490:	mov.w	r1, r1, ror #24
   19494:	adds	r3, r2, r0
   19496:	ldr	r2, [sp, #20]
   19498:	mov.w	r5, r5, ror #24
   1949c:	str	r3, [sp, #24]
   1949e:	add	r2, r1
   194a0:	str	r2, [sp, #8]
   194a2:	ldr	r2, [sp, #16]
   194a4:	eors	r3, r6
   194a6:	add	r2, r5
   194a8:	str	r2, [sp, #12]
   194aa:	ldr	r2, [sp, #4]
   194ac:	mov.w	r3, r3, ror #25
   194b0:	add	r2, r4
   194b2:	str	r2, [sp, #16]
   194b4:	ldr	r2, [sp, #8]
   194b6:	eor.w	r8, r8, r2
   194ba:	ldr	r2, [sp, #12]
   194bc:	eor.w	lr, lr, r2
   194c0:	ldr	r2, [sp, #16]
   194c2:	eor.w	r6, r7, r2
   194c6:	mov.w	r2, r8, ror #25
   194ca:	mov.w	r7, lr, ror #25
   194ce:	mov.w	r6, r6, ror #25
   194d2:	str	r6, [sp, #4]
   194d4:	ldr	r6, [sp, #28]
   194d6:	subs	r6, #1
   194d8:	str	r6, [sp, #28]
   194da:	bne.w	19328 <error@@Base+0x9370>
   194de:	str	r1, [sp, #20]
   194e0:	mov	r8, ip
   194e2:	ldr	r1, [sp, #52]	; 0x34
   194e4:	str	r7, [sp, #32]
   194e6:	add	r1, fp
   194e8:	ldr	r7, [sp, #8]
   194ea:	str	r1, [sp, #8]
   194ec:	ldr	r1, [sp, #56]	; 0x38
   194ee:	ldrd	r6, lr, [sp, #12]
   194f2:	add	r1, sl
   194f4:	str	r1, [sp, #12]
   194f6:	ldr	r1, [sp, #60]	; 0x3c
   194f8:	ldr.w	ip, [sp, #24]
   194fc:	add	r9, r1
   194fe:	ldr	r1, [sp, #64]	; 0x40
   19500:	add	r8, r1
   19502:	ldr	r1, [sp, #68]	; 0x44
   19504:	add	r3, r1
   19506:	str	r3, [sp, #16]
   19508:	ldr	r3, [sp, #72]	; 0x48
   1950a:	ldr	r1, [sp, #76]	; 0x4c
   1950c:	adds	r3, r2, r3
   1950e:	str	r3, [sp, #24]
   19510:	ldr	r3, [sp, #32]
   19512:	ldr	r2, [sp, #20]
   19514:	mov	sl, r3
   19516:	ldr	r3, [sp, #4]
   19518:	add	sl, r1
   1951a:	ldr	r1, [sp, #80]	; 0x50
   1951c:	add	r3, r1
   1951e:	ldr	r1, [sp, #44]	; 0x2c
   19520:	mov	fp, r3
   19522:	ldr	r3, [sp, #84]	; 0x54
   19524:	add	r4, r1
   19526:	ldr	r1, [sp, #100]	; 0x64
   19528:	add	lr, r3
   1952a:	ldr	r3, [sp, #88]	; 0x58
   1952c:	add	r1, r0
   1952e:	str	r1, [sp, #4]
   19530:	add	ip, r3
   19532:	ldr	r3, [sp, #92]	; 0x5c
   19534:	ldr	r1, [sp, #104]	; 0x68
   19536:	add	r7, r3
   19538:	ldr	r3, [sp, #96]	; 0x60
   1953a:	add	r2, r1
   1953c:	add	r6, r3
   1953e:	ldr	r3, [sp, #40]	; 0x28
   19540:	mov	r1, r2
   19542:	add	r5, r3
   19544:	adds	r3, #1
   19546:	str	r3, [sp, #40]	; 0x28
   19548:	ittt	eq
   1954a:	ldreq	r3, [sp, #44]	; 0x2c
   1954c:	addeq	r3, #1
   1954e:	streq	r3, [sp, #44]	; 0x2c
   19550:	ldr	r0, [sp, #36]	; 0x24
   19552:	ldr	r3, [sp, #8]
   19554:	ldr	r2, [sp, #16]
   19556:	str.w	r9, [r0, #8]
   1955a:	str	r3, [r0, #0]
   1955c:	str	r2, [r0, #16]
   1955e:	ldr	r3, [sp, #12]
   19560:	ldr	r2, [sp, #24]
   19562:	str.w	r8, [r0, #12]
   19566:	str	r3, [r0, #4]
   19568:	mov	r3, r0
   1956a:	strd	r2, sl, [r0, #20]
   1956e:	strd	fp, lr, [r0, #28]
   19572:	strd	ip, r7, [r0, #36]	; 0x24
   19576:	strd	r6, r5, [r0, #44]	; 0x2c
   1957a:	str	r4, [r0, #52]	; 0x34
   1957c:	ldr	r0, [sp, #4]
   1957e:	str	r1, [r3, #60]	; 0x3c
   19580:	str	r0, [r3, #56]	; 0x38
   19582:	ldr	r3, [sp, #48]	; 0x30
   19584:	cmp	r3, #64	; 0x40
   19586:	beq.n	195a2 <error@@Base+0x95ea>
   19588:	ldr	r3, [sp, #48]	; 0x30
   1958a:	ldr	r2, [sp, #36]	; 0x24
   1958c:	subs	r3, #64	; 0x40
   1958e:	str	r3, [sp, #48]	; 0x30
   19590:	cmp	r3, #63	; 0x3f
   19592:	add.w	r2, r2, #64	; 0x40
   19596:	it	ls
   19598:	addls	r3, sp, #116	; 0x74
   1959a:	str	r2, [sp, #36]	; 0x24
   1959c:	it	ls
   1959e:	strls	r3, [sp, #36]	; 0x24
   195a0:	b.n	192e0 <error@@Base+0x9328>
   195a2:	ldr	r2, [pc, #52]	; (195d8 <error@@Base+0x9620>)
   195a4:	ldr	r1, [sp, #44]	; 0x2c
   195a6:	add	r2, pc
   195a8:	ldr	r3, [sp, #108]	; 0x6c
   195aa:	adds	r3, #16
   195ac:	strd	r3, r1, [r2, #48]	; 0x30
   195b0:	ldr	r2, [pc, #40]	; (195dc <error@@Base+0x9624>)
   195b2:	ldr	r3, [pc, #28]	; (195d0 <error@@Base+0x9618>)
   195b4:	add	r2, pc
   195b6:	ldr	r3, [r2, r3]
   195b8:	ldr	r2, [r3, #0]
   195ba:	ldr	r3, [sp, #180]	; 0xb4
   195bc:	eors	r2, r3
   195be:	bne.n	195c6 <error@@Base+0x960e>
   195c0:	add	sp, #188	; 0xbc
   195c2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   195c6:	blx	3d00 <__stack_chk_fail@plt>
   195ca:	nop
   195cc:	subs	r0, #212	; 0xd4
   195ce:	movs	r3, r0
   195d0:	lsls	r4, r7, #17
   195d2:	movs	r0, r0
   195d4:	subs	r7, #28
   195d6:	movs	r3, r0
   195d8:	subs	r3, #254	; 0xfe
   195da:	movs	r3, r0
   195dc:	adds	r5, #156	; 0x9c
   195de:	movs	r3, r0
   195e0:	ldr	r3, [pc, #16]	; (195f4 <error@@Base+0x963c>)
   195e2:	movs	r2, #0
   195e4:	add	r3, pc
   195e6:	strd	r2, r2, [r3, #48]	; 0x30
   195ea:	ldr	r2, [r0, #0]
   195ec:	str	r2, [r3, #56]	; 0x38
   195ee:	ldr	r2, [r0, #4]
   195f0:	str	r2, [r3, #60]	; 0x3c
   195f2:	bx	lr
   195f4:	subs	r3, #192	; 0xc0
   195f6:	movs	r3, r0
   195f8:	ldr	r2, [pc, #208]	; (196cc <error@@Base+0x9714>)
   195fa:	movs	r1, #40	; 0x28
   195fc:	ldr	r3, [pc, #208]	; (196d0 <error@@Base+0x9718>)
   195fe:	push	{r4, r5, r6, lr}
   19600:	add	r2, pc
   19602:	sub	sp, #48	; 0x30
   19604:	add	r5, sp, #4
   19606:	ldr	r3, [r2, r3]
   19608:	mov	r0, r5
   1960a:	ldr	r3, [r3, #0]
   1960c:	str	r3, [sp, #44]	; 0x2c
   1960e:	mov.w	r3, #0
   19612:	blx	3e64 <RAND_bytes@plt>
   19616:	cmp	r0, #0
   19618:	ble.n	196be <error@@Base+0x9706>
   1961a:	ldr	r4, [pc, #184]	; (196d4 <error@@Base+0x971c>)
   1961c:	add	r4, pc
   1961e:	ldr.w	r3, [r4, #1088]	; 0x440
   19622:	cmp	r3, #0
   19624:	beq.n	196a6 <error@@Base+0x96ee>
   19626:	bl	19278 <error@@Base+0x92c0>
   1962a:	add.w	r3, r4, #63	; 0x3f
   1962e:	add.w	r1, sp, #3
   19632:	adds	r4, #103	; 0x67
   19634:	ldrb.w	r2, [r3, #1]!
   19638:	ldrb.w	r0, [r1, #1]!
   1963c:	cmp	r3, r4
   1963e:	eor.w	r2, r2, r0
   19642:	strb	r2, [r3, #0]
   19644:	bne.n	19634 <error@@Base+0x967c>
   19646:	ldr	r6, [pc, #144]	; (196d8 <error@@Base+0x9720>)
   19648:	add	r6, pc
   1964a:	add.w	r4, r6, #64	; 0x40
   1964e:	mov	r0, r4
   19650:	bl	19220 <error@@Base+0x9268>
   19654:	add.w	r0, r6, #96	; 0x60
   19658:	bl	195e0 <error@@Base+0x9628>
   1965c:	mov	r0, r4
   1965e:	movs	r2, #40	; 0x28
   19660:	movs	r1, #0
   19662:	blx	36c4 <memset@plt>
   19666:	ldr	r4, [pc, #116]	; (196dc <error@@Base+0x9724>)
   19668:	movs	r2, #40	; 0x28
   1966a:	mov	r1, r2
   1966c:	mov	r0, r5
   1966e:	add	r4, pc
   19670:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   19674:	movs	r1, #0
   19676:	mov.w	r2, #1024	; 0x400
   1967a:	add.w	r0, r4, #64	; 0x40
   1967e:	str.w	r1, [r4, #1092]	; 0x444
   19682:	blx	36c4 <memset@plt>
   19686:	ldr	r2, [pc, #88]	; (196e0 <error@@Base+0x9728>)
   19688:	mov.w	r3, #27136	; 0x6a00
   1968c:	movt	r3, #24
   19690:	str.w	r3, [r4, #1096]	; 0x448
   19694:	add	r2, pc
   19696:	ldr	r3, [pc, #56]	; (196d0 <error@@Base+0x9718>)
   19698:	ldr	r3, [r2, r3]
   1969a:	ldr	r2, [r3, #0]
   1969c:	ldr	r3, [sp, #44]	; 0x2c
   1969e:	eors	r2, r3
   196a0:	bne.n	196ba <error@@Base+0x9702>
   196a2:	add	sp, #48	; 0x30
   196a4:	pop	{r4, r5, r6, pc}
   196a6:	mov	r0, r5
   196a8:	movs	r3, #1
   196aa:	str.w	r3, [r4, #1088]	; 0x440
   196ae:	bl	19220 <error@@Base+0x9268>
   196b2:	add	r0, sp, #36	; 0x24
   196b4:	bl	195e0 <error@@Base+0x9628>
   196b8:	b.n	19666 <error@@Base+0x96ae>
   196ba:	blx	3d00 <__stack_chk_fail@plt>
   196be:	blx	34f4 <ERR_get_error@plt>
   196c2:	mov	r1, r0
   196c4:	ldr	r0, [pc, #28]	; (196e4 <error@@Base+0x972c>)
   196c6:	add	r0, pc
   196c8:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   196cc:	adds	r5, #80	; 0x50
   196ce:	movs	r3, r0
   196d0:	lsls	r4, r7, #17
   196d2:	movs	r0, r0
   196d4:	subs	r3, #136	; 0x88
   196d6:	movs	r3, r0
   196d8:	subs	r3, #92	; 0x5c
   196da:	movs	r3, r0
   196dc:	subs	r3, #54	; 0x36
   196de:	movs	r3, r0
   196e0:	adds	r4, #188	; 0xbc
   196e2:	movs	r3, r0
   196e4:	asrs	r6, r0, #31
   196e6:	movs	r2, r0
   196e8:	b.n	195f8 <error@@Base+0x9640>
   196ea:	nop
   196ec:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   196f0:	mov	r5, r0
   196f2:	ldr	r3, [pc, #128]	; (19774 <error@@Base+0x97bc>)
   196f4:	mov	r4, r1
   196f6:	add	r3, pc
   196f8:	ldr.w	r3, [r3, #1088]	; 0x440
   196fc:	cbz	r3, 1976e <error@@Base+0x97b6>
   196fe:	cmp	r4, #0
   19700:	ble.n	1976a <error@@Base+0x97b2>
   19702:	ldr	r6, [pc, #116]	; (19778 <error@@Base+0x97c0>)
   19704:	ldr.w	r8, [pc, #116]	; 1977c <error@@Base+0x97c4>
   19708:	add	r6, pc
   1970a:	add	r8, pc
   1970c:	add.w	r7, r6, #64	; 0x40
   19710:	cmp	r4, #40	; 0x28
   19712:	mov	r9, r4
   19714:	it	ge
   19716:	movge.w	r9, #40	; 0x28
   1971a:	bl	19278 <error@@Base+0x92c0>
   1971e:	cbz	r5, 1973c <error@@Base+0x9784>
   19720:	subs	r3, r5, #1
   19722:	add.w	r1, r8, #63	; 0x3f
   19726:	add.w	ip, r3, r9
   1972a:	ldrb.w	r0, [r3, #1]!
   1972e:	ldrb.w	r2, [r1, #1]!
   19732:	cmp	r3, ip
   19734:	eor.w	r2, r2, r0
   19738:	strb	r2, [r1, #0]
   1973a:	bne.n	1972a <error@@Base+0x9772>
   1973c:	mov	r0, r7
   1973e:	add	r5, r9
   19740:	bl	19220 <error@@Base+0x9268>
   19744:	add.w	r0, r6, #96	; 0x60
   19748:	bl	195e0 <error@@Base+0x9628>
   1974c:	movs	r2, #40	; 0x28
   1974e:	movs	r1, #0
   19750:	mov	r0, r7
   19752:	blx	36c4 <memset@plt>
   19756:	mov	r0, r4
   19758:	mov.w	r3, #984	; 0x3d8
   1975c:	mov	r1, r9
   1975e:	str.w	r3, [r6, #1092]	; 0x444
   19762:	bl	1d064 <mkdtemp@@Base+0x1a44>
   19766:	subs	r4, r0, #0
   19768:	bgt.n	19710 <error@@Base+0x9758>
   1976a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1976e:	bl	195f8 <error@@Base+0x9640>
   19772:	b.n	196fe <error@@Base+0x9746>
   19774:	subs	r2, #174	; 0xae
   19776:	movs	r3, r0
   19778:	subs	r2, #156	; 0x9c
   1977a:	movs	r3, r0
   1977c:	subs	r2, #154	; 0x9a
   1977e:	movs	r3, r0
   19780:	push	{r3, r4, r5, lr}
   19782:	blx	3e4c <getpid@plt>
   19786:	ldr	r3, [pc, #124]	; (19804 <error@@Base+0x984c>)
   19788:	add	r3, pc
   1978a:	ldr.w	r2, [r3, #1096]	; 0x448
   1978e:	cmp	r2, #4
   19790:	bls.n	19798 <error@@Base+0x97e0>
   19792:	ldr.w	r1, [r3, #1088]	; 0x440
   19796:	cbnz	r1, 197ca <error@@Base+0x9812>
   19798:	ldr	r3, [pc, #108]	; (19808 <error@@Base+0x9850>)
   1979a:	add	r3, pc
   1979c:	str.w	r0, [r3, #1100]	; 0x44c
   197a0:	bl	195f8 <error@@Base+0x9640>
   197a4:	ldr	r4, [pc, #100]	; (1980c <error@@Base+0x9854>)
   197a6:	add	r4, pc
   197a8:	ldr.w	r3, [r4, #1092]	; 0x444
   197ac:	cmp	r3, #3
   197ae:	bls.n	197da <error@@Base+0x9822>
   197b0:	rsb	r1, r3, #1024	; 0x400
   197b4:	subs	r3, #4
   197b6:	ldr	r2, [pc, #88]	; (19810 <error@@Base+0x9858>)
   197b8:	movs	r5, #0
   197ba:	add	r2, pc
   197bc:	add.w	r4, r2, #64	; 0x40
   197c0:	str.w	r3, [r2, #1092]	; 0x444
   197c4:	ldr	r0, [r4, r1]
   197c6:	str	r5, [r4, r1]
   197c8:	pop	{r3, r4, r5, pc}
   197ca:	ldr.w	r1, [r3, #1100]	; 0x44c
   197ce:	cmp	r0, r1
   197d0:	bne.n	19798 <error@@Base+0x97e0>
   197d2:	subs	r2, #4
   197d4:	str.w	r2, [r3, #1096]	; 0x448
   197d8:	b.n	197a4 <error@@Base+0x97ec>
   197da:	add.w	r5, r4, #64	; 0x40
   197de:	bl	19278 <error@@Base+0x92c0>
   197e2:	mov	r0, r5
   197e4:	bl	19220 <error@@Base+0x9268>
   197e8:	add.w	r0, r4, #96	; 0x60
   197ec:	bl	195e0 <error@@Base+0x9628>
   197f0:	movs	r1, #0
   197f2:	mov	r0, r5
   197f4:	movs	r2, #40	; 0x28
   197f6:	blx	36c4 <memset@plt>
   197fa:	mov.w	r3, #980	; 0x3d4
   197fe:	movs	r1, #40	; 0x28
   19800:	b.n	197b6 <error@@Base+0x97fe>
   19802:	nop
   19804:	subs	r2, #28
   19806:	movs	r3, r0
   19808:	subs	r2, #10
   1980a:	movs	r3, r0
   1980c:	subs	r1, #254	; 0xfe
   1980e:	movs	r3, r0
   19810:	subs	r1, #234	; 0xea
   19812:	movs	r3, r0
   19814:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19818:	mov	r4, r1
   1981a:	mov	r6, r0
   1981c:	blx	3e4c <getpid@plt>
   19820:	ldr	r3, [pc, #168]	; (198cc <error@@Base+0x9914>)
   19822:	add	r3, pc
   19824:	ldr.w	r2, [r3, #1096]	; 0x448
   19828:	cmp	r4, r2
   1982a:	bcs.n	19834 <error@@Base+0x987c>
   1982c:	ldr.w	r1, [r3, #1088]	; 0x440
   19830:	cmp	r1, #0
   19832:	bne.n	198bc <error@@Base+0x9904>
   19834:	ldr	r3, [pc, #152]	; (198d0 <error@@Base+0x9918>)
   19836:	add	r3, pc
   19838:	str.w	r0, [r3, #1100]	; 0x44c
   1983c:	bl	195f8 <error@@Base+0x9640>
   19840:	cbz	r4, 19880 <error@@Base+0x98c8>
   19842:	ldr.w	r9, [pc, #144]	; 198d4 <error@@Base+0x991c>
   19846:	ldr.w	r8, [pc, #144]	; 198d8 <error@@Base+0x9920>
   1984a:	add	r9, pc
   1984c:	add	r8, pc
   1984e:	add.w	sl, r9, #64	; 0x40
   19852:	ldr.w	r5, [r8, #1092]	; 0x444
   19856:	cbnz	r5, 19884 <error@@Base+0x98cc>
   19858:	bl	19278 <error@@Base+0x92c0>
   1985c:	mov	r0, sl
   1985e:	bl	19220 <error@@Base+0x9268>
   19862:	add.w	r0, r9, #96	; 0x60
   19866:	bl	195e0 <error@@Base+0x9628>
   1986a:	movs	r2, #40	; 0x28
   1986c:	movs	r1, #0
   1986e:	mov	r0, sl
   19870:	blx	36c4 <memset@plt>
   19874:	mov.w	r3, #984	; 0x3d8
   19878:	str.w	r3, [r9, #1092]	; 0x444
   1987c:	cmp	r4, #0
   1987e:	bne.n	19852 <error@@Base+0x989a>
   19880:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19884:	cmp	r5, r4
   19886:	sub.w	fp, r8, r5
   1988a:	add.w	fp, fp, #1088	; 0x440
   1988e:	mov	r7, r5
   19890:	it	cs
   19892:	movcs	r7, r4
   19894:	mov	r0, r6
   19896:	mov	r2, r7
   19898:	mov	r1, fp
   1989a:	subs	r5, r5, r7
   1989c:	blx	3a94 <memcpy@plt>
   198a0:	mov	r2, r7
   198a2:	mov	r0, fp
   198a4:	movs	r1, #0
   198a6:	subs	r4, r4, r7
   198a8:	blx	36c4 <memset@plt>
   198ac:	add	r6, r7
   198ae:	str.w	r5, [r8, #1092]	; 0x444
   198b2:	cmp	r5, #0
   198b4:	beq.n	19858 <error@@Base+0x98a0>
   198b6:	cmp	r4, #0
   198b8:	bne.n	19852 <error@@Base+0x989a>
   198ba:	b.n	19880 <error@@Base+0x98c8>
   198bc:	ldr.w	r1, [r3, #1100]	; 0x44c
   198c0:	cmp	r0, r1
   198c2:	bne.n	19834 <error@@Base+0x987c>
   198c4:	subs	r2, r2, r4
   198c6:	str.w	r2, [r3, #1096]	; 0x448
   198ca:	b.n	19840 <error@@Base+0x9888>
   198cc:	subs	r1, #130	; 0x82
   198ce:	movs	r3, r0
   198d0:	subs	r1, #110	; 0x6e
   198d2:	movs	r3, r0
   198d4:	subs	r1, #90	; 0x5a
   198d6:	movs	r3, r0
   198d8:	subs	r1, #88	; 0x58
   198da:	movs	r3, r0
   198dc:	cmp	r0, #1
   198de:	bls.n	19900 <error@@Base+0x9948>
   198e0:	push	{r3, r4, r5, lr}
   198e2:	mov	r1, r0
   198e4:	mov	r5, r0
   198e6:	negs	r0, r0
   198e8:	bl	1c9bc <mkdtemp@@Base+0x139c>
   198ec:	mov	r4, r1
   198ee:	bl	19780 <error@@Base+0x97c8>
   198f2:	cmp	r4, r0
   198f4:	bhi.n	198ee <error@@Base+0x9936>
   198f6:	mov	r1, r5
   198f8:	bl	1c9bc <mkdtemp@@Base+0x139c>
   198fc:	mov	r0, r1
   198fe:	pop	{r3, r4, r5, pc}
   19900:	movs	r0, #0
   19902:	bx	lr
   19904:	ldr	r1, [pc, #240]	; (199f8 <error@@Base+0x9a40>)
   19906:	ldr	r2, [pc, #244]	; (199fc <error@@Base+0x9a44>)
   19908:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1990c:	add	r1, pc
   1990e:	sub.w	sp, sp, #4096	; 0x1000
   19912:	mov	r4, r0
   19914:	sub	sp, #20
   19916:	ldr	r2, [r1, r2]
   19918:	add.w	r3, sp, #4096	; 0x1000
   1991c:	add	r6, sp, #16
   1991e:	adds	r3, #12
   19920:	ldr	r2, [r2, #0]
   19922:	str	r2, [r3, #0]
   19924:	mov.w	r2, #0
   19928:	blx	3e4c <getpid@plt>
   1992c:	subs	r5, r6, #4
   1992e:	ldr	r2, [pc, #208]	; (19a00 <error@@Base+0x9a48>)
   19930:	mov.w	r3, #4096	; 0x1000
   19934:	mov	r1, r3
   19936:	add	r2, pc
   19938:	str	r2, [sp, #0]
   1993a:	movs	r2, #1
   1993c:	str	r0, [sp, #4]
   1993e:	mov	r0, r5
   19940:	blx	3bbc <__snprintf_chk@plt>
   19944:	mov	r0, r5
   19946:	blx	351c <opendir@plt>
   1994a:	cmp	r0, #0
   1994c:	beq.n	199cc <error@@Base+0x9a14>
   1994e:	subs	r6, #8
   19950:	mov	r7, r0
   19952:	mvn.w	r8, #2147483648	; 0x80000000
   19956:	mov	r0, r7
   19958:	blx	3f10 <readdir64@plt>
   1995c:	cbz	r0, 199a6 <error@@Base+0x99ee>
   1995e:	add.w	r5, r0, #19
   19962:	movs	r2, #10
   19964:	mov	r1, r6
   19966:	mov	r0, r5
   19968:	blx	3b34 <strtol@plt>
   1996c:	ldr	r3, [r6, #0]
   1996e:	cmp	r5, r3
   19970:	mov	r9, r0
   19972:	beq.n	19956 <error@@Base+0x999e>
   19974:	ldrb	r3, [r3, #0]
   19976:	cmp	r3, #0
   19978:	bne.n	19956 <error@@Base+0x999e>
   1997a:	cmp	r0, r8
   1997c:	ite	cs
   1997e:	movcs	r3, #0
   19980:	movcc	r3, #1
   19982:	cmp	r0, r4
   19984:	it	lt
   19986:	movlt	r3, #0
   19988:	cmp	r3, #0
   1998a:	beq.n	19956 <error@@Base+0x999e>
   1998c:	mov	r0, r7
   1998e:	blx	3bc8 <dirfd@plt>
   19992:	cmp	r0, r9
   19994:	beq.n	19956 <error@@Base+0x999e>
   19996:	mov	r0, r9
   19998:	blx	3c20 <close@plt+0x4>
   1999c:	mov	r0, r7
   1999e:	blx	3f10 <readdir64@plt>
   199a2:	cmp	r0, #0
   199a4:	bne.n	1995e <error@@Base+0x99a6>
   199a6:	mov	r0, r7
   199a8:	blx	3c60 <closedir@plt>
   199ac:	ldr	r1, [pc, #84]	; (19a04 <error@@Base+0x9a4c>)
   199ae:	add.w	r3, sp, #4096	; 0x1000
   199b2:	ldr	r2, [pc, #72]	; (199fc <error@@Base+0x9a44>)
   199b4:	adds	r3, #12
   199b6:	add	r1, pc
   199b8:	ldr	r2, [r1, r2]
   199ba:	ldr	r1, [r2, #0]
   199bc:	ldr	r2, [r3, #0]
   199be:	eors	r1, r2
   199c0:	bne.n	199f4 <error@@Base+0x9a3c>
   199c2:	add.w	sp, sp, #4096	; 0x1000
   199c6:	add	sp, #20
   199c8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   199cc:	movs	r0, #4
   199ce:	blx	3534 <sysconf@plt>
   199d2:	subs	r5, r0, #0
   199d4:	it	lt
   199d6:	movlt.w	r5, #256	; 0x100
   199da:	cmp	r4, r5
   199dc:	bge.n	199ac <error@@Base+0x99f4>
   199de:	mov	r0, r4
   199e0:	blx	3c20 <close@plt+0x4>
   199e4:	mov	r0, r4
   199e6:	movs	r1, #1
   199e8:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   199ec:	cmp	r0, r5
   199ee:	mov	r4, r0
   199f0:	bne.n	199de <error@@Base+0x9a26>
   199f2:	b.n	199ac <error@@Base+0x99f4>
   199f4:	blx	3d00 <__stack_chk_fail@plt>
   199f8:	adds	r2, #68	; 0x44
   199fa:	movs	r3, r0
   199fc:	lsls	r4, r7, #17
   199fe:	movs	r0, r0
   19a00:	asrs	r2, r0, #22
   19a02:	movs	r2, r0
   19a04:	adds	r1, #154	; 0x9a
   19a06:	movs	r3, r0
   19a08:	ldr.w	ip, [pc, #88]	; 19a64 <error@@Base+0x9aac>
   19a0c:	push	{r4, r5, r6, lr}
   19a0e:	add	ip, pc
   19a10:	ldr	r6, [pc, #84]	; (19a68 <error@@Base+0x9ab0>)
   19a12:	sub	sp, #32
   19a14:	mov	r4, r2
   19a16:	add	r2, sp, #12
   19a18:	str	r2, [sp, #0]
   19a1a:	add	r3, sp, #16
   19a1c:	ldr.w	r6, [ip, r6]
   19a20:	movs	r2, #17
   19a22:	mov	r5, r1
   19a24:	movs	r1, #1
   19a26:	ldr	r6, [r6, #0]
   19a28:	str	r6, [sp, #28]
   19a2a:	mov.w	r6, #0
   19a2e:	movs	r6, #12
   19a30:	str	r6, [sp, #12]
   19a32:	blx	4010 <getsockopt@plt>
   19a36:	cmp	r0, #0
   19a38:	ittte	ge
   19a3a:	ldrge	r2, [sp, #20]
   19a3c:	movge	r0, #0
   19a3e:	ldrge	r3, [sp, #24]
   19a40:	movlt.w	r0, #4294967295	; 0xffffffff
   19a44:	it	ge
   19a46:	strge	r2, [r5, #0]
   19a48:	ldr	r2, [pc, #32]	; (19a6c <error@@Base+0x9ab4>)
   19a4a:	it	ge
   19a4c:	strge	r3, [r4, #0]
   19a4e:	ldr	r3, [pc, #24]	; (19a68 <error@@Base+0x9ab0>)
   19a50:	add	r2, pc
   19a52:	ldr	r3, [r2, r3]
   19a54:	ldr	r2, [r3, #0]
   19a56:	ldr	r3, [sp, #28]
   19a58:	eors	r2, r3
   19a5a:	bne.n	19a60 <error@@Base+0x9aa8>
   19a5c:	add	sp, #32
   19a5e:	pop	{r4, r5, r6, pc}
   19a60:	blx	3d00 <__stack_chk_fail@plt>
   19a64:	adds	r1, #66	; 0x42
   19a66:	movs	r3, r0
   19a68:	lsls	r4, r7, #17
   19a6a:	movs	r0, r0
   19a6c:	adds	r1, #0
   19a6e:	movs	r3, r0
   19a70:	push	{r3, lr}
   19a72:	ldr	r3, [pc, #32]	; (19a94 <error@@Base+0x9adc>)
   19a74:	ldr	r2, [pc, #32]	; (19a98 <error@@Base+0x9ae0>)
   19a76:	add	r3, pc
   19a78:	ldr	r3, [r3, r2]
   19a7a:	ldr	r0, [r3, #0]
   19a7c:	blx	3cdc <strdup@plt+0x4>
   19a80:	cbz	r0, 19a84 <error@@Base+0x9acc>
   19a82:	pop	{r3, pc}
   19a84:	ldr	r0, [pc, #20]	; (19a9c <error@@Base+0x9ae4>)
   19a86:	add	r0, pc
   19a88:	blx	377c <perror@plt>
   19a8c:	movs	r0, #1
   19a8e:	blx	4094 <exit@plt>
   19a92:	nop
   19a94:	adds	r0, #218	; 0xda
   19a96:	movs	r3, r0
   19a98:	lsls	r4, r2, #17
   19a9a:	movs	r0, r0
   19a9c:	asrs	r2, r0, #17
   19a9e:	movs	r2, r0

00019aa0 <setlogin@@Base>:
   19aa0:	movs	r0, #0
   19aa2:	bx	lr
   19aa4:	movs	r0, #0
   19aa6:	bx	lr
   19aa8:	cmp	r0, r1
   19aaa:	beq.n	19ae0 <setlogin@@Base+0x40>
   19aac:	movs	r2, #14
   19aae:	movt	r2, #4096	; 0x1000
   19ab2:	cmp	r0, r2
   19ab4:	eor.w	r3, r0, r1
   19ab8:	ble.n	19ad4 <setlogin@@Base+0x34>
   19aba:	lsrs	r3, r3, #20
   19abc:	ubfx	r0, r0, #12, #8
   19ac0:	ubfx	r1, r1, #12, #8
   19ac4:	lsls	r3, r3, #20
   19ac6:	cmp	r0, r1
   19ac8:	it	le
   19aca:	cmple	r3, #0
   19acc:	ite	eq
   19ace:	moveq	r0, #1
   19ad0:	movne	r0, #0
   19ad2:	bx	lr
   19ad4:	bics.w	r3, r3, #4080	; 0xff0
   19ad8:	ite	eq
   19ada:	moveq	r0, #1
   19adc:	movne	r0, #0
   19ade:	bx	lr
   19ae0:	movs	r0, #1
   19ae2:	bx	lr
   19ae4:	movs	r2, #0
   19ae6:	movs	r1, #0
   19ae8:	push	{r3, lr}
   19aea:	movs	r0, #12
   19aec:	blx	3f68 <OPENSSL_init_crypto@plt+0x4>
   19af0:	blx	3b28 <ENGINE_load_builtin_engines@plt>
   19af4:	blx	3e40 <ENGINE_register_all_complete@plt>
   19af8:	ldmia.w	sp!, {r3, lr}
   19afc:	movs	r2, #0
   19afe:	movs	r0, #76	; 0x4c
   19b00:	movs	r1, #0
   19b02:	b.w	3f64 <OPENSSL_init_crypto@plt>
   19b06:	nop
   19b08:	cbz	r0, 19b2c <setlogin@@Base+0x8c>
   19b0a:	push	{r4, r5, r6, lr}
   19b0c:	mov	r6, r1
   19b0e:	mov	r5, r2
   19b10:	mov	r4, r0
   19b12:	blx	3510 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   19b16:	cmp	r0, #0
   19b18:	blt.n	19b28 <setlogin@@Base+0x88>
   19b1a:	mov	r0, r4
   19b1c:	blx	3510 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   19b20:	cmp	r5, #16
   19b22:	it	ls
   19b24:	cmpls	r0, r5
   19b26:	beq.n	19b30 <setlogin@@Base+0x90>
   19b28:	movs	r0, #0
   19b2a:	pop	{r4, r5, r6, pc}
   19b2c:	movs	r0, #0
   19b2e:	bx	lr
   19b30:	movs	r0, #1
   19b32:	cmp	r5, #0
   19b34:	beq.n	19b2a <setlogin@@Base+0x8a>
   19b36:	cmp	r6, #0
   19b38:	beq.n	19b28 <setlogin@@Base+0x88>
   19b3a:	mov	r0, r4
   19b3c:	blx	3b98 <EVP_CIPHER_CTX_iv@plt>
   19b40:	mov	r2, r5
   19b42:	mov	r1, r0
   19b44:	mov	r0, r6
   19b46:	blx	3a94 <memcpy@plt>
   19b4a:	movs	r0, #1
   19b4c:	pop	{r4, r5, r6, pc}
   19b4e:	nop
   19b50:	cbz	r0, 19b74 <setlogin@@Base+0xd4>
   19b52:	push	{r4, r5, r6, lr}
   19b54:	mov	r6, r1
   19b56:	mov	r5, r2
   19b58:	mov	r4, r0
   19b5a:	blx	3510 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   19b5e:	cmp	r0, #0
   19b60:	blt.n	19b70 <setlogin@@Base+0xd0>
   19b62:	mov	r0, r4
   19b64:	blx	3510 <EVP_CIPHER_CTX_iv_length@plt+0x4>
   19b68:	cmp	r5, #16
   19b6a:	it	ls
   19b6c:	cmpls	r0, r5
   19b6e:	beq.n	19b78 <setlogin@@Base+0xd8>
   19b70:	movs	r0, #0
   19b72:	pop	{r4, r5, r6, pc}
   19b74:	movs	r0, #0
   19b76:	bx	lr
   19b78:	movs	r0, #1
   19b7a:	cmp	r5, #0
   19b7c:	beq.n	19b72 <setlogin@@Base+0xd2>
   19b7e:	cmp	r6, #0
   19b80:	beq.n	19b70 <setlogin@@Base+0xd0>
   19b82:	mov	r0, r4
   19b84:	blx	3ff8 <EVP_CIPHER_CTX_iv_noconst@plt>
   19b88:	mov	r2, r5
   19b8a:	mov	r1, r6
   19b8c:	blx	3a94 <memcpy@plt>
   19b90:	movs	r0, #1
   19b92:	pop	{r4, r5, r6, pc}
   19b94:	cmp	r1, #2
   19b96:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   19b9a:	bls.w	19cc6 <setlogin@@Base+0x226>
   19b9e:	ldrb	r6, [r0, #1]
   19ba0:	add.w	ip, r0, #3
   19ba4:	ldrb	r7, [r0, #0]
   19ba6:	cmp	r3, #3
   19ba8:	ldrb	r4, [r0, #2]
   19baa:	sub.w	r1, r1, #3
   19bae:	mov.w	r5, r6, lsl #2
   19bb2:	mov.w	r0, r7, lsl #4
   19bb6:	and.w	r5, r5, #60	; 0x3c
   19bba:	and.w	r0, r0, #48	; 0x30
   19bbe:	add.w	r5, r5, r4, lsr #6
   19bc2:	mov.w	r7, r7, lsr #2
   19bc6:	add.w	r0, r0, r6, lsr #4
   19bca:	and.w	r4, r4, #63	; 0x3f
   19bce:	bls.n	19cbe <setlogin@@Base+0x21e>
   19bd0:	ldr.w	lr, [pc, #256]	; 19cd4 <setlogin@@Base+0x234>
   19bd4:	mov	r6, r2
   19bd6:	mov.w	r8, #4
   19bda:	add	lr, pc
   19bdc:	b.n	19c1a <setlogin@@Base+0x17a>
   19bde:	ldrb.w	r7, [ip]
   19be2:	add.w	ip, ip, #3
   19be6:	ldrb.w	r9, [ip, #-2]
   19bea:	add.w	r8, r8, #4
   19bee:	cmp	r3, r8
   19bf0:	sub.w	r1, r1, #3
   19bf4:	mov.w	r0, r7, lsl #4
   19bf8:	mov.w	r7, r7, lsr #2
   19bfc:	ldrb.w	r4, [ip, #-1]
   19c00:	mov.w	r5, r9, lsl #2
   19c04:	and.w	r0, r0, #48	; 0x30
   19c08:	and.w	r5, r5, #60	; 0x3c
   19c0c:	add.w	r0, r0, r9, lsr #4
   19c10:	add.w	r5, r5, r4, lsr #6
   19c14:	and.w	r4, r4, #63	; 0x3f
   19c18:	bcc.n	19cbe <setlogin@@Base+0x21e>
   19c1a:	ldrb.w	r9, [lr, r7]
   19c1e:	cmp	r1, #2
   19c20:	ldrb.w	r7, [lr, r0]
   19c24:	add.w	r6, r6, #4
   19c28:	ldrb.w	r5, [lr, r5]
   19c2c:	ldrb.w	r0, [lr, r4]
   19c30:	strb.w	r9, [r6, #-4]
   19c34:	strb.w	r7, [r6, #-3]
   19c38:	strb.w	r5, [r6, #-2]
   19c3c:	strb.w	r0, [r6, #-1]
   19c40:	bhi.n	19bde <setlogin@@Base+0x13e>
   19c42:	cbnz	r1, 19c54 <setlogin@@Base+0x1b4>
   19c44:	cmp	r8, r3
   19c46:	bcs.n	19cbe <setlogin@@Base+0x21e>
   19c48:	movs	r3, #0
   19c4a:	mov	r0, r8
   19c4c:	strb.w	r3, [r2, r8]
   19c50:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   19c54:	cmp	r1, #2
   19c56:	ldrb.w	r4, [ip]
   19c5a:	add.w	r6, r8, #4
   19c5e:	ite	eq
   19c60:	ldrbeq.w	r0, [ip, #1]
   19c64:	movne	r7, #0
   19c66:	mov.w	r5, r4, lsl #4
   19c6a:	it	ne
   19c6c:	movne	r0, r7
   19c6e:	and.w	r5, r5, #48	; 0x30
   19c72:	mov.w	r4, r4, lsr #2
   19c76:	ittt	eq
   19c78:	lsleq	r7, r0, #2
   19c7a:	lsreq	r0, r0, #4
   19c7c:	andeq.w	r7, r7, #60	; 0x3c
   19c80:	cmp	r6, r3
   19c82:	add	r0, r5
   19c84:	bhi.n	19cbe <setlogin@@Base+0x21e>
   19c86:	ldr	r5, [pc, #80]	; (19cd8 <setlogin@@Base+0x238>)
   19c88:	cmp	r1, #1
   19c8a:	add.w	lr, r2, r8
   19c8e:	add.w	ip, r8, #2
   19c92:	add	r5, pc
   19c94:	it	eq
   19c96:	moveq	r1, #61	; 0x3d
   19c98:	ldrb.w	r9, [r5, r4]
   19c9c:	it	ne
   19c9e:	ldrbne	r1, [r5, r7]
   19ca0:	ldrb	r4, [r5, r0]
   19ca2:	add.w	r0, r8, #3
   19ca6:	strb.w	r9, [r2, r8]
   19caa:	ite	eq
   19cac:	moveq	r8, r6
   19cae:	movne	r8, r6
   19cb0:	strb.w	r4, [lr, #1]
   19cb4:	strb.w	r1, [r2, ip]
   19cb8:	movs	r1, #61	; 0x3d
   19cba:	strb	r1, [r2, r0]
   19cbc:	b.n	19c44 <setlogin@@Base+0x1a4>
   19cbe:	mov.w	r0, #4294967295	; 0xffffffff
   19cc2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   19cc6:	mov	ip, r0
   19cc8:	mov.w	r8, #0
   19ccc:	cmp	r1, #0
   19cce:	beq.n	19c44 <setlogin@@Base+0x1a4>
   19cd0:	b.n	19c54 <setlogin@@Base+0x1b4>
   19cd2:	nop
   19cd4:	asrs	r6, r6, #11
   19cd6:	movs	r2, r0
   19cd8:	asrs	r6, r7, #8
   19cda:	movs	r2, r0
   19cdc:	ldr	r3, [pc, #652]	; (19f6c <setlogin@@Base+0x4cc>)
   19cde:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ce2:	add	r3, pc
   19ce4:	vpush	{d8-d11}
   19ce8:	mov.w	r8, #0
   19cec:	mov	r9, r0
   19cee:	mov	r7, r1
   19cf0:	mov	r6, r8
   19cf2:	vmov	s16, r3
   19cf6:	ldr	r3, [pc, #632]	; (19f70 <setlogin@@Base+0x4d0>)
   19cf8:	sub	sp, #12
   19cfa:	add	r3, pc
   19cfc:	str	r2, [sp, #0]
   19cfe:	vmov	s21, r3
   19d02:	ldr	r3, [pc, #624]	; (19f74 <setlogin@@Base+0x4d4>)
   19d04:	add	r3, pc
   19d06:	vmov	s17, r3
   19d0a:	ldr	r3, [pc, #620]	; (19f78 <setlogin@@Base+0x4d8>)
   19d0c:	add	r3, pc
   19d0e:	vmov	s22, r3
   19d12:	ldr	r3, [pc, #616]	; (19f7c <setlogin@@Base+0x4dc>)
   19d14:	add	r3, pc
   19d16:	vmov	s18, r3
   19d1a:	ldr	r3, [pc, #612]	; (19f80 <setlogin@@Base+0x4e0>)
   19d1c:	add	r3, pc
   19d1e:	vmov	s23, r3
   19d22:	ldr	r3, [pc, #608]	; (19f84 <setlogin@@Base+0x4e4>)
   19d24:	add	r3, pc
   19d26:	vmov	s19, r3
   19d2a:	ldr	r3, [pc, #604]	; (19f88 <setlogin@@Base+0x4e8>)
   19d2c:	add	r3, pc
   19d2e:	vmov	s20, r3
   19d32:	ldr	r3, [pc, #600]	; (19f8c <setlogin@@Base+0x4ec>)
   19d34:	add	r3, pc
   19d36:	str	r3, [sp, #4]
   19d38:	mov	r4, r9
   19d3a:	ldrb.w	sl, [r4], #1
   19d3e:	cmp.w	sl, #0
   19d42:	beq.w	19ec0 <setlogin@@Base+0x420>
   19d46:	blx	3ca8 <__ctype_b_loc@plt>
   19d4a:	ldr.w	fp, [r0]
   19d4e:	mov	r5, r0
   19d50:	ldrh.w	r3, [fp, sl, lsl #1]
   19d54:	lsls	r3, r3, #18
   19d56:	bmi.w	19eb0 <setlogin@@Base+0x410>
   19d5a:	cmp.w	sl, #61	; 0x3d
   19d5e:	beq.w	19f1c <setlogin@@Base+0x47c>
   19d62:	vmov	r0, s16
   19d66:	mov	r1, sl
   19d68:	blx	3624 <strchr@plt>
   19d6c:	cmp	r0, #0
   19d6e:	beq.w	19ea2 <setlogin@@Base+0x402>
   19d72:	cmp.w	r8, #2
   19d76:	beq.w	19ed2 <setlogin@@Base+0x432>
   19d7a:	cmp.w	r8, #3
   19d7e:	beq.n	19e20 <setlogin@@Base+0x380>
   19d80:	cmp.w	r8, #1
   19d84:	bne.n	19e5e <setlogin@@Base+0x3be>
   19d86:	add.w	r8, r6, #1
   19d8a:	cbz	r7, 19daa <setlogin@@Base+0x30a>
   19d8c:	ldr	r3, [sp, #0]
   19d8e:	cmp	r3, r8
   19d90:	bls.w	19ea2 <setlogin@@Base+0x402>
   19d94:	vmov	r1, s19
   19d98:	bl	1d064 <mkdtemp@@Base+0x1a44>
   19d9c:	ldrb	r3, [r7, r6]
   19d9e:	lsls	r2, r0, #4
   19da0:	orr.w	r0, r3, r0, asr #4
   19da4:	strb	r0, [r7, r6]
   19da6:	strb.w	r2, [r7, r8]
   19daa:	mov	r9, r4
   19dac:	ldrb.w	r1, [r9], #1
   19db0:	cmp	r1, #0
   19db2:	beq.n	19ea2 <setlogin@@Base+0x402>
   19db4:	ldr.w	fp, [r5]
   19db8:	ldrh.w	r3, [fp, r1, lsl #1]
   19dbc:	lsls	r2, r3, #18
   19dbe:	bmi.w	19ede <setlogin@@Base+0x43e>
   19dc2:	cmp	r1, #61	; 0x3d
   19dc4:	beq.w	19f64 <setlogin@@Base+0x4c4>
   19dc8:	vmov	r0, s23
   19dcc:	blx	3624 <strchr@plt>
   19dd0:	cmp	r0, #0
   19dd2:	beq.n	19ea2 <setlogin@@Base+0x402>
   19dd4:	add.w	r6, r8, #1
   19dd8:	cbz	r7, 19df8 <setlogin@@Base+0x358>
   19dda:	ldr	r3, [sp, #0]
   19ddc:	cmp	r3, r6
   19dde:	bls.n	19ea2 <setlogin@@Base+0x402>
   19de0:	vmov	r1, s18
   19de4:	bl	1d064 <mkdtemp@@Base+0x1a44>
   19de8:	ldrb.w	r3, [r7, r8]
   19dec:	lsls	r2, r0, #6
   19dee:	orr.w	r0, r3, r0, asr #2
   19df2:	strb.w	r0, [r7, r8]
   19df6:	strb	r2, [r7, r6]
   19df8:	mov	r4, r9
   19dfa:	ldrb.w	r1, [r4], #1
   19dfe:	cmp	r1, #0
   19e00:	beq.n	19ea2 <setlogin@@Base+0x402>
   19e02:	ldr.w	fp, [r5]
   19e06:	ldrh.w	r3, [fp, r1, lsl #1]
   19e0a:	lsls	r3, r3, #18
   19e0c:	bmi.n	19ee6 <setlogin@@Base+0x446>
   19e0e:	cmp	r1, #61	; 0x3d
   19e10:	beq.w	19f5a <setlogin@@Base+0x4ba>
   19e14:	vmov	r0, s22
   19e18:	blx	3624 <strchr@plt>
   19e1c:	cmp	r0, #0
   19e1e:	beq.n	19ea2 <setlogin@@Base+0x402>
   19e20:	cbz	r7, 19e36 <setlogin@@Base+0x396>
   19e22:	ldr	r3, [sp, #0]
   19e24:	cmp	r3, r6
   19e26:	bls.n	19ea2 <setlogin@@Base+0x402>
   19e28:	vmov	r1, s17
   19e2c:	bl	1d064 <mkdtemp@@Base+0x1a44>
   19e30:	ldrb	r3, [r7, r6]
   19e32:	orrs	r0, r3
   19e34:	strb	r0, [r7, r6]
   19e36:	mov	r9, r4
   19e38:	adds	r6, #1
   19e3a:	ldrb.w	r1, [r9], #1
   19e3e:	cmp	r1, #0
   19e40:	beq.n	19ec6 <setlogin@@Base+0x426>
   19e42:	ldr.w	fp, [r5]
   19e46:	ldrh.w	r3, [fp, r1, lsl #1]
   19e4a:	lsls	r0, r3, #18
   19e4c:	bmi.n	19ed8 <setlogin@@Base+0x438>
   19e4e:	cmp	r1, #61	; 0x3d
   19e50:	beq.n	19ea2 <setlogin@@Base+0x402>
   19e52:	vmov	r0, s21
   19e56:	blx	3624 <strchr@plt>
   19e5a:	cbz	r0, 19ea2 <setlogin@@Base+0x402>
   19e5c:	mov	r4, r9
   19e5e:	cmp	r7, #0
   19e60:	beq.n	19eee <setlogin@@Base+0x44e>
   19e62:	ldr	r3, [sp, #0]
   19e64:	cmp	r3, r6
   19e66:	bls.n	19ea2 <setlogin@@Base+0x402>
   19e68:	vmov	r1, s20
   19e6c:	mov	r9, r4
   19e6e:	bl	1d064 <mkdtemp@@Base+0x1a44>
   19e72:	lsls	r0, r0, #2
   19e74:	strb	r0, [r7, r6]
   19e76:	ldrb.w	r1, [r9], #1
   19e7a:	cbz	r1, 19ea2 <setlogin@@Base+0x402>
   19e7c:	ldr	r3, [r5, #0]
   19e7e:	ldrh.w	r3, [r3, r1, lsl #1]
   19e82:	lsls	r0, r3, #18
   19e84:	bmi.n	19f00 <setlogin@@Base+0x460>
   19e86:	cmp	r1, #61	; 0x3d
   19e88:	beq.n	19ea2 <setlogin@@Base+0x402>
   19e8a:	vmov	r0, s20
   19e8e:	blx	3624 <strchr@plt>
   19e92:	cbz	r0, 19ea2 <setlogin@@Base+0x402>
   19e94:	add.w	r8, r6, #1
   19e98:	mov	r4, r9
   19e9a:	b.n	19d8c <setlogin@@Base+0x2ec>
   19e9c:	cbz	r7, 19ec6 <setlogin@@Base+0x426>
   19e9e:	ldrb	r3, [r7, r6]
   19ea0:	cbz	r3, 19ec6 <setlogin@@Base+0x426>
   19ea2:	mov.w	r0, #4294967295	; 0xffffffff
   19ea6:	add	sp, #12
   19ea8:	vpop	{d8-d11}
   19eac:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19eb0:	mov	r9, r4
   19eb2:	mov	r4, r9
   19eb4:	ldrb.w	sl, [r4], #1
   19eb8:	cmp.w	sl, #0
   19ebc:	bne.w	19d46 <setlogin@@Base+0x2a6>
   19ec0:	cmp.w	r8, #0
   19ec4:	bne.n	19ea2 <setlogin@@Base+0x402>
   19ec6:	mov	r0, r6
   19ec8:	add	sp, #12
   19eca:	vpop	{d8-d11}
   19ece:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ed2:	mov	r9, r4
   19ed4:	mov	r8, r6
   19ed6:	b.n	19dd4 <setlogin@@Base+0x334>
   19ed8:	mov.w	r8, #0
   19edc:	b.n	19d38 <setlogin@@Base+0x298>
   19ede:	mov	r6, r8
   19ee0:	mov.w	r8, #2
   19ee4:	b.n	19d38 <setlogin@@Base+0x298>
   19ee6:	mov	r9, r4
   19ee8:	mov.w	r8, #3
   19eec:	b.n	19d38 <setlogin@@Base+0x298>
   19eee:	mov	r9, r4
   19ef0:	ldrb.w	r1, [r9], #1
   19ef4:	cmp	r1, #0
   19ef6:	beq.n	19ea2 <setlogin@@Base+0x402>
   19ef8:	ldrh.w	r3, [fp, r1, lsl #1]
   19efc:	lsls	r4, r3, #18
   19efe:	bpl.n	19f06 <setlogin@@Base+0x466>
   19f00:	mov.w	r8, #1
   19f04:	b.n	19d38 <setlogin@@Base+0x298>
   19f06:	cmp	r1, #61	; 0x3d
   19f08:	beq.n	19ea2 <setlogin@@Base+0x402>
   19f0a:	ldr	r0, [sp, #4]
   19f0c:	blx	3624 <strchr@plt>
   19f10:	cmp	r0, #0
   19f12:	beq.n	19ea2 <setlogin@@Base+0x402>
   19f14:	add.w	r8, r6, #1
   19f18:	mov	r4, r9
   19f1a:	b.n	19daa <setlogin@@Base+0x30a>
   19f1c:	cmp.w	r8, #2
   19f20:	ldrb	r3, [r4, #0]
   19f22:	add.w	r1, r9, #2
   19f26:	bne.n	19f42 <setlogin@@Base+0x4a2>
   19f28:	cbnz	r3, 19f34 <setlogin@@Base+0x494>
   19f2a:	b.n	19ea2 <setlogin@@Base+0x402>
   19f2c:	ldrb.w	r3, [r1], #1
   19f30:	cmp	r3, #0
   19f32:	beq.n	19ea2 <setlogin@@Base+0x402>
   19f34:	ldrh.w	r2, [fp, r3, lsl #1]
   19f38:	lsls	r2, r2, #18
   19f3a:	bmi.n	19f2c <setlogin@@Base+0x48c>
   19f3c:	cmp	r3, #61	; 0x3d
   19f3e:	beq.n	19f54 <setlogin@@Base+0x4b4>
   19f40:	b.n	19ea2 <setlogin@@Base+0x402>
   19f42:	cmp.w	r8, #3
   19f46:	bne.n	19ea2 <setlogin@@Base+0x402>
   19f48:	cmp	r3, #0
   19f4a:	beq.n	19e9c <setlogin@@Base+0x3fc>
   19f4c:	ldrh.w	r3, [fp, r3, lsl #1]
   19f50:	lsls	r3, r3, #18
   19f52:	bpl.n	19ea2 <setlogin@@Base+0x402>
   19f54:	ldrb.w	r3, [r1], #1
   19f58:	b.n	19f48 <setlogin@@Base+0x4a8>
   19f5a:	ldrb.w	r3, [r9, #1]
   19f5e:	add.w	r1, r9, #2
   19f62:	b.n	19f48 <setlogin@@Base+0x4a8>
   19f64:	ldrb	r3, [r4, #1]
   19f66:	adds	r1, r4, #2
   19f68:	mov	r6, r8
   19f6a:	b.n	19f28 <setlogin@@Base+0x488>
   19f6c:	asrs	r6, r5, #7
   19f6e:	movs	r2, r0
   19f70:	asrs	r6, r2, #7
   19f72:	movs	r2, r0
   19f74:	asrs	r4, r1, #7
   19f76:	movs	r2, r0
   19f78:	asrs	r4, r0, #7
   19f7a:	movs	r2, r0
   19f7c:	asrs	r4, r7, #6
   19f7e:	movs	r2, r0
   19f80:	asrs	r4, r6, #6
   19f82:	movs	r2, r0
   19f84:	asrs	r4, r5, #6
   19f86:	movs	r2, r0
   19f88:	asrs	r4, r4, #6
   19f8a:	movs	r2, r0
   19f8c:	asrs	r4, r3, #6
   19f8e:	movs	r2, r0
   19f90:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f94:	sub.w	sp, sp, #4224	; 0x1080
   19f98:	ldr	r5, [pc, #268]	; (1a0a8 <setlogin@@Base+0x608>)
   19f9a:	sub	sp, #28
   19f9c:	ldr.w	lr, [pc, #268]	; 1a0ac <setlogin@@Base+0x60c>
   19fa0:	mov	r6, r1
   19fa2:	add	r5, pc
   19fa4:	ldr.w	ip, [pc, #264]	; 1a0b0 <setlogin@@Base+0x610>
   19fa8:	add	lr, pc
   19faa:	mov	r7, r0
   19fac:	mov	r9, r2
   19fae:	add.w	r8, sp, #4192	; 0x1060
   19fb2:	ldmia	r5!, {r0, r1, r2, r3}
   19fb4:	add.w	r4, sp, #4224	; 0x1080
   19fb8:	ldr.w	ip, [lr, ip]
   19fbc:	add.w	r8, r8, #20
   19fc0:	adds	r4, #20
   19fc2:	mov.w	sl, #64	; 0x40
   19fc6:	ldr.w	ip, [ip]
   19fca:	str.w	ip, [r4]
   19fce:	mov.w	ip, #0
   19fd2:	mov	ip, r8
   19fd4:	stmia.w	ip!, {r0, r1, r2, r3}
   19fd8:	add	r4, sp, #44	; 0x2c
   19fda:	ldmia.w	r5, {r0, r1, r2, r3}
   19fde:	mov	r5, sl
   19fe0:	stmia.w	ip, {r0, r1, r2, r3}
   19fe4:	mov	r0, r4
   19fe6:	bl	1aa9c <setlogin@@Base+0xffc>
   19fea:	mov	r3, r7
   19fec:	mov	r1, r6
   19fee:	mov	r0, r4
   19ff0:	mov	r2, sl
   19ff2:	str.w	sl, [sp]
   19ff6:	bl	1abb4 <setlogin@@Base+0x1114>
   19ffa:	movs	r2, #64	; 0x40
   19ffc:	mov	r1, r6
   19ffe:	mov	r0, r4
   1a000:	bl	1aae4 <setlogin@@Base+0x1044>
   1a004:	movs	r2, #64	; 0x40
   1a006:	mov	r1, r7
   1a008:	mov	r0, r4
   1a00a:	bl	1aae4 <setlogin@@Base+0x1044>
   1a00e:	subs	r5, #1
   1a010:	bne.n	19ffa <setlogin@@Base+0x55a>
   1a012:	add	r6, sp, #12
   1a014:	add.w	fp, sp, #10
   1a018:	add.w	sl, sp, #44	; 0x2c
   1a01c:	strh.w	r5, [sp, #10]
   1a020:	mov	r7, r6
   1a022:	mov	r5, r6
   1a024:	mov	r2, fp
   1a026:	movs	r1, #32
   1a028:	mov	r0, r8
   1a02a:	bl	1aab0 <setlogin@@Base+0x1010>
   1a02e:	str.w	r0, [r5], #4
   1a032:	cmp	r5, sl
   1a034:	bne.n	1a024 <setlogin@@Base+0x584>
   1a036:	movs	r5, #64	; 0x40
   1a038:	movs	r2, #4
   1a03a:	mov	r1, r6
   1a03c:	mov	r0, r4
   1a03e:	bl	1ad0c <setlogin@@Base+0x126c>
   1a042:	subs	r5, #1
   1a044:	bne.n	1a038 <setlogin@@Base+0x598>
   1a046:	add.w	r5, r9, #32
   1a04a:	mov	r2, r9
   1a04c:	ldr.w	r3, [r7], #4
   1a050:	lsrs	r1, r3, #24
   1a052:	lsrs	r0, r3, #16
   1a054:	strb	r1, [r2, #3]
   1a056:	lsrs	r1, r3, #8
   1a058:	strb	r0, [r2, #2]
   1a05a:	strb	r1, [r2, #1]
   1a05c:	strb.w	r3, [r2], #4
   1a060:	cmp	r2, r5
   1a062:	bne.n	1a04c <setlogin@@Base+0x5ac>
   1a064:	movs	r2, #32
   1a066:	mov	r0, r8
   1a068:	mov	r1, r2
   1a06a:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   1a06e:	movs	r2, #32
   1a070:	mov	r1, r2
   1a072:	mov	r0, r6
   1a074:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   1a078:	movw	r2, #4168	; 0x1048
   1a07c:	mov	r1, r2
   1a07e:	mov	r0, r4
   1a080:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   1a084:	ldr	r1, [pc, #44]	; (1a0b4 <setlogin@@Base+0x614>)
   1a086:	ldr	r2, [pc, #40]	; (1a0b0 <setlogin@@Base+0x610>)
   1a088:	add.w	r3, sp, #4224	; 0x1080
   1a08c:	add	r1, pc
   1a08e:	adds	r3, #20
   1a090:	ldr	r2, [r1, r2]
   1a092:	ldr	r1, [r2, #0]
   1a094:	ldr	r2, [r3, #0]
   1a096:	eors	r1, r2
   1a098:	bne.n	1a0a4 <setlogin@@Base+0x604>
   1a09a:	add.w	sp, sp, #4224	; 0x1080
   1a09e:	add	sp, #28
   1a0a0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a0a4:	blx	3d00 <__stack_chk_fail@plt>
   1a0a8:	lsrs	r2, r6, #29
   1a0aa:	movs	r2, r0
   1a0ac:	cmp	r3, #168	; 0xa8
   1a0ae:	movs	r3, r0
   1a0b0:	lsls	r4, r7, #17
   1a0b2:	movs	r0, r0
   1a0b4:	cmp	r2, #196	; 0xc4
   1a0b6:	movs	r3, r0
   1a0b8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0bc:	mov	r5, r3
   1a0be:	vpush	{d8-d9}
   1a0c2:	ldr	r3, [pc, #476]	; (1a2a0 <setlogin@@Base+0x800>)
   1a0c4:	vmov	s18, r2
   1a0c8:	ldr	r2, [pc, #472]	; (1a2a4 <setlogin@@Base+0x804>)
   1a0ca:	sub	sp, #252	; 0xfc
   1a0cc:	add	r2, pc
   1a0ce:	ldr	r3, [r2, r3]
   1a0d0:	ldr	r3, [r3, #0]
   1a0d2:	str	r3, [sp, #244]	; 0xf4
   1a0d4:	mov.w	r3, #0
   1a0d8:	ldr	r3, [sp, #304]	; 0x130
   1a0da:	str	r3, [sp, #44]	; 0x2c
   1a0dc:	ldrd	r9, r3, [sp, #308]	; 0x134
   1a0e0:	cmp	r3, #0
   1a0e2:	beq.w	1a294 <setlogin@@Base+0x7f4>
   1a0e6:	subs	r3, r5, #1
   1a0e8:	mov	r4, r1
   1a0ea:	cmp	r1, #0
   1a0ec:	it	ne
   1a0ee:	cmpne.w	r3, #1048576	; 0x100000
   1a0f2:	ite	cs
   1a0f4:	movcs	r3, #1
   1a0f6:	movcc	r3, #0
   1a0f8:	str	r3, [sp, #4]
   1a0fa:	bcs.w	1a294 <setlogin@@Base+0x7f4>
   1a0fe:	add.w	r8, r9, #4294967295	; 0xffffffff
   1a102:	cmp.w	r8, #1024	; 0x400
   1a106:	bcs.w	1a294 <setlogin@@Base+0x7f4>
   1a10a:	adds	r3, r5, #4
   1a10c:	vmov	s17, r0
   1a110:	movs	r0, #1
   1a112:	mov	r1, r3
   1a114:	vmov	s16, r3
   1a118:	blx	3670 <calloc@plt+0x4>
   1a11c:	str	r0, [sp, #12]
   1a11e:	cmp	r0, #0
   1a120:	beq.w	1a294 <setlogin@@Base+0x7f4>
   1a124:	add.w	r2, r9, #31
   1a128:	adds	r1, r0, r5
   1a12a:	str	r1, [sp, #24]
   1a12c:	add.w	sl, sp, #116	; 0x74
   1a130:	lsrs	r1, r2, #5
   1a132:	add	r2, sp, #52	; 0x34
   1a134:	add.w	r0, r8, r1
   1a138:	str	r1, [sp, #28]
   1a13a:	str	r2, [sp, #20]
   1a13c:	bl	1c760 <mkdtemp@@Base+0x1140>
   1a140:	mov	r2, r5
   1a142:	vmov	r1, s18
   1a146:	add	r7, sp, #180	; 0xb4
   1a148:	add	r6, sp, #84	; 0x54
   1a14a:	add.w	fp, sp, #51	; 0x33
   1a14e:	mov	r8, r0
   1a150:	ldr	r0, [sp, #12]
   1a152:	blx	3a94 <memcpy@plt>
   1a156:	mov	r2, r4
   1a158:	vmov	r1, s17
   1a15c:	mov	r0, sl
   1a15e:	ldr	r3, [sp, #4]
   1a160:	add.w	r4, sp, #83	; 0x53
   1a164:	bl	168d0 <error@@Base+0x6918>
   1a168:	ldr	r1, [sp, #12]
   1a16a:	adds	r2, r5, #1
   1a16c:	adds	r3, r5, #2
   1a16e:	adds	r5, #3
   1a170:	adds	r3, r1, r3
   1a172:	adds	r2, r1, r2
   1a174:	str	r3, [sp, #36]	; 0x24
   1a176:	str	r2, [sp, #32]
   1a178:	mov	r3, r1
   1a17a:	str.w	r9, [sp, #8]
   1a17e:	add	r3, r5
   1a180:	str	r3, [sp, #40]	; 0x28
   1a182:	movs	r3, #1
   1a184:	str	r3, [sp, #4]
   1a186:	ldr	r1, [sp, #4]
   1a188:	ldr	r0, [sp, #24]
   1a18a:	lsrs	r3, r1, #24
   1a18c:	lsrs	r2, r1, #16
   1a18e:	strb	r3, [r0, #0]
   1a190:	lsrs	r3, r1, #8
   1a192:	ldr	r0, [sp, #32]
   1a194:	strb	r2, [r0, #0]
   1a196:	ldr	r0, [sp, #36]	; 0x24
   1a198:	vmov	r2, s16
   1a19c:	strb	r3, [r0, #0]
   1a19e:	movs	r3, #0
   1a1a0:	ldr	r0, [sp, #40]	; 0x28
   1a1a2:	strb	r1, [r0, #0]
   1a1a4:	mov	r0, r7
   1a1a6:	ldr	r1, [sp, #12]
   1a1a8:	bl	168d0 <error@@Base+0x6918>
   1a1ac:	mov	r2, r6
   1a1ae:	mov	r1, r7
   1a1b0:	mov	r0, sl
   1a1b2:	bl	19f90 <setlogin@@Base+0x4f0>
   1a1b6:	mov	ip, r6
   1a1b8:	ldmia.w	ip!, {r0, r1, r2, r3}
   1a1bc:	ldr	r5, [sp, #20]
   1a1be:	stmia	r5!, {r0, r1, r2, r3}
   1a1c0:	ldmia.w	ip, {r0, r1, r2, r3}
   1a1c4:	stmia.w	r5, {r0, r1, r2, r3}
   1a1c8:	ldr	r3, [sp, #312]	; 0x138
   1a1ca:	cmp	r3, #1
   1a1cc:	ittt	hi
   1a1ce:	strhi.w	r8, [sp, #16]
   1a1d2:	movhi	r5, #1
   1a1d4:	ldrhi.w	r8, [sp, #312]	; 0x138
   1a1d8:	bls.n	1a210 <setlogin@@Base+0x770>
   1a1da:	movs	r3, #0
   1a1dc:	movs	r2, #32
   1a1de:	mov	r1, r6
   1a1e0:	mov	r0, r7
   1a1e2:	bl	168d0 <error@@Base+0x6918>
   1a1e6:	mov	r1, r7
   1a1e8:	mov	r2, r6
   1a1ea:	mov	r0, sl
   1a1ec:	bl	19f90 <setlogin@@Base+0x4f0>
   1a1f0:	mov	r3, fp
   1a1f2:	mov	r1, r4
   1a1f4:	ldrb.w	r2, [r3, #1]!
   1a1f8:	ldrb.w	r0, [r1, #1]!
   1a1fc:	cmp	r3, r4
   1a1fe:	eor.w	r2, r2, r0
   1a202:	strb	r2, [r3, #0]
   1a204:	bne.n	1a1f4 <setlogin@@Base+0x754>
   1a206:	adds	r5, #1
   1a208:	cmp	r8, r5
   1a20a:	bne.n	1a1da <setlogin@@Base+0x73a>
   1a20c:	ldr.w	r8, [sp, #16]
   1a210:	ldr	r3, [sp, #8]
   1a212:	cmp	r8, r3
   1a214:	it	cs
   1a216:	movcs	r8, r3
   1a218:	cmp.w	r8, #0
   1a21c:	beq.n	1a28c <setlogin@@Base+0x7ec>
   1a21e:	ldr	r3, [sp, #4]
   1a220:	subs	r3, #1
   1a222:	cmp	r3, r9
   1a224:	bcs.n	1a28c <setlogin@@Base+0x7ec>
   1a226:	ldr.w	ip, [sp, #28]
   1a22a:	mov	r1, fp
   1a22c:	ldr	r5, [sp, #44]	; 0x2c
   1a22e:	movs	r2, #0
   1a230:	b.n	1a238 <setlogin@@Base+0x798>
   1a232:	add	r3, ip
   1a234:	cmp	r9, r3
   1a236:	bls.n	1a284 <setlogin@@Base+0x7e4>
   1a238:	ldrb.w	r0, [r1, #1]!
   1a23c:	adds	r2, #1
   1a23e:	cmp	r8, r2
   1a240:	strb	r0, [r5, r3]
   1a242:	bne.n	1a232 <setlogin@@Base+0x792>
   1a244:	ldr	r3, [sp, #8]
   1a246:	sub.w	r3, r3, r8
   1a24a:	str	r3, [sp, #8]
   1a24c:	ldr	r3, [sp, #4]
   1a24e:	adds	r3, #1
   1a250:	str	r3, [sp, #4]
   1a252:	ldr	r3, [sp, #8]
   1a254:	cmp	r3, #0
   1a256:	bne.n	1a186 <setlogin@@Base+0x6e6>
   1a258:	movs	r2, #32
   1a25a:	ldr	r0, [sp, #20]
   1a25c:	mov	r1, r2
   1a25e:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   1a262:	ldr	r0, [sp, #12]
   1a264:	blx	385c <free@plt+0x4>
   1a268:	ldr	r0, [sp, #8]
   1a26a:	ldr	r2, [pc, #60]	; (1a2a8 <setlogin@@Base+0x808>)
   1a26c:	ldr	r3, [pc, #48]	; (1a2a0 <setlogin@@Base+0x800>)
   1a26e:	add	r2, pc
   1a270:	ldr	r3, [r2, r3]
   1a272:	ldr	r2, [r3, #0]
   1a274:	ldr	r3, [sp, #244]	; 0xf4
   1a276:	eors	r2, r3
   1a278:	bne.n	1a29a <setlogin@@Base+0x7fa>
   1a27a:	add	sp, #252	; 0xfc
   1a27c:	vpop	{d8-d9}
   1a280:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a284:	ldr	r3, [sp, #8]
   1a286:	subs	r3, r3, r2
   1a288:	str	r3, [sp, #8]
   1a28a:	b.n	1a24c <setlogin@@Base+0x7ac>
   1a28c:	ldr	r3, [sp, #4]
   1a28e:	adds	r3, #1
   1a290:	str	r3, [sp, #4]
   1a292:	b.n	1a186 <setlogin@@Base+0x6e6>
   1a294:	mov.w	r0, #4294967295	; 0xffffffff
   1a298:	b.n	1a26a <setlogin@@Base+0x7ca>
   1a29a:	blx	3d00 <__stack_chk_fail@plt>
   1a29e:	nop
   1a2a0:	lsls	r4, r7, #17
   1a2a2:	movs	r0, r0
   1a2a4:	cmp	r2, #132	; 0x84
   1a2a6:	movs	r3, r0
   1a2a8:	cmp	r0, #226	; 0xe2
   1a2aa:	movs	r3, r0
   1a2ac:	add.w	r3, r0, #4096	; 0x1000
   1a2b0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a2b4:	ldr	r7, [r1, #0]
   1a2b6:	ldr	r4, [r3, #0]
   1a2b8:	movw	r3, #4100	; 0x1004
   1a2bc:	ldr	r6, [r0, r3]
   1a2be:	movw	r3, #4104	; 0x1008
   1a2c2:	eors	r4, r7
   1a2c4:	ldr	r7, [r0, r3]
   1a2c6:	ubfx	r5, r4, #16, #8
   1a2ca:	ubfx	ip, r4, #8, #8
   1a2ce:	mov.w	lr, r4, lsr #24
   1a2d2:	add.w	r5, r5, #256	; 0x100
   1a2d6:	uxtb	r3, r4
   1a2d8:	add.w	ip, ip, #512	; 0x200
   1a2dc:	ldr.w	lr, [r0, lr, lsl #2]
   1a2e0:	add.w	r3, r3, #768	; 0x300
   1a2e4:	ldr.w	r5, [r0, r5, lsl #2]
   1a2e8:	eors	r7, r4
   1a2ea:	ldr.w	ip, [r0, ip, lsl #2]
   1a2ee:	ldr.w	r4, [r0, r3, lsl #2]
   1a2f2:	add	r5, lr
   1a2f4:	ldr	r3, [r2, #0]
   1a2f6:	eor.w	r5, r5, ip
   1a2fa:	add	r5, r4
   1a2fc:	movw	ip, #4108	; 0x100c
   1a300:	eor.w	r4, r6, r3
   1a304:	ldr.w	r6, [r0, ip]
   1a308:	eors	r5, r4
   1a30a:	movw	ip, #4112	; 0x1010
   1a30e:	ubfx	r4, r5, #16, #8
   1a312:	ubfx	r3, r5, #8, #8
   1a316:	mov.w	lr, r5, lsr #24
   1a31a:	add.w	r4, r4, #256	; 0x100
   1a31e:	eors	r6, r5
   1a320:	add.w	r3, r3, #512	; 0x200
   1a324:	uxtb	r5, r5
   1a326:	ldr.w	r8, [r0, lr, lsl #2]
   1a32a:	ldr.w	r4, [r0, r4, lsl #2]
   1a32e:	add.w	r5, r5, #768	; 0x300
   1a332:	ldr.w	lr, [r0, r3, lsl #2]
   1a336:	add	r4, r8
   1a338:	ldr.w	r3, [r0, r5, lsl #2]
   1a33c:	eor.w	r4, r4, lr
   1a340:	ldr.w	r5, [r0, ip]
   1a344:	add	r4, r3
   1a346:	movw	r3, #4116	; 0x1014
   1a34a:	eors	r4, r7
   1a34c:	ldr	r7, [r0, r3]
   1a34e:	ubfx	r3, r4, #16, #8
   1a352:	ubfx	ip, r4, #8, #8
   1a356:	mov.w	lr, r4, lsr #24
   1a35a:	add.w	r3, r3, #256	; 0x100
   1a35e:	eors	r5, r4
   1a360:	add.w	ip, ip, #512	; 0x200
   1a364:	uxtb	r4, r4
   1a366:	ldr.w	r8, [r0, lr, lsl #2]
   1a36a:	ldr.w	r3, [r0, r3, lsl #2]
   1a36e:	add.w	r4, r4, #768	; 0x300
   1a372:	ldr.w	lr, [r0, ip, lsl #2]
   1a376:	add	r3, r8
   1a378:	ldr.w	ip, [r0, r4, lsl #2]
   1a37c:	eor.w	r3, r3, lr
   1a380:	movw	r4, #4120	; 0x1018
   1a384:	add	r3, ip
   1a386:	ldr.w	ip, [r0, r4]
   1a38a:	eors	r3, r6
   1a38c:	ubfx	r6, r3, #16, #8
   1a390:	eor.w	r4, r3, r7
   1a394:	mov.w	lr, r3, lsr #24
   1a398:	ubfx	r7, r3, #8, #8
   1a39c:	add.w	r6, r6, #256	; 0x100
   1a3a0:	add.w	r7, r7, #512	; 0x200
   1a3a4:	uxtb	r3, r3
   1a3a6:	ldr.w	r8, [r0, lr, lsl #2]
   1a3aa:	ldr.w	r6, [r0, r6, lsl #2]
   1a3ae:	add.w	r3, r3, #768	; 0x300
   1a3b2:	ldr.w	lr, [r0, r7, lsl #2]
   1a3b6:	add	r6, r8
   1a3b8:	ldr.w	r7, [r0, r3, lsl #2]
   1a3bc:	eor.w	r3, r6, lr
   1a3c0:	add	r3, r7
   1a3c2:	eors	r5, r3
   1a3c4:	ubfx	r3, r5, #16, #8
   1a3c8:	ubfx	r7, r5, #8, #8
   1a3cc:	mov.w	lr, r5, lsr #24
   1a3d0:	add.w	r3, r3, #256	; 0x100
   1a3d4:	uxtb	r6, r5
   1a3d6:	add.w	r7, r7, #512	; 0x200
   1a3da:	ldr.w	lr, [r0, lr, lsl #2]
   1a3de:	add.w	r6, r6, #768	; 0x300
   1a3e2:	ldr.w	r3, [r0, r3, lsl #2]
   1a3e6:	eor.w	r5, r5, ip
   1a3ea:	ldr.w	r7, [r0, r7, lsl #2]
   1a3ee:	ldr.w	r6, [r0, r6, lsl #2]
   1a3f2:	add	r3, lr
   1a3f4:	eors	r3, r7
   1a3f6:	movw	r7, #4124	; 0x101c
   1a3fa:	add	r3, r6
   1a3fc:	eors	r3, r4
   1a3fe:	ubfx	r6, r3, #16, #8
   1a402:	ubfx	ip, r3, #8, #8
   1a406:	mov.w	lr, r3, lsr #24
   1a40a:	add.w	r6, r6, #256	; 0x100
   1a40e:	uxtb	r4, r3
   1a410:	add.w	ip, ip, #512	; 0x200
   1a414:	ldr.w	r8, [r0, lr, lsl #2]
   1a418:	add.w	r4, r4, #768	; 0x300
   1a41c:	ldr.w	r6, [r0, r6, lsl #2]
   1a420:	ldr.w	lr, [r0, ip, lsl #2]
   1a424:	add	r6, r8
   1a426:	ldr.w	ip, [r0, r4, lsl #2]
   1a42a:	eor.w	r6, r6, lr
   1a42e:	ldr	r4, [r0, r7]
   1a430:	add	r6, ip
   1a432:	add.w	r7, r0, #4128	; 0x1020
   1a436:	eors	r5, r6
   1a438:	eors	r3, r4
   1a43a:	ubfx	r4, r5, #16, #8
   1a43e:	ubfx	ip, r5, #8, #8
   1a442:	mov.w	lr, r5, lsr #24
   1a446:	add.w	r4, r4, #256	; 0x100
   1a44a:	add.w	ip, ip, #512	; 0x200
   1a44e:	uxtb	r6, r5
   1a450:	ldr.w	r8, [r0, lr, lsl #2]
   1a454:	add.w	r6, r6, #768	; 0x300
   1a458:	ldr.w	r4, [r0, r4, lsl #2]
   1a45c:	ldr.w	lr, [r0, ip, lsl #2]
   1a460:	add	r4, r8
   1a462:	ldr.w	ip, [r0, r6, lsl #2]
   1a466:	eor.w	r4, r4, lr
   1a46a:	ldr	r6, [r7, #0]
   1a46c:	add	r4, ip
   1a46e:	movw	r7, #4132	; 0x1024
   1a472:	eors	r3, r4
   1a474:	eors	r5, r6
   1a476:	ubfx	r6, r3, #16, #8
   1a47a:	ubfx	ip, r3, #8, #8
   1a47e:	mov.w	lr, r3, lsr #24
   1a482:	add.w	r6, r6, #256	; 0x100
   1a486:	add.w	ip, ip, #512	; 0x200
   1a48a:	uxtb	r4, r3
   1a48c:	ldr.w	r8, [r0, lr, lsl #2]
   1a490:	add.w	r4, r4, #768	; 0x300
   1a494:	ldr.w	r6, [r0, r6, lsl #2]
   1a498:	ldr.w	lr, [r0, ip, lsl #2]
   1a49c:	add	r6, r8
   1a49e:	ldr.w	ip, [r0, r4, lsl #2]
   1a4a2:	eor.w	r6, r6, lr
   1a4a6:	ldr	r4, [r0, r7]
   1a4a8:	add	r6, ip
   1a4aa:	movw	r7, #4136	; 0x1028
   1a4ae:	eors	r5, r6
   1a4b0:	eors	r3, r4
   1a4b2:	ubfx	r4, r5, #16, #8
   1a4b6:	ubfx	ip, r5, #8, #8
   1a4ba:	mov.w	lr, r5, lsr #24
   1a4be:	add.w	r4, r4, #256	; 0x100
   1a4c2:	add.w	ip, ip, #512	; 0x200
   1a4c6:	uxtb	r6, r5
   1a4c8:	ldr.w	r8, [r0, lr, lsl #2]
   1a4cc:	add.w	r6, r6, #768	; 0x300
   1a4d0:	ldr.w	r4, [r0, r4, lsl #2]
   1a4d4:	ldr.w	lr, [r0, ip, lsl #2]
   1a4d8:	add	r4, r8
   1a4da:	ldr.w	ip, [r0, r6, lsl #2]
   1a4de:	eor.w	r4, r4, lr
   1a4e2:	ldr	r6, [r0, r7]
   1a4e4:	add	r4, ip
   1a4e6:	movw	r7, #4140	; 0x102c
   1a4ea:	eors	r3, r4
   1a4ec:	eors	r6, r5
   1a4ee:	ubfx	r5, r3, #16, #8
   1a4f2:	ubfx	ip, r3, #8, #8
   1a4f6:	mov.w	lr, r3, lsr #24
   1a4fa:	add.w	r5, r5, #256	; 0x100
   1a4fe:	add.w	ip, ip, #512	; 0x200
   1a502:	uxtb	r4, r3
   1a504:	ldr.w	r8, [r0, lr, lsl #2]
   1a508:	add.w	r4, r4, #768	; 0x300
   1a50c:	ldr.w	r5, [r0, r5, lsl #2]
   1a510:	ldr.w	lr, [r0, ip, lsl #2]
   1a514:	add	r5, r8
   1a516:	ldr.w	ip, [r0, r4, lsl #2]
   1a51a:	eor.w	r5, r5, lr
   1a51e:	ldr	r4, [r0, r7]
   1a520:	add	r5, ip
   1a522:	movw	r7, #4144	; 0x1030
   1a526:	eors	r5, r6
   1a528:	eors	r3, r4
   1a52a:	ubfx	r4, r5, #16, #8
   1a52e:	ubfx	ip, r5, #8, #8
   1a532:	mov.w	lr, r5, lsr #24
   1a536:	add.w	r4, r4, #256	; 0x100
   1a53a:	add.w	ip, ip, #512	; 0x200
   1a53e:	uxtb	r6, r5
   1a540:	ldr.w	r8, [r0, lr, lsl #2]
   1a544:	add.w	r6, r6, #768	; 0x300
   1a548:	ldr.w	r4, [r0, r4, lsl #2]
   1a54c:	ldr.w	lr, [r0, ip, lsl #2]
   1a550:	add	r4, r8
   1a552:	ldr.w	ip, [r0, r6, lsl #2]
   1a556:	eor.w	r4, r4, lr
   1a55a:	ldr	r6, [r0, r7]
   1a55c:	add	r4, ip
   1a55e:	movw	r7, #4148	; 0x1034
   1a562:	eors	r4, r3
   1a564:	eors	r5, r6
   1a566:	ubfx	r3, r4, #16, #8
   1a56a:	ubfx	ip, r4, #8, #8
   1a56e:	mov.w	lr, r4, lsr #24
   1a572:	add.w	r3, r3, #256	; 0x100
   1a576:	add.w	ip, ip, #512	; 0x200
   1a57a:	uxtb	r6, r4
   1a57c:	ldr.w	r8, [r0, lr, lsl #2]
   1a580:	add.w	r6, r6, #768	; 0x300
   1a584:	ldr.w	r3, [r0, r3, lsl #2]
   1a588:	ldr.w	lr, [r0, ip, lsl #2]
   1a58c:	add	r3, r8
   1a58e:	ldr.w	ip, [r0, r6, lsl #2]
   1a592:	eor.w	r3, r3, lr
   1a596:	ldr	r6, [r0, r7]
   1a598:	add	r3, ip
   1a59a:	movw	r7, #4152	; 0x1038
   1a59e:	eors	r5, r3
   1a5a0:	eor.w	r3, r4, r6
   1a5a4:	ubfx	r4, r5, #16, #8
   1a5a8:	ubfx	ip, r5, #8, #8
   1a5ac:	mov.w	lr, r5, lsr #24
   1a5b0:	add.w	r4, r4, #256	; 0x100
   1a5b4:	add.w	ip, ip, #512	; 0x200
   1a5b8:	uxtb	r6, r5
   1a5ba:	ldr.w	r8, [r0, lr, lsl #2]
   1a5be:	add.w	r6, r6, #768	; 0x300
   1a5c2:	ldr.w	r4, [r0, r4, lsl #2]
   1a5c6:	ldr.w	lr, [r0, ip, lsl #2]
   1a5ca:	add	r4, r8
   1a5cc:	ldr.w	ip, [r0, r6, lsl #2]
   1a5d0:	eor.w	r4, r4, lr
   1a5d4:	ldr	r6, [r0, r7]
   1a5d6:	add	r4, ip
   1a5d8:	movw	r7, #4156	; 0x103c
   1a5dc:	eors	r4, r3
   1a5de:	eors	r5, r6
   1a5e0:	ubfx	r3, r4, #16, #8
   1a5e4:	ubfx	ip, r4, #8, #8
   1a5e8:	mov.w	lr, r4, lsr #24
   1a5ec:	add.w	r3, r3, #256	; 0x100
   1a5f0:	add.w	ip, ip, #512	; 0x200
   1a5f4:	uxtb	r6, r4
   1a5f6:	ldr.w	r8, [r0, lr, lsl #2]
   1a5fa:	add.w	r6, r6, #768	; 0x300
   1a5fe:	ldr.w	r3, [r0, r3, lsl #2]
   1a602:	ldr.w	lr, [r0, ip, lsl #2]
   1a606:	add	r3, r8
   1a608:	ldr.w	ip, [r0, r6, lsl #2]
   1a60c:	eor.w	r3, r3, lr
   1a610:	ldr	r6, [r0, r7]
   1a612:	add	r3, ip
   1a614:	movw	r7, #4164	; 0x1044
   1a618:	eors	r5, r3
   1a61a:	eors	r6, r4
   1a61c:	ubfx	r4, r5, #16, #8
   1a620:	ubfx	ip, r5, #8, #8
   1a624:	mov.w	lr, r5, lsr #24
   1a628:	add.w	r4, r4, #256	; 0x100
   1a62c:	uxtb	r3, r5
   1a62e:	add.w	ip, ip, #512	; 0x200
   1a632:	ldr.w	lr, [r0, lr, lsl #2]
   1a636:	add.w	r3, r3, #768	; 0x300
   1a63a:	ldr.w	r4, [r0, r4, lsl #2]
   1a63e:	ldr.w	ip, [r0, ip, lsl #2]
   1a642:	ldr.w	r3, [r0, r3, lsl #2]
   1a646:	add	r4, lr
   1a648:	eor.w	r4, r4, ip
   1a64c:	ldr	r7, [r0, r7]
   1a64e:	add	r4, r3
   1a650:	add.w	r3, r0, #4160	; 0x1040
   1a654:	eors	r4, r6
   1a656:	ubfx	r6, r4, #16, #8
   1a65a:	ldr	r3, [r3, #0]
   1a65c:	add.w	r6, r6, #256	; 0x100
   1a660:	mov.w	lr, r4, lsr #24
   1a664:	ubfx	ip, r4, #8, #8
   1a668:	eors	r5, r3
   1a66a:	add.w	ip, ip, #512	; 0x200
   1a66e:	ldr.w	r3, [r0, r6, lsl #2]
   1a672:	uxtb	r6, r4
   1a674:	ldr.w	lr, [r0, lr, lsl #2]
   1a678:	add.w	r6, r6, #768	; 0x300
   1a67c:	ldr.w	ip, [r0, ip, lsl #2]
   1a680:	add	r3, lr
   1a682:	eors	r4, r7
   1a684:	ldr.w	r0, [r0, r6, lsl #2]
   1a688:	eor.w	r3, r3, ip
   1a68c:	str	r4, [r1, #0]
   1a68e:	add	r3, r0
   1a690:	eors	r3, r5
   1a692:	str	r3, [r2, #0]
   1a694:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1a698:	movw	r3, #4164	; 0x1044
   1a69c:	add.w	ip, r0, #4160	; 0x1040
   1a6a0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a6a4:	ldr	r3, [r0, r3]
   1a6a6:	ldr	r4, [r1, #0]
   1a6a8:	eors	r4, r3
   1a6aa:	ubfx	r3, r4, #16, #8
   1a6ae:	ubfx	r7, r4, #8, #8
   1a6b2:	mov.w	lr, r4, lsr #24
   1a6b6:	add.w	r3, r3, #256	; 0x100
   1a6ba:	add.w	r7, r7, #512	; 0x200
   1a6be:	uxtb	r6, r4
   1a6c0:	ldr.w	r8, [r0, lr, lsl #2]
   1a6c4:	add.w	r6, r6, #768	; 0x300
   1a6c8:	ldr.w	r3, [r0, r3, lsl #2]
   1a6cc:	ldr.w	r5, [r0, r7, lsl #2]
   1a6d0:	add	r3, r8
   1a6d2:	ldr.w	r7, [r0, r6, lsl #2]
   1a6d6:	eors	r3, r5
   1a6d8:	ldr.w	r6, [ip]
   1a6dc:	ldr	r5, [r2, #0]
   1a6de:	add	r3, r7
   1a6e0:	movw	r7, #4156	; 0x103c
   1a6e4:	movw	ip, #4152	; 0x1038
   1a6e8:	eors	r5, r6
   1a6ea:	ldr.w	r8, [r0, r7]
   1a6ee:	eors	r3, r5
   1a6f0:	ubfx	r6, r3, #16, #8
   1a6f4:	ubfx	r7, r3, #8, #8
   1a6f8:	add.w	r6, r6, #256	; 0x100
   1a6fc:	mov.w	lr, r3, lsr #24
   1a700:	eor.w	r5, r4, r8
   1a704:	add.w	r7, r7, #512	; 0x200
   1a708:	ldr.w	r4, [r0, r6, lsl #2]
   1a70c:	uxtb	r6, r3
   1a70e:	ldr.w	r8, [r0, lr, lsl #2]
   1a712:	add.w	r6, r6, #768	; 0x300
   1a716:	ldr.w	lr, [r0, r7, lsl #2]
   1a71a:	add	r4, r8
   1a71c:	ldr.w	r7, [r0, r6, lsl #2]
   1a720:	eor.w	r4, r4, lr
   1a724:	ldr.w	r6, [r0, ip]
   1a728:	add	r4, r7
   1a72a:	movw	r7, #4148	; 0x1034
   1a72e:	eors	r4, r5
   1a730:	eors	r3, r6
   1a732:	ubfx	r5, r4, #16, #8
   1a736:	ubfx	ip, r4, #8, #8
   1a73a:	mov.w	lr, r4, lsr #24
   1a73e:	add.w	r5, r5, #256	; 0x100
   1a742:	add.w	ip, ip, #512	; 0x200
   1a746:	uxtb	r6, r4
   1a748:	ldr.w	r8, [r0, lr, lsl #2]
   1a74c:	add.w	r6, r6, #768	; 0x300
   1a750:	ldr.w	r5, [r0, r5, lsl #2]
   1a754:	ldr.w	lr, [r0, ip, lsl #2]
   1a758:	add	r5, r8
   1a75a:	ldr.w	ip, [r0, r6, lsl #2]
   1a75e:	eor.w	r5, r5, lr
   1a762:	ldr	r6, [r0, r7]
   1a764:	add	r5, ip
   1a766:	movw	r7, #4144	; 0x1030
   1a76a:	eors	r3, r5
   1a76c:	eor.w	r5, r4, r6
   1a770:	ubfx	r4, r3, #16, #8
   1a774:	ubfx	ip, r3, #8, #8
   1a778:	mov.w	lr, r3, lsr #24
   1a77c:	add.w	r4, r4, #256	; 0x100
   1a780:	add.w	ip, ip, #512	; 0x200
   1a784:	uxtb	r6, r3
   1a786:	ldr.w	r8, [r0, lr, lsl #2]
   1a78a:	add.w	r6, r6, #768	; 0x300
   1a78e:	ldr.w	r4, [r0, r4, lsl #2]
   1a792:	ldr.w	lr, [r0, ip, lsl #2]
   1a796:	add	r4, r8
   1a798:	ldr.w	ip, [r0, r6, lsl #2]
   1a79c:	eor.w	r4, r4, lr
   1a7a0:	ldr	r6, [r0, r7]
   1a7a2:	add	r4, ip
   1a7a4:	movw	r7, #4140	; 0x102c
   1a7a8:	eors	r4, r5
   1a7aa:	eors	r3, r6
   1a7ac:	ubfx	r5, r4, #16, #8
   1a7b0:	ubfx	ip, r4, #8, #8
   1a7b4:	mov.w	lr, r4, lsr #24
   1a7b8:	add.w	r5, r5, #256	; 0x100
   1a7bc:	add.w	ip, ip, #512	; 0x200
   1a7c0:	uxtb	r6, r4
   1a7c2:	ldr.w	r8, [r0, lr, lsl #2]
   1a7c6:	add.w	r6, r6, #768	; 0x300
   1a7ca:	ldr.w	r5, [r0, r5, lsl #2]
   1a7ce:	ldr.w	lr, [r0, ip, lsl #2]
   1a7d2:	add	r5, r8
   1a7d4:	ldr.w	ip, [r0, r6, lsl #2]
   1a7d8:	eor.w	r5, r5, lr
   1a7dc:	ldr	r6, [r0, r7]
   1a7de:	add	r5, ip
   1a7e0:	eors	r3, r5
   1a7e2:	eor.w	r5, r4, r6
   1a7e6:	ubfx	r4, r3, #16, #8
   1a7ea:	ubfx	r7, r3, #8, #8
   1a7ee:	mov.w	ip, r3, lsr #24
   1a7f2:	add.w	r4, r4, #256	; 0x100
   1a7f6:	uxtb	r6, r3
   1a7f8:	add.w	r7, r7, #512	; 0x200
   1a7fc:	ldr.w	lr, [r0, ip, lsl #2]
   1a800:	add.w	r6, r6, #768	; 0x300
   1a804:	ldr.w	r4, [r0, r4, lsl #2]
   1a808:	ldr.w	ip, [r0, r7, lsl #2]
   1a80c:	add	r4, lr
   1a80e:	ldr.w	r7, [r0, r6, lsl #2]
   1a812:	eor.w	r4, r4, ip
   1a816:	movw	r6, #4136	; 0x1028
   1a81a:	add	r4, r7
   1a81c:	ldr.w	r8, [r0, r6]
   1a820:	eors	r4, r5
   1a822:	movw	ip, #4132	; 0x1024
   1a826:	ubfx	r6, r4, #16, #8
   1a82a:	ubfx	r7, r4, #8, #8
   1a82e:	add.w	r6, r6, #256	; 0x100
   1a832:	mov.w	lr, r4, lsr #24
   1a836:	add.w	r7, r7, #512	; 0x200
   1a83a:	eor.w	r3, r3, r8
   1a83e:	ldr.w	r5, [r0, r6, lsl #2]
   1a842:	uxtb	r6, r4
   1a844:	ldr.w	r8, [r0, lr, lsl #2]
   1a848:	add.w	r6, r6, #768	; 0x300
   1a84c:	ldr.w	lr, [r0, r7, lsl #2]
   1a850:	add	r5, r8
   1a852:	ldr.w	r7, [r0, r6, lsl #2]
   1a856:	eor.w	r5, r5, lr
   1a85a:	ldr.w	r6, [r0, ip]
   1a85e:	add	r5, r7
   1a860:	add.w	r7, r0, #4128	; 0x1020
   1a864:	eors	r3, r5
   1a866:	eor.w	r5, r4, r6
   1a86a:	ubfx	r4, r3, #16, #8
   1a86e:	ubfx	ip, r3, #8, #8
   1a872:	mov.w	lr, r3, lsr #24
   1a876:	add.w	r4, r4, #256	; 0x100
   1a87a:	add.w	ip, ip, #512	; 0x200
   1a87e:	uxtb	r6, r3
   1a880:	ldr.w	r8, [r0, lr, lsl #2]
   1a884:	add.w	r6, r6, #768	; 0x300
   1a888:	ldr.w	r4, [r0, r4, lsl #2]
   1a88c:	ldr.w	lr, [r0, ip, lsl #2]
   1a890:	add	r4, r8
   1a892:	ldr.w	ip, [r0, r6, lsl #2]
   1a896:	eor.w	r4, r4, lr
   1a89a:	ldr	r6, [r7, #0]
   1a89c:	add	r4, ip
   1a89e:	movw	r7, #4124	; 0x101c
   1a8a2:	eors	r4, r5
   1a8a4:	eor.w	r5, r3, r6
   1a8a8:	ubfx	r3, r4, #16, #8
   1a8ac:	ubfx	ip, r4, #8, #8
   1a8b0:	mov.w	lr, r4, lsr #24
   1a8b4:	add.w	r3, r3, #256	; 0x100
   1a8b8:	add.w	ip, ip, #512	; 0x200
   1a8bc:	uxtb	r6, r4
   1a8be:	ldr.w	r8, [r0, lr, lsl #2]
   1a8c2:	add.w	r6, r6, #768	; 0x300
   1a8c6:	ldr.w	r3, [r0, r3, lsl #2]
   1a8ca:	ldr.w	lr, [r0, ip, lsl #2]
   1a8ce:	add	r3, r8
   1a8d0:	ldr.w	ip, [r0, r6, lsl #2]
   1a8d4:	eor.w	r3, r3, lr
   1a8d8:	ldr	r6, [r0, r7]
   1a8da:	add	r3, ip
   1a8dc:	movw	r7, #4120	; 0x1018
   1a8e0:	eors	r3, r5
   1a8e2:	eor.w	r5, r4, r6
   1a8e6:	ubfx	r4, r3, #16, #8
   1a8ea:	ubfx	ip, r3, #8, #8
   1a8ee:	mov.w	lr, r3, lsr #24
   1a8f2:	add.w	r4, r4, #256	; 0x100
   1a8f6:	add.w	ip, ip, #512	; 0x200
   1a8fa:	uxtb	r6, r3
   1a8fc:	ldr.w	r8, [r0, lr, lsl #2]
   1a900:	add.w	r6, r6, #768	; 0x300
   1a904:	ldr.w	r4, [r0, r4, lsl #2]
   1a908:	ldr.w	lr, [r0, ip, lsl #2]
   1a90c:	add	r4, r8
   1a90e:	ldr.w	ip, [r0, r6, lsl #2]
   1a912:	eor.w	r4, r4, lr
   1a916:	ldr	r6, [r0, r7]
   1a918:	add	r4, ip
   1a91a:	movw	r7, #4116	; 0x1014
   1a91e:	eors	r4, r5
   1a920:	eor.w	r5, r3, r6
   1a924:	ubfx	r3, r4, #16, #8
   1a928:	ubfx	ip, r4, #8, #8
   1a92c:	mov.w	lr, r4, lsr #24
   1a930:	add.w	r3, r3, #256	; 0x100
   1a934:	add.w	ip, ip, #512	; 0x200
   1a938:	uxtb	r6, r4
   1a93a:	ldr.w	r8, [r0, lr, lsl #2]
   1a93e:	add.w	r6, r6, #768	; 0x300
   1a942:	ldr.w	r3, [r0, r3, lsl #2]
   1a946:	ldr.w	lr, [r0, ip, lsl #2]
   1a94a:	add	r3, r8
   1a94c:	ldr.w	ip, [r0, r6, lsl #2]
   1a950:	eor.w	r3, r3, lr
   1a954:	ldr	r6, [r0, r7]
   1a956:	add	r3, ip
   1a958:	movw	r7, #4112	; 0x1010
   1a95c:	eors	r3, r5
   1a95e:	eor.w	r5, r4, r6
   1a962:	ubfx	r4, r3, #16, #8
   1a966:	ubfx	ip, r3, #8, #8
   1a96a:	mov.w	lr, r3, lsr #24
   1a96e:	add.w	r4, r4, #256	; 0x100
   1a972:	add.w	ip, ip, #512	; 0x200
   1a976:	uxtb	r6, r3
   1a978:	ldr.w	r8, [r0, lr, lsl #2]
   1a97c:	add.w	r6, r6, #768	; 0x300
   1a980:	ldr.w	r4, [r0, r4, lsl #2]
   1a984:	ldr.w	lr, [r0, ip, lsl #2]
   1a988:	add	r4, r8
   1a98a:	ldr.w	ip, [r0, r6, lsl #2]
   1a98e:	eor.w	r4, r4, lr
   1a992:	ldr	r6, [r0, r7]
   1a994:	add	r4, ip
   1a996:	movw	r7, #4108	; 0x100c
   1a99a:	eors	r4, r5
   1a99c:	eor.w	r5, r3, r6
   1a9a0:	ubfx	r3, r4, #16, #8
   1a9a4:	ubfx	ip, r4, #8, #8
   1a9a8:	mov.w	lr, r4, lsr #24
   1a9ac:	add.w	r3, r3, #256	; 0x100
   1a9b0:	add.w	ip, ip, #512	; 0x200
   1a9b4:	uxtb	r6, r4
   1a9b6:	ldr.w	r8, [r0, lr, lsl #2]
   1a9ba:	add.w	r6, r6, #768	; 0x300
   1a9be:	ldr.w	r3, [r0, r3, lsl #2]
   1a9c2:	ldr.w	lr, [r0, ip, lsl #2]
   1a9c6:	add	r3, r8
   1a9c8:	ldr.w	ip, [r0, r6, lsl #2]
   1a9cc:	eor.w	r3, r3, lr
   1a9d0:	ldr	r6, [r0, r7]
   1a9d2:	add	r3, ip
   1a9d4:	movw	r7, #4104	; 0x1008
   1a9d8:	eors	r3, r5
   1a9da:	eor.w	r5, r4, r6
   1a9de:	ubfx	r4, r3, #16, #8
   1a9e2:	ubfx	ip, r3, #8, #8
   1a9e6:	mov.w	lr, r3, lsr #24
   1a9ea:	add.w	r4, r4, #256	; 0x100
   1a9ee:	add.w	ip, ip, #512	; 0x200
   1a9f2:	uxtb	r6, r3
   1a9f4:	ldr.w	r8, [r0, lr, lsl #2]
   1a9f8:	add.w	r6, r6, #768	; 0x300
   1a9fc:	ldr.w	r4, [r0, r4, lsl #2]
   1aa00:	ldr.w	lr, [r0, ip, lsl #2]
   1aa04:	add	r4, r8
   1aa06:	ldr.w	ip, [r0, r6, lsl #2]
   1aa0a:	eor.w	r4, r4, lr
   1aa0e:	ldr	r6, [r0, r7]
   1aa10:	add	r4, ip
   1aa12:	add.w	r7, r0, #4096	; 0x1000
   1aa16:	eors	r4, r5
   1aa18:	eor.w	r5, r3, r6
   1aa1c:	ubfx	r3, r4, #16, #8
   1aa20:	ubfx	ip, r4, #8, #8
   1aa24:	mov.w	lr, r4, lsr #24
   1aa28:	add.w	r3, r3, #256	; 0x100
   1aa2c:	uxtb	r6, r4
   1aa2e:	add.w	ip, ip, #512	; 0x200
   1aa32:	ldr.w	lr, [r0, lr, lsl #2]
   1aa36:	add.w	r6, r6, #768	; 0x300
   1aa3a:	ldr.w	r3, [r0, r3, lsl #2]
   1aa3e:	ldr.w	ip, [r0, ip, lsl #2]
   1aa42:	ldr.w	r6, [r0, r6, lsl #2]
   1aa46:	add	r3, lr
   1aa48:	eor.w	r3, r3, ip
   1aa4c:	ldr	r7, [r7, #0]
   1aa4e:	add	r3, r6
   1aa50:	movw	r6, #4100	; 0x1004
   1aa54:	eors	r3, r5
   1aa56:	ldr	r6, [r0, r6]
   1aa58:	ubfx	r5, r3, #16, #8
   1aa5c:	ubfx	ip, r3, #8, #8
   1aa60:	mov.w	lr, r3, lsr #24
   1aa64:	add.w	r5, r5, #256	; 0x100
   1aa68:	eors	r7, r3
   1aa6a:	add.w	ip, ip, #512	; 0x200
   1aa6e:	uxtb	r3, r3
   1aa70:	ldr.w	r5, [r0, r5, lsl #2]
   1aa74:	ldr.w	lr, [r0, lr, lsl #2]
   1aa78:	add.w	r3, r3, #768	; 0x300
   1aa7c:	ldr.w	ip, [r0, ip, lsl #2]
   1aa80:	eors	r6, r4
   1aa82:	ldr.w	r3, [r0, r3, lsl #2]
   1aa86:	add.w	r4, r5, lr
   1aa8a:	eor.w	r4, r4, ip
   1aa8e:	str	r7, [r1, #0]
   1aa90:	add	r4, r3
   1aa92:	eors	r4, r6
   1aa94:	str	r4, [r2, #0]
   1aa96:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1aa9a:	nop
   1aa9c:	ldr	r1, [pc, #12]	; (1aaac <setlogin@@Base+0x100c>)
   1aa9e:	movw	r2, #4168	; 0x1048
   1aaa2:	push	{r3, lr}
   1aaa4:	add	r1, pc
   1aaa6:	blx	3a94 <memcpy@plt>
   1aaaa:	pop	{r3, pc}
   1aaac:	lsls	r4, r2, #18
   1aaae:	movs	r2, r0
   1aab0:	push	{r4, r5, r6, r7}
   1aab2:	movs	r3, #4
   1aab4:	ldrh	r4, [r2, #0]
   1aab6:	mov	r6, r0
   1aab8:	movs	r0, #0
   1aaba:	cmp	r1, r4
   1aabc:	add.w	r7, r4, #1
   1aac0:	mov	r5, r6
   1aac2:	it	hi
   1aac4:	addhi	r5, r6, r4
   1aac6:	add.w	r3, r3, #4294967295	; 0xffffffff
   1aaca:	it	hi
   1aacc:	uxthhi	r4, r7
   1aace:	ldrb	r5, [r5, #0]
   1aad0:	it	ls
   1aad2:	movls	r4, #1
   1aad4:	ands.w	r3, r3, #255	; 0xff
   1aad8:	orr.w	r0, r5, r0, lsl #8
   1aadc:	bne.n	1aaba <setlogin@@Base+0x101a>
   1aade:	strh	r4, [r2, #0]
   1aae0:	pop	{r4, r5, r6, r7}
   1aae2:	bx	lr
   1aae4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1aae8:	mov	r7, r2
   1aaea:	ldr	r2, [pc, #188]	; (1aba8 <setlogin@@Base+0x1108>)
   1aaec:	sub	sp, #16
   1aaee:	ldr	r3, [pc, #188]	; (1abac <setlogin@@Base+0x110c>)
   1aaf0:	add.w	r9, r0, #4160	; 0x1040
   1aaf4:	add	r2, pc
   1aaf6:	add.w	r9, r9, #4
   1aafa:	add.w	r5, r0, #4096	; 0x1000
   1aafe:	addw	r4, r0, #4092	; 0xffc
   1ab02:	ldr	r3, [r2, r3]
   1ab04:	add.w	sl, sp, #2
   1ab08:	mov	r6, r0
   1ab0a:	mov	r8, r1
   1ab0c:	ldr	r3, [r3, #0]
   1ab0e:	str	r3, [sp, #12]
   1ab10:	mov.w	r3, #0
   1ab14:	movs	r3, #0
   1ab16:	strh.w	r3, [sp, #2]
   1ab1a:	mov	r2, sl
   1ab1c:	mov	r1, r7
   1ab1e:	mov	r0, r8
   1ab20:	bl	1aab0 <setlogin@@Base+0x1010>
   1ab24:	ldr.w	r3, [r4, #4]!
   1ab28:	cmp	r4, r9
   1ab2a:	eor.w	r0, r0, r3
   1ab2e:	str	r0, [r4, #0]
   1ab30:	bne.n	1ab1a <setlogin@@Base+0x107a>
   1ab32:	add.w	r7, r6, #4160	; 0x1040
   1ab36:	add.w	r9, sp, #8
   1ab3a:	adds	r7, #8
   1ab3c:	add.w	r8, sp, #4
   1ab40:	movs	r3, #0
   1ab42:	strh.w	r3, [sp, #2]
   1ab46:	strd	r3, r3, [sp, #4]
   1ab4a:	mov	r2, r9
   1ab4c:	mov	r1, r8
   1ab4e:	mov	r0, r6
   1ab50:	bl	1a2ac <setlogin@@Base+0x80c>
   1ab54:	ldrd	r2, r3, [sp, #4]
   1ab58:	strd	r2, r3, [r5]
   1ab5c:	adds	r5, #8
   1ab5e:	cmp	r5, r7
   1ab60:	bne.n	1ab4a <setlogin@@Base+0x10aa>
   1ab62:	add.w	r7, r6, #1024	; 0x400
   1ab66:	add.w	sl, r6, #5120	; 0x1400
   1ab6a:	sub.w	r4, r7, #1024	; 0x400
   1ab6e:	mov	r2, r9
   1ab70:	mov	r1, r8
   1ab72:	mov	r0, r6
   1ab74:	bl	1a2ac <setlogin@@Base+0x80c>
   1ab78:	ldrd	r5, r3, [sp, #4]
   1ab7c:	strd	r5, r3, [r4]
   1ab80:	adds	r4, #8
   1ab82:	cmp	r4, r7
   1ab84:	bne.n	1ab6e <setlogin@@Base+0x10ce>
   1ab86:	add.w	r7, r4, #1024	; 0x400
   1ab8a:	cmp	r7, sl
   1ab8c:	bne.n	1ab6a <setlogin@@Base+0x10ca>
   1ab8e:	ldr	r2, [pc, #32]	; (1abb0 <setlogin@@Base+0x1110>)
   1ab90:	ldr	r3, [pc, #24]	; (1abac <setlogin@@Base+0x110c>)
   1ab92:	add	r2, pc
   1ab94:	ldr	r3, [r2, r3]
   1ab96:	ldr	r2, [r3, #0]
   1ab98:	ldr	r3, [sp, #12]
   1ab9a:	eors	r2, r3
   1ab9c:	bne.n	1aba4 <setlogin@@Base+0x1104>
   1ab9e:	add	sp, #16
   1aba0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1aba4:	blx	3d00 <__stack_chk_fail@plt>
   1aba8:	movs	r0, #92	; 0x5c
   1abaa:	movs	r3, r0
   1abac:	lsls	r4, r7, #17
   1abae:	movs	r0, r0
   1abb0:	subs	r6, r7, #6
   1abb2:	movs	r3, r0
   1abb4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1abb8:	sub	sp, #28
   1abba:	mov	r6, r2
   1abbc:	ldr	r2, [pc, #288]	; (1ace0 <setlogin@@Base+0x1240>)
   1abbe:	mov	r8, r3
   1abc0:	add.w	r3, r0, #4096	; 0x1000
   1abc4:	str	r3, [sp, #4]
   1abc6:	add	r2, pc
   1abc8:	ldr	r3, [pc, #280]	; (1ace4 <setlogin@@Base+0x1244>)
   1abca:	add.w	r9, r0, #4160	; 0x1040
   1abce:	ldrh.w	fp, [sp, #64]	; 0x40
   1abd2:	add.w	r9, r9, #4
   1abd6:	addw	sl, r0, #4092	; 0xffc
   1abda:	add.w	r4, sp, #10
   1abde:	ldr	r3, [r2, r3]
   1abe0:	mov	r7, r0
   1abe2:	mov	r5, r1
   1abe4:	movs	r2, #0
   1abe6:	ldr	r3, [r3, #0]
   1abe8:	str	r3, [sp, #20]
   1abea:	mov.w	r3, #0
   1abee:	strh.w	r2, [sp, #10]
   1abf2:	mov	r2, r4
   1abf4:	mov	r1, fp
   1abf6:	mov	r0, r8
   1abf8:	bl	1aab0 <setlogin@@Base+0x1010>
   1abfc:	ldr.w	r2, [sl, #4]!
   1ac00:	cmp	sl, r9
   1ac02:	eor.w	r0, r0, r2
   1ac06:	str.w	r0, [sl]
   1ac0a:	bne.n	1abf2 <setlogin@@Base+0x1152>
   1ac0c:	add.w	fp, r7, #4160	; 0x1040
   1ac10:	ldr.w	sl, [sp, #4]
   1ac14:	add.w	r9, sp, #16
   1ac18:	add.w	fp, fp, #8
   1ac1c:	add.w	r8, sp, #12
   1ac20:	movs	r3, #0
   1ac22:	strh.w	r3, [sp, #10]
   1ac26:	strd	r3, r3, [sp, #12]
   1ac2a:	mov	r2, r4
   1ac2c:	mov	r1, r6
   1ac2e:	mov	r0, r5
   1ac30:	bl	1aab0 <setlogin@@Base+0x1010>
   1ac34:	ldr	r3, [sp, #12]
   1ac36:	mov	r2, r4
   1ac38:	mov	r1, r6
   1ac3a:	mov	ip, r0
   1ac3c:	mov	r0, r5
   1ac3e:	eor.w	r3, r3, ip
   1ac42:	str	r3, [sp, #12]
   1ac44:	bl	1aab0 <setlogin@@Base+0x1010>
   1ac48:	ldr	r3, [sp, #16]
   1ac4a:	mov	r2, r9
   1ac4c:	mov	r1, r8
   1ac4e:	mov	ip, r0
   1ac50:	mov	r0, r7
   1ac52:	eor.w	r3, r3, ip
   1ac56:	str	r3, [sp, #16]
   1ac58:	bl	1a2ac <setlogin@@Base+0x80c>
   1ac5c:	ldrd	r2, r3, [sp, #12]
   1ac60:	strd	r2, r3, [sl]
   1ac64:	add.w	sl, sl, #8
   1ac68:	cmp	sl, fp
   1ac6a:	bne.n	1ac2a <setlogin@@Base+0x118a>
   1ac6c:	add.w	fp, r7, #1024	; 0x400
   1ac70:	add.w	r3, r7, #5120	; 0x1400
   1ac74:	str	r3, [sp, #4]
   1ac76:	sub.w	sl, fp, #1024	; 0x400
   1ac7a:	mov	r2, r4
   1ac7c:	mov	r1, r6
   1ac7e:	mov	r0, r5
   1ac80:	bl	1aab0 <setlogin@@Base+0x1010>
   1ac84:	ldr	r3, [sp, #12]
   1ac86:	mov	r2, r4
   1ac88:	mov	r1, r6
   1ac8a:	mov	ip, r0
   1ac8c:	mov	r0, r5
   1ac8e:	eor.w	r3, r3, ip
   1ac92:	str	r3, [sp, #12]
   1ac94:	bl	1aab0 <setlogin@@Base+0x1010>
   1ac98:	ldr	r3, [sp, #16]
   1ac9a:	mov	r2, r9
   1ac9c:	mov	r1, r8
   1ac9e:	mov	ip, r0
   1aca0:	mov	r0, r7
   1aca2:	eor.w	r3, r3, ip
   1aca6:	str	r3, [sp, #16]
   1aca8:	bl	1a2ac <setlogin@@Base+0x80c>
   1acac:	ldrd	r2, r3, [sp, #12]
   1acb0:	strd	r2, r3, [sl]
   1acb4:	add.w	sl, sl, #8
   1acb8:	cmp	sl, fp
   1acba:	bne.n	1ac7a <setlogin@@Base+0x11da>
   1acbc:	ldr	r3, [sp, #4]
   1acbe:	add.w	fp, sl, #1024	; 0x400
   1acc2:	cmp	fp, r3
   1acc4:	bne.n	1ac76 <setlogin@@Base+0x11d6>
   1acc6:	ldr	r2, [pc, #32]	; (1ace8 <setlogin@@Base+0x1248>)
   1acc8:	ldr	r3, [pc, #24]	; (1ace4 <setlogin@@Base+0x1244>)
   1acca:	add	r2, pc
   1accc:	ldr	r3, [r2, r3]
   1acce:	ldr	r2, [r3, #0]
   1acd0:	ldr	r3, [sp, #20]
   1acd2:	eors	r2, r3
   1acd4:	bne.n	1acdc <setlogin@@Base+0x123c>
   1acd6:	add	sp, #28
   1acd8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1acdc:	blx	3d00 <__stack_chk_fail@plt>
   1ace0:	subs	r2, r1, #6
   1ace2:	movs	r3, r0
   1ace4:	lsls	r4, r7, #17
   1ace6:	movs	r0, r0
   1ace8:	subs	r6, r0, #2
   1acea:	movs	r3, r0
   1acec:	push	{r4, lr}
   1acee:	sub	sp, #8
   1acf0:	mov	r4, r0
   1acf2:	strd	r2, r1, [sp]
   1acf6:	bl	1aa9c <setlogin@@Base+0xffc>
   1acfa:	ldrd	r2, r1, [sp]
   1acfe:	mov	r0, r4
   1ad00:	add	sp, #8
   1ad02:	ldmia.w	sp!, {r4, lr}
   1ad06:	b.w	1aae4 <setlogin@@Base+0x1044>
   1ad0a:	nop
   1ad0c:	cbz	r2, 1ad30 <setlogin@@Base+0x1290>
   1ad0e:	push	{r4, r5, r6, lr}
   1ad10:	subs	r5, r2, #1
   1ad12:	mov	r6, r0
   1ad14:	mov	r4, r1
   1ad16:	uxth	r5, r5
   1ad18:	adds	r5, #1
   1ad1a:	add.w	r5, r1, r5, lsl #3
   1ad1e:	adds	r2, r4, #4
   1ad20:	mov	r1, r4
   1ad22:	mov	r0, r6
   1ad24:	adds	r4, #8
   1ad26:	bl	1a2ac <setlogin@@Base+0x80c>
   1ad2a:	cmp	r4, r5
   1ad2c:	bne.n	1ad1e <setlogin@@Base+0x127e>
   1ad2e:	pop	{r4, r5, r6, pc}
   1ad30:	bx	lr
   1ad32:	nop
   1ad34:	cbz	r2, 1ad58 <setlogin@@Base+0x12b8>
   1ad36:	push	{r4, r5, r6, lr}
   1ad38:	subs	r5, r2, #1
   1ad3a:	mov	r6, r0
   1ad3c:	mov	r4, r1
   1ad3e:	uxth	r5, r5
   1ad40:	adds	r5, #1
   1ad42:	add.w	r5, r1, r5, lsl #3
   1ad46:	adds	r2, r4, #4
   1ad48:	mov	r1, r4
   1ad4a:	mov	r0, r6
   1ad4c:	adds	r4, #8
   1ad4e:	bl	1a698 <setlogin@@Base+0xbf8>
   1ad52:	cmp	r4, r5
   1ad54:	bne.n	1ad46 <setlogin@@Base+0x12a6>
   1ad56:	pop	{r4, r5, r6, pc}
   1ad58:	bx	lr
   1ad5a:	nop
   1ad5c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ad60:	mov	r4, r1
   1ad62:	ldr	r1, [pc, #152]	; (1adfc <setlogin@@Base+0x135c>)
   1ad64:	sub	sp, #16
   1ad66:	ldr	r3, [pc, #152]	; (1ae00 <setlogin@@Base+0x1360>)
   1ad68:	add	r1, pc
   1ad6a:	ldr	r3, [r1, r3]
   1ad6c:	ldr	r3, [r3, #0]
   1ad6e:	str	r3, [sp, #12]
   1ad70:	mov.w	r3, #0
   1ad74:	cbz	r2, 1ade0 <setlogin@@Base+0x1340>
   1ad76:	add.w	sl, sp, #8
   1ad7a:	add.w	r9, sp, #4
   1ad7e:	mov	r8, r0
   1ad80:	mov	r7, r2
   1ad82:	movs	r6, #0
   1ad84:	ldr	r5, [r4, #0]
   1ad86:	mov	r2, sl
   1ad88:	ldr	r3, [r4, #4]
   1ad8a:	mov	r1, r9
   1ad8c:	mov	r0, r8
   1ad8e:	rev	r5, r5
   1ad90:	rev	r3, r3
   1ad92:	adds	r6, #8
   1ad94:	strd	r5, r3, [sp, #4]
   1ad98:	bl	1a2ac <setlogin@@Base+0x80c>
   1ad9c:	ldr	r5, [sp, #4]
   1ad9e:	cmp	r7, r6
   1ada0:	ldr	r3, [sp, #8]
   1ada2:	add.w	r4, r4, #8
   1ada6:	mov.w	r1, r5, lsr #24
   1adaa:	mov.w	r2, r5, lsr #16
   1adae:	strb.w	r5, [r4, #-5]
   1adb2:	mov.w	r5, r5, lsr #8
   1adb6:	strb.w	r1, [r4, #-8]
   1adba:	mov.w	r1, r3, lsr #24
   1adbe:	strb.w	r2, [r4, #-7]
   1adc2:	mov.w	r2, r3, lsr #16
   1adc6:	strb.w	r3, [r4, #-1]
   1adca:	mov.w	r3, r3, lsr #8
   1adce:	strb.w	r5, [r4, #-6]
   1add2:	strb.w	r1, [r4, #-4]
   1add6:	strb.w	r2, [r4, #-3]
   1adda:	strb.w	r3, [r4, #-2]
   1adde:	bhi.n	1ad84 <setlogin@@Base+0x12e4>
   1ade0:	ldr	r2, [pc, #32]	; (1ae04 <setlogin@@Base+0x1364>)
   1ade2:	ldr	r3, [pc, #28]	; (1ae00 <setlogin@@Base+0x1360>)
   1ade4:	add	r2, pc
   1ade6:	ldr	r3, [r2, r3]
   1ade8:	ldr	r2, [r3, #0]
   1adea:	ldr	r3, [sp, #12]
   1adec:	eors	r2, r3
   1adee:	bne.n	1adf6 <setlogin@@Base+0x1356>
   1adf0:	add	sp, #16
   1adf2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1adf6:	blx	3d00 <__stack_chk_fail@plt>
   1adfa:	nop
   1adfc:	adds	r0, r5, #7
   1adfe:	movs	r3, r0
   1ae00:	lsls	r4, r7, #17
   1ae02:	movs	r0, r0
   1ae04:	adds	r4, r5, #5
   1ae06:	movs	r3, r0
   1ae08:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ae0c:	mov	r4, r1
   1ae0e:	ldr	r1, [pc, #152]	; (1aea8 <setlogin@@Base+0x1408>)
   1ae10:	sub	sp, #16
   1ae12:	ldr	r3, [pc, #152]	; (1aeac <setlogin@@Base+0x140c>)
   1ae14:	add	r1, pc
   1ae16:	ldr	r3, [r1, r3]
   1ae18:	ldr	r3, [r3, #0]
   1ae1a:	str	r3, [sp, #12]
   1ae1c:	mov.w	r3, #0
   1ae20:	cbz	r2, 1ae8c <setlogin@@Base+0x13ec>
   1ae22:	add.w	sl, sp, #8
   1ae26:	add.w	r9, sp, #4
   1ae2a:	mov	r8, r0
   1ae2c:	mov	r7, r2
   1ae2e:	movs	r6, #0
   1ae30:	ldr	r5, [r4, #0]
   1ae32:	mov	r2, sl
   1ae34:	ldr	r3, [r4, #4]
   1ae36:	mov	r1, r9
   1ae38:	mov	r0, r8
   1ae3a:	rev	r5, r5
   1ae3c:	rev	r3, r3
   1ae3e:	adds	r6, #8
   1ae40:	strd	r5, r3, [sp, #4]
   1ae44:	bl	1a698 <setlogin@@Base+0xbf8>
   1ae48:	ldr	r5, [sp, #4]
   1ae4a:	cmp	r7, r6
   1ae4c:	ldr	r3, [sp, #8]
   1ae4e:	add.w	r4, r4, #8
   1ae52:	mov.w	r1, r5, lsr #24
   1ae56:	mov.w	r2, r5, lsr #16
   1ae5a:	strb.w	r5, [r4, #-5]
   1ae5e:	mov.w	r5, r5, lsr #8
   1ae62:	strb.w	r1, [r4, #-8]
   1ae66:	mov.w	r1, r3, lsr #24
   1ae6a:	strb.w	r2, [r4, #-7]
   1ae6e:	mov.w	r2, r3, lsr #16
   1ae72:	strb.w	r3, [r4, #-1]
   1ae76:	mov.w	r3, r3, lsr #8
   1ae7a:	strb.w	r5, [r4, #-6]
   1ae7e:	strb.w	r1, [r4, #-4]
   1ae82:	strb.w	r2, [r4, #-3]
   1ae86:	strb.w	r3, [r4, #-2]
   1ae8a:	bhi.n	1ae30 <setlogin@@Base+0x1390>
   1ae8c:	ldr	r2, [pc, #32]	; (1aeb0 <setlogin@@Base+0x1410>)
   1ae8e:	ldr	r3, [pc, #28]	; (1aeac <setlogin@@Base+0x140c>)
   1ae90:	add	r2, pc
   1ae92:	ldr	r3, [r2, r3]
   1ae94:	ldr	r2, [r3, #0]
   1ae96:	ldr	r3, [sp, #12]
   1ae98:	eors	r2, r3
   1ae9a:	bne.n	1aea2 <setlogin@@Base+0x1402>
   1ae9c:	add	sp, #16
   1ae9e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1aea2:	blx	3d00 <__stack_chk_fail@plt>
   1aea6:	nop
   1aea8:	adds	r4, r7, #4
   1aeaa:	movs	r3, r0
   1aeac:	lsls	r4, r7, #17
   1aeae:	movs	r0, r0
   1aeb0:	adds	r0, r0, #3
   1aeb2:	movs	r3, r0
   1aeb4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aeb8:	mov	sl, r0
   1aeba:	ldr	r0, [pc, #180]	; (1af70 <setlogin@@Base+0x14d0>)
   1aebc:	mov	r7, r1
   1aebe:	ldr	r1, [pc, #180]	; (1af74 <setlogin@@Base+0x14d4>)
   1aec0:	sub	sp, #28
   1aec2:	add	r0, pc
   1aec4:	ldr	r1, [r0, r1]
   1aec6:	ldr	r1, [r1, #0]
   1aec8:	str	r1, [sp, #20]
   1aeca:	mov.w	r1, #0
   1aece:	cmp	r3, #0
   1aed0:	beq.n	1af56 <setlogin@@Base+0x14b6>
   1aed2:	mov	r8, r3
   1aed4:	movw	r9, #65529	; 0xfff9
   1aed8:	ldrb	r3, [r7, #0]
   1aeda:	movt	r9, #65535	; 0xffff
   1aede:	adds	r6, r2, #7
   1aee0:	sub.w	r9, r9, r2
   1aee4:	add.w	fp, sp, #12
   1aee8:	add	r2, sp, #16
   1aeea:	mov	r1, r7
   1aeec:	sub.w	r4, r6, #8
   1aef0:	subs	r7, r6, #7
   1aef2:	b.n	1aef8 <setlogin@@Base+0x1458>
   1aef4:	ldrb.w	r3, [r1, #1]!
   1aef8:	ldrb.w	r5, [r4, #1]!
   1aefc:	cmp	r4, r6
   1aefe:	eor.w	r5, r5, r3
   1af02:	strb	r5, [r4, #0]
   1af04:	bne.n	1aef4 <setlogin@@Base+0x1454>
   1af06:	ldr	r4, [r7, #0]
   1af08:	mov	r1, fp
   1af0a:	ldr	r3, [r7, #4]
   1af0c:	mov	r0, sl
   1af0e:	rev	r4, r4
   1af10:	str	r2, [sp, #4]
   1af12:	rev	r3, r3
   1af14:	strd	r4, r3, [sp, #12]
   1af18:	bl	1a2ac <setlogin@@Base+0x80c>
   1af1c:	ldrd	r1, r0, [sp, #12]
   1af20:	ldr	r2, [sp, #4]
   1af22:	lsrs	r4, r1, #16
   1af24:	lsrs	r3, r1, #24
   1af26:	strb.w	r1, [r6, #-4]
   1af2a:	lsrs	r1, r1, #8
   1af2c:	strb.w	r4, [r6, #-6]
   1af30:	lsrs	r4, r0, #24
   1af32:	strb.w	r1, [r6, #-5]
   1af36:	lsrs	r1, r0, #8
   1af38:	strb.w	r4, [r6, #-3]
   1af3c:	lsrs	r4, r0, #16
   1af3e:	strb.w	r1, [r6, #-1]
   1af42:	strb.w	r3, [r6, #-7]
   1af46:	strb.w	r4, [r6, #-2]
   1af4a:	strb.w	r0, [r6], #8
   1af4e:	add.w	r1, r9, r6
   1af52:	cmp	r1, r8
   1af54:	bcc.n	1aeea <setlogin@@Base+0x144a>
   1af56:	ldr	r2, [pc, #32]	; (1af78 <setlogin@@Base+0x14d8>)
   1af58:	ldr	r3, [pc, #24]	; (1af74 <setlogin@@Base+0x14d4>)
   1af5a:	add	r2, pc
   1af5c:	ldr	r3, [r2, r3]
   1af5e:	ldr	r2, [r3, #0]
   1af60:	ldr	r3, [sp, #20]
   1af62:	eors	r2, r3
   1af64:	bne.n	1af6c <setlogin@@Base+0x14cc>
   1af66:	add	sp, #28
   1af68:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af6c:	blx	3d00 <__stack_chk_fail@plt>
   1af70:	adds	r6, r1, #2
   1af72:	movs	r3, r0
   1af74:	lsls	r4, r7, #17
   1af76:	movs	r0, r0
   1af78:	subs	r6, r6, r7
   1af7a:	movs	r3, r0
   1af7c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af80:	mov	r9, r0
   1af82:	ldr	r0, [pc, #288]	; (1b0a4 <setlogin@@Base+0x1604>)
   1af84:	mov	r8, r1
   1af86:	ldr	r1, [pc, #288]	; (1b0a8 <setlogin@@Base+0x1608>)
   1af88:	sub.w	r4, r3, #16
   1af8c:	add	r0, pc
   1af8e:	subs	r3, #8
   1af90:	cmp	r3, #7
   1af92:	sub	sp, #20
   1af94:	ldr	r1, [r0, r1]
   1af96:	add.w	r6, r2, r4
   1af9a:	add.w	r5, r2, r3
   1af9e:	ldr	r1, [r1, #0]
   1afa0:	str	r1, [sp, #12]
   1afa2:	mov.w	r1, #0
   1afa6:	bls.n	1b094 <setlogin@@Base+0x15f4>
   1afa8:	mvns	r7, r4
   1afaa:	bic.w	r7, r7, #7
   1afae:	add	r7, r5
   1afb0:	adds	r6, #7
   1afb2:	add.w	fp, sp, #8
   1afb6:	add.w	sl, sp, #4
   1afba:	ldr	r4, [r5, #0]
   1afbc:	mov	r2, fp
   1afbe:	ldr	r3, [r5, #4]
   1afc0:	mov	r1, sl
   1afc2:	mov	r0, r9
   1afc4:	rev	r4, r4
   1afc6:	rev	r3, r3
   1afc8:	strd	r4, r3, [sp, #4]
   1afcc:	bl	1a698 <setlogin@@Base+0xbf8>
   1afd0:	ldr.w	ip, [sp, #4]
   1afd4:	ldr	r3, [sp, #8]
   1afd6:	sub.w	r0, r6, #8
   1afda:	mov	r2, r5
   1afdc:	mov.w	lr, ip, lsr #16
   1afe0:	mov.w	r1, ip, lsr #24
   1afe4:	strb.w	ip, [r5, #3]
   1afe8:	mov	r4, r0
   1afea:	mov.w	ip, ip, lsr #8
   1afee:	strb.w	lr, [r5, #1]
   1aff2:	strb	r3, [r5, #7]
   1aff4:	mov.w	lr, r3, lsr #24
   1aff8:	strb.w	ip, [r5, #2]
   1affc:	mov.w	ip, r3, lsr #16
   1b000:	strb	r1, [r5, #0]
   1b002:	lsrs	r3, r3, #8
   1b004:	strb.w	lr, [r5, #4]
   1b008:	strb.w	ip, [r5, #5]
   1b00c:	strb	r3, [r5, #6]
   1b00e:	b.n	1b012 <setlogin@@Base+0x1572>
   1b010:	ldrb	r1, [r2, #0]
   1b012:	ldrb.w	r3, [r4, #1]!
   1b016:	cmp	r4, r6
   1b018:	eor.w	r3, r3, r1
   1b01c:	strb.w	r3, [r2], #1
   1b020:	bne.n	1b010 <setlogin@@Base+0x1570>
   1b022:	subs	r5, #8
   1b024:	mov	r6, r0
   1b026:	cmp	r7, r5
   1b028:	bne.n	1afba <setlogin@@Base+0x151a>
   1b02a:	ldr	r4, [r7, #0]
   1b02c:	mov	r2, fp
   1b02e:	ldr	r3, [r7, #4]
   1b030:	mov	r1, sl
   1b032:	mov	r0, r9
   1b034:	rev	r4, r4
   1b036:	rev	r3, r3
   1b038:	strd	r4, r3, [sp, #4]
   1b03c:	bl	1a698 <setlogin@@Base+0xbf8>
   1b040:	ldr	r4, [sp, #4]
   1b042:	ldr	r0, [sp, #8]
   1b044:	add.w	r2, r8, #4294967295	; 0xffffffff
   1b048:	mov	r1, r7
   1b04a:	add.w	r8, r8, #7
   1b04e:	lsrs	r3, r4, #24
   1b050:	lsrs	r5, r4, #16
   1b052:	strb	r4, [r7, #3]
   1b054:	lsrs	r4, r4, #8
   1b056:	strb	r0, [r7, #7]
   1b058:	strb	r4, [r7, #2]
   1b05a:	lsrs	r4, r0, #24
   1b05c:	strb	r3, [r7, #0]
   1b05e:	strb	r4, [r7, #4]
   1b060:	lsrs	r4, r0, #16
   1b062:	strb	r5, [r7, #1]
   1b064:	lsrs	r0, r0, #8
   1b066:	strb	r4, [r7, #5]
   1b068:	strb	r0, [r7, #6]
   1b06a:	b.n	1b06e <setlogin@@Base+0x15ce>
   1b06c:	ldrb	r3, [r1, #0]
   1b06e:	ldrb.w	r0, [r2, #1]!
   1b072:	cmp	r2, r8
   1b074:	eor.w	r3, r3, r0
   1b078:	strb.w	r3, [r1], #1
   1b07c:	bne.n	1b06c <setlogin@@Base+0x15cc>
   1b07e:	ldr	r2, [pc, #44]	; (1b0ac <setlogin@@Base+0x160c>)
   1b080:	ldr	r3, [pc, #36]	; (1b0a8 <setlogin@@Base+0x1608>)
   1b082:	add	r2, pc
   1b084:	ldr	r3, [r2, r3]
   1b086:	ldr	r2, [r3, #0]
   1b088:	ldr	r3, [sp, #12]
   1b08a:	eors	r2, r3
   1b08c:	bne.n	1b0a0 <setlogin@@Base+0x1600>
   1b08e:	add	sp, #20
   1b090:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b094:	add.w	fp, sp, #8
   1b098:	add.w	sl, sp, #4
   1b09c:	mov	r7, r5
   1b09e:	b.n	1b02a <setlogin@@Base+0x158a>
   1b0a0:	blx	3d00 <__stack_chk_fail@plt>
   1b0a4:	subs	r4, r0, r7
   1b0a6:	movs	r3, r0
   1b0a8:	lsls	r4, r7, #17
   1b0aa:	movs	r0, r0
   1b0ac:	subs	r6, r1, r3
   1b0ae:	movs	r3, r0
   1b0b0:	cbz	r0, 1b0c8 <setlogin@@Base+0x1628>
   1b0b2:	push	{r4, lr}
   1b0b4:	mov.w	r2, #4294967295	; 0xffffffff
   1b0b8:	mov	r4, r0
   1b0ba:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   1b0be:	mov	r0, r4
   1b0c0:	ldmia.w	sp!, {r4, lr}
   1b0c4:	b.w	3858 <free@plt>
   1b0c8:	bx	lr
   1b0ca:	nop
   1b0cc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b0d0:	mov	r8, r1
   1b0d2:	vpush	{d8}
   1b0d6:	mov	r1, r0
   1b0d8:	mov	r7, r0
   1b0da:	mov	r0, r8
   1b0dc:	mov	r6, r2
   1b0de:	mov	r5, r3
   1b0e0:	sub	sp, #12
   1b0e2:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1b0e6:	mov	r1, r8
   1b0e8:	mov	sl, r0
   1b0ea:	mov	r0, r6
   1b0ec:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1b0f0:	vmov	s16, sl
   1b0f4:	mov	r9, r0
   1b0f6:	mov	r0, sl
   1b0f8:	mov	r1, r9
   1b0fa:	bl	1cc6c <mkdtemp@@Base+0x164c>
   1b0fe:	cmp	r1, #0
   1b100:	beq.n	1b190 <setlogin@@Base+0x16f0>
   1b102:	mov	r0, r9
   1b104:	mov	r4, r1
   1b106:	bl	1cc6c <mkdtemp@@Base+0x164c>
   1b10a:	mov	r0, r4
   1b10c:	cmp	r1, #0
   1b10e:	bne.n	1b104 <setlogin@@Base+0x1664>
   1b110:	mov	r1, r7
   1b112:	mov	r0, r6
   1b114:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1b118:	mov	r1, r4
   1b11a:	bl	1c9d8 <mkdtemp@@Base+0x13b8>
   1b11e:	cmp	r4, #0
   1b120:	mov	r7, r0
   1b122:	ble.n	1b186 <setlogin@@Base+0x16e6>
   1b124:	add.w	r6, r5, r8, lsl #2
   1b128:	add.w	r3, r4, r8
   1b12c:	str.w	r8, [sp]
   1b130:	str	r3, [sp, #4]
   1b132:	cmp	r7, #0
   1b134:	ldr.w	sl, [sp]
   1b138:	itt	gt
   1b13a:	ldrgt	r4, [r6, #0]
   1b13c:	movgt.w	fp, #0
   1b140:	bgt.n	1b168 <setlogin@@Base+0x16c8>
   1b142:	b.n	1b178 <setlogin@@Base+0x16d8>
   1b144:	vmov	r1, s16
   1b148:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1b14c:	mov	sl, r0
   1b14e:	ldr.w	r3, [r5, sl, lsl #2]
   1b152:	mov	r0, fp
   1b154:	str.w	r4, [r5, sl, lsl #2]
   1b158:	movs	r1, #1
   1b15a:	str	r3, [r6, #0]
   1b15c:	mov	r4, r3
   1b15e:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b162:	cmp	r7, r0
   1b164:	mov	fp, r0
   1b166:	beq.n	1b178 <setlogin@@Base+0x16d8>
   1b168:	cmp	r8, sl
   1b16a:	mov	r1, r9
   1b16c:	mov	r0, sl
   1b16e:	ble.n	1b144 <setlogin@@Base+0x16a4>
   1b170:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b174:	mov	sl, r0
   1b176:	b.n	1b14e <setlogin@@Base+0x16ae>
   1b178:	ldr	r3, [sp, #0]
   1b17a:	adds	r6, #4
   1b17c:	ldr	r2, [sp, #4]
   1b17e:	adds	r3, #1
   1b180:	str	r3, [sp, #0]
   1b182:	cmp	r2, r3
   1b184:	bne.n	1b132 <setlogin@@Base+0x1692>
   1b186:	add	sp, #12
   1b188:	vpop	{d8}
   1b18c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b190:	mov	r4, r9
   1b192:	b.n	1b110 <setlogin@@Base+0x1670>
   1b194:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b198:	sub	sp, #20
   1b19a:	ldr	r6, [pc, #788]	; (1b4b0 <setlogin@@Base+0x1a10>)
   1b19c:	str	r0, [sp, #4]
   1b19e:	add	r6, pc
   1b1a0:	cmp	r2, #0
   1b1a2:	beq.n	1b222 <setlogin@@Base+0x1782>
   1b1a4:	ldr	r3, [pc, #780]	; (1b4b4 <setlogin@@Base+0x1a14>)
   1b1a6:	mov	r8, r1
   1b1a8:	mov	r5, r2
   1b1aa:	ldr.w	r9, [r6, r3]
   1b1ae:	ldr.w	r3, [r9]
   1b1b2:	cmp	r3, #0
   1b1b4:	beq.n	1b22e <setlogin@@Base+0x178e>
   1b1b6:	ldr	r3, [pc, #768]	; (1b4b8 <setlogin@@Base+0x1a18>)
   1b1b8:	add	r3, pc
   1b1ba:	ldr	r3, [r3, #0]
   1b1bc:	adds	r3, #1
   1b1be:	ldr	r3, [pc, #764]	; (1b4bc <setlogin@@Base+0x1a1c>)
   1b1c0:	ldr	r7, [r6, r3]
   1b1c2:	beq.n	1b23a <setlogin@@Base+0x179a>
   1b1c4:	ldr	r2, [r7, #0]
   1b1c6:	cmp	r2, #0
   1b1c8:	bne.n	1b23a <setlogin@@Base+0x179a>
   1b1ca:	ldrb	r3, [r5, #0]
   1b1cc:	cmp	r3, #45	; 0x2d
   1b1ce:	beq.n	1b256 <setlogin@@Base+0x17b6>
   1b1d0:	cmp	r3, #43	; 0x2b
   1b1d2:	mov.w	fp, #0
   1b1d6:	beq.n	1b25a <setlogin@@Base+0x17ba>
   1b1d8:	ldr	r3, [pc, #740]	; (1b4c0 <setlogin@@Base+0x1a20>)
   1b1da:	movs	r1, #0
   1b1dc:	ldr	r3, [r6, r3]
   1b1de:	str	r3, [sp, #12]
   1b1e0:	str	r1, [r3, #0]
   1b1e2:	cmp	r2, #0
   1b1e4:	beq.n	1b27c <setlogin@@Base+0x17dc>
   1b1e6:	ldr	r3, [pc, #732]	; (1b4c4 <setlogin@@Base+0x1a24>)
   1b1e8:	mov.w	r2, #4294967295	; 0xffffffff
   1b1ec:	add	r3, pc
   1b1ee:	strd	r2, r2, [r3, #4]
   1b1f2:	movs	r3, #0
   1b1f4:	ldr.w	sl, [r9]
   1b1f8:	str	r3, [r7, #0]
   1b1fa:	ldr	r3, [sp, #4]
   1b1fc:	cmp	r3, sl
   1b1fe:	ble.w	1b31a <setlogin@@Base+0x187a>
   1b202:	ldr.w	r7, [r8, sl, lsl #2]
   1b206:	ldr	r3, [pc, #704]	; (1b4c8 <setlogin@@Base+0x1a28>)
   1b208:	ldrb	r1, [r7, #0]
   1b20a:	add	r3, pc
   1b20c:	cmp	r1, #45	; 0x2d
   1b20e:	str	r7, [r3, #0]
   1b210:	beq.n	1b2ce <setlogin@@Base+0x182e>
   1b212:	ldr	r3, [pc, #696]	; (1b4cc <setlogin@@Base+0x1a2c>)
   1b214:	ldr	r1, [pc, #696]	; (1b4d0 <setlogin@@Base+0x1a30>)
   1b216:	add	r3, pc
   1b218:	add	r1, pc
   1b21a:	str	r1, [r3, #0]
   1b21c:	cmp.w	fp, #0
   1b220:	bne.n	1b25e <setlogin@@Base+0x17be>
   1b222:	mov.w	r4, #4294967295	; 0xffffffff
   1b226:	mov	r0, r4
   1b228:	add	sp, #20
   1b22a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b22e:	ldr	r3, [pc, #652]	; (1b4bc <setlogin@@Base+0x1a1c>)
   1b230:	movs	r2, #1
   1b232:	ldr	r7, [r6, r3]
   1b234:	str.w	r2, [r9]
   1b238:	str	r2, [r7, #0]
   1b23a:	ldr	r0, [pc, #664]	; (1b4d4 <setlogin@@Base+0x1a34>)
   1b23c:	add	r0, pc
   1b23e:	blx	35f4 <getenv@plt>
   1b242:	ldr	r3, [pc, #660]	; (1b4d8 <setlogin@@Base+0x1a38>)
   1b244:	ldr	r2, [r7, #0]
   1b246:	add	r3, pc
   1b248:	subs	r0, #0
   1b24a:	it	ne
   1b24c:	movne	r0, #1
   1b24e:	str	r0, [r3, #0]
   1b250:	ldrb	r3, [r5, #0]
   1b252:	cmp	r3, #45	; 0x2d
   1b254:	bne.n	1b1d0 <setlogin@@Base+0x1730>
   1b256:	mov.w	fp, #2
   1b25a:	adds	r5, #1
   1b25c:	b.n	1b1d8 <setlogin@@Base+0x1738>
   1b25e:	movs	r1, #1
   1b260:	mov	r0, sl
   1b262:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b266:	ldr	r2, [sp, #12]
   1b268:	movs	r4, #1
   1b26a:	str.w	r0, [r9]
   1b26e:	mov	r0, r4
   1b270:	ldr.w	r3, [r8, sl, lsl #2]
   1b274:	str	r3, [r2, #0]
   1b276:	add	sp, #20
   1b278:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b27c:	ldr	r3, [pc, #604]	; (1b4dc <setlogin@@Base+0x1a3c>)
   1b27e:	add	r3, pc
   1b280:	ldr	r1, [r3, #0]
   1b282:	ldrb	r4, [r1, #0]
   1b284:	cmp	r4, #0
   1b286:	beq.n	1b1f2 <setlogin@@Base+0x1752>
   1b288:	ldrb	r3, [r1, #1]
   1b28a:	ldr	r2, [pc, #596]	; (1b4e0 <setlogin@@Base+0x1a40>)
   1b28c:	cmp	r4, #58	; 0x3a
   1b28e:	add.w	r7, r1, #1
   1b292:	add	r2, pc
   1b294:	str	r7, [r2, #0]
   1b296:	beq.n	1b372 <setlogin@@Base+0x18d2>
   1b298:	cmp	r4, #45	; 0x2d
   1b29a:	beq.w	1b3ce <setlogin@@Base+0x192e>
   1b29e:	mov	r1, r4
   1b2a0:	mov	r0, r5
   1b2a2:	str	r3, [sp, #8]
   1b2a4:	blx	3624 <strchr@plt>
   1b2a8:	ldr	r3, [sp, #8]
   1b2aa:	mov	fp, r0
   1b2ac:	cmp	r0, #0
   1b2ae:	beq.n	1b372 <setlogin@@Base+0x18d2>
   1b2b0:	ldrb.w	r2, [fp, #1]
   1b2b4:	cmp	r2, #58	; 0x3a
   1b2b6:	beq.w	1b3f0 <setlogin@@Base+0x1950>
   1b2ba:	cmp	r3, #0
   1b2bc:	bne.n	1b226 <setlogin@@Base+0x1786>
   1b2be:	ldr.w	r0, [r9]
   1b2c2:	movs	r1, #1
   1b2c4:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b2c8:	str.w	r0, [r9]
   1b2cc:	b.n	1b226 <setlogin@@Base+0x1786>
   1b2ce:	ldrb	r4, [r7, #1]
   1b2d0:	str	r3, [sp, #8]
   1b2d2:	cmp	r4, #0
   1b2d4:	bne.n	1b3a0 <setlogin@@Base+0x1900>
   1b2d6:	mov	r0, r5
   1b2d8:	blx	3624 <strchr@plt>
   1b2dc:	ldr	r3, [sp, #8]
   1b2de:	cmp	r0, #0
   1b2e0:	beq.n	1b212 <setlogin@@Base+0x1772>
   1b2e2:	ldr	r1, [pc, #512]	; (1b4e4 <setlogin@@Base+0x1a44>)
   1b2e4:	add	r1, pc
   1b2e6:	ldr.w	fp, [r1, #8]
   1b2ea:	cmp.w	fp, #4294967295	; 0xffffffff
   1b2ee:	beq.w	1b414 <setlogin@@Base+0x1974>
   1b2f2:	ldr	r3, [r1, #4]
   1b2f4:	adds	r3, #1
   1b2f6:	beq.n	1b3e2 <setlogin@@Base+0x1942>
   1b2f8:	ldr	r3, [pc, #492]	; (1b4e8 <setlogin@@Base+0x1a48>)
   1b2fa:	adds	r7, #1
   1b2fc:	add	r3, pc
   1b2fe:	str	r7, [r3, #0]
   1b300:	movs	r1, #45	; 0x2d
   1b302:	mov	r0, r5
   1b304:	blx	3624 <strchr@plt>
   1b308:	mov	fp, r0
   1b30a:	cmp	r0, #0
   1b30c:	beq.n	1b222 <setlogin@@Base+0x1782>
   1b30e:	ldrb	r3, [r0, #1]
   1b310:	cmp	r3, #58	; 0x3a
   1b312:	beq.w	1b41a <setlogin@@Base+0x197a>
   1b316:	movs	r4, #45	; 0x2d
   1b318:	b.n	1b2be <setlogin@@Base+0x181e>
   1b31a:	ldr	r3, [pc, #464]	; (1b4ec <setlogin@@Base+0x1a4c>)
   1b31c:	ldr	r1, [pc, #464]	; (1b4f0 <setlogin@@Base+0x1a50>)
   1b31e:	add	r3, pc
   1b320:	ldr	r5, [pc, #464]	; (1b4f4 <setlogin@@Base+0x1a54>)
   1b322:	add	r1, pc
   1b324:	ldrd	r4, r6, [r3, #4]
   1b328:	add	r5, pc
   1b32a:	str	r5, [r1, #0]
   1b32c:	adds	r1, r4, #1
   1b32e:	bne.n	1b34e <setlogin@@Base+0x18ae>
   1b330:	adds	r2, r6, #1
   1b332:	it	ne
   1b334:	strne.w	r6, [r9]
   1b338:	ldr	r3, [pc, #444]	; (1b4f8 <setlogin@@Base+0x1a58>)
   1b33a:	mov.w	r2, #4294967295	; 0xffffffff
   1b33e:	mov	r4, r2
   1b340:	add	r3, pc
   1b342:	mov	r0, r4
   1b344:	strd	r2, r2, [r3, #4]
   1b348:	add	sp, #20
   1b34a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b34e:	mov	r1, r4
   1b350:	mov	r3, r8
   1b352:	mov	r2, sl
   1b354:	mov	r0, r6
   1b356:	bl	1b0cc <setlogin@@Base+0x162c>
   1b35a:	mov	r1, r6
   1b35c:	mov	r0, r4
   1b35e:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1b362:	mov	r1, r0
   1b364:	ldr.w	r0, [r9]
   1b368:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1b36c:	str.w	r0, [r9]
   1b370:	b.n	1b338 <setlogin@@Base+0x1898>
   1b372:	cbnz	r3, 1b382 <setlogin@@Base+0x18e2>
   1b374:	ldr.w	r0, [r9]
   1b378:	movs	r1, #1
   1b37a:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b37e:	str.w	r0, [r9]
   1b382:	ldr	r3, [pc, #376]	; (1b4fc <setlogin@@Base+0x1a5c>)
   1b384:	ldr	r3, [r6, r3]
   1b386:	ldr	r3, [r3, #0]
   1b388:	cbz	r3, 1b390 <setlogin@@Base+0x18f0>
   1b38a:	ldrb	r3, [r5, #0]
   1b38c:	cmp	r3, #58	; 0x3a
   1b38e:	bne.n	1b3d6 <setlogin@@Base+0x1936>
   1b390:	ldr	r3, [pc, #364]	; (1b500 <setlogin@@Base+0x1a60>)
   1b392:	ldr	r3, [r6, r3]
   1b394:	str	r4, [r3, #0]
   1b396:	movs	r4, #63	; 0x3f
   1b398:	mov	r0, r4
   1b39a:	add	sp, #20
   1b39c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b3a0:	ldr	r3, [pc, #352]	; (1b504 <setlogin@@Base+0x1a64>)
   1b3a2:	add	r3, pc
   1b3a4:	ldr.w	fp, [r3, #8]
   1b3a8:	cmp.w	fp, #4294967295	; 0xffffffff
   1b3ac:	beq.n	1b3b4 <setlogin@@Base+0x1914>
   1b3ae:	ldr	r3, [r3, #4]
   1b3b0:	adds	r3, #1
   1b3b2:	beq.n	1b3e2 <setlogin@@Base+0x1942>
   1b3b4:	ldr	r2, [pc, #336]	; (1b508 <setlogin@@Base+0x1a68>)
   1b3b6:	cmp	r4, #45	; 0x2d
   1b3b8:	add.w	r1, r7, #1
   1b3bc:	ldrb	r3, [r7, #2]
   1b3be:	add	r2, pc
   1b3c0:	str	r1, [r2, #0]
   1b3c2:	bne.w	1b28a <setlogin@@Base+0x17ea>
   1b3c6:	cmp	r3, #0
   1b3c8:	beq.n	1b47e <setlogin@@Base+0x19de>
   1b3ca:	adds	r7, #2
   1b3cc:	str	r7, [r2, #0]
   1b3ce:	cmp	r3, #0
   1b3d0:	beq.n	1b300 <setlogin@@Base+0x1860>
   1b3d2:	movs	r4, #45	; 0x2d
   1b3d4:	b.n	1b382 <setlogin@@Base+0x18e2>
   1b3d6:	ldr	r0, [pc, #308]	; (1b50c <setlogin@@Base+0x1a6c>)
   1b3d8:	mov	r1, r4
   1b3da:	add	r0, pc
   1b3dc:	bl	10044 <error@@Base+0x8c>
   1b3e0:	b.n	1b390 <setlogin@@Base+0x18f0>
   1b3e2:	ldr	r3, [pc, #300]	; (1b510 <setlogin@@Base+0x1a70>)
   1b3e4:	add	r3, pc
   1b3e6:	str.w	sl, [r3, #4]
   1b3ea:	cmp	r4, #0
   1b3ec:	beq.n	1b2f8 <setlogin@@Base+0x1858>
   1b3ee:	b.n	1b3b4 <setlogin@@Base+0x1914>
   1b3f0:	ldr.w	r0, [r9]
   1b3f4:	movs	r1, #1
   1b3f6:	str	r3, [sp, #8]
   1b3f8:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b3fc:	ldr	r3, [sp, #8]
   1b3fe:	cbz	r3, 1b426 <setlogin@@Base+0x1986>
   1b400:	ldr	r3, [sp, #12]
   1b402:	str	r7, [r3, #0]
   1b404:	ldr	r3, [pc, #268]	; (1b514 <setlogin@@Base+0x1a74>)
   1b406:	ldr	r2, [pc, #272]	; (1b518 <setlogin@@Base+0x1a78>)
   1b408:	add	r3, pc
   1b40a:	str.w	r0, [r9]
   1b40e:	add	r2, pc
   1b410:	str	r2, [r3, #0]
   1b412:	b.n	1b226 <setlogin@@Base+0x1786>
   1b414:	adds	r7, #1
   1b416:	str	r7, [r3, #0]
   1b418:	b.n	1b300 <setlogin@@Base+0x1860>
   1b41a:	ldr.w	r0, [r9]
   1b41e:	movs	r1, #1
   1b420:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b424:	movs	r4, #45	; 0x2d
   1b426:	ldrb.w	r3, [fp, #2]
   1b42a:	cmp	r3, #58	; 0x3a
   1b42c:	beq.n	1b404 <setlogin@@Base+0x1964>
   1b42e:	ldr	r3, [sp, #4]
   1b430:	str.w	r0, [r9]
   1b434:	cmp	r3, r0
   1b436:	ble.n	1b448 <setlogin@@Base+0x19a8>
   1b438:	ldr.w	r3, [r8, r0, lsl #2]
   1b43c:	movs	r1, #1
   1b43e:	ldr	r2, [sp, #12]
   1b440:	str	r3, [r2, #0]
   1b442:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b446:	b.n	1b404 <setlogin@@Base+0x1964>
   1b448:	ldr	r2, [pc, #208]	; (1b51c <setlogin@@Base+0x1a7c>)
   1b44a:	ldr	r3, [pc, #176]	; (1b4fc <setlogin@@Base+0x1a5c>)
   1b44c:	ldr	r1, [pc, #208]	; (1b520 <setlogin@@Base+0x1a80>)
   1b44e:	add	r2, pc
   1b450:	add	r1, pc
   1b452:	str	r1, [r2, #0]
   1b454:	ldr	r3, [r6, r3]
   1b456:	ldr	r3, [r3, #0]
   1b458:	cbz	r3, 1b46c <setlogin@@Base+0x19cc>
   1b45a:	ldrb	r3, [r5, #0]
   1b45c:	cmp	r3, #58	; 0x3a
   1b45e:	beq.n	1b46c <setlogin@@Base+0x19cc>
   1b460:	ldr	r0, [pc, #192]	; (1b524 <setlogin@@Base+0x1a84>)
   1b462:	mov	r1, r4
   1b464:	add	r0, pc
   1b466:	adds	r0, #24
   1b468:	bl	10044 <error@@Base+0x8c>
   1b46c:	ldr	r3, [pc, #144]	; (1b500 <setlogin@@Base+0x1a60>)
   1b46e:	ldr	r3, [r6, r3]
   1b470:	str	r4, [r3, #0]
   1b472:	ldrb	r3, [r5, #0]
   1b474:	cmp	r3, #58	; 0x3a
   1b476:	ite	eq
   1b478:	moveq	r4, #58	; 0x3a
   1b47a:	movne	r4, #63	; 0x3f
   1b47c:	b.n	1b226 <setlogin@@Base+0x1786>
   1b47e:	movs	r1, #1
   1b480:	mov	r0, sl
   1b482:	str	r2, [sp, #4]
   1b484:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b488:	ldr	r1, [pc, #156]	; (1b528 <setlogin@@Base+0x1a88>)
   1b48a:	ldr	r2, [sp, #4]
   1b48c:	add	r1, pc
   1b48e:	ldr	r3, [pc, #156]	; (1b52c <setlogin@@Base+0x1a8c>)
   1b490:	ldr	r4, [r1, #4]
   1b492:	add	r3, pc
   1b494:	str	r3, [r2, #0]
   1b496:	adds	r3, r4, #1
   1b498:	str.w	r0, [r9]
   1b49c:	beq.w	1b338 <setlogin@@Base+0x1898>
   1b4a0:	mov	r2, r0
   1b4a2:	mov	r1, r4
   1b4a4:	mov	r3, r8
   1b4a6:	mov	r0, fp
   1b4a8:	bl	1b0cc <setlogin@@Base+0x162c>
   1b4ac:	mov	r1, fp
   1b4ae:	b.n	1b35c <setlogin@@Base+0x18bc>
   1b4b0:	adds	r2, r6, r6
   1b4b2:	movs	r3, r0
   1b4b4:	lsls	r0, r4, #18
   1b4b6:	movs	r0, r0
   1b4b8:	subs	r0, r5, #1
   1b4ba:	movs	r3, r0
   1b4bc:	lsls	r0, r1, #18
   1b4be:	movs	r0, r0
   1b4c0:	lsls	r4, r5, #17
   1b4c2:	movs	r0, r0
   1b4c4:	subs	r4, r6, #0
   1b4c6:	movs	r3, r0
   1b4c8:	subs	r6, r5, #0
   1b4ca:	movs	r3, r0
   1b4cc:	subs	r2, r4, #0
   1b4ce:	movs	r3, r0
   1b4d0:	add	r0, r8
   1b4d2:	movs	r0, r0
   1b4d4:	lsrs	r4, r0, #21
   1b4d6:	movs	r2, r0
   1b4d8:	adds	r2, r3, #7
   1b4da:	movs	r3, r0
   1b4dc:	adds	r2, r7, #6
   1b4de:	movs	r3, r0
   1b4e0:	adds	r6, r4, #6
   1b4e2:	movs	r3, r0
   1b4e4:	adds	r4, r7, #4
   1b4e6:	movs	r3, r0
   1b4e8:	adds	r4, r7, #4
   1b4ea:	movs	r3, r0
   1b4ec:	adds	r2, r0, #4
   1b4ee:	movs	r3, r0
   1b4f0:	adds	r6, r2, #4
   1b4f2:	movs	r3, r0
   1b4f4:	orrs	r0, r6
   1b4f6:	movs	r0, r0
   1b4f8:	adds	r0, r4, #3
   1b4fa:	movs	r3, r0
   1b4fc:	lsls	r0, r2, #17
   1b4fe:	movs	r0, r0
   1b500:	lsls	r4, r6, #17
   1b502:	movs	r0, r0
   1b504:	adds	r6, r7, #1
   1b506:	movs	r3, r0
   1b508:	adds	r2, r7, #1
   1b50a:	movs	r3, r0
   1b50c:	lsrs	r6, r6, #14
   1b50e:	movs	r2, r0
   1b510:	adds	r4, r7, #0
   1b512:	movs	r3, r0
   1b514:	adds	r0, r6, #0
   1b516:	movs	r3, r0
   1b518:	negs	r2, r1
   1b51a:	movs	r0, r0
   1b51c:	subs	r2, r5, r7
   1b51e:	movs	r3, r0
   1b520:	tst	r0, r1
   1b522:	movs	r0, r0
   1b524:	lsrs	r4, r5, #12
   1b526:	movs	r2, r0
   1b528:	subs	r4, r2, r6
   1b52a:	movs	r3, r0
   1b52c:	rors	r6, r0
   1b52e:	movs	r0, r0
   1b530:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1b534:	mov	r5, r1
   1b536:	mov	r9, r2
   1b538:	mov	sl, r0
   1b53a:	blx	3a28 <strlen@plt>
   1b53e:	lsrs	r3, r5, #31
   1b540:	cmp	r0, #0
   1b542:	it	eq
   1b544:	moveq	r3, #1
   1b546:	cmp	r3, #0
   1b548:	bne.n	1b5fe <setlogin@@Base+0x1b5e>
   1b54a:	cmp	r5, r0
   1b54c:	bcs.n	1b5fe <setlogin@@Base+0x1b5e>
   1b54e:	subs	r0, r0, r5
   1b550:	add.w	r5, sl, r0
   1b554:	cmp	sl, r5
   1b556:	itt	cs
   1b558:	movcs	r8, r5
   1b55a:	movcs	r7, #2
   1b55c:	bcs.n	1b586 <setlogin@@Base+0x1ae6>
   1b55e:	movw	r1, #33824	; 0x8420
   1b562:	mov	r3, r5
   1b564:	movt	r1, #528	; 0x210
   1b568:	movs	r7, #1
   1b56a:	movs	r0, #62	; 0x3e
   1b56c:	b.n	1b578 <setlogin@@Base+0x1ad8>
   1b56e:	cmp	r7, r1
   1b570:	it	ls
   1b572:	mulls	r7, r0
   1b574:	cmp	r3, sl
   1b576:	beq.n	1b5f8 <setlogin@@Base+0x1b58>
   1b578:	mov	r8, r3
   1b57a:	subs	r3, #1
   1b57c:	ldrb.w	r2, [r8, #-1]
   1b580:	cmp	r2, #88	; 0x58
   1b582:	beq.n	1b56e <setlogin@@Base+0x1ace>
   1b584:	lsls	r7, r7, #1
   1b586:	ldr	r6, [pc, #136]	; (1b610 <setlogin@@Base+0x1b70>)
   1b588:	add	r6, pc
   1b58a:	cmp	r5, r8
   1b58c:	it	ne
   1b58e:	movne	r4, r8
   1b590:	beq.n	1b5a2 <setlogin@@Base+0x1b02>
   1b592:	movs	r0, #62	; 0x3e
   1b594:	bl	198dc <error@@Base+0x9924>
   1b598:	ldrb	r3, [r6, r0]
   1b59a:	strb.w	r3, [r4], #1
   1b59e:	cmp	r5, r4
   1b5a0:	bne.n	1b592 <setlogin@@Base+0x1af2>
   1b5a2:	cmp.w	r9, #2
   1b5a6:	beq.n	1b5d8 <setlogin@@Base+0x1b38>
   1b5a8:	mov.w	r2, #384	; 0x180
   1b5ac:	movs	r1, #194	; 0xc2
   1b5ae:	mov	r0, sl
   1b5b0:	blx	3b64 <open64@plt>
   1b5b4:	adds	r3, r0, #1
   1b5b6:	bne.n	1b5d4 <setlogin@@Base+0x1b34>
   1b5b8:	blx	40ac <__errno_location@plt>
   1b5bc:	ldr	r3, [r0, #0]
   1b5be:	cmp	r3, #17
   1b5c0:	bne.n	1b5f0 <setlogin@@Base+0x1b50>
   1b5c2:	subs	r7, #1
   1b5c4:	bne.n	1b58a <setlogin@@Base+0x1aea>
   1b5c6:	blx	40ac <__errno_location@plt>
   1b5ca:	movs	r2, #17
   1b5cc:	mov	r3, r0
   1b5ce:	mov.w	r0, #4294967295	; 0xffffffff
   1b5d2:	str	r2, [r3, #0]
   1b5d4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1b5d8:	mov.w	r1, #448	; 0x1c0
   1b5dc:	mov	r0, sl
   1b5de:	blx	347c <mkdir@plt>
   1b5e2:	cmp	r0, #0
   1b5e4:	beq.n	1b5d4 <setlogin@@Base+0x1b34>
   1b5e6:	blx	40ac <__errno_location@plt>
   1b5ea:	ldr	r3, [r0, #0]
   1b5ec:	cmp	r3, #17
   1b5ee:	beq.n	1b5c2 <setlogin@@Base+0x1b22>
   1b5f0:	mov.w	r0, #4294967295	; 0xffffffff
   1b5f4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1b5f8:	lsls	r7, r7, #1
   1b5fa:	mov	r8, sl
   1b5fc:	b.n	1b586 <setlogin@@Base+0x1ae6>
   1b5fe:	blx	40ac <__errno_location@plt>
   1b602:	movs	r2, #22
   1b604:	mov	r3, r0
   1b606:	mov.w	r0, #4294967295	; 0xffffffff
   1b60a:	str	r2, [r3, #0]
   1b60c:	b.n	1b5d4 <setlogin@@Base+0x1b34>
   1b60e:	nop
   1b610:	lsrs	r4, r0, #9
   1b612:	movs	r2, r0

0001b614 <mkstemp64@@Base>:
   1b614:	movs	r2, #1
   1b616:	movs	r1, #0
   1b618:	b.n	1b530 <setlogin@@Base+0x1a90>
   1b61a:	nop

0001b61c <mkstemps64@@Base>:
   1b61c:	movs	r2, #1
   1b61e:	b.n	1b530 <setlogin@@Base+0x1a90>

0001b620 <mkdtemp@@Base>:
   1b620:	push	{r4, lr}
   1b622:	movs	r2, #2
   1b624:	movs	r1, #0
   1b626:	mov	r4, r0
   1b628:	bl	1b530 <setlogin@@Base+0x1a90>
   1b62c:	cmp	r0, #0
   1b62e:	ite	eq
   1b630:	moveq	r0, r4
   1b632:	movne	r0, #0
   1b634:	pop	{r4, pc}
   1b636:	nop
   1b638:	ldr	r3, [pc, #8]	; (1b644 <mkdtemp@@Base+0x24>)
   1b63a:	movs	r2, #1
   1b63c:	add	r3, pc
   1b63e:	str.w	r2, [r3, r0, lsl #2]
   1b642:	bx	lr
   1b644:	subs	r0, r7, #6
   1b646:	movs	r3, r0
   1b648:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b64c:	mov	r4, r2
   1b64e:	vpush	{d8-d10}
   1b652:	vmov	s18, r0
   1b656:	subw	sp, sp, #1596	; 0x63c
   1b65a:	str	r2, [sp, #48]	; 0x30
   1b65c:	ldr.w	r2, [pc, #1144]	; 1bad8 <mkdtemp@@Base+0x4b8>
   1b660:	str	r3, [sp, #16]
   1b662:	ldr.w	r3, [pc, #1144]	; 1badc <mkdtemp@@Base+0x4bc>
   1b666:	add	r2, pc
   1b668:	str	r1, [sp, #44]	; 0x2c
   1b66a:	ldr	r3, [r2, r3]
   1b66c:	ldr	r3, [r3, #0]
   1b66e:	str.w	r3, [sp, #1588]	; 0x634
   1b672:	mov.w	r3, #0
   1b676:	blx	40ac <__errno_location@plt>
   1b67a:	str	r0, [sp, #36]	; 0x24
   1b67c:	cmp	r4, #0
   1b67e:	beq.w	1baca <mkdtemp@@Base+0x4aa>
   1b682:	ldr.w	r3, [pc, #1116]	; 1bae0 <mkdtemp@@Base+0x4c0>
   1b686:	movs	r6, #0
   1b688:	add	r3, pc
   1b68a:	str	r3, [sp, #56]	; 0x38
   1b68c:	ldr	r3, [sp, #16]
   1b68e:	and.w	r3, r3, #32
   1b692:	str	r3, [sp, #12]
   1b694:	ldr.w	r4, [pc, #1100]	; 1bae4 <mkdtemp@@Base+0x4c4>
   1b698:	movs	r0, #0
   1b69a:	add	r4, pc
   1b69c:	movs	r1, #1
   1b69e:	str.w	r6, [r4, r0, lsl #2]
   1b6a2:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b6a6:	cmp	r0, #65	; 0x41
   1b6a8:	bne.n	1b69c <mkdtemp@@Base+0x7c>
   1b6aa:	ldr	r3, [sp, #12]
   1b6ac:	cmp	r3, #0
   1b6ae:	beq.w	1b8e6 <mkdtemp@@Base+0x2c6>
   1b6b2:	ldr	r3, [sp, #16]
   1b6b4:	ands.w	r3, r3, #2
   1b6b8:	vmov	s16, r3
   1b6bc:	bne.w	1bac0 <mkdtemp@@Base+0x4a0>
   1b6c0:	add.w	sl, sp, #128	; 0x80
   1b6c4:	movs	r3, #2
   1b6c6:	str	r3, [sp, #32]
   1b6c8:	add.w	r9, sp, #68	; 0x44
   1b6cc:	movs	r2, #60	; 0x3c
   1b6ce:	movs	r1, #0
   1b6d0:	movs	r5, #8
   1b6d2:	mov	r0, r9
   1b6d4:	add	r7, sp, #328	; 0x148
   1b6d6:	blx	36c4 <memset@plt>
   1b6da:	movs	r2, #60	; 0x3c
   1b6dc:	movs	r1, #0
   1b6de:	mov	r0, sl
   1b6e0:	str.w	r5, [r9, #12]
   1b6e4:	blx	36c4 <memset@plt>
   1b6e8:	add	r0, sp, #192	; 0xc0
   1b6ea:	str.w	r5, [sl, #12]
   1b6ee:	blx	3448 <sigemptyset@plt>
   1b6f2:	add	r5, sp, #188	; 0xbc
   1b6f4:	add	r2, sp, #608	; 0x260
   1b6f6:	ldr.w	ip, [pc, #1008]	; 1bae8 <mkdtemp@@Base+0x4c8>
   1b6fa:	mov	r1, r5
   1b6fc:	movs	r0, #14
   1b6fe:	mov	r4, r2
   1b700:	vmov	s21, r2
   1b704:	mov	r2, r7
   1b706:	add	ip, pc
   1b708:	add.w	r3, sp, #1448	; 0x5a8
   1b70c:	str.w	ip, [sp, #188]	; 0xbc
   1b710:	str	r3, [sp, #4]
   1b712:	vmov	s17, r7
   1b716:	str	r6, [sp, #320]	; 0x140
   1b718:	add	r7, sp, #468	; 0x1d4
   1b71a:	str	r7, [sp, #20]
   1b71c:	blx	3d0c <sigaction@plt>
   1b720:	add	r3, sp, #748	; 0x2ec
   1b722:	mov	r2, r4
   1b724:	mov	r1, r5
   1b726:	movs	r0, #1
   1b728:	mov	r4, r3
   1b72a:	vmov	s20, r3
   1b72e:	blx	3d0c <sigaction@plt>
   1b732:	mov	r2, r7
   1b734:	mov	r1, r5
   1b736:	movs	r0, #2
   1b738:	blx	3d0c <sigaction@plt>
   1b73c:	ldr	r2, [sp, #4]
   1b73e:	mov	r1, r5
   1b740:	movs	r0, #13
   1b742:	addw	r3, sp, #1028	; 0x404
   1b746:	add	r7, sp, #888	; 0x378
   1b748:	str	r3, [sp, #8]
   1b74a:	str	r7, [sp, #28]
   1b74c:	blx	3d0c <sigaction@plt>
   1b750:	mov	r2, r4
   1b752:	mov	r1, r5
   1b754:	movs	r0, #3
   1b756:	blx	3d0c <sigaction@plt>
   1b75a:	add.w	r1, sp, #1168	; 0x490
   1b75e:	mov	r2, r7
   1b760:	movs	r0, #15
   1b762:	mov	r4, r1
   1b764:	vmov	s19, r1
   1b768:	mov	r1, r5
   1b76a:	addw	r7, sp, #1308	; 0x51c
   1b76e:	str	r7, [sp, #24]
   1b770:	blx	3d0c <sigaction@plt>
   1b774:	ldr	r2, [sp, #8]
   1b776:	mov	r1, r5
   1b778:	movs	r0, #20
   1b77a:	blx	3d0c <sigaction@plt>
   1b77e:	mov	r1, r5
   1b780:	mov	r2, r4
   1b782:	movs	r0, #21
   1b784:	blx	3d0c <sigaction@plt>
   1b788:	mov	r1, r5
   1b78a:	mov	r2, r7
   1b78c:	movs	r0, #22
   1b78e:	blx	3d0c <sigaction@plt>
   1b792:	ldr	r3, [sp, #12]
   1b794:	cmp	r3, #0
   1b796:	beq.w	1ba56 <mkdtemp@@Base+0x436>
   1b79a:	ldr	r3, [sp, #48]	; 0x30
   1b79c:	add.w	fp, sp, #67	; 0x43
   1b7a0:	vmov	r4, s16
   1b7a4:	subs	r5, r3, #1
   1b7a6:	ldr	r3, [sp, #44]	; 0x2c
   1b7a8:	add	r5, r3
   1b7aa:	mov	r7, r3
   1b7ac:	ldr	r3, [sp, #16]
   1b7ae:	and.w	r2, r3, #16
   1b7b2:	and.w	r3, r3, #4
   1b7b6:	str	r2, [sp, #40]	; 0x28
   1b7b8:	str	r3, [sp, #52]	; 0x34
   1b7ba:	b.n	1b7c2 <mkdtemp@@Base+0x1a2>
   1b7bc:	cmp	r7, r5
   1b7be:	bcc.w	1ba6c <mkdtemp@@Base+0x44c>
   1b7c2:	movs	r2, #1
   1b7c4:	mov	r1, fp
   1b7c6:	mov	r0, r4
   1b7c8:	blx	3868 <read@plt>
   1b7cc:	cmp	r0, #1
   1b7ce:	bne.n	1b7e0 <mkdtemp@@Base+0x1c0>
   1b7d0:	ldrb.w	r8, [fp]
   1b7d4:	cmp.w	r8, #10
   1b7d8:	it	ne
   1b7da:	cmpne.w	r8, #13
   1b7de:	bne.n	1b7bc <mkdtemp@@Base+0x19c>
   1b7e0:	ldr.w	r3, [r9, #12]
   1b7e4:	vmov	s16, r4
   1b7e8:	ldr	r2, [sp, #36]	; 0x24
   1b7ea:	mov	r8, r0
   1b7ec:	lsls	r3, r3, #28
   1b7ee:	strb	r6, [r7, #0]
   1b7f0:	ldr	r5, [r2, #0]
   1b7f2:	bpl.w	1b90a <mkdtemp@@Base+0x2ea>
   1b7f6:	mov	r0, r9
   1b7f8:	movs	r2, #60	; 0x3c
   1b7fa:	mov	r1, sl
   1b7fc:	blx	3528 <memcmp@plt>
   1b800:	cmp	r0, #0
   1b802:	bne.w	1b926 <mkdtemp@@Base+0x306>
   1b806:	vmov	r1, s17
   1b80a:	movs	r2, #0
   1b80c:	movs	r0, #14
   1b80e:	blx	3d0c <sigaction@plt>
   1b812:	vmov	r1, s21
   1b816:	movs	r2, #0
   1b818:	movs	r0, #1
   1b81a:	blx	3d0c <sigaction@plt>
   1b81e:	ldr	r1, [sp, #20]
   1b820:	movs	r2, #0
   1b822:	movs	r0, #2
   1b824:	blx	3d0c <sigaction@plt>
   1b828:	vmov	r1, s20
   1b82c:	movs	r2, #0
   1b82e:	movs	r0, #3
   1b830:	blx	3d0c <sigaction@plt>
   1b834:	ldr	r1, [sp, #4]
   1b836:	movs	r2, #0
   1b838:	movs	r0, #13
   1b83a:	blx	3d0c <sigaction@plt>
   1b83e:	ldr	r1, [sp, #28]
   1b840:	movs	r2, #0
   1b842:	movs	r0, #15
   1b844:	blx	3d0c <sigaction@plt>
   1b848:	ldr	r1, [sp, #8]
   1b84a:	movs	r2, #0
   1b84c:	movs	r0, #20
   1b84e:	blx	3d0c <sigaction@plt>
   1b852:	vmov	r1, s19
   1b856:	movs	r2, #0
   1b858:	movs	r0, #21
   1b85a:	blx	3d0c <sigaction@plt>
   1b85e:	ldr	r1, [sp, #24]
   1b860:	movs	r2, #0
   1b862:	movs	r0, #22
   1b864:	blx	3d0c <sigaction@plt>
   1b868:	vmov	r3, s16
   1b86c:	cmp	r3, #0
   1b86e:	bne.n	1b95e <mkdtemp@@Base+0x33e>
   1b870:	ldr	r4, [pc, #632]	; (1baec <mkdtemp@@Base+0x4cc>)
   1b872:	movs	r7, #0
   1b874:	mov	r9, r7
   1b876:	add	r4, pc
   1b878:	b.n	1b888 <mkdtemp@@Base+0x268>
   1b87a:	mov	r0, r9
   1b87c:	movs	r1, #1
   1b87e:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b882:	cmp	r0, #65	; 0x41
   1b884:	mov	r9, r0
   1b886:	beq.n	1b8b0 <mkdtemp@@Base+0x290>
   1b888:	ldr.w	r3, [r4, r9, lsl #2]
   1b88c:	cmp	r3, #0
   1b88e:	beq.n	1b87a <mkdtemp@@Base+0x25a>
   1b890:	blx	3e4c <getpid@plt>
   1b894:	mov	r1, r9
   1b896:	blx	3fbc <kill@plt>
   1b89a:	sub.w	r3, r9, #20
   1b89e:	cmp	r3, #2
   1b8a0:	bhi.n	1b87a <mkdtemp@@Base+0x25a>
   1b8a2:	mov	r0, r9
   1b8a4:	movs	r1, #1
   1b8a6:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1b8aa:	movs	r7, #1
   1b8ac:	mov	r9, r0
   1b8ae:	b.n	1b888 <mkdtemp@@Base+0x268>
   1b8b0:	cmp	r7, #0
   1b8b2:	bne.w	1b694 <mkdtemp@@Base+0x74>
   1b8b6:	cbz	r5, 1b8bc <mkdtemp@@Base+0x29c>
   1b8b8:	ldr	r3, [sp, #36]	; 0x24
   1b8ba:	str	r5, [r3, #0]
   1b8bc:	cmp.w	r8, #4294967295	; 0xffffffff
   1b8c0:	ldr	r0, [sp, #44]	; 0x2c
   1b8c2:	it	eq
   1b8c4:	moveq	r0, #0
   1b8c6:	ldr	r2, [pc, #552]	; (1baf0 <mkdtemp@@Base+0x4d0>)
   1b8c8:	ldr	r3, [pc, #528]	; (1badc <mkdtemp@@Base+0x4bc>)
   1b8ca:	add	r2, pc
   1b8cc:	ldr	r3, [r2, r3]
   1b8ce:	ldr	r2, [r3, #0]
   1b8d0:	ldr.w	r3, [sp, #1588]	; 0x634
   1b8d4:	eors	r2, r3
   1b8d6:	bne.w	1bad4 <mkdtemp@@Base+0x4b4>
   1b8da:	addw	sp, sp, #1596	; 0x63c
   1b8de:	vpop	{d8-d10}
   1b8e2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b8e6:	ldr	r0, [pc, #524]	; (1baf4 <mkdtemp@@Base+0x4d4>)
   1b8e8:	movs	r1, #2
   1b8ea:	add	r0, pc
   1b8ec:	blx	3b64 <open64@plt>
   1b8f0:	mov	r3, r0
   1b8f2:	adds	r3, #1
   1b8f4:	vmov	s16, r0
   1b8f8:	beq.w	1b6b2 <mkdtemp@@Base+0x92>
   1b8fc:	cmp	r0, #0
   1b8fe:	bne.n	1b968 <mkdtemp@@Base+0x348>
   1b900:	ldr	r3, [sp, #12]
   1b902:	add.w	sl, sp, #128	; 0x80
   1b906:	str	r3, [sp, #32]
   1b908:	b.n	1b6c8 <mkdtemp@@Base+0xa8>
   1b90a:	ldr	r1, [pc, #492]	; (1baf8 <mkdtemp@@Base+0x4d8>)
   1b90c:	movs	r2, #1
   1b90e:	ldr	r0, [sp, #32]
   1b910:	add	r1, pc
   1b912:	blx	3874 <write@plt>
   1b916:	mov	r0, r9
   1b918:	movs	r2, #60	; 0x3c
   1b91a:	mov	r1, sl
   1b91c:	blx	3528 <memcmp@plt>
   1b920:	cmp	r0, #0
   1b922:	beq.w	1b806 <mkdtemp@@Base+0x1e6>
   1b926:	vmov	r4, s16
   1b92a:	ldr	r3, [pc, #464]	; (1bafc <mkdtemp@@Base+0x4dc>)
   1b92c:	ldr.w	r9, [sp, #36]	; 0x24
   1b930:	add	r3, pc
   1b932:	ldr	r7, [r3, #88]	; 0x58
   1b934:	mov	r2, sl
   1b936:	movs	r1, #2
   1b938:	mov	r0, r4
   1b93a:	blx	3e34 <tcsetattr@plt>
   1b93e:	adds	r0, #1
   1b940:	bne.n	1b952 <mkdtemp@@Base+0x332>
   1b942:	ldr.w	r3, [r9]
   1b946:	cmp	r3, #4
   1b948:	bne.n	1b952 <mkdtemp@@Base+0x332>
   1b94a:	ldr	r3, [sp, #56]	; 0x38
   1b94c:	ldr	r3, [r3, #88]	; 0x58
   1b94e:	cmp	r3, #0
   1b950:	beq.n	1b934 <mkdtemp@@Base+0x314>
   1b952:	ldr	r3, [pc, #428]	; (1bb00 <mkdtemp@@Base+0x4e0>)
   1b954:	vmov	s16, r4
   1b958:	add	r3, pc
   1b95a:	str	r7, [r3, #88]	; 0x58
   1b95c:	b.n	1b806 <mkdtemp@@Base+0x1e6>
   1b95e:	vmov	r0, s16
   1b962:	blx	3c20 <close@plt+0x4>
   1b966:	b.n	1b870 <mkdtemp@@Base+0x250>
   1b968:	add.w	sl, sp, #128	; 0x80
   1b96c:	mov	r1, sl
   1b96e:	blx	3944 <tcgetattr@plt>
   1b972:	cmp	r0, #0
   1b974:	bne.w	1baba <mkdtemp@@Base+0x49a>
   1b978:	mov	r7, sl
   1b97a:	add.w	r9, sp, #68	; 0x44
   1b97e:	ldmia	r7!, {r0, r1, r2, r3}
   1b980:	mov	r5, r9
   1b982:	add	r4, sp, #468	; 0x1d4
   1b984:	stmia	r5!, {r0, r1, r2, r3}
   1b986:	ldmia	r7!, {r0, r1, r2, r3}
   1b988:	stmia	r5!, {r0, r1, r2, r3}
   1b98a:	ldmia	r7!, {r0, r1, r2, r3}
   1b98c:	stmia	r5!, {r0, r1, r2, r3}
   1b98e:	ldmia.w	r7, {r0, r1, r2}
   1b992:	add	r7, sp, #608	; 0x260
   1b994:	ldr	r3, [sp, #16]
   1b996:	vmov	s21, r7
   1b99a:	stmia.w	r5, {r0, r1, r2}
   1b99e:	lsls	r0, r3, #31
   1b9a0:	mov	r2, r9
   1b9a2:	mov.w	r1, #2
   1b9a6:	it	pl
   1b9a8:	ldrpl.w	r3, [r9, #12]
   1b9ac:	add	r5, sp, #188	; 0xbc
   1b9ae:	vmov	r0, s16
   1b9b2:	itt	pl
   1b9b4:	bicpl.w	r3, r3, #72	; 0x48
   1b9b8:	strpl.w	r3, [r9, #12]
   1b9bc:	blx	3e34 <tcsetattr@plt>
   1b9c0:	add	r0, sp, #192	; 0xc0
   1b9c2:	blx	3448 <sigemptyset@plt>
   1b9c6:	add	r2, sp, #328	; 0x148
   1b9c8:	ldr	r3, [pc, #312]	; (1bb04 <mkdtemp@@Base+0x4e4>)
   1b9ca:	mov	r1, r5
   1b9cc:	movs	r0, #14
   1b9ce:	vmov	s17, r2
   1b9d2:	add	r3, pc
   1b9d4:	str	r4, [sp, #20]
   1b9d6:	str	r3, [sp, #188]	; 0xbc
   1b9d8:	add.w	r4, sp, #1448	; 0x5a8
   1b9dc:	str	r6, [sp, #320]	; 0x140
   1b9de:	str	r4, [sp, #4]
   1b9e0:	blx	3d0c <sigaction@plt>
   1b9e4:	mov	r2, r7
   1b9e6:	mov	r1, r5
   1b9e8:	movs	r0, #1
   1b9ea:	add	r7, sp, #748	; 0x2ec
   1b9ec:	blx	3d0c <sigaction@plt>
   1b9f0:	ldr	r2, [sp, #20]
   1b9f2:	mov	r1, r5
   1b9f4:	movs	r0, #2
   1b9f6:	blx	3d0c <sigaction@plt>
   1b9fa:	mov	r2, r4
   1b9fc:	mov	r1, r5
   1b9fe:	movs	r0, #13
   1ba00:	add	r3, sp, #888	; 0x378
   1ba02:	addw	r4, sp, #1028	; 0x404
   1ba06:	str	r3, [sp, #28]
   1ba08:	vmov	s20, r7
   1ba0c:	str	r4, [sp, #8]
   1ba0e:	blx	3d0c <sigaction@plt>
   1ba12:	mov	r2, r7
   1ba14:	mov	r1, r5
   1ba16:	movs	r0, #3
   1ba18:	add.w	r7, sp, #1168	; 0x490
   1ba1c:	blx	3d0c <sigaction@plt>
   1ba20:	ldr	r2, [sp, #28]
   1ba22:	mov	r1, r5
   1ba24:	movs	r0, #15
   1ba26:	addw	r3, sp, #1308	; 0x51c
   1ba2a:	str	r3, [sp, #24]
   1ba2c:	blx	3d0c <sigaction@plt>
   1ba30:	mov	r1, r5
   1ba32:	mov	r2, r4
   1ba34:	movs	r0, #20
   1ba36:	blx	3d0c <sigaction@plt>
   1ba3a:	mov	r1, r5
   1ba3c:	mov	r2, r7
   1ba3e:	movs	r0, #21
   1ba40:	blx	3d0c <sigaction@plt>
   1ba44:	ldr	r2, [sp, #24]
   1ba46:	mov	r1, r5
   1ba48:	movs	r0, #22
   1ba4a:	blx	3d0c <sigaction@plt>
   1ba4e:	vstr	s16, [sp, #32]
   1ba52:	vmov	s19, r7
   1ba56:	vmov	r0, s18
   1ba5a:	blx	3a28 <strlen@plt>
   1ba5e:	vmov	r1, s18
   1ba62:	mov	r2, r0
   1ba64:	ldr	r0, [sp, #32]
   1ba66:	blx	3874 <write@plt>
   1ba6a:	b.n	1b79a <mkdtemp@@Base+0x17a>
   1ba6c:	ldr	r3, [sp, #40]	; 0x28
   1ba6e:	cbz	r3, 1ba78 <mkdtemp@@Base+0x458>
   1ba70:	and.w	r8, r8, #127	; 0x7f
   1ba74:	strb.w	r8, [fp]
   1ba78:	blx	3ca8 <__ctype_b_loc@plt>
   1ba7c:	sxth.w	r3, r8
   1ba80:	str	r3, [sp, #60]	; 0x3c
   1ba82:	ldr	r2, [r0, #0]
   1ba84:	ldrh.w	r2, [r2, r3, lsl #1]
   1ba88:	lsls	r1, r2, #21
   1ba8a:	bpl.n	1bab4 <mkdtemp@@Base+0x494>
   1ba8c:	ldr	r3, [sp, #52]	; 0x34
   1ba8e:	cbz	r3, 1baa0 <mkdtemp@@Base+0x480>
   1ba90:	blx	3ab8 <__ctype_tolower_loc@plt>
   1ba94:	ldr	r3, [sp, #60]	; 0x3c
   1ba96:	ldr	r2, [r0, #0]
   1ba98:	ldrb.w	r8, [r2, r3, lsl #2]
   1ba9c:	strb.w	r8, [fp]
   1baa0:	ldr	r3, [sp, #16]
   1baa2:	lsls	r2, r3, #28
   1baa4:	bpl.n	1bab4 <mkdtemp@@Base+0x494>
   1baa6:	blx	3470 <__ctype_toupper_loc@plt>
   1baaa:	ldr	r3, [r0, #0]
   1baac:	ldrb.w	r8, [r3, r8, lsl #2]
   1bab0:	strb.w	r8, [fp]
   1bab4:	strb.w	r8, [r7], #1
   1bab8:	b.n	1b7c2 <mkdtemp@@Base+0x1a2>
   1baba:	vstr	s16, [sp, #32]
   1babe:	b.n	1b6c8 <mkdtemp@@Base+0xa8>
   1bac0:	ldr	r2, [sp, #36]	; 0x24
   1bac2:	movs	r3, #25
   1bac4:	movs	r0, #0
   1bac6:	str	r3, [r2, #0]
   1bac8:	b.n	1b8c6 <mkdtemp@@Base+0x2a6>
   1baca:	ldr	r2, [sp, #36]	; 0x24
   1bacc:	movs	r3, #22
   1bace:	ldr	r0, [sp, #48]	; 0x30
   1bad0:	str	r3, [r2, #0]
   1bad2:	b.n	1b8c6 <mkdtemp@@Base+0x2a6>
   1bad4:	blx	3d00 <__stack_chk_fail@plt>
   1bad8:	asrs	r2, r5, #19
   1bada:	movs	r3, r0
   1badc:	lsls	r4, r7, #17
   1bade:	movs	r0, r0
   1bae0:	subs	r4, r5, #5
   1bae2:	movs	r3, r0
   1bae4:	subs	r2, r3, #5
   1bae6:	movs	r3, r0
   1bae8:	vminnm.f32	<illegal reg q7.5>, <illegal reg q15.5>, <illegal reg q15.5>
   1baec:	adds	r6, r7, #5
   1baee:	movs	r3, r0
   1baf0:	asrs	r6, r0, #10
   1baf2:	movs	r3, r0
   1baf4:	subs	r1, #122	; 0x7a
   1baf6:	movs	r0, r0
   1baf8:	adds	r3, #124	; 0x7c
   1bafa:	movs	r0, r0
   1bafc:	adds	r4, r0, #3
   1bafe:	movs	r3, r0
   1bb00:	adds	r4, r3, #2
   1bb02:	movs	r3, r0
   1bb04:	stc2l	15, cr15, [r3], #-1020	; 0xfffffc04
   1bb08:	cmp	r0, #0
   1bb0a:	beq.n	1bbe4 <mkdtemp@@Base+0x5c4>
   1bb0c:	push	{r3, r4, r5, r6, r7, lr}
   1bb0e:	movw	r6, #65535	; 0xffff
   1bb12:	cmp	r3, r6
   1bb14:	mov	r5, r0
   1bb16:	ite	ls
   1bb18:	movls	r4, #0
   1bb1a:	movhi	r4, #1
   1bb1c:	cmp	r2, r6
   1bb1e:	ite	ls
   1bb20:	movls	r6, r4
   1bb22:	orrhi.w	r6, r4, #1
   1bb26:	cmp	r2, #0
   1bb28:	it	eq
   1bb2a:	moveq	r6, #0
   1bb2c:	cmp	r6, #0
   1bb2e:	bne.n	1bbb6 <mkdtemp@@Base+0x596>
   1bb30:	cmp.w	r1, #65536	; 0x10000
   1bb34:	it	cs
   1bb36:	orrcs.w	r4, r4, #1
   1bb3a:	cmp	r1, #0
   1bb3c:	it	eq
   1bb3e:	moveq	r4, #0
   1bb40:	mul.w	r7, r3, r2
   1bb44:	cmp	r4, #0
   1bb46:	bne.n	1bbca <mkdtemp@@Base+0x5aa>
   1bb48:	mul.w	r4, r1, r3
   1bb4c:	cmp	r7, r4
   1bb4e:	bhi.n	1bb98 <mkdtemp@@Base+0x578>
   1bb50:	subs	r6, r4, r7
   1bb52:	cmp.w	r6, r4, lsr #1
   1bb56:	bcc.n	1bb82 <mkdtemp@@Base+0x562>
   1bb58:	mov	r0, r7
   1bb5a:	blx	3ce8 <malloc@plt>
   1bb5e:	mov	r6, r0
   1bb60:	cmp	r0, #0
   1bb62:	beq.n	1bbde <mkdtemp@@Base+0x5be>
   1bb64:	mov	r2, r7
   1bb66:	mov	r1, r5
   1bb68:	blx	3a94 <memcpy@plt>
   1bb6c:	mov	r0, r5
   1bb6e:	mov	r1, r4
   1bb70:	mov.w	r2, #4294967295	; 0xffffffff
   1bb74:	blx	3b10 <__explicit_bzero_chk@plt+0x4>
   1bb78:	mov	r0, r5
   1bb7a:	blx	385c <free@plt+0x4>
   1bb7e:	mov	r0, r6
   1bb80:	pop	{r3, r4, r5, r6, r7, pc}
   1bb82:	blx	40f4 <getpagesize@plt>
   1bb86:	cmp	r0, r6
   1bb88:	bls.n	1bb58 <mkdtemp@@Base+0x538>
   1bb8a:	mov	r2, r6
   1bb8c:	adds	r0, r5, r7
   1bb8e:	movs	r1, #0
   1bb90:	mov	r6, r5
   1bb92:	blx	36c4 <memset@plt>
   1bb96:	b.n	1bb7e <mkdtemp@@Base+0x55e>
   1bb98:	mov	r0, r7
   1bb9a:	blx	3ce8 <malloc@plt>
   1bb9e:	mov	r6, r0
   1bba0:	cbz	r0, 1bbde <mkdtemp@@Base+0x5be>
   1bba2:	mov	r2, r4
   1bba4:	mov	r1, r5
   1bba6:	blx	3a94 <memcpy@plt>
   1bbaa:	subs	r2, r7, r4
   1bbac:	adds	r0, r6, r4
   1bbae:	movs	r1, #0
   1bbb0:	blx	36c4 <memset@plt>
   1bbb4:	b.n	1bb6c <mkdtemp@@Base+0x54c>
   1bbb6:	umull	r6, r0, r2, r3
   1bbba:	cmp	r0, #0
   1bbbc:	beq.n	1bb30 <mkdtemp@@Base+0x510>
   1bbbe:	blx	40ac <__errno_location@plt>
   1bbc2:	movs	r6, #0
   1bbc4:	movs	r3, #12
   1bbc6:	str	r3, [r0, #0]
   1bbc8:	b.n	1bb7e <mkdtemp@@Base+0x55e>
   1bbca:	umull	r0, r2, r1, r3
   1bbce:	cmp	r2, #0
   1bbd0:	beq.n	1bb48 <mkdtemp@@Base+0x528>
   1bbd2:	blx	40ac <__errno_location@plt>
   1bbd6:	movs	r6, #0
   1bbd8:	movs	r3, #22
   1bbda:	str	r3, [r0, #0]
   1bbdc:	b.n	1bb7e <mkdtemp@@Base+0x55e>
   1bbde:	movs	r6, #0
   1bbe0:	mov	r0, r6
   1bbe2:	pop	{r3, r4, r5, r6, r7, pc}
   1bbe4:	mov	r1, r3
   1bbe6:	mov	r0, r2
   1bbe8:	b.w	366c <calloc@plt>
   1bbec:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1bbf0:	mov	r7, r1
   1bbf2:	mov	r5, r2
   1bbf4:	cbz	r2, 1bc4c <mkdtemp@@Base+0x62c>
   1bbf6:	adds	r6, r2, r0
   1bbf8:	mov	r3, r0
   1bbfa:	b.n	1bc02 <mkdtemp@@Base+0x5e2>
   1bbfc:	cmp	r6, r3
   1bbfe:	mov	r4, r3
   1bc00:	beq.n	1bc0c <mkdtemp@@Base+0x5ec>
   1bc02:	mov	r4, r3
   1bc04:	adds	r3, #1
   1bc06:	ldrb	r2, [r4, #0]
   1bc08:	cmp	r2, #0
   1bc0a:	bne.n	1bbfc <mkdtemp@@Base+0x5dc>
   1bc0c:	mov	r1, r0
   1bc0e:	mov	r0, r4
   1bc10:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1bc14:	subs	r2, r5, r0
   1bc16:	mov	r8, r0
   1bc18:	beq.n	1bc4e <mkdtemp@@Base+0x62e>
   1bc1a:	ldrb	r5, [r7, #0]
   1bc1c:	mov	r0, r7
   1bc1e:	cbz	r5, 1bc42 <mkdtemp@@Base+0x622>
   1bc20:	mov	r3, r4
   1bc22:	cmp	r2, #1
   1bc24:	itt	ne
   1bc26:	strbne.w	r5, [r3], #1
   1bc2a:	addne.w	r2, r2, #4294967295	; 0xffffffff
   1bc2e:	ldrb.w	r5, [r0, #1]!
   1bc32:	it	ne
   1bc34:	movne	r4, r3
   1bc36:	cmp	r5, #0
   1bc38:	bne.n	1bc20 <mkdtemp@@Base+0x600>
   1bc3a:	mov	r1, r7
   1bc3c:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1bc40:	add	r8, r0
   1bc42:	movs	r3, #0
   1bc44:	mov	r0, r8
   1bc46:	strb	r3, [r4, #0]
   1bc48:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1bc4c:	mov	r8, r2
   1bc4e:	mov	r0, r7
   1bc50:	blx	3a28 <strlen@plt>
   1bc54:	add	r8, r0
   1bc56:	mov	r0, r8
   1bc58:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1bc5c:	push	{r4, lr}
   1bc5e:	cbz	r2, 1bc98 <mkdtemp@@Base+0x678>
   1bc60:	subs	r2, #1
   1bc62:	mov	r3, r0
   1bc64:	mov	r0, r1
   1bc66:	adds	r4, r3, r2
   1bc68:	b.n	1bc74 <mkdtemp@@Base+0x654>
   1bc6a:	ldrb.w	r2, [r0, #-1]
   1bc6e:	strb.w	r2, [r3], #1
   1bc72:	cbz	r2, 1bc8a <mkdtemp@@Base+0x66a>
   1bc74:	cmp	r4, r3
   1bc76:	mov	r2, r0
   1bc78:	add.w	r0, r0, #1
   1bc7c:	bne.n	1bc6a <mkdtemp@@Base+0x64a>
   1bc7e:	mov	r0, r2
   1bc80:	movs	r3, #0
   1bc82:	strb	r3, [r4, #0]
   1bc84:	ldrb.w	r3, [r0], #1
   1bc88:	cbnz	r3, 1bc9a <mkdtemp@@Base+0x67a>
   1bc8a:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1bc8e:	mov.w	r1, #4294967295	; 0xffffffff
   1bc92:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1bc96:	pop	{r4, pc}
   1bc98:	mov	r0, r1
   1bc9a:	ldrb.w	r3, [r0], #1
   1bc9e:	cmp	r3, #0
   1bca0:	bne.n	1bc9a <mkdtemp@@Base+0x67a>
   1bca2:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1bca6:	mov.w	r1, #4294967295	; 0xffffffff
   1bcaa:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1bcae:	pop	{r4, pc}
   1bcb0:	ldr.w	ip, [pc, #288]	; 1bdd4 <mkdtemp@@Base+0x7b4>
   1bcb4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bcb8:	add	ip, pc
   1bcba:	ldr.w	r9, [pc, #284]	; 1bdd8 <mkdtemp@@Base+0x7b8>
   1bcbe:	mov	lr, r3
   1bcc0:	mov	r6, r2
   1bcc2:	ldr.w	r8, [pc, #280]	; 1bddc <mkdtemp@@Base+0x7bc>
   1bcc6:	mov	r5, r0
   1bcc8:	add	r9, pc
   1bcca:	ldmia.w	ip!, {r0, r1, r2, r3}
   1bcce:	sub	sp, #44	; 0x2c
   1bcd0:	ldr.w	r8, [r9, r8]
   1bcd4:	add	r4, sp, #4
   1bcd6:	mov	r7, lr
   1bcd8:	ldrd	sl, fp, [sp, #80]	; 0x50
   1bcdc:	ldr.w	r8, [r8]
   1bce0:	str.w	r8, [sp, #36]	; 0x24
   1bce4:	mov.w	r8, #0
   1bce8:	ldr.w	r8, [sp, #88]	; 0x58
   1bcec:	stmia	r4!, {r0, r1, r2, r3}
   1bcee:	ldmia.w	ip, {r0, r1, r2, r3}
   1bcf2:	stmia.w	r4, {r0, r1, r2, r3}
   1bcf6:	blx	40ac <__errno_location@plt>
   1bcfa:	cmp	sl, r6
   1bcfc:	mov.w	r3, #0
   1bd00:	ldr.w	r9, [r0]
   1bd04:	mov	r4, r0
   1bd06:	str	r3, [r0, #0]
   1bd08:	sbcs.w	r3, fp, r7
   1bd0c:	bge.n	1bd48 <mkdtemp@@Base+0x728>
   1bd0e:	movs	r3, #1
   1bd10:	add	r2, sp, #40	; 0x28
   1bd12:	add.w	r3, r2, r3, lsl #3
   1bd16:	ldr.w	r1, [r3, #-32]
   1bd1a:	cmp.w	r8, #0
   1bd1e:	beq.n	1bd94 <mkdtemp@@Base+0x774>
   1bd20:	ldr.w	r0, [r3, #-36]
   1bd24:	movs	r2, #0
   1bd26:	movs	r3, #0
   1bd28:	str.w	r0, [r8]
   1bd2c:	str	r1, [r4, #0]
   1bd2e:	ldr	r0, [pc, #176]	; (1bde0 <mkdtemp@@Base+0x7c0>)
   1bd30:	ldr	r1, [pc, #168]	; (1bddc <mkdtemp@@Base+0x7bc>)
   1bd32:	add	r0, pc
   1bd34:	ldr	r1, [r0, r1]
   1bd36:	ldr	r0, [r1, #0]
   1bd38:	ldr	r1, [sp, #36]	; 0x24
   1bd3a:	eors	r0, r1
   1bd3c:	bne.n	1bdce <mkdtemp@@Base+0x7ae>
   1bd3e:	mov	r0, r2
   1bd40:	mov	r1, r3
   1bd42:	add	sp, #44	; 0x2c
   1bd44:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd48:	movs	r2, #10
   1bd4a:	mov	r1, sp
   1bd4c:	mov	r0, r5
   1bd4e:	blx	3794 <strtoll@plt>
   1bd52:	ldr.w	ip, [sp]
   1bd56:	cmp	ip, r5
   1bd58:	mov	r2, r0
   1bd5a:	mov	r3, r1
   1bd5c:	beq.n	1bd0e <mkdtemp@@Base+0x6ee>
   1bd5e:	ldrb.w	r1, [ip]
   1bd62:	cmp	r1, #0
   1bd64:	bne.n	1bd0e <mkdtemp@@Base+0x6ee>
   1bd66:	cmp.w	r3, #2147483648	; 0x80000000
   1bd6a:	it	eq
   1bd6c:	cmpeq	r2, #0
   1bd6e:	beq.n	1bd9c <mkdtemp@@Base+0x77c>
   1bd70:	cmp	r2, r6
   1bd72:	sbcs.w	r1, r3, r7
   1bd76:	blt.n	1bdaa <mkdtemp@@Base+0x78a>
   1bd78:	mvn.w	r1, #2147483648	; 0x80000000
   1bd7c:	cmp	r3, r1
   1bd7e:	mov.w	r0, #4294967295	; 0xffffffff
   1bd82:	it	eq
   1bd84:	cmpeq	r2, r0
   1bd86:	beq.n	1bdc0 <mkdtemp@@Base+0x7a0>
   1bd88:	cmp	sl, r2
   1bd8a:	sbcs.w	r1, fp, r3
   1bd8e:	bge.n	1bdae <mkdtemp@@Base+0x78e>
   1bd90:	movs	r3, #3
   1bd92:	b.n	1bd10 <mkdtemp@@Base+0x6f0>
   1bd94:	movs	r2, #0
   1bd96:	movs	r3, #0
   1bd98:	str	r1, [r4, #0]
   1bd9a:	b.n	1bd2e <mkdtemp@@Base+0x70e>
   1bd9c:	ldr	r1, [r4, #0]
   1bd9e:	cmp	r1, #34	; 0x22
   1bda0:	beq.n	1bdaa <mkdtemp@@Base+0x78a>
   1bda2:	cmp	r7, r3
   1bda4:	it	eq
   1bda6:	cmpeq	r6, r2
   1bda8:	beq.n	1bdae <mkdtemp@@Base+0x78e>
   1bdaa:	movs	r3, #2
   1bdac:	b.n	1bd10 <mkdtemp@@Base+0x6f0>
   1bdae:	cmp.w	r8, #0
   1bdb2:	beq.n	1bdc8 <mkdtemp@@Base+0x7a8>
   1bdb4:	ldr	r1, [sp, #4]
   1bdb6:	str.w	r1, [r8]
   1bdba:	str.w	r9, [r4]
   1bdbe:	b.n	1bd2e <mkdtemp@@Base+0x70e>
   1bdc0:	ldr	r1, [r4, #0]
   1bdc2:	cmp	r1, #34	; 0x22
   1bdc4:	bne.n	1bd88 <mkdtemp@@Base+0x768>
   1bdc6:	b.n	1bd90 <mkdtemp@@Base+0x770>
   1bdc8:	str.w	r9, [r4]
   1bdcc:	b.n	1bd2e <mkdtemp@@Base+0x70e>
   1bdce:	blx	3d00 <__stack_chk_fail@plt>
   1bdd2:	nop
   1bdd4:	asrs	r4, r0, #14
   1bdd6:	movs	r3, r0
   1bdd8:	lsrs	r0, r1, #26
   1bdda:	movs	r3, r0
   1bddc:	lsls	r4, r7, #17
   1bdde:	movs	r0, r0
   1bde0:	lsrs	r6, r3, #24
   1bde2:	movs	r3, r0
   1bde4:	cbz	r2, 1be0a <mkdtemp@@Base+0x7ea>
   1bde6:	push	{r4, r5}
   1bde8:	adds	r5, r0, r2
   1bdea:	movs	r2, #0
   1bdec:	ldrb.w	r3, [r0], #1
   1bdf0:	ldrb.w	r4, [r1], #1
   1bdf4:	cmp	r0, r5
   1bdf6:	eor.w	r3, r3, r4
   1bdfa:	orr.w	r2, r2, r3
   1bdfe:	bne.n	1bdec <mkdtemp@@Base+0x7cc>
   1be00:	subs	r0, r2, #0
   1be02:	pop	{r4, r5}
   1be04:	it	ne
   1be06:	movne	r0, #1
   1be08:	bx	lr
   1be0a:	mov	r0, r2
   1be0c:	bx	lr
   1be0e:	nop
   1be10:	cmp	r1, #92	; 0x5c
   1be12:	push	{r3, r4, r5, r6, r7, lr}
   1be14:	mov	r6, r0
   1be16:	mov	r4, r1
   1be18:	mov	r5, r2
   1be1a:	mov	r7, r3
   1be1c:	beq.w	1bfec <mkdtemp@@Base+0x9cc>
   1be20:	lsls	r1, r2, #21
   1be22:	bmi.n	1be8e <mkdtemp@@Base+0x86e>
   1be24:	cmp	r4, #255	; 0xff
   1be26:	bls.w	1bfc8 <mkdtemp@@Base+0x9a8>
   1be2a:	sub.w	r3, r4, #32
   1be2e:	eor.w	r2, r5, #4
   1be32:	clz	r3, r3
   1be36:	lsrs	r3, r3, #5
   1be38:	ands.w	r3, r3, r2, lsr #2
   1be3c:	bne.w	1c00a <mkdtemp@@Base+0x9ea>
   1be40:	sub.w	r3, r4, #9
   1be44:	eor.w	r2, r5, #8
   1be48:	clz	r3, r3
   1be4c:	lsrs	r3, r3, #5
   1be4e:	ands.w	r3, r3, r2, lsr #3
   1be52:	bne.w	1c00a <mkdtemp@@Base+0x9ea>
   1be56:	sub.w	r3, r4, #10
   1be5a:	eor.w	r2, r5, #16
   1be5e:	clz	r3, r3
   1be62:	lsrs	r3, r3, #5
   1be64:	ands.w	r3, r3, r2, lsr #4
   1be68:	bne.w	1c00a <mkdtemp@@Base+0x9ea>
   1be6c:	lsls	r3, r5, #26
   1be6e:	bpl.n	1be8e <mkdtemp@@Base+0x86e>
   1be70:	subs	r3, r4, #7
   1be72:	cmp	r4, #13
   1be74:	it	ne
   1be76:	cmpne	r3, #1
   1be78:	bls.w	1bffc <mkdtemp@@Base+0x9dc>
   1be7c:	blx	3ca8 <__ctype_b_loc@plt>
   1be80:	uxtb	r2, r4
   1be82:	ldr	r3, [r0, #0]
   1be84:	ldrsh.w	r3, [r3, r2, lsl #1]
   1be88:	cmp	r3, #0
   1be8a:	blt.w	1bffc <mkdtemp@@Base+0x9dc>
   1be8e:	lsls	r0, r5, #30
   1be90:	bmi.n	1bf12 <mkdtemp@@Base+0x8f2>
   1be92:	and.w	r7, r4, #127	; 0x7f
   1be96:	cmp	r7, #32
   1be98:	beq.w	1bfa4 <mkdtemp@@Base+0x984>
   1be9c:	lsls	r1, r5, #31
   1be9e:	bmi.w	1bfa4 <mkdtemp@@Base+0x984>
   1bea2:	lsls	r3, r5, #23
   1bea4:	bpl.n	1bece <mkdtemp@@Base+0x8ae>
   1bea6:	sub.w	r3, r4, #35	; 0x23
   1beaa:	sub.w	r2, r4, #91	; 0x5b
   1beae:	clz	r2, r2
   1beb2:	cmp	r3, #28
   1beb4:	mov.w	r2, r2, lsr #5
   1beb8:	bhi.n	1beca <mkdtemp@@Base+0x8aa>
   1beba:	movs	r1, #129	; 0x81
   1bebc:	movt	r1, #4096	; 0x1000
   1bec0:	lsr.w	r3, r1, r3
   1bec4:	and.w	r3, r3, #1
   1bec8:	orrs	r2, r3
   1beca:	cmp	r2, #0
   1becc:	bne.n	1bfa4 <mkdtemp@@Base+0x984>
   1bece:	lsls	r5, r5, #25
   1bed0:	itt	pl
   1bed2:	movpl	r3, #92	; 0x5c
   1bed4:	strbpl.w	r3, [r6], #1
   1bed8:	lsls	r0, r4, #24
   1beda:	iteet	pl
   1bedc:	uxtbpl	r5, r4
   1bede:	movmi	r3, #77	; 0x4d
   1bee0:	strbmi.w	r3, [r6], #1
   1bee4:	movpl	r7, r4
   1bee6:	it	mi
   1bee8:	movmi	r5, r7
   1beea:	blx	3ca8 <__ctype_b_loc@plt>
   1beee:	uxtb	r3, r7
   1bef0:	ldr	r2, [r0, #0]
   1bef2:	adds	r0, r6, #2
   1bef4:	ldrh.w	r2, [r2, r5, lsl #1]
   1bef8:	lsls	r1, r2, #30
   1befa:	bpl.w	1c028 <mkdtemp@@Base+0xa08>
   1befe:	cmp	r7, #127	; 0x7f
   1bf00:	mov.w	r2, #94	; 0x5e
   1bf04:	it	ne
   1bf06:	addne	r3, #64	; 0x40
   1bf08:	strb	r2, [r6, #0]
   1bf0a:	it	eq
   1bf0c:	moveq	r3, #63	; 0x3f
   1bf0e:	strb	r3, [r6, #1]
   1bf10:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1bf12:	cmp	r4, #32
   1bf14:	bhi.n	1be92 <mkdtemp@@Base+0x872>
   1bf16:	add	r3, pc, #8	; (adr r3, 1bf20 <mkdtemp@@Base+0x900>)
   1bf18:	ldr.w	r2, [r3, r4, lsl #2]
   1bf1c:	add	r3, r2
   1bf1e:	bx	r3
   1bf20:	lsls	r1, r0, #6
   1bf22:	movs	r0, r0
   1bf24:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf28:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf2c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf30:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf34:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf38:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf3c:	lsls	r3, r6, #5
   1bf3e:	movs	r0, r0
   1bf40:	lsls	r5, r4, #5
   1bf42:	movs	r0, r0
   1bf44:	lsls	r7, r2, #5
   1bf46:	movs	r0, r0
   1bf48:	lsls	r1, r1, #5
   1bf4a:	movs	r0, r0
   1bf4c:	lsls	r3, r7, #4
   1bf4e:	movs	r0, r0
   1bf50:	lsls	r5, r5, #4
   1bf52:	movs	r0, r0
   1bf54:	lsls	r7, r3, #4
   1bf56:	movs	r0, r0
   1bf58:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf5c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf60:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf64:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf68:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf6c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf70:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf74:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf78:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf7c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf80:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf84:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf88:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf8c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf90:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf94:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf98:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bf9c:	vminnm.f16	<illegal reg q15.5>, <illegal reg q9.5>, <illegal reg q15.5>
   1bfa0:	lsls	r1, r2, #4
   1bfa2:	movs	r0, r0
   1bfa4:	adds	r0, r6, #4
   1bfa6:	ubfx	r2, r4, #6, #2
   1bfaa:	ubfx	r3, r4, #3, #3
   1bfae:	and.w	r4, r4, #7
   1bfb2:	adds	r3, #48	; 0x30
   1bfb4:	adds	r2, #48	; 0x30
   1bfb6:	adds	r4, #48	; 0x30
   1bfb8:	strb	r3, [r6, #2]
   1bfba:	strb	r2, [r6, #1]
   1bfbc:	movs	r3, #92	; 0x5c
   1bfbe:	strb	r4, [r6, #3]
   1bfc0:	strb	r3, [r6, #0]
   1bfc2:	movs	r3, #0
   1bfc4:	strb	r3, [r0, #0]
   1bfc6:	pop	{r3, r4, r5, r6, r7, pc}
   1bfc8:	lsls	r2, r4, #24
   1bfca:	bmi.w	1be2a <mkdtemp@@Base+0x80a>
   1bfce:	subs.w	r3, r4, #91	; 0x5b
   1bfd2:	sub.w	r2, r4, #35	; 0x23
   1bfd6:	it	ne
   1bfd8:	movne	r3, #1
   1bfda:	cmp	r2, #28
   1bfdc:	itttt	ls
   1bfde:	movls	r1, #129	; 0x81
   1bfe0:	movtls	r1, #4096	; 0x1000
   1bfe4:	lsrls.w	r2, r1, r2
   1bfe8:	bicls	r3, r2
   1bfea:	cbz	r3, 1c020 <mkdtemp@@Base+0xa00>
   1bfec:	blx	3ca8 <__ctype_b_loc@plt>
   1bff0:	ldr	r3, [r0, #0]
   1bff2:	ldrsh.w	r3, [r3, r4, lsl #1]
   1bff6:	cmp	r3, #0
   1bff8:	bge.w	1be2a <mkdtemp@@Base+0x80a>
   1bffc:	cmp	r4, #34	; 0x22
   1bffe:	bne.n	1c016 <mkdtemp@@Base+0x9f6>
   1c000:	lsls	r7, r5, #22
   1c002:	bpl.n	1c00a <mkdtemp@@Base+0x9ea>
   1c004:	movs	r3, #92	; 0x5c
   1c006:	strb.w	r3, [r6], #1
   1c00a:	mov	r0, r6
   1c00c:	movs	r3, #0
   1c00e:	strb.w	r4, [r0], #1
   1c012:	strb	r3, [r6, #1]
   1c014:	pop	{r3, r4, r5, r6, r7, pc}
   1c016:	cmp	r4, #92	; 0x5c
   1c018:	bne.n	1c00a <mkdtemp@@Base+0x9ea>
   1c01a:	lsls	r5, r5, #25
   1c01c:	bmi.n	1c00a <mkdtemp@@Base+0x9ea>
   1c01e:	b.n	1c004 <mkdtemp@@Base+0x9e4>
   1c020:	lsls	r2, r5, #23
   1c022:	bmi.w	1be2a <mkdtemp@@Base+0x80a>
   1c026:	b.n	1bfec <mkdtemp@@Base+0x9cc>
   1c028:	strb	r3, [r6, #1]
   1c02a:	movs	r3, #45	; 0x2d
   1c02c:	strb	r3, [r6, #0]
   1c02e:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c030:	mov	r0, r6
   1c032:	movs	r2, #92	; 0x5c
   1c034:	movs	r3, #115	; 0x73
   1c036:	strb.w	r2, [r0], #2
   1c03a:	strb	r3, [r6, #1]
   1c03c:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c03e:	mov	r0, r6
   1c040:	movs	r2, #92	; 0x5c
   1c042:	movs	r3, #114	; 0x72
   1c044:	strb.w	r2, [r0], #2
   1c048:	strb	r3, [r6, #1]
   1c04a:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c04c:	mov	r0, r6
   1c04e:	movs	r2, #92	; 0x5c
   1c050:	movs	r3, #102	; 0x66
   1c052:	strb.w	r2, [r0], #2
   1c056:	strb	r3, [r6, #1]
   1c058:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c05a:	mov	r0, r6
   1c05c:	movs	r2, #92	; 0x5c
   1c05e:	movs	r3, #118	; 0x76
   1c060:	strb.w	r2, [r0], #2
   1c064:	strb	r3, [r6, #1]
   1c066:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c068:	mov	r0, r6
   1c06a:	movs	r2, #92	; 0x5c
   1c06c:	movs	r3, #110	; 0x6e
   1c06e:	strb.w	r2, [r0], #2
   1c072:	strb	r3, [r6, #1]
   1c074:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c076:	mov	r0, r6
   1c078:	movs	r2, #92	; 0x5c
   1c07a:	movs	r3, #116	; 0x74
   1c07c:	strb.w	r2, [r0], #2
   1c080:	strb	r3, [r6, #1]
   1c082:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c084:	mov	r0, r6
   1c086:	movs	r2, #92	; 0x5c
   1c088:	movs	r3, #98	; 0x62
   1c08a:	strb.w	r2, [r0], #2
   1c08e:	strb	r3, [r6, #1]
   1c090:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c092:	mov	r0, r6
   1c094:	movs	r2, #92	; 0x5c
   1c096:	movs	r3, #97	; 0x61
   1c098:	strb.w	r2, [r0], #2
   1c09c:	strb	r3, [r6, #1]
   1c09e:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c0a0:	sub.w	r3, r7, #48	; 0x30
   1c0a4:	movs	r2, #48	; 0x30
   1c0a6:	movs	r1, #92	; 0x5c
   1c0a8:	strb	r2, [r6, #1]
   1c0aa:	uxtb	r3, r3
   1c0ac:	strb	r1, [r6, #0]
   1c0ae:	cmp	r3, #7
   1c0b0:	itett	ls
   1c0b2:	strbls	r2, [r6, #2]
   1c0b4:	addhi	r0, r6, #2
   1c0b6:	addls	r0, r6, #4
   1c0b8:	strbls	r2, [r6, #3]
   1c0ba:	b.n	1bfc2 <mkdtemp@@Base+0x9a2>
   1c0bc:	push	{r3, r4, r5, r6, r7, lr}
   1c0be:	mov	r5, r1
   1c0c0:	ldrb	r1, [r1, #0]
   1c0c2:	mov	r7, r0
   1c0c4:	cbz	r1, 1c0ea <mkdtemp@@Base+0xaca>
   1c0c6:	mov	r6, r2
   1c0c8:	mov	r4, r0
   1c0ca:	ldrb.w	r3, [r5, #1]!
   1c0ce:	mov	r0, r4
   1c0d0:	mov	r2, r6
   1c0d2:	bl	1be10 <mkdtemp@@Base+0x7f0>
   1c0d6:	ldrb	r1, [r5, #0]
   1c0d8:	mov	r4, r0
   1c0da:	cmp	r1, #0
   1c0dc:	bne.n	1c0ca <mkdtemp@@Base+0xaaa>
   1c0de:	mov	r1, r7
   1c0e0:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1c0e4:	movs	r3, #0
   1c0e6:	strb	r3, [r4, #0]
   1c0e8:	pop	{r3, r4, r5, r6, r7, pc}
   1c0ea:	mov	r4, r0
   1c0ec:	movs	r3, #0
   1c0ee:	mov	r0, r1
   1c0f0:	strb	r3, [r4, #0]
   1c0f2:	pop	{r3, r4, r5, r6, r7, pc}
   1c0f4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0f8:	sub	sp, #36	; 0x24
   1c0fa:	add.w	sl, r2, #4294967295	; 0xffffffff
   1c0fe:	mov	r6, r3
   1c100:	str	r2, [sp, #12]
   1c102:	add	sl, r0
   1c104:	ldr	r2, [pc, #424]	; (1c2b0 <mkdtemp@@Base+0xc90>)
   1c106:	mov	r7, r1
   1c108:	ldr	r3, [pc, #424]	; (1c2b4 <mkdtemp@@Base+0xc94>)
   1c10a:	add	r2, pc
   1c10c:	ldrb	r4, [r1, #0]
   1c10e:	str	r0, [sp, #8]
   1c110:	ldr	r3, [r2, r3]
   1c112:	cmp	r4, #0
   1c114:	it	ne
   1c116:	cmpne	r0, sl
   1c118:	ldr	r3, [r3, #0]
   1c11a:	str	r3, [sp, #28]
   1c11c:	mov.w	r3, #0
   1c120:	bcs.w	1c29e <mkdtemp@@Base+0xc7e>
   1c124:	eor.w	fp, r6, #4
   1c128:	mov	r5, r0
   1c12a:	ubfx	r3, fp, #2, #1
   1c12e:	mov	r8, r1
   1c130:	str	r3, [sp, #4]
   1c132:	b.n	1c1d0 <mkdtemp@@Base+0xbb0>
   1c134:	lsls	r1, r6, #21
   1c136:	bmi.n	1c190 <mkdtemp@@Base+0xb70>
   1c138:	lsls	r3, r4, #24
   1c13a:	bpl.n	1c23a <mkdtemp@@Base+0xc1a>
   1c13c:	ldr	r3, [sp, #4]
   1c13e:	cmp	r4, #32
   1c140:	ite	ne
   1c142:	movne	r3, #0
   1c144:	andeq.w	r3, r3, #1
   1c148:	cmp	r3, #0
   1c14a:	bne.n	1c1f6 <mkdtemp@@Base+0xbd6>
   1c14c:	sub.w	r2, r4, #9
   1c150:	eor.w	r3, r6, #8
   1c154:	clz	r2, r2
   1c158:	lsrs	r2, r2, #5
   1c15a:	ands.w	r3, r2, r3, lsr #3
   1c15e:	bne.n	1c1f6 <mkdtemp@@Base+0xbd6>
   1c160:	sub.w	r2, r4, #10
   1c164:	eor.w	r3, r6, #16
   1c168:	clz	r2, r2
   1c16c:	lsrs	r2, r2, #5
   1c16e:	ands.w	r3, r2, r3, lsr #4
   1c172:	bne.n	1c1f6 <mkdtemp@@Base+0xbd6>
   1c174:	lsls	r0, r6, #26
   1c176:	bpl.n	1c190 <mkdtemp@@Base+0xb70>
   1c178:	subs	r3, r4, #7
   1c17a:	cmp	r4, #13
   1c17c:	it	ne
   1c17e:	cmpne	r3, #1
   1c180:	bls.n	1c1e2 <mkdtemp@@Base+0xbc2>
   1c182:	blx	3ca8 <__ctype_b_loc@plt>
   1c186:	ldr	r3, [r0, #0]
   1c188:	ldrsh.w	r3, [r3, r4, lsl #1]
   1c18c:	cmp	r3, #0
   1c18e:	blt.n	1c1e2 <mkdtemp@@Base+0xbc2>
   1c190:	add.w	r9, sp, #20
   1c194:	mov	r1, r4
   1c196:	ldrb.w	r3, [r8, #1]
   1c19a:	mov	r2, r6
   1c19c:	mov	r0, r9
   1c19e:	add.w	r7, r8, #1
   1c1a2:	bl	1be10 <mkdtemp@@Base+0x7f0>
   1c1a6:	mov	r1, r9
   1c1a8:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1c1ac:	str	r7, [sp, #0]
   1c1ae:	adds	r4, r5, r0
   1c1b0:	mov	fp, r0
   1c1b2:	cmp	r4, sl
   1c1b4:	bhi.n	1c26a <mkdtemp@@Base+0xc4a>
   1c1b6:	mov	r0, r5
   1c1b8:	mov	r1, r9
   1c1ba:	mov	r2, fp
   1c1bc:	mov	r5, r4
   1c1be:	blx	3a94 <memcpy@plt>
   1c1c2:	ldr	r3, [sp, #0]
   1c1c4:	ldrb	r4, [r3, #0]
   1c1c6:	mov	r8, r3
   1c1c8:	cmp	r4, #0
   1c1ca:	it	ne
   1c1cc:	cmpne	r5, sl
   1c1ce:	bcs.n	1c210 <mkdtemp@@Base+0xbf0>
   1c1d0:	cmp	r4, #92	; 0x5c
   1c1d2:	bne.n	1c134 <mkdtemp@@Base+0xb14>
   1c1d4:	blx	3ca8 <__ctype_b_loc@plt>
   1c1d8:	ldr	r3, [r0, #0]
   1c1da:	ldrsh.w	r3, [r3, r4, lsl #1]
   1c1de:	cmp	r3, #0
   1c1e0:	bge.n	1c13c <mkdtemp@@Base+0xb1c>
   1c1e2:	cmp	r4, #34	; 0x22
   1c1e4:	bne.n	1c260 <mkdtemp@@Base+0xc40>
   1c1e6:	lsls	r1, r6, #22
   1c1e8:	bpl.n	1c1f6 <mkdtemp@@Base+0xbd6>
   1c1ea:	adds	r3, r5, #1
   1c1ec:	cmp	r3, sl
   1c1ee:	bcs.n	1c2a4 <mkdtemp@@Base+0xc84>
   1c1f0:	movs	r2, #92	; 0x5c
   1c1f2:	strb	r2, [r5, #0]
   1c1f4:	mov	r5, r3
   1c1f6:	add.w	r3, r8, #1
   1c1fa:	strb.w	r4, [r5], #1
   1c1fe:	mov.w	fp, #1
   1c202:	ldrb	r4, [r3, #0]
   1c204:	mov	r7, r3
   1c206:	mov	r8, r3
   1c208:	cmp	r4, #0
   1c20a:	it	ne
   1c20c:	cmpne	r5, sl
   1c20e:	bcc.n	1c1d0 <mkdtemp@@Base+0xbb0>
   1c210:	add.w	r4, r5, fp
   1c214:	ldr	r3, [sp, #12]
   1c216:	cbnz	r3, 1c270 <mkdtemp@@Base+0xc50>
   1c218:	cmp	sl, r4
   1c21a:	bcc.n	1c27a <mkdtemp@@Base+0xc5a>
   1c21c:	ldr	r1, [sp, #8]
   1c21e:	mov	r0, r5
   1c220:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1c224:	ldr	r2, [pc, #144]	; (1c2b8 <mkdtemp@@Base+0xc98>)
   1c226:	ldr	r3, [pc, #140]	; (1c2b4 <mkdtemp@@Base+0xc94>)
   1c228:	add	r2, pc
   1c22a:	ldr	r3, [r2, r3]
   1c22c:	ldr	r2, [r3, #0]
   1c22e:	ldr	r3, [sp, #28]
   1c230:	eors	r2, r3
   1c232:	bne.n	1c2aa <mkdtemp@@Base+0xc8a>
   1c234:	add	sp, #36	; 0x24
   1c236:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c23a:	subs.w	r3, r4, #91	; 0x5b
   1c23e:	sub.w	r1, r4, #35	; 0x23
   1c242:	it	ne
   1c244:	movne	r3, #1
   1c246:	cmp	r1, #28
   1c248:	itttt	ls
   1c24a:	movls	r2, #129	; 0x81
   1c24c:	movtls	r2, #4096	; 0x1000
   1c250:	lsrls	r2, r1
   1c252:	bicls	r3, r2
   1c254:	cmp	r3, #0
   1c256:	bne.n	1c1d4 <mkdtemp@@Base+0xbb4>
   1c258:	lsls	r7, r6, #23
   1c25a:	bmi.w	1c13c <mkdtemp@@Base+0xb1c>
   1c25e:	b.n	1c1d4 <mkdtemp@@Base+0xbb4>
   1c260:	cmp	r4, #92	; 0x5c
   1c262:	bne.n	1c1f6 <mkdtemp@@Base+0xbd6>
   1c264:	lsls	r3, r6, #25
   1c266:	bmi.n	1c1f6 <mkdtemp@@Base+0xbd6>
   1c268:	b.n	1c1ea <mkdtemp@@Base+0xbca>
   1c26a:	ldr	r3, [sp, #12]
   1c26c:	mov	r7, r8
   1c26e:	cbz	r3, 1c27a <mkdtemp@@Base+0xc5a>
   1c270:	cmp	sl, r4
   1c272:	mov.w	r3, #0
   1c276:	strb	r3, [r5, #0]
   1c278:	bcs.n	1c21c <mkdtemp@@Base+0xbfc>
   1c27a:	ldrb	r1, [r7, #0]
   1c27c:	cmp	r1, #0
   1c27e:	beq.n	1c21c <mkdtemp@@Base+0xbfc>
   1c280:	add	r4, sp, #20
   1c282:	ldrb.w	r3, [r7, #1]!
   1c286:	mov	r2, r6
   1c288:	mov	r0, r4
   1c28a:	bl	1be10 <mkdtemp@@Base+0x7f0>
   1c28e:	mov	r1, r4
   1c290:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1c294:	ldrb	r1, [r7, #0]
   1c296:	add	r5, r0
   1c298:	cmp	r1, #0
   1c29a:	bne.n	1c282 <mkdtemp@@Base+0xc62>
   1c29c:	b.n	1c21c <mkdtemp@@Base+0xbfc>
   1c29e:	ldr	r5, [sp, #8]
   1c2a0:	mov	r4, r5
   1c2a2:	b.n	1c214 <mkdtemp@@Base+0xbf4>
   1c2a4:	adds	r4, r5, #2
   1c2a6:	mov	r7, r8
   1c2a8:	b.n	1c214 <mkdtemp@@Base+0xbf4>
   1c2aa:	blx	3d00 <__stack_chk_fail@plt>
   1c2ae:	nop
   1c2b0:	lsrs	r6, r0, #9
   1c2b2:	movs	r3, r0
   1c2b4:	lsls	r4, r7, #17
   1c2b6:	movs	r0, r0
   1c2b8:	lsrs	r0, r5, #4
   1c2ba:	movs	r3, r0
   1c2bc:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c2c0:	mov	r6, r0
   1c2c2:	mov	r0, r1
   1c2c4:	mov	r5, r1
   1c2c6:	mov	r7, r2
   1c2c8:	blx	3a28 <strlen@plt>
   1c2cc:	movs	r1, #4
   1c2ce:	adds	r2, r0, #1
   1c2d0:	movs	r0, #0
   1c2d2:	blx	3654 <reallocarray@plt>
   1c2d6:	cbz	r0, 1c308 <mkdtemp@@Base+0xce8>
   1c2d8:	mov	r2, r7
   1c2da:	mov	r1, r5
   1c2dc:	mov	r4, r0
   1c2de:	bl	1c0bc <mkdtemp@@Base+0xa9c>
   1c2e2:	mov	r5, r0
   1c2e4:	blx	40ac <__errno_location@plt>
   1c2e8:	movs	r1, #1
   1c2ea:	mov	r7, r0
   1c2ec:	mov	r0, r5
   1c2ee:	bl	1d03c <mkdtemp@@Base+0x1a1c>
   1c2f2:	ldr.w	r8, [r7]
   1c2f6:	mov	r1, r0
   1c2f8:	mov	r0, r4
   1c2fa:	blx	3fe0 <realloc@plt>
   1c2fe:	str	r0, [r6, #0]
   1c300:	cbz	r0, 1c30e <mkdtemp@@Base+0xcee>
   1c302:	mov	r0, r5
   1c304:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c308:	mov.w	r5, #4294967295	; 0xffffffff
   1c30c:	b.n	1c302 <mkdtemp@@Base+0xce2>
   1c30e:	str	r4, [r6, #0]
   1c310:	str.w	r8, [r7]
   1c314:	b.n	1c302 <mkdtemp@@Base+0xce2>
   1c316:	nop
   1c318:	cmp	r2, #1
   1c31a:	push	{r3, r4, r5, r6, r7, lr}
   1c31c:	mov	r6, r0
   1c31e:	mov	r4, r1
   1c320:	mov	r7, r3
   1c322:	bls.n	1c350 <mkdtemp@@Base+0xd30>
   1c324:	subs	r5, r2, #1
   1c326:	add	r5, r1
   1c328:	ldrb	r1, [r4, #0]
   1c32a:	mov	r2, r7
   1c32c:	ldrb.w	r3, [r4, #1]!
   1c330:	bl	1be10 <mkdtemp@@Base+0x7f0>
   1c334:	cmp	r5, r4
   1c336:	bne.n	1c328 <mkdtemp@@Base+0xd08>
   1c338:	ldrb	r1, [r5, #0]
   1c33a:	mov	r2, r7
   1c33c:	movs	r3, #0
   1c33e:	bl	1be10 <mkdtemp@@Base+0x7f0>
   1c342:	mov	r1, r6
   1c344:	mov	r6, r0
   1c346:	bl	1d064 <mkdtemp@@Base+0x1a44>
   1c34a:	movs	r3, #0
   1c34c:	strb	r3, [r6, #0]
   1c34e:	pop	{r3, r4, r5, r6, r7, pc}
   1c350:	mov	r0, r2
   1c352:	cbnz	r2, 1c35a <mkdtemp@@Base+0xd3a>
   1c354:	movs	r3, #0
   1c356:	strb	r3, [r6, #0]
   1c358:	pop	{r3, r4, r5, r6, r7, pc}
   1c35a:	mov	r5, r1
   1c35c:	mov	r0, r6
   1c35e:	b.n	1c338 <mkdtemp@@Base+0xd18>
   1c360:	push	{r4, r5, r6, lr}
   1c362:	sub	sp, #40	; 0x28
   1c364:	ldr	r6, [pc, #112]	; (1c3d8 <mkdtemp@@Base+0xdb8>)
   1c366:	add	r5, sp, #16
   1c368:	ldr	r4, [pc, #112]	; (1c3dc <mkdtemp@@Base+0xdbc>)
   1c36a:	add	r1, sp, #12
   1c36c:	add	r6, pc
   1c36e:	str	r1, [sp, #0]
   1c370:	movs	r2, #25
   1c372:	mov	r3, r5
   1c374:	ldr	r4, [r6, r4]
   1c376:	movs	r1, #1
   1c378:	movs	r6, #16
   1c37a:	ldr	r4, [r4, #0]
   1c37c:	str	r4, [sp, #36]	; 0x24
   1c37e:	mov.w	r4, #0
   1c382:	mov	r4, r0
   1c384:	str	r6, [sp, #12]
   1c386:	blx	4010 <getsockopt@plt>
   1c38a:	adds	r0, #1
   1c38c:	beq.n	1c3b4 <mkdtemp@@Base+0xd94>
   1c38e:	ldr	r2, [sp, #12]
   1c390:	add	r1, sp, #40	; 0x28
   1c392:	mov	r0, r5
   1c394:	movs	r3, #0
   1c396:	add	r2, r1
   1c398:	strb.w	r3, [r2, #-24]
   1c39c:	blx	3cdc <strdup@plt+0x4>
   1c3a0:	ldr	r2, [pc, #60]	; (1c3e0 <mkdtemp@@Base+0xdc0>)
   1c3a2:	ldr	r3, [pc, #56]	; (1c3dc <mkdtemp@@Base+0xdbc>)
   1c3a4:	add	r2, pc
   1c3a6:	ldr	r3, [r2, r3]
   1c3a8:	ldr	r2, [r3, #0]
   1c3aa:	ldr	r3, [sp, #36]	; 0x24
   1c3ac:	eors	r2, r3
   1c3ae:	bne.n	1c3d2 <mkdtemp@@Base+0xdb2>
   1c3b0:	add	sp, #40	; 0x28
   1c3b2:	pop	{r4, r5, r6, pc}
   1c3b4:	blx	40ac <__errno_location@plt>
   1c3b8:	ldr	r0, [r0, #0]
   1c3ba:	blx	3464 <strerror@plt+0x4>
   1c3be:	ldr	r1, [pc, #36]	; (1c3e4 <mkdtemp@@Base+0xdc4>)
   1c3c0:	mov	r2, r4
   1c3c2:	add	r1, pc
   1c3c4:	mov	r3, r0
   1c3c6:	ldr	r0, [pc, #32]	; (1c3e8 <mkdtemp@@Base+0xdc8>)
   1c3c8:	add	r0, pc
   1c3ca:	bl	ffb8 <error@@Base>
   1c3ce:	movs	r0, #0
   1c3d0:	b.n	1c3a0 <mkdtemp@@Base+0xd80>
   1c3d2:	blx	3d00 <__stack_chk_fail@plt>
   1c3d6:	nop
   1c3d8:	lsls	r4, r4, #31
   1c3da:	movs	r3, r0
   1c3dc:	lsls	r4, r7, #17
   1c3de:	movs	r0, r0
   1c3e0:	lsls	r4, r5, #30
   1c3e2:	movs	r3, r0
   1c3e4:	stc2	0, cr0, [sl, #4]
   1c3e8:	mrrc2	0, 0, r0, r8, cr1
   1c3ec:	push	{r4, r5, r6, lr}
   1c3ee:	mov	r6, r0
   1c3f0:	sub	sp, #8
   1c3f2:	mov	r0, r1
   1c3f4:	mov	r5, r1
   1c3f6:	blx	3a28 <strlen@plt>
   1c3fa:	mov	r3, r5
   1c3fc:	movs	r2, #25
   1c3fe:	movs	r1, #1
   1c400:	str	r0, [sp, #0]
   1c402:	mov	r0, r6
   1c404:	blx	4028 <setsockopt@plt>
   1c408:	adds	r3, r0, #1
   1c40a:	it	ne
   1c40c:	movne	r4, #0
   1c40e:	beq.n	1c416 <mkdtemp@@Base+0xdf6>
   1c410:	mov	r0, r4
   1c412:	add	sp, #8
   1c414:	pop	{r4, r5, r6, pc}
   1c416:	mov	r4, r0
   1c418:	blx	40ac <__errno_location@plt>
   1c41c:	ldr	r0, [r0, #0]
   1c41e:	blx	3464 <strerror@plt+0x4>
   1c422:	ldr	r1, [pc, #20]	; (1c438 <mkdtemp@@Base+0xe18>)
   1c424:	mov	r3, r5
   1c426:	mov	r2, r6
   1c428:	add	r1, pc
   1c42a:	adds	r1, #16
   1c42c:	str	r0, [sp, #0]
   1c42e:	ldr	r0, [pc, #12]	; (1c43c <mkdtemp@@Base+0xe1c>)
   1c430:	add	r0, pc
   1c432:	bl	ffb8 <error@@Base>
   1c436:	b.n	1c410 <mkdtemp@@Base+0xdf0>
   1c438:	stc2	0, cr0, [r4, #-4]!
   1c43c:	ldc2	0, cr0, [r8], {1}
   1c440:	push	{r4, r5, lr}
   1c442:	movs	r2, #0
   1c444:	sub	sp, #12
   1c446:	mov	r5, r0
   1c448:	movs	r1, #1
   1c44a:	movs	r0, #2
   1c44c:	blx	3980 <socket@plt>
   1c450:	adds	r3, r0, #1
   1c452:	it	eq
   1c454:	moveq	r0, #0
   1c456:	beq.n	1c47a <mkdtemp@@Base+0xe5a>
   1c458:	mov	r4, r0
   1c45a:	mov	r0, r5
   1c45c:	blx	3a28 <strlen@plt>
   1c460:	mov	r3, r5
   1c462:	movs	r2, #25
   1c464:	movs	r1, #1
   1c466:	str	r0, [sp, #0]
   1c468:	mov	r0, r4
   1c46a:	blx	4028 <setsockopt@plt>
   1c46e:	adds	r0, #1
   1c470:	mov	r0, r4
   1c472:	beq.n	1c47e <mkdtemp@@Base+0xe5e>
   1c474:	blx	3c20 <close@plt+0x4>
   1c478:	movs	r0, #1
   1c47a:	add	sp, #12
   1c47c:	pop	{r4, r5, pc}
   1c47e:	blx	3c20 <close@plt+0x4>
   1c482:	movs	r0, #0
   1c484:	add	sp, #12
   1c486:	pop	{r4, r5, pc}
   1c488:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c48c:	mov	r7, r1
   1c48e:	ldr	r1, [pc, #356]	; (1c5f4 <mkdtemp@@Base+0xfd4>)
   1c490:	sub	sp, #48	; 0x30
   1c492:	ldr	r3, [pc, #356]	; (1c5f8 <mkdtemp@@Base+0xfd8>)
   1c494:	mov	r6, r0
   1c496:	add	r1, pc
   1c498:	mov	r5, r2
   1c49a:	ldr	r3, [r1, r3]
   1c49c:	ldr	r3, [r3, #0]
   1c49e:	str	r3, [sp, #44]	; 0x2c
   1c4a0:	mov.w	r3, #0
   1c4a4:	cbz	r2, 1c4aa <mkdtemp@@Base+0xe8a>
   1c4a6:	movs	r3, #0
   1c4a8:	str	r3, [r2, #0]
   1c4aa:	ldr.w	r8, [pc, #336]	; 1c5fc <mkdtemp@@Base+0xfdc>
   1c4ae:	movs	r1, #2
   1c4b0:	add	r8, pc
   1c4b2:	mov	r0, r8
   1c4b4:	blx	3b64 <open64@plt>
   1c4b8:	adds	r3, r0, #1
   1c4ba:	mov	r4, r0
   1c4bc:	beq.n	1c5b2 <mkdtemp@@Base+0xf92>
   1c4be:	add.w	r8, sp, #12
   1c4c2:	movs	r2, #32
   1c4c4:	movs	r1, #0
   1c4c6:	mov	r0, r8
   1c4c8:	blx	36c4 <memset@plt>
   1c4cc:	cmp	r7, #2
   1c4ce:	beq.n	1c54e <mkdtemp@@Base+0xf2e>
   1c4d0:	movw	r3, #4097	; 0x1001
   1c4d4:	ldr	r2, [pc, #296]	; (1c600 <mkdtemp@@Base+0xfe0>)
   1c4d6:	strh.w	r3, [sp, #28]
   1c4da:	mvn.w	r3, #2147483648	; 0x80000000
   1c4de:	cmp	r6, r3
   1c4e0:	add	r2, pc
   1c4e2:	beq.n	1c562 <mkdtemp@@Base+0xf42>
   1c4e4:	movw	r3, #65534	; 0xfffe
   1c4e8:	movt	r3, #32767	; 0x7fff
   1c4ec:	cmp	r6, r3
   1c4ee:	beq.n	1c5d0 <mkdtemp@@Base+0xfb0>
   1c4f0:	movs	r3, #16
   1c4f2:	strd	r2, r6, [sp]
   1c4f6:	mov	r1, r3
   1c4f8:	movs	r2, #1
   1c4fa:	mov	r0, r8
   1c4fc:	blx	3bbc <__snprintf_chk@plt>
   1c500:	mov	r2, r8
   1c502:	movw	r1, #21706	; 0x54ca
   1c506:	mov	r0, r4
   1c508:	movt	r1, #16388	; 0x4004
   1c50c:	blx	39d4 <ioctl@plt>
   1c510:	adds	r0, #1
   1c512:	beq.n	1c58a <mkdtemp@@Base+0xf6a>
   1c514:	ldr	r1, [pc, #236]	; (1c604 <mkdtemp@@Base+0xfe4>)
   1c516:	mov	r3, r7
   1c518:	ldr	r0, [pc, #236]	; (1c608 <mkdtemp@@Base+0xfe8>)
   1c51a:	mov	r2, r8
   1c51c:	add	r1, pc
   1c51e:	str	r4, [sp, #0]
   1c520:	adds	r1, #32
   1c522:	add	r0, pc
   1c524:	bl	100ec <error@@Base+0x134>
   1c528:	cbz	r5, 1c536 <mkdtemp@@Base+0xf16>
   1c52a:	mov	r0, r8
   1c52c:	blx	3cdc <strdup@plt+0x4>
   1c530:	str	r0, [r5, #0]
   1c532:	cmp	r0, #0
   1c534:	beq.n	1c5a6 <mkdtemp@@Base+0xf86>
   1c536:	ldr	r2, [pc, #212]	; (1c60c <mkdtemp@@Base+0xfec>)
   1c538:	ldr	r3, [pc, #188]	; (1c5f8 <mkdtemp@@Base+0xfd8>)
   1c53a:	add	r2, pc
   1c53c:	ldr	r3, [r2, r3]
   1c53e:	ldr	r2, [r3, #0]
   1c540:	ldr	r3, [sp, #44]	; 0x2c
   1c542:	eors	r2, r3
   1c544:	bne.n	1c5ee <mkdtemp@@Base+0xfce>
   1c546:	mov	r0, r4
   1c548:	add	sp, #48	; 0x30
   1c54a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1c54e:	movw	r3, #4098	; 0x1002
   1c552:	ldr	r2, [pc, #188]	; (1c610 <mkdtemp@@Base+0xff0>)
   1c554:	strh.w	r3, [sp, #28]
   1c558:	mvn.w	r3, #2147483648	; 0x80000000
   1c55c:	cmp	r6, r3
   1c55e:	add	r2, pc
   1c560:	bne.n	1c4e4 <mkdtemp@@Base+0xec4>
   1c562:	movw	r1, #21706	; 0x54ca
   1c566:	mov	r2, r8
   1c568:	movt	r1, #16388	; 0x4004
   1c56c:	mov	r0, r4
   1c56e:	blx	39d4 <ioctl@plt>
   1c572:	adds	r0, #1
   1c574:	beq.n	1c58a <mkdtemp@@Base+0xf6a>
   1c576:	ldr	r1, [pc, #156]	; (1c614 <mkdtemp@@Base+0xff4>)
   1c578:	mov	r2, r7
   1c57a:	ldr	r0, [pc, #156]	; (1c618 <mkdtemp@@Base+0xff8>)
   1c57c:	mov	r3, r4
   1c57e:	add	r1, pc
   1c580:	add	r0, pc
   1c582:	adds	r1, #32
   1c584:	bl	100ec <error@@Base+0x134>
   1c588:	b.n	1c528 <mkdtemp@@Base+0xf08>
   1c58a:	blx	40ac <__errno_location@plt>
   1c58e:	ldr	r0, [r0, #0]
   1c590:	blx	3464 <strerror@plt+0x4>
   1c594:	ldr	r1, [pc, #132]	; (1c61c <mkdtemp@@Base+0xffc>)
   1c596:	mov	r2, r7
   1c598:	add	r1, pc
   1c59a:	adds	r1, #32
   1c59c:	mov	r3, r0
   1c59e:	ldr	r0, [pc, #128]	; (1c620 <mkdtemp@@Base+0x1000>)
   1c5a0:	add	r0, pc
   1c5a2:	bl	100ec <error@@Base+0x134>
   1c5a6:	mov	r0, r4
   1c5a8:	mov.w	r4, #4294967295	; 0xffffffff
   1c5ac:	blx	3c20 <close@plt+0x4>
   1c5b0:	b.n	1c536 <mkdtemp@@Base+0xf16>
   1c5b2:	blx	40ac <__errno_location@plt>
   1c5b6:	ldr	r0, [r0, #0]
   1c5b8:	blx	3464 <strerror@plt+0x4>
   1c5bc:	ldr	r1, [pc, #100]	; (1c624 <mkdtemp@@Base+0x1004>)
   1c5be:	mov	r2, r8
   1c5c0:	add	r1, pc
   1c5c2:	adds	r1, #32
   1c5c4:	mov	r3, r0
   1c5c6:	ldr	r0, [pc, #96]	; (1c628 <mkdtemp@@Base+0x1008>)
   1c5c8:	add	r0, pc
   1c5ca:	bl	100ec <error@@Base+0x134>
   1c5ce:	b.n	1c536 <mkdtemp@@Base+0xf16>
   1c5d0:	blx	40ac <__errno_location@plt>
   1c5d4:	ldr	r0, [r0, #0]
   1c5d6:	blx	3464 <strerror@plt+0x4>
   1c5da:	ldr	r1, [pc, #80]	; (1c62c <mkdtemp@@Base+0x100c>)
   1c5dc:	mov	r2, r6
   1c5de:	add	r1, pc
   1c5e0:	adds	r1, #32
   1c5e2:	mov	r3, r0
   1c5e4:	ldr	r0, [pc, #72]	; (1c630 <mkdtemp@@Base+0x1010>)
   1c5e6:	add	r0, pc
   1c5e8:	bl	100ec <error@@Base+0x134>
   1c5ec:	b.n	1c5a6 <mkdtemp@@Base+0xf86>
   1c5ee:	blx	3d00 <__stack_chk_fail@plt>
   1c5f2:	nop
   1c5f4:	lsls	r2, r7, #26
   1c5f6:	movs	r3, r0
   1c5f8:	lsls	r4, r7, #17
   1c5fa:	movs	r0, r0
   1c5fc:			; <UNDEFINED> instruction: 0xfbd40001
   1c600:			; <UNDEFINED> instruction: 0xfb940001
   1c604:	ldc2	0, cr0, [r0], #-4
   1c608:	ldc2	0, cr0, [r2], {1}
   1c60c:	lsls	r6, r2, #24
   1c60e:	movs	r3, r0
   1c610:	smlabb	r0, lr, r1, r0
   1c614:	smlal	r0, r0, lr, r1
   1c618:			; <UNDEFINED> instruction: 0xfb980001
   1c61c:			; <UNDEFINED> instruction: 0xfbb40001
   1c620:	smlsd	r0, r8, r1, r0
   1c624:	smull	r0, r0, ip, r1
   1c628:			; <UNDEFINED> instruction: 0xfacc0001
   1c62c:	smmls	r0, lr, r1, r0
   1c630:			; <UNDEFINED> instruction: 0xfae20001
   1c634:	ldr	r0, [pc, #200]	; (1c700 <mkdtemp@@Base+0x10e0>)
   1c636:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1c63a:	mov	r8, r1
   1c63c:	ldr	r1, [pc, #196]	; (1c704 <mkdtemp@@Base+0x10e4>)
   1c63e:	add	r0, pc
   1c640:	sub.w	sp, sp, #16384	; 0x4000
   1c644:	mov	r4, r2
   1c646:	sub	sp, #28
   1c648:	subs	r7, r3, #0
   1c64a:	add.w	r2, sp, #16384	; 0x4000
   1c64e:	ldr	r1, [r0, r1]
   1c650:	add.w	r2, r2, #20
   1c654:	ldr	r1, [r1, #0]
   1c656:	str	r1, [r2, #0]
   1c658:	mov.w	r1, #0
   1c65c:	blt.n	1c6de <mkdtemp@@Base+0x10be>
   1c65e:	sub.w	r2, r7, #21
   1c662:	movw	r3, #16359	; 0x3fe7
   1c666:	cmp	r2, r3
   1c668:	bhi.n	1c6de <mkdtemp@@Base+0x10be>
   1c66a:	ldr	r0, [r4, #0]
   1c66c:	mov	r6, sp
   1c66e:	ldr	r1, [r4, #4]
   1c670:	add	r5, sp, #24
   1c672:	ldr	r2, [r4, #8]
   1c674:	add.w	r9, sp, #20
   1c678:	ldr	r3, [r4, #12]
   1c67a:	stmia	r6!, {r0, r1, r2, r3}
   1c67c:	mov	r1, r4
   1c67e:	ldr	r0, [r4, #16]
   1c680:	movw	r3, #16380	; 0x3ffc
   1c684:	mov	r2, r7
   1c686:	str	r0, [r6, #0]
   1c688:	mov	r0, r5
   1c68a:	ldrb.w	r4, [r5, #-24]
   1c68e:	and.w	r4, r4, #240	; 0xf0
   1c692:	cmp	r4, #96	; 0x60
   1c694:	ite	eq
   1c696:	moveq	r4, #24
   1c698:	movne	r4, #2
   1c69a:	blx	3928 <__memcpy_chk@plt>
   1c69e:	ldr.w	r0, [r8, #68]	; 0x44
   1c6a2:	adds	r2, r7, #4
   1c6a4:	mov	r1, r9
   1c6a6:	movs	r3, #0
   1c6a8:	strb.w	r4, [r5, #-1]
   1c6ac:	strh.w	r3, [r5, #-4]
   1c6b0:	strb.w	r3, [r5, #-2]
   1c6b4:	bl	e8dc <PEM_write_bio_PrivateKey@plt+0xa7d0>
   1c6b8:	mov	r3, r0
   1c6ba:	cbnz	r0, 1c6e8 <mkdtemp@@Base+0x10c8>
   1c6bc:	ldr	r0, [pc, #72]	; (1c708 <mkdtemp@@Base+0x10e8>)
   1c6be:	add.w	r2, sp, #16384	; 0x4000
   1c6c2:	ldr	r1, [pc, #64]	; (1c704 <mkdtemp@@Base+0x10e4>)
   1c6c4:	adds	r2, #20
   1c6c6:	add	r0, pc
   1c6c8:	ldr	r1, [r0, r1]
   1c6ca:	ldr	r0, [r1, #0]
   1c6cc:	ldr	r1, [r2, #0]
   1c6ce:	eors	r0, r1
   1c6d0:	bne.n	1c6e4 <mkdtemp@@Base+0x10c4>
   1c6d2:	mov	r0, r3
   1c6d4:	add.w	sp, sp, #16384	; 0x4000
   1c6d8:	add	sp, #28
   1c6da:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c6de:	mov.w	r3, #4294967295	; 0xffffffff
   1c6e2:	b.n	1c6bc <mkdtemp@@Base+0x109c>
   1c6e4:	blx	3d00 <__stack_chk_fail@plt>
   1c6e8:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   1c6ec:	ldr	r3, [pc, #28]	; (1c70c <mkdtemp@@Base+0x10ec>)
   1c6ee:	add	r3, pc
   1c6f0:	add.w	r1, r3, #48	; 0x30
   1c6f4:	mov	r2, r0
   1c6f6:	ldr	r0, [pc, #24]	; (1c710 <mkdtemp@@Base+0x10f0>)
   1c6f8:	add	r0, pc
   1c6fa:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   1c6fe:	nop
   1c700:	lsls	r2, r2, #20
   1c702:	movs	r3, r0
   1c704:	lsls	r4, r7, #17
   1c706:	movs	r0, r0
   1c708:	lsls	r2, r1, #18
   1c70a:	movs	r3, r0
   1c70c:			; <UNDEFINED> instruction: 0xfa5e0001
   1c710:	lsrs	r0, r3, #17
   1c712:	movs	r0, r0
   1c714:	push	{r3, r4, r5, lr}
   1c716:	mov	r5, r2
   1c718:	ldr	r0, [r1, #72]	; 0x48
   1c71a:	mov	r2, r3
   1c71c:	mov	r1, r5
   1c71e:	mov	r4, r3
   1c720:	bl	e254 <PEM_write_bio_PrivateKey@plt+0xa148>
   1c724:	cbnz	r0, 1c73c <mkdtemp@@Base+0x111c>
   1c726:	ldr	r3, [r4, #0]
   1c728:	cmp	r3, #3
   1c72a:	ittte	hi
   1c72c:	subhi	r3, #4
   1c72e:	strhi	r3, [r4, #0]
   1c730:	ldrhi	r0, [r5, #0]
   1c732:	movls	r1, r0
   1c734:	ite	ls
   1c736:	movls	r0, r1
   1c738:	addhi	r0, #4
   1c73a:	pop	{r3, r4, r5, pc}
   1c73c:	bl	7b24 <PEM_write_bio_PrivateKey@plt+0x3a18>
   1c740:	ldr	r3, [pc, #16]	; (1c754 <mkdtemp@@Base+0x1134>)
   1c742:	add	r3, pc
   1c744:	add.w	r1, r3, #68	; 0x44
   1c748:	mov	r2, r0
   1c74a:	ldr	r0, [pc, #12]	; (1c758 <mkdtemp@@Base+0x1138>)
   1c74c:	add	r0, pc
   1c74e:	bl	fa40 <PEM_write_bio_PrivateKey@plt+0xb934>
   1c752:	nop
   1c754:			; <UNDEFINED> instruction: 0xfa0a0001
   1c758:	lsrs	r4, r0, #16
   1c75a:	movs	r0, r0
   1c75c:	movs	r0, r0
   1c75e:	movs	r0, r0
   1c760:	subs	r2, r1, #1
   1c762:	it	eq
   1c764:	bxeq	lr
   1c766:	bcc.w	1c9b2 <mkdtemp@@Base+0x1392>
   1c76a:	cmp	r0, r1
   1c76c:	bls.w	1c99c <mkdtemp@@Base+0x137c>
   1c770:	tst	r1, r2
   1c772:	beq.w	1c9a4 <mkdtemp@@Base+0x1384>
   1c776:	clz	r3, r0
   1c77a:	clz	r2, r1
   1c77e:	sub.w	r3, r2, r3
   1c782:	rsb	r3, r3, #31
   1c786:	add	r2, pc, #16	; (adr r2, 1c798 <mkdtemp@@Base+0x1178>)
   1c788:	add.w	r3, r2, r3, lsl #4
   1c78c:	mov.w	r2, #0
   1c790:	mov	pc, r3
   1c792:	nop
   1c794:	nop.w
   1c798:	cmp.w	r0, r1, lsl #31
   1c79c:	nop
   1c79e:	adc.w	r2, r2, r2
   1c7a2:	it	cs
   1c7a4:	subcs.w	r0, r0, r1, lsl #31
   1c7a8:	cmp.w	r0, r1, lsl #30
   1c7ac:	nop
   1c7ae:	adc.w	r2, r2, r2
   1c7b2:	it	cs
   1c7b4:	subcs.w	r0, r0, r1, lsl #30
   1c7b8:	cmp.w	r0, r1, lsl #29
   1c7bc:	nop
   1c7be:	adc.w	r2, r2, r2
   1c7c2:	it	cs
   1c7c4:	subcs.w	r0, r0, r1, lsl #29
   1c7c8:	cmp.w	r0, r1, lsl #28
   1c7cc:	nop
   1c7ce:	adc.w	r2, r2, r2
   1c7d2:	it	cs
   1c7d4:	subcs.w	r0, r0, r1, lsl #28
   1c7d8:	cmp.w	r0, r1, lsl #27
   1c7dc:	nop
   1c7de:	adc.w	r2, r2, r2
   1c7e2:	it	cs
   1c7e4:	subcs.w	r0, r0, r1, lsl #27
   1c7e8:	cmp.w	r0, r1, lsl #26
   1c7ec:	nop
   1c7ee:	adc.w	r2, r2, r2
   1c7f2:	it	cs
   1c7f4:	subcs.w	r0, r0, r1, lsl #26
   1c7f8:	cmp.w	r0, r1, lsl #25
   1c7fc:	nop
   1c7fe:	adc.w	r2, r2, r2
   1c802:	it	cs
   1c804:	subcs.w	r0, r0, r1, lsl #25
   1c808:	cmp.w	r0, r1, lsl #24
   1c80c:	nop
   1c80e:	adc.w	r2, r2, r2
   1c812:	it	cs
   1c814:	subcs.w	r0, r0, r1, lsl #24
   1c818:	cmp.w	r0, r1, lsl #23
   1c81c:	nop
   1c81e:	adc.w	r2, r2, r2
   1c822:	it	cs
   1c824:	subcs.w	r0, r0, r1, lsl #23
   1c828:	cmp.w	r0, r1, lsl #22
   1c82c:	nop
   1c82e:	adc.w	r2, r2, r2
   1c832:	it	cs
   1c834:	subcs.w	r0, r0, r1, lsl #22
   1c838:	cmp.w	r0, r1, lsl #21
   1c83c:	nop
   1c83e:	adc.w	r2, r2, r2
   1c842:	it	cs
   1c844:	subcs.w	r0, r0, r1, lsl #21
   1c848:	cmp.w	r0, r1, lsl #20
   1c84c:	nop
   1c84e:	adc.w	r2, r2, r2
   1c852:	it	cs
   1c854:	subcs.w	r0, r0, r1, lsl #20
   1c858:	cmp.w	r0, r1, lsl #19
   1c85c:	nop
   1c85e:	adc.w	r2, r2, r2
   1c862:	it	cs
   1c864:	subcs.w	r0, r0, r1, lsl #19
   1c868:	cmp.w	r0, r1, lsl #18
   1c86c:	nop
   1c86e:	adc.w	r2, r2, r2
   1c872:	it	cs
   1c874:	subcs.w	r0, r0, r1, lsl #18
   1c878:	cmp.w	r0, r1, lsl #17
   1c87c:	nop
   1c87e:	adc.w	r2, r2, r2
   1c882:	it	cs
   1c884:	subcs.w	r0, r0, r1, lsl #17
   1c888:	cmp.w	r0, r1, lsl #16
   1c88c:	nop
   1c88e:	adc.w	r2, r2, r2
   1c892:	it	cs
   1c894:	subcs.w	r0, r0, r1, lsl #16
   1c898:	cmp.w	r0, r1, lsl #15
   1c89c:	nop
   1c89e:	adc.w	r2, r2, r2
   1c8a2:	it	cs
   1c8a4:	subcs.w	r0, r0, r1, lsl #15
   1c8a8:	cmp.w	r0, r1, lsl #14
   1c8ac:	nop
   1c8ae:	adc.w	r2, r2, r2
   1c8b2:	it	cs
   1c8b4:	subcs.w	r0, r0, r1, lsl #14
   1c8b8:	cmp.w	r0, r1, lsl #13
   1c8bc:	nop
   1c8be:	adc.w	r2, r2, r2
   1c8c2:	it	cs
   1c8c4:	subcs.w	r0, r0, r1, lsl #13
   1c8c8:	cmp.w	r0, r1, lsl #12
   1c8cc:	nop
   1c8ce:	adc.w	r2, r2, r2
   1c8d2:	it	cs
   1c8d4:	subcs.w	r0, r0, r1, lsl #12
   1c8d8:	cmp.w	r0, r1, lsl #11
   1c8dc:	nop
   1c8de:	adc.w	r2, r2, r2
   1c8e2:	it	cs
   1c8e4:	subcs.w	r0, r0, r1, lsl #11
   1c8e8:	cmp.w	r0, r1, lsl #10
   1c8ec:	nop
   1c8ee:	adc.w	r2, r2, r2
   1c8f2:	it	cs
   1c8f4:	subcs.w	r0, r0, r1, lsl #10
   1c8f8:	cmp.w	r0, r1, lsl #9
   1c8fc:	nop
   1c8fe:	adc.w	r2, r2, r2
   1c902:	it	cs
   1c904:	subcs.w	r0, r0, r1, lsl #9
   1c908:	cmp.w	r0, r1, lsl #8
   1c90c:	nop
   1c90e:	adc.w	r2, r2, r2
   1c912:	it	cs
   1c914:	subcs.w	r0, r0, r1, lsl #8
   1c918:	cmp.w	r0, r1, lsl #7
   1c91c:	nop
   1c91e:	adc.w	r2, r2, r2
   1c922:	it	cs
   1c924:	subcs.w	r0, r0, r1, lsl #7
   1c928:	cmp.w	r0, r1, lsl #6
   1c92c:	nop
   1c92e:	adc.w	r2, r2, r2
   1c932:	it	cs
   1c934:	subcs.w	r0, r0, r1, lsl #6
   1c938:	cmp.w	r0, r1, lsl #5
   1c93c:	nop
   1c93e:	adc.w	r2, r2, r2
   1c942:	it	cs
   1c944:	subcs.w	r0, r0, r1, lsl #5
   1c948:	cmp.w	r0, r1, lsl #4
   1c94c:	nop
   1c94e:	adc.w	r2, r2, r2
   1c952:	it	cs
   1c954:	subcs.w	r0, r0, r1, lsl #4
   1c958:	cmp.w	r0, r1, lsl #3
   1c95c:	nop
   1c95e:	adc.w	r2, r2, r2
   1c962:	it	cs
   1c964:	subcs.w	r0, r0, r1, lsl #3
   1c968:	cmp.w	r0, r1, lsl #2
   1c96c:	nop
   1c96e:	adc.w	r2, r2, r2
   1c972:	it	cs
   1c974:	subcs.w	r0, r0, r1, lsl #2
   1c978:	cmp.w	r0, r1, lsl #1
   1c97c:	nop
   1c97e:	adc.w	r2, r2, r2
   1c982:	it	cs
   1c984:	subcs.w	r0, r0, r1, lsl #1
   1c988:	cmp.w	r0, r1
   1c98c:	nop
   1c98e:	adc.w	r2, r2, r2
   1c992:	it	cs
   1c994:	subcs.w	r0, r0, r1
   1c998:	mov	r0, r2
   1c99a:	bx	lr
   1c99c:	ite	eq
   1c99e:	moveq	r0, #1
   1c9a0:	movne	r0, #0
   1c9a2:	bx	lr
   1c9a4:	clz	r2, r1
   1c9a8:	rsb	r2, r2, #31
   1c9ac:	lsr.w	r0, r0, r2
   1c9b0:	bx	lr
   1c9b2:	cbz	r0, 1c9b8 <mkdtemp@@Base+0x1398>
   1c9b4:	mov.w	r0, #4294967295	; 0xffffffff
   1c9b8:	b.w	1d030 <mkdtemp@@Base+0x1a10>
   1c9bc:	cmp	r1, #0
   1c9be:	beq.n	1c9b2 <mkdtemp@@Base+0x1392>
   1c9c0:	stmdb	sp!, {r0, r1, lr}
   1c9c4:	bl	1c760 <mkdtemp@@Base+0x1140>
   1c9c8:	ldmia.w	sp!, {r1, r2, lr}
   1c9cc:	mul.w	r3, r2, r0
   1c9d0:	sub.w	r1, r1, r3
   1c9d4:	bx	lr
   1c9d6:	nop
   1c9d8:	cmp	r1, #0
   1c9da:	beq.w	1cc5a <mkdtemp@@Base+0x163a>
   1c9de:	eor.w	ip, r0, r1
   1c9e2:	it	mi
   1c9e4:	negmi	r1, r1
   1c9e6:	subs	r2, r1, #1
   1c9e8:	beq.w	1cc2a <mkdtemp@@Base+0x160a>
   1c9ec:	movs	r3, r0
   1c9ee:	it	mi
   1c9f0:	negmi	r3, r0
   1c9f2:	cmp	r3, r1
   1c9f4:	bls.w	1cc34 <mkdtemp@@Base+0x1614>
   1c9f8:	tst	r1, r2
   1c9fa:	beq.w	1cc44 <mkdtemp@@Base+0x1624>
   1c9fe:	clz	r2, r3
   1ca02:	clz	r0, r1
   1ca06:	sub.w	r2, r0, r2
   1ca0a:	rsb	r2, r2, #31
   1ca0e:	add	r0, pc, #16	; (adr r0, 1ca20 <mkdtemp@@Base+0x1400>)
   1ca10:	add.w	r2, r0, r2, lsl #4
   1ca14:	mov.w	r0, #0
   1ca18:	mov	pc, r2
   1ca1a:	nop
   1ca1c:	nop.w
   1ca20:	cmp.w	r3, r1, lsl #31
   1ca24:	nop
   1ca26:	adc.w	r0, r0, r0
   1ca2a:	it	cs
   1ca2c:	subcs.w	r3, r3, r1, lsl #31
   1ca30:	cmp.w	r3, r1, lsl #30
   1ca34:	nop
   1ca36:	adc.w	r0, r0, r0
   1ca3a:	it	cs
   1ca3c:	subcs.w	r3, r3, r1, lsl #30
   1ca40:	cmp.w	r3, r1, lsl #29
   1ca44:	nop
   1ca46:	adc.w	r0, r0, r0
   1ca4a:	it	cs
   1ca4c:	subcs.w	r3, r3, r1, lsl #29
   1ca50:	cmp.w	r3, r1, lsl #28
   1ca54:	nop
   1ca56:	adc.w	r0, r0, r0
   1ca5a:	it	cs
   1ca5c:	subcs.w	r3, r3, r1, lsl #28
   1ca60:	cmp.w	r3, r1, lsl #27
   1ca64:	nop
   1ca66:	adc.w	r0, r0, r0
   1ca6a:	it	cs
   1ca6c:	subcs.w	r3, r3, r1, lsl #27
   1ca70:	cmp.w	r3, r1, lsl #26
   1ca74:	nop
   1ca76:	adc.w	r0, r0, r0
   1ca7a:	it	cs
   1ca7c:	subcs.w	r3, r3, r1, lsl #26
   1ca80:	cmp.w	r3, r1, lsl #25
   1ca84:	nop
   1ca86:	adc.w	r0, r0, r0
   1ca8a:	it	cs
   1ca8c:	subcs.w	r3, r3, r1, lsl #25
   1ca90:	cmp.w	r3, r1, lsl #24
   1ca94:	nop
   1ca96:	adc.w	r0, r0, r0
   1ca9a:	it	cs
   1ca9c:	subcs.w	r3, r3, r1, lsl #24
   1caa0:	cmp.w	r3, r1, lsl #23
   1caa4:	nop
   1caa6:	adc.w	r0, r0, r0
   1caaa:	it	cs
   1caac:	subcs.w	r3, r3, r1, lsl #23
   1cab0:	cmp.w	r3, r1, lsl #22
   1cab4:	nop
   1cab6:	adc.w	r0, r0, r0
   1caba:	it	cs
   1cabc:	subcs.w	r3, r3, r1, lsl #22
   1cac0:	cmp.w	r3, r1, lsl #21
   1cac4:	nop
   1cac6:	adc.w	r0, r0, r0
   1caca:	it	cs
   1cacc:	subcs.w	r3, r3, r1, lsl #21
   1cad0:	cmp.w	r3, r1, lsl #20
   1cad4:	nop
   1cad6:	adc.w	r0, r0, r0
   1cada:	it	cs
   1cadc:	subcs.w	r3, r3, r1, lsl #20
   1cae0:	cmp.w	r3, r1, lsl #19
   1cae4:	nop
   1cae6:	adc.w	r0, r0, r0
   1caea:	it	cs
   1caec:	subcs.w	r3, r3, r1, lsl #19
   1caf0:	cmp.w	r3, r1, lsl #18
   1caf4:	nop
   1caf6:	adc.w	r0, r0, r0
   1cafa:	it	cs
   1cafc:	subcs.w	r3, r3, r1, lsl #18
   1cb00:	cmp.w	r3, r1, lsl #17
   1cb04:	nop
   1cb06:	adc.w	r0, r0, r0
   1cb0a:	it	cs
   1cb0c:	subcs.w	r3, r3, r1, lsl #17
   1cb10:	cmp.w	r3, r1, lsl #16
   1cb14:	nop
   1cb16:	adc.w	r0, r0, r0
   1cb1a:	it	cs
   1cb1c:	subcs.w	r3, r3, r1, lsl #16
   1cb20:	cmp.w	r3, r1, lsl #15
   1cb24:	nop
   1cb26:	adc.w	r0, r0, r0
   1cb2a:	it	cs
   1cb2c:	subcs.w	r3, r3, r1, lsl #15
   1cb30:	cmp.w	r3, r1, lsl #14
   1cb34:	nop
   1cb36:	adc.w	r0, r0, r0
   1cb3a:	it	cs
   1cb3c:	subcs.w	r3, r3, r1, lsl #14
   1cb40:	cmp.w	r3, r1, lsl #13
   1cb44:	nop
   1cb46:	adc.w	r0, r0, r0
   1cb4a:	it	cs
   1cb4c:	subcs.w	r3, r3, r1, lsl #13
   1cb50:	cmp.w	r3, r1, lsl #12
   1cb54:	nop
   1cb56:	adc.w	r0, r0, r0
   1cb5a:	it	cs
   1cb5c:	subcs.w	r3, r3, r1, lsl #12
   1cb60:	cmp.w	r3, r1, lsl #11
   1cb64:	nop
   1cb66:	adc.w	r0, r0, r0
   1cb6a:	it	cs
   1cb6c:	subcs.w	r3, r3, r1, lsl #11
   1cb70:	cmp.w	r3, r1, lsl #10
   1cb74:	nop
   1cb76:	adc.w	r0, r0, r0
   1cb7a:	it	cs
   1cb7c:	subcs.w	r3, r3, r1, lsl #10
   1cb80:	cmp.w	r3, r1, lsl #9
   1cb84:	nop
   1cb86:	adc.w	r0, r0, r0
   1cb8a:	it	cs
   1cb8c:	subcs.w	r3, r3, r1, lsl #9
   1cb90:	cmp.w	r3, r1, lsl #8
   1cb94:	nop
   1cb96:	adc.w	r0, r0, r0
   1cb9a:	it	cs
   1cb9c:	subcs.w	r3, r3, r1, lsl #8
   1cba0:	cmp.w	r3, r1, lsl #7
   1cba4:	nop
   1cba6:	adc.w	r0, r0, r0
   1cbaa:	it	cs
   1cbac:	subcs.w	r3, r3, r1, lsl #7
   1cbb0:	cmp.w	r3, r1, lsl #6
   1cbb4:	nop
   1cbb6:	adc.w	r0, r0, r0
   1cbba:	it	cs
   1cbbc:	subcs.w	r3, r3, r1, lsl #6
   1cbc0:	cmp.w	r3, r1, lsl #5
   1cbc4:	nop
   1cbc6:	adc.w	r0, r0, r0
   1cbca:	it	cs
   1cbcc:	subcs.w	r3, r3, r1, lsl #5
   1cbd0:	cmp.w	r3, r1, lsl #4
   1cbd4:	nop
   1cbd6:	adc.w	r0, r0, r0
   1cbda:	it	cs
   1cbdc:	subcs.w	r3, r3, r1, lsl #4
   1cbe0:	cmp.w	r3, r1, lsl #3
   1cbe4:	nop
   1cbe6:	adc.w	r0, r0, r0
   1cbea:	it	cs
   1cbec:	subcs.w	r3, r3, r1, lsl #3
   1cbf0:	cmp.w	r3, r1, lsl #2
   1cbf4:	nop
   1cbf6:	adc.w	r0, r0, r0
   1cbfa:	it	cs
   1cbfc:	subcs.w	r3, r3, r1, lsl #2
   1cc00:	cmp.w	r3, r1, lsl #1
   1cc04:	nop
   1cc06:	adc.w	r0, r0, r0
   1cc0a:	it	cs
   1cc0c:	subcs.w	r3, r3, r1, lsl #1
   1cc10:	cmp.w	r3, r1
   1cc14:	nop
   1cc16:	adc.w	r0, r0, r0
   1cc1a:	it	cs
   1cc1c:	subcs.w	r3, r3, r1
   1cc20:	cmp.w	ip, #0
   1cc24:	it	mi
   1cc26:	negmi	r0, r0
   1cc28:	bx	lr
   1cc2a:	teq	ip, r0
   1cc2e:	it	mi
   1cc30:	negmi	r0, r0
   1cc32:	bx	lr
   1cc34:	it	cc
   1cc36:	movcc	r0, #0
   1cc38:	itt	eq
   1cc3a:	moveq.w	r0, ip, asr #31
   1cc3e:	orreq.w	r0, r0, #1
   1cc42:	bx	lr
   1cc44:	clz	r2, r1
   1cc48:	rsb	r2, r2, #31
   1cc4c:	cmp.w	ip, #0
   1cc50:	lsr.w	r0, r3, r2
   1cc54:	it	mi
   1cc56:	negmi	r0, r0
   1cc58:	bx	lr
   1cc5a:	cmp	r0, #0
   1cc5c:	it	gt
   1cc5e:	mvngt.w	r0, #2147483648	; 0x80000000
   1cc62:	it	lt
   1cc64:	movlt.w	r0, #2147483648	; 0x80000000
   1cc68:	b.w	1d030 <mkdtemp@@Base+0x1a10>
   1cc6c:	cmp	r1, #0
   1cc6e:	beq.n	1cc5a <mkdtemp@@Base+0x163a>
   1cc70:	stmdb	sp!, {r0, r1, lr}
   1cc74:	bl	1c9de <mkdtemp@@Base+0x13be>
   1cc78:	ldmia.w	sp!, {r1, r2, lr}
   1cc7c:	mul.w	r3, r2, r0
   1cc80:	sub.w	r1, r1, r3
   1cc84:	bx	lr
   1cc86:	nop
   1cc88:	eor.w	r1, r1, #2147483648	; 0x80000000
   1cc8c:	b.n	1cc94 <mkdtemp@@Base+0x1674>
   1cc8e:	nop
   1cc90:	eor.w	r3, r3, #2147483648	; 0x80000000
   1cc94:	push	{r4, r5, lr}
   1cc96:	mov.w	r4, r1, lsl #1
   1cc9a:	mov.w	r5, r3, lsl #1
   1cc9e:	teq	r4, r5
   1cca2:	it	eq
   1cca4:	teqeq	r0, r2
   1cca8:	itttt	ne
   1ccaa:	orrsne.w	ip, r4, r0
   1ccae:	orrsne.w	ip, r5, r2
   1ccb2:	mvnsne.w	ip, r4, asr #21
   1ccb6:	mvnsne.w	ip, r5, asr #21
   1ccba:	beq.w	1ce82 <mkdtemp@@Base+0x1862>
   1ccbe:	mov.w	r4, r4, lsr #21
   1ccc2:	rsbs	r5, r4, r5, lsr #21
   1ccc6:	it	lt
   1ccc8:	neglt	r5, r5
   1ccca:	ble.n	1cce6 <mkdtemp@@Base+0x16c6>
   1cccc:	add	r4, r5
   1ccce:	eor.w	r2, r0, r2
   1ccd2:	eor.w	r3, r1, r3
   1ccd6:	eor.w	r0, r2, r0
   1ccda:	eor.w	r1, r3, r1
   1ccde:	eor.w	r2, r0, r2
   1cce2:	eor.w	r3, r1, r3
   1cce6:	cmp	r5, #54	; 0x36
   1cce8:	it	hi
   1ccea:	pophi	{r4, r5, pc}
   1ccec:	tst.w	r1, #2147483648	; 0x80000000
   1ccf0:	mov.w	r1, r1, lsl #12
   1ccf4:	mov.w	ip, #1048576	; 0x100000
   1ccf8:	orr.w	r1, ip, r1, lsr #12
   1ccfc:	beq.n	1cd04 <mkdtemp@@Base+0x16e4>
   1ccfe:	negs	r0, r0
   1cd00:	sbc.w	r1, r1, r1, lsl #1
   1cd04:	tst.w	r3, #2147483648	; 0x80000000
   1cd08:	mov.w	r3, r3, lsl #12
   1cd0c:	orr.w	r3, ip, r3, lsr #12
   1cd10:	beq.n	1cd18 <mkdtemp@@Base+0x16f8>
   1cd12:	negs	r2, r2
   1cd14:	sbc.w	r3, r3, r3, lsl #1
   1cd18:	teq	r4, r5
   1cd1c:	beq.w	1ce6e <mkdtemp@@Base+0x184e>
   1cd20:	sub.w	r4, r4, #1
   1cd24:	rsbs	lr, r5, #32
   1cd28:	blt.n	1cd46 <mkdtemp@@Base+0x1726>
   1cd2a:	lsl.w	ip, r2, lr
   1cd2e:	lsr.w	r2, r2, r5
   1cd32:	adds	r0, r0, r2
   1cd34:	adc.w	r1, r1, #0
   1cd38:	lsl.w	r2, r3, lr
   1cd3c:	adds	r0, r0, r2
   1cd3e:	asr.w	r3, r3, r5
   1cd42:	adcs	r1, r3
   1cd44:	b.n	1cd64 <mkdtemp@@Base+0x1744>
   1cd46:	sub.w	r5, r5, #32
   1cd4a:	add.w	lr, lr, #32
   1cd4e:	cmp	r2, #1
   1cd50:	lsl.w	ip, r3, lr
   1cd54:	it	cs
   1cd56:	orrcs.w	ip, ip, #2
   1cd5a:	asr.w	r3, r3, r5
   1cd5e:	adds	r0, r0, r3
   1cd60:	adcs.w	r1, r1, r3, asr #31
   1cd64:	and.w	r5, r1, #2147483648	; 0x80000000
   1cd68:	bpl.n	1cd7a <mkdtemp@@Base+0x175a>
   1cd6a:	mov.w	lr, #0
   1cd6e:	rsbs	ip, ip, #0
   1cd72:	sbcs.w	r0, lr, r0
   1cd76:	sbc.w	r1, lr, r1
   1cd7a:	cmp.w	r1, #1048576	; 0x100000
   1cd7e:	bcc.n	1cdb8 <mkdtemp@@Base+0x1798>
   1cd80:	cmp.w	r1, #2097152	; 0x200000
   1cd84:	bcc.n	1cda0 <mkdtemp@@Base+0x1780>
   1cd86:	lsrs	r1, r1, #1
   1cd88:	movs.w	r0, r0, rrx
   1cd8c:	mov.w	ip, ip, rrx
   1cd90:	add.w	r4, r4, #1
   1cd94:	mov.w	r2, r4, lsl #21
   1cd98:	cmn.w	r2, #4194304	; 0x400000
   1cd9c:	bcs.w	1ced4 <mkdtemp@@Base+0x18b4>
   1cda0:	cmp.w	ip, #2147483648	; 0x80000000
   1cda4:	it	eq
   1cda6:	movseq.w	ip, r0, lsr #1
   1cdaa:	adcs.w	r0, r0, #0
   1cdae:	adc.w	r1, r1, r4, lsl #20
   1cdb2:	orr.w	r1, r1, r5
   1cdb6:	pop	{r4, r5, pc}
   1cdb8:	movs.w	ip, ip, lsl #1
   1cdbc:	adcs	r0, r0
   1cdbe:	adc.w	r1, r1, r1
   1cdc2:	subs	r4, #1
   1cdc4:	it	cs
   1cdc6:	cmpcs.w	r1, #1048576	; 0x100000
   1cdca:	bcs.n	1cda0 <mkdtemp@@Base+0x1780>
   1cdcc:	teq	r1, #0
   1cdd0:	itt	eq
   1cdd2:	moveq	r1, r0
   1cdd4:	moveq	r0, #0
   1cdd6:	clz	r3, r1
   1cdda:	it	eq
   1cddc:	addeq	r3, #32
   1cdde:	sub.w	r3, r3, #11
   1cde2:	subs.w	r2, r3, #32
   1cde6:	bge.n	1ce02 <mkdtemp@@Base+0x17e2>
   1cde8:	adds	r2, #12
   1cdea:	ble.n	1cdfe <mkdtemp@@Base+0x17de>
   1cdec:	add.w	ip, r2, #20
   1cdf0:	rsb	r2, r2, #12
   1cdf4:	lsl.w	r0, r1, ip
   1cdf8:	lsr.w	r1, r1, r2
   1cdfc:	b.n	1ce18 <mkdtemp@@Base+0x17f8>
   1cdfe:	add.w	r2, r2, #20
   1ce02:	it	le
   1ce04:	rsble	ip, r2, #32
   1ce08:	lsl.w	r1, r1, r2
   1ce0c:	lsr.w	ip, r0, ip
   1ce10:	itt	le
   1ce12:	orrle.w	r1, r1, ip
   1ce16:	lslle	r0, r2
   1ce18:	subs	r4, r4, r3
   1ce1a:	ittt	ge
   1ce1c:	addge.w	r1, r1, r4, lsl #20
   1ce20:	orrge	r1, r5
   1ce22:	popge	{r4, r5, pc}
   1ce24:	mvn.w	r4, r4
   1ce28:	subs	r4, #31
   1ce2a:	bge.n	1ce66 <mkdtemp@@Base+0x1846>
   1ce2c:	adds	r4, #12
   1ce2e:	bgt.n	1ce4e <mkdtemp@@Base+0x182e>
   1ce30:	add.w	r4, r4, #20
   1ce34:	rsb	r2, r4, #32
   1ce38:	lsr.w	r0, r0, r4
   1ce3c:	lsl.w	r3, r1, r2
   1ce40:	orr.w	r0, r0, r3
   1ce44:	lsr.w	r3, r1, r4
   1ce48:	orr.w	r1, r5, r3
   1ce4c:	pop	{r4, r5, pc}
   1ce4e:	rsb	r4, r4, #12
   1ce52:	rsb	r2, r4, #32
   1ce56:	lsr.w	r0, r0, r2
   1ce5a:	lsl.w	r3, r1, r4
   1ce5e:	orr.w	r0, r0, r3
   1ce62:	mov	r1, r5
   1ce64:	pop	{r4, r5, pc}
   1ce66:	lsr.w	r0, r1, r4
   1ce6a:	mov	r1, r5
   1ce6c:	pop	{r4, r5, pc}
   1ce6e:	teq	r4, #0
   1ce72:	eor.w	r3, r3, #1048576	; 0x100000
   1ce76:	itte	eq
   1ce78:	eoreq.w	r1, r1, #1048576	; 0x100000
   1ce7c:	addeq	r4, #1
   1ce7e:	subne	r5, #1
   1ce80:	b.n	1cd20 <mkdtemp@@Base+0x1700>
   1ce82:	mvns.w	ip, r4, asr #21
   1ce86:	it	ne
   1ce88:	mvnsne.w	ip, r5, asr #21
   1ce8c:	beq.n	1cee2 <mkdtemp@@Base+0x18c2>
   1ce8e:	teq	r4, r5
   1ce92:	it	eq
   1ce94:	teqeq	r0, r2
   1ce98:	beq.n	1cea6 <mkdtemp@@Base+0x1886>
   1ce9a:	orrs.w	ip, r4, r0
   1ce9e:	itt	eq
   1cea0:	moveq	r1, r3
   1cea2:	moveq	r0, r2
   1cea4:	pop	{r4, r5, pc}
   1cea6:	teq	r1, r3
   1ceaa:	ittt	ne
   1ceac:	movne	r1, #0
   1ceae:	movne	r0, #0
   1ceb0:	popne	{r4, r5, pc}
   1ceb2:	movs.w	ip, r4, lsr #21
   1ceb6:	bne.n	1cec4 <mkdtemp@@Base+0x18a4>
   1ceb8:	lsls	r0, r0, #1
   1ceba:	adcs	r1, r1
   1cebc:	it	cs
   1cebe:	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1cec2:	pop	{r4, r5, pc}
   1cec4:	adds.w	r4, r4, #4194304	; 0x400000
   1cec8:	itt	cc
   1ceca:	addcc.w	r1, r1, #1048576	; 0x100000
   1cece:	popcc	{r4, r5, pc}
   1ced0:	and.w	r5, r1, #2147483648	; 0x80000000
   1ced4:	orr.w	r1, r5, #2130706432	; 0x7f000000
   1ced8:	orr.w	r1, r1, #15728640	; 0xf00000
   1cedc:	mov.w	r0, #0
   1cee0:	pop	{r4, r5, pc}
   1cee2:	mvns.w	ip, r4, asr #21
   1cee6:	itte	ne
   1cee8:	movne	r1, r3
   1ceea:	movne	r0, r2
   1ceec:	mvnseq.w	ip, r5, asr #21
   1cef0:	itt	ne
   1cef2:	movne	r3, r1
   1cef4:	movne	r2, r0
   1cef6:	orrs.w	r4, r0, r1, lsl #12
   1cefa:	itte	eq
   1cefc:	orrseq.w	r5, r2, r3, lsl #12
   1cf00:	teqeq	r1, r3
   1cf04:	orrne.w	r1, r1, #524288	; 0x80000
   1cf08:	pop	{r4, r5, pc}
   1cf0a:	nop
   1cf0c:	teq	r0, #0
   1cf10:	itt	eq
   1cf12:	moveq	r1, #0
   1cf14:	bxeq	lr
   1cf16:	push	{r4, r5, lr}
   1cf18:	mov.w	r4, #1024	; 0x400
   1cf1c:	add.w	r4, r4, #50	; 0x32
   1cf20:	mov.w	r5, #0
   1cf24:	mov.w	r1, #0
   1cf28:	b.n	1cdcc <mkdtemp@@Base+0x17ac>
   1cf2a:	nop
   1cf2c:	teq	r0, #0
   1cf30:	itt	eq
   1cf32:	moveq	r1, #0
   1cf34:	bxeq	lr
   1cf36:	push	{r4, r5, lr}
   1cf38:	mov.w	r4, #1024	; 0x400
   1cf3c:	add.w	r4, r4, #50	; 0x32
   1cf40:	ands.w	r5, r0, #2147483648	; 0x80000000
   1cf44:	it	mi
   1cf46:	negmi	r0, r0
   1cf48:	mov.w	r1, #0
   1cf4c:	b.n	1cdcc <mkdtemp@@Base+0x17ac>
   1cf4e:	nop
   1cf50:	lsls	r2, r0, #1
   1cf52:	mov.w	r1, r2, asr #3
   1cf56:	mov.w	r1, r1, rrx
   1cf5a:	mov.w	r0, r2, lsl #28
   1cf5e:	itttt	ne
   1cf60:	andsne.w	r3, r2, #4278190080	; 0xff000000
   1cf64:	teqne	r3, #4278190080	; 0xff000000
   1cf68:	eorne.w	r1, r1, #939524096	; 0x38000000
   1cf6c:	bxne	lr
   1cf6e:	bics.w	r2, r2, #4278190080	; 0xff000000
   1cf72:	it	eq
   1cf74:	bxeq	lr
   1cf76:	teq	r3, #4278190080	; 0xff000000
   1cf7a:	itt	eq
   1cf7c:	orreq.w	r1, r1, #524288	; 0x80000
   1cf80:	bxeq	lr
   1cf82:	push	{r4, r5, lr}
   1cf84:	mov.w	r4, #896	; 0x380
   1cf88:	and.w	r5, r1, #2147483648	; 0x80000000
   1cf8c:	bic.w	r1, r1, #2147483648	; 0x80000000
   1cf90:	b.n	1cdcc <mkdtemp@@Base+0x17ac>
   1cf92:	nop
   1cf94:	orrs.w	r2, r0, r1
   1cf98:	it	eq
   1cf9a:	bxeq	lr
   1cf9c:	push	{r4, r5, lr}
   1cf9e:	mov.w	r5, #0
   1cfa2:	b.n	1cfba <mkdtemp@@Base+0x199a>
   1cfa4:	orrs.w	r2, r0, r1
   1cfa8:	it	eq
   1cfaa:	bxeq	lr
   1cfac:	push	{r4, r5, lr}
   1cfae:	ands.w	r5, r1, #2147483648	; 0x80000000
   1cfb2:	bpl.n	1cfba <mkdtemp@@Base+0x199a>
   1cfb4:	negs	r0, r0
   1cfb6:	sbc.w	r1, r1, r1, lsl #1
   1cfba:	mov.w	r4, #1024	; 0x400
   1cfbe:	add.w	r4, r4, #50	; 0x32
   1cfc2:	movs.w	ip, r1, lsr #22
   1cfc6:	beq.w	1cd7a <mkdtemp@@Base+0x175a>
   1cfca:	mov.w	r2, #3
   1cfce:	movs.w	ip, ip, lsr #3
   1cfd2:	it	ne
   1cfd4:	addne	r2, #3
   1cfd6:	movs.w	ip, ip, lsr #3
   1cfda:	it	ne
   1cfdc:	addne	r2, #3
   1cfde:	add.w	r2, r2, ip, lsr #3
   1cfe2:	rsb	r3, r2, #32
   1cfe6:	lsl.w	ip, r0, r3
   1cfea:	lsr.w	r0, r0, r2
   1cfee:	lsl.w	lr, r1, r3
   1cff2:	orr.w	r0, r0, lr
   1cff6:	lsr.w	r1, r1, r2
   1cffa:	add	r4, r2
   1cffc:	b.n	1cd7a <mkdtemp@@Base+0x175a>
   1cffe:	nop
   1d000:	cbnz	r3, 1d018 <mkdtemp@@Base+0x19f8>
   1d002:	cbnz	r2, 1d018 <mkdtemp@@Base+0x19f8>
   1d004:	cmp	r1, #0
   1d006:	it	eq
   1d008:	cmpeq	r0, #0
   1d00a:	itt	ne
   1d00c:	movne.w	r1, #4294967295	; 0xffffffff
   1d010:	movne.w	r0, #4294967295	; 0xffffffff
   1d014:	b.w	1d030 <mkdtemp@@Base+0x1a10>
   1d018:	sub.w	ip, sp, #8
   1d01c:	strd	ip, lr, [sp, #-16]!
   1d020:	bl	1d100 <mkdtemp@@Base+0x1ae0>
   1d024:	ldr.w	lr, [sp, #4]
   1d028:	ldrd	r2, r3, [sp, #8]
   1d02c:	add	sp, #16
   1d02e:	bx	lr
   1d030:	push	{r1, lr}
   1d032:	mov.w	r0, #8
   1d036:	blx	3b8c <raise@plt+0x4>
   1d03a:	pop	{r1, pc}
   1d03c:	cmp	r1, #0
   1d03e:	add.w	r2, r0, r1
   1d042:	blt.n	1d052 <mkdtemp@@Base+0x1a32>
   1d044:	cmp	r0, r2
   1d046:	ite	le
   1d048:	movle	r0, #0
   1d04a:	movgt	r0, #1
   1d04c:	cbnz	r0, 1d05c <mkdtemp@@Base+0x1a3c>
   1d04e:	mov	r0, r2
   1d050:	bx	lr
   1d052:	cmp	r0, r2
   1d054:	ite	ge
   1d056:	movge	r0, #0
   1d058:	movlt	r0, #1
   1d05a:	b.n	1d04c <mkdtemp@@Base+0x1a2c>
   1d05c:	push	{r3, lr}
   1d05e:	blx	34b8 <abort@plt>
   1d062:	nop
   1d064:	cmp	r1, #0
   1d066:	sub.w	r2, r0, r1
   1d06a:	blt.n	1d07a <mkdtemp@@Base+0x1a5a>
   1d06c:	cmp	r0, r2
   1d06e:	ite	ge
   1d070:	movge	r0, #0
   1d072:	movlt	r0, #1
   1d074:	cbnz	r0, 1d084 <mkdtemp@@Base+0x1a64>
   1d076:	mov	r0, r2
   1d078:	bx	lr
   1d07a:	cmp	r0, r2
   1d07c:	ite	le
   1d07e:	movle	r0, #0
   1d080:	movgt	r0, #1
   1d082:	b.n	1d074 <mkdtemp@@Base+0x1a54>
   1d084:	push	{r3, lr}
   1d086:	blx	34b8 <abort@plt>
   1d08a:	nop
   1d08c:	smull	r0, r1, r0, r1
   1d090:	cmp.w	r1, r0, asr #31
   1d094:	bne.n	1d098 <mkdtemp@@Base+0x1a78>
   1d096:	bx	lr
   1d098:	push	{r3, lr}
   1d09a:	blx	34b8 <abort@plt>
   1d09e:	nop
   1d0a0:	cmp	r0, #0
   1d0a2:	push	{r3, lr}
   1d0a4:	rsb	r3, r0, #0
   1d0a8:	it	lt
   1d0aa:	lsrlt	r2, r3, #31
   1d0ac:	blt.n	1d0b6 <mkdtemp@@Base+0x1a96>
   1d0ae:	cmp	r3, #0
   1d0b0:	ite	le
   1d0b2:	movle	r2, #0
   1d0b4:	movgt	r2, #1
   1d0b6:	cbnz	r2, 1d0bc <mkdtemp@@Base+0x1a9c>
   1d0b8:	mov	r0, r3
   1d0ba:	pop	{r3, pc}
   1d0bc:	blx	34b8 <abort@plt>
   1d0c0:	vldr	d6, [pc, #44]	; 1d0f0 <mkdtemp@@Base+0x1ad0>
   1d0c4:	vmov	d7, r0, r1
   1d0c8:	vmul.f64	d6, d7, d6
   1d0cc:	vldr	d5, [pc, #40]	; 1d0f8 <mkdtemp@@Base+0x1ad8>
   1d0d0:	vcvt.u32.f64	s12, d6
   1d0d4:	vcvt.f64.u32	d4, s12
   1d0d8:	vmov	r1, s12
   1d0dc:	vmls.f64	d7, d4, d5
   1d0e0:	vcvt.u32.f64	s15, d7
   1d0e4:	vmov	r0, s15
   1d0e8:	bx	lr
   1d0ea:	nop
   1d0ec:	nop.w
   1d0f0:	movs	r0, r0
   1d0f2:	movs	r0, r0
   1d0f4:	movs	r0, r0
   1d0f6:	subs	r5, #240	; 0xf0
   1d0f8:	movs	r0, r0
   1d0fa:	movs	r0, r0
   1d0fc:	movs	r0, r0
   1d0fe:	rors	r0, r6
   1d100:	cmp	r1, r3
   1d102:	it	eq
   1d104:	cmpeq	r0, r2
   1d106:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d10a:	mov	r4, r0
   1d10c:	it	cc
   1d10e:	movcc	r0, #0
   1d110:	mov	r5, r1
   1d112:	ldr.w	ip, [sp, #36]	; 0x24
   1d116:	it	cc
   1d118:	movcc	r1, r0
   1d11a:	bcc.n	1d1f4 <mkdtemp@@Base+0x1bd4>
   1d11c:	mov	r8, r2
   1d11e:	mov	r9, r3
   1d120:	clz	r2, r3
   1d124:	cmp	r3, #0
   1d126:	beq.n	1d20a <mkdtemp@@Base+0x1bea>
   1d128:	clz	r3, r5
   1d12c:	cmp	r5, #0
   1d12e:	beq.n	1d202 <mkdtemp@@Base+0x1be2>
   1d130:	subs	r2, r2, r3
   1d132:	sub.w	lr, r2, #32
   1d136:	lsl.w	fp, r9, r2
   1d13a:	lsl.w	r3, r8, lr
   1d13e:	rsb	r7, r2, #32
   1d142:	orr.w	fp, fp, r3
   1d146:	lsr.w	r3, r8, r7
   1d14a:	orr.w	fp, fp, r3
   1d14e:	lsl.w	sl, r8, r2
   1d152:	cmp	r5, fp
   1d154:	it	eq
   1d156:	cmpeq	r4, sl
   1d158:	itt	cc
   1d15a:	movcc	r0, #0
   1d15c:	movcc	r1, r0
   1d15e:	bcc.n	1d176 <mkdtemp@@Base+0x1b56>
   1d160:	movs	r0, #1
   1d162:	subs.w	r4, r4, sl
   1d166:	lsl.w	r1, r0, lr
   1d16a:	lsr.w	r3, r0, r7
   1d16e:	sbc.w	r5, r5, fp
   1d172:	orrs	r1, r3
   1d174:	lsls	r0, r2
   1d176:	cmp	r2, #0
   1d178:	beq.n	1d1f4 <mkdtemp@@Base+0x1bd4>
   1d17a:	mov.w	r8, sl, lsr #1
   1d17e:	mov.w	r9, fp, lsr #1
   1d182:	orr.w	r8, r8, fp, lsl #31
   1d186:	mov	r6, r2
   1d188:	b.n	1d1a2 <mkdtemp@@Base+0x1b82>
   1d18a:	subs.w	r3, r4, r8
   1d18e:	sbc.w	sl, r5, r9
   1d192:	adds	r3, r3, r3
   1d194:	adc.w	sl, sl, sl
   1d198:	adds	r4, r3, #1
   1d19a:	adc.w	r5, sl, #0
   1d19e:	subs	r6, #1
   1d1a0:	beq.n	1d1b2 <mkdtemp@@Base+0x1b92>
   1d1a2:	cmp	r5, r9
   1d1a4:	it	eq
   1d1a6:	cmpeq	r4, r8
   1d1a8:	bcs.n	1d18a <mkdtemp@@Base+0x1b6a>
   1d1aa:	adds	r4, r4, r4
   1d1ac:	adcs	r5, r5
   1d1ae:	subs	r6, #1
   1d1b0:	bne.n	1d1a2 <mkdtemp@@Base+0x1b82>
   1d1b2:	lsl.w	r7, r5, r7
   1d1b6:	lsr.w	r3, r4, r2
   1d1ba:	orrs	r3, r7
   1d1bc:	lsr.w	lr, r5, lr
   1d1c0:	adds	r0, r0, r4
   1d1c2:	lsr.w	r8, r5, r2
   1d1c6:	orr.w	r4, r3, lr
   1d1ca:	sub.w	r7, r2, #32
   1d1ce:	rsb	r6, r2, #32
   1d1d2:	lsl.w	r3, r8, r2
   1d1d6:	lsl.w	r7, r4, r7
   1d1da:	lsl.w	r2, r4, r2
   1d1de:	orr.w	r3, r3, r7
   1d1e2:	lsr.w	r6, r4, r6
   1d1e6:	adc.w	r1, r5, r1
   1d1ea:	orrs	r3, r6
   1d1ec:	subs	r0, r0, r2
   1d1ee:	mov	r5, r8
   1d1f0:	sbc.w	r1, r1, r3
   1d1f4:	cmp.w	ip, #0
   1d1f8:	beq.n	1d1fe <mkdtemp@@Base+0x1bde>
   1d1fa:	strd	r4, r5, [ip]
   1d1fe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d202:	clz	r3, r4
   1d206:	adds	r3, #32
   1d208:	b.n	1d130 <mkdtemp@@Base+0x1b10>
   1d20a:	clz	r2, r8
   1d20e:	clz	r3, r5
   1d212:	adds	r2, #32
   1d214:	cmp	r5, #0
   1d216:	bne.n	1d130 <mkdtemp@@Base+0x1b10>
   1d218:	b.n	1d202 <mkdtemp@@Base+0x1be2>
   1d21a:	nop
   1d21c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1d220:	mov	r7, r0
   1d222:	ldr	r6, [pc, #48]	; (1d254 <mkdtemp@@Base+0x1c34>)
   1d224:	mov	r8, r1
   1d226:	ldr	r5, [pc, #48]	; (1d258 <mkdtemp@@Base+0x1c38>)
   1d228:	mov	r9, r2
   1d22a:	add	r6, pc
   1d22c:	blx	3404 <BN_div@plt-0x20>
   1d230:	add	r5, pc
   1d232:	subs	r6, r6, r5
   1d234:	asrs	r6, r6, #2
   1d236:	beq.n	1d24e <mkdtemp@@Base+0x1c2e>
   1d238:	subs	r5, #4
   1d23a:	movs	r4, #0
   1d23c:	ldr.w	r3, [r5, #4]!
   1d240:	adds	r4, #1
   1d242:	mov	r2, r9
   1d244:	mov	r1, r8
   1d246:	mov	r0, r7
   1d248:	blx	r3
   1d24a:	cmp	r6, r4
   1d24c:	bne.n	1d23c <mkdtemp@@Base+0x1c1c>
   1d24e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1d252:	nop
   1d254:	movw	r0, #57346	; 0xe002
   1d258:	movw	r0, #16386	; 0x4002
   1d25c:	bx	lr
   1d25e:	nop

Disassembly of section .fini:

0001d260 <.fini>:
   1d260:	push	{r3, lr}
   1d264:	pop	{r3, pc}
