,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/WangXuan95/FPGA-MPEG2-encoder.git,2022-12-06 08:43:19+00:00,FPGA-based high performance MPEG2 encoder for video compression. Âü∫‰∫é FPGA ÁöÑÈ´òÊÄßËÉΩ MPEG2 ËßÜÈ¢ëÁºñÁ†ÅÂô®ÔºåÂèØÂÆûÁé∞ËßÜÈ¢ëÂéãÁº©„ÄÇ,15,WangXuan95/FPGA-MPEG2-encoder,574865495,Verilog,FPGA-MPEG2-encoder,23265,87,2024-04-07 01:41:32+00:00,"['fpga', 'ip-core', 'mpeg-2', 'mpeg2', 'systemverilog', 'verilog', 'video', 'video-compression', 'video-compressor', 'video-encode', 'video-encoder', 'mpeg2-encoder']",https://api.github.com/licenses/gpl-3.0
1,https://github.com/Xilinx/AlveoLink.git,2022-12-12 12:56:05+00:00,"This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multiple Alveo cards.",3,Xilinx/AlveoLink,577306041,Verilog,AlveoLink,15684,16,2024-04-03 13:20:17+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding.git,2022-11-28 08:38:29+00:00,"""Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS""",3,OrsuVenkataKrishnaiah1235/RTL-Coding,571486593,Verilog,RTL-Coding,9079,12,2024-04-03 11:22:40+00:00,"['asic-design', 'fpga', 'rtl', 'rtl-design-and-verification', 'verilog', 'rtl-coding', 'hdlbits', 'hdlbitssolution', 'vhdl']",None
3,https://github.com/TimRudy/uart-verilog.git,2022-12-02 03:32:14+00:00,"A simple 8 bit UART implementation in Verilog, with tests and timing diagrams",2,TimRudy/uart-verilog,573261971,Verilog,uart-verilog,28020,11,2024-02-29 09:50:18+00:00,"['digital-logic', 'eda', 'fpga', 'icestorm', 'iverilog', 'open-hardware', 'verilog-components', 'hardware-designs', 'serialport', 'uart-interface', 'uart-verilog']",https://api.github.com/licenses/gpl-3.0
4,https://github.com/grayresearch/s3ga.git,2022-11-30 18:51:54+00:00,S3GA: a simple scalable serial FPGA,3,grayresearch/s3ga,572661033,Verilog,s3ga,120,10,2024-02-16 03:11:08+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/Boucii/RISC-V-Ladder.git,2022-11-27 08:36:48+00:00,"An out-of-order, dual issueed RISC-V core and SOC, a working project.",0,Boucii/RISC-V-Ladder,571123932,Verilog,RISC-V-Ladder,16791,10,2024-03-18 09:04:02+00:00,[],https://api.github.com/licenses/gpl-3.0
6,https://github.com/2006wzt/HUST-riscv-CPU.git,2022-12-07 10:19:00+00:00,HUST-2022-ÁªÑÂéüËØæÁ®ãËÆæËÆ°ÔºöÂçïÂë®ÊúüCPU->ÊîØÊåÅÂä®ÊÄÅÂàÜÊîØÈ¢ÑÊµãÁöÑ‰∫îÊÆµÊµÅÊ∞¥CPU+Âõ¢Èòü‰ªªÂä°Ôºà2048Ôºâ,0,2006wzt/HUST-riscv-CPU,575353373,Verilog,HUST-riscv-CPU,16018,9,2024-03-18 12:30:54+00:00,[],None
7,https://github.com/grant-olson/fpga9685.git,2022-12-13 16:49:29+00:00,"A Verilog implemenation of an FPGA-based PCA-9685 clone. The PCA-9685 allows you to generate up to 16 pwm signals to drive LEDs, Servos, and more.",0,grant-olson/fpga9685,577844168,Verilog,fpga9685,133,8,2023-07-06 08:39:04+00:00,[],https://api.github.com/licenses/bsd-2-clause
8,https://github.com/henriquegreg/RISC-V-Implementation-Verilog.git,2022-11-27 19:12:08+00:00,Reposit√≥rio do grupo 3 (Grupo Cessar) de PCS3115,5,henriquegreg/RISC-V-Implementation-Verilog,571293583,Verilog,RISC-V-Implementation-Verilog,4676,7,2024-01-21 22:24:48+00:00,[],None
9,https://github.com/lewiz-support/OmniXtend_RemoteAgent_RISC-V.git,2022-11-28 17:59:20+00:00,,1,lewiz-support/OmniXtend_RemoteAgent_RISC-V,571705658,Verilog,OmniXtend_RemoteAgent_RISC-V,5662,7,2024-02-16 08:03:52+00:00,[],None
10,https://github.com/HanLi05869/MIPS-Pipeline.git,2022-12-03 05:30:09+00:00,the MIPS 5-stage pipeline with 50 instructions,0,HanLi05869/MIPS-Pipeline,573690453,Verilog,MIPS-Pipeline,491,6,2023-10-06 09:15:52+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/Mazamars312/Analogue-MPU-Template.git,2022-12-08 10:49:33+00:00,An Analogue MPU template for other devs to use for their cores,0,Mazamars312/Analogue-MPU-Template,575808698,Verilog,Analogue-MPU-Template,2737,6,2023-02-07 13:54:55+00:00,[],https://api.github.com/licenses/gpl-3.0
12,https://github.com/caaatch22/ToyMips.git,2022-11-25 03:00:23+00:00,Classic five stage pipeline CPU implementation base on MIPS arch and fully tested.,0,caaatch22/ToyMips,570374287,Verilog,ToyMips,1655,6,2023-12-08 03:15:28+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/HassanKhaled11/APB_Bus_Connected_to_GPIO_and_UART.git,2022-12-09 19:34:58+00:00,Implementation of UART Controller and GPIO Controller connected to APB bus,4,HassanKhaled11/APB_Bus_Connected_to_GPIO_and_UART,576409913,Verilog,APB_Bus_Connected_to_GPIO_and_UART,82,5,2024-04-02 03:48:56+00:00,[],None
14,https://github.com/Zhenghao-He/MutiCycle-CPU.git,2022-12-09 13:31:58+00:00,,0,Zhenghao-He/MutiCycle-CPU,576292895,Verilog,MutiCycle-CPU,8277,4,2024-04-08 14:33:01+00:00,[],None
15,https://github.com/NanUshio/32Bit_Signed_Booth2_Multiplier.git,2022-12-08 06:17:24+00:00,,0,NanUshio/32Bit_Signed_Booth2_Multiplier,575717165,Verilog,32Bit_Signed_Booth2_Multiplier,49,4,2023-11-21 08:32:09+00:00,[],None
16,https://github.com/iic-jku/mpw8-submission.git,2022-11-25 12:32:12+00:00,MPW-8 tapeout submission containing mixed-signal circuit blocks in SKY130,0,iic-jku/mpw8-submission,570536855,Verilog,mpw8-submission,179477,4,2023-05-01 20:17:51+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/Mars3397/Computer-Organization.git,2022-12-08 16:44:36+00:00,NYCU 2021 Semester 2 ÊùéÊØÖÈÉéÊïôÊéà,0,Mars3397/Computer-Organization,575943811,Verilog,Computer-Organization,10741,4,2023-04-01 09:45:28+00:00,['verilog'],None
18,https://github.com/YangZhuangwen/GEMM-Accelerator.git,2022-12-08 12:50:36+00:00,,0,YangZhuangwen/GEMM-Accelerator,575850776,Verilog,GEMM-Accelerator,187,4,2024-01-16 07:44:48+00:00,[],https://api.github.com/licenses/apache-2.0
19,https://github.com/MiSTer-devel/Arcade-XSleena_MiSTer.git,2022-12-12 20:21:13+00:00,Xain'd Sleena arcade game for MiSTer,3,MiSTer-devel/Arcade-XSleena_MiSTer,577473068,Verilog,Arcade-XSleena_MiSTer,73341,4,2023-01-17 10:35:12+00:00,[],https://api.github.com/licenses/gpl-2.0
20,https://github.com/Hagiwara-shc/j202_soc.git,2022-12-10 09:46:11+00:00,,0,Hagiwara-shc/j202_soc,576579262,Verilog,j202_soc,222768,4,2024-01-28 00:25:32+00:00,[],https://api.github.com/licenses/apache-2.0
21,https://github.com/xobs/caravel-gf180-pio.git,2022-12-04 00:42:16+00:00,PIO project for GF180 based on Caravel,0,xobs/caravel-gf180-pio,573957861,Verilog,caravel-gf180-pio,136036,4,2023-01-04 19:06:35+00:00,[],https://api.github.com/licenses/apache-2.0
22,https://github.com/nehamjhanwar/arbiter-puf.git,2022-12-08 01:18:23+00:00,Arbiter-based Physically Unclonable Function (PUF) is one kind of the delay-based PUFs that use the time difference of two delay-line signals.,1,nehamjhanwar/arbiter-puf,575643546,Verilog,arbiter-puf,29140,4,2024-02-24 15:51:56+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/Jinstorm/XJTU-Computer-Organization-Lab.git,2022-11-29 12:38:15+00:00,XJTU computer organization lab,2,Jinstorm/XJTU-Computer-Organization-Lab,572041539,Verilog,XJTU-Computer-Organization-Lab,473,3,2023-12-05 08:48:46+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/Kanishk-K-U/AHB2APB-Bridge-Controller.git,2022-11-26 09:51:27+00:00,Designed AHB to APB Bridge Controller using Verilog and simulated it on ModelSIM,1,Kanishk-K-U/AHB2APB-Bridge-Controller,570839760,Verilog,AHB2APB-Bridge-Controller,15574,3,2024-03-04 03:39:44+00:00,"['bus', 'modelsim', 'rtl', 'verilog', 'verilog-hdl', 'bridge-controller']",None
25,https://github.com/C2H5COOH/VLSI-System-Design-2021.git,2022-12-06 14:56:54+00:00,VLSI System Design course(graduate level) @NCKU,1,C2H5COOH/VLSI-System-Design-2021,575009851,Verilog,VLSI-System-Design-2021,17293,3,2024-03-20 11:46:07+00:00,[],None
26,https://github.com/Qiming01/RISCV_MiniCPU.git,2022-11-30 14:04:58+00:00,,0,Qiming01/RISCV_MiniCPU,572546362,Verilog,RISCV_MiniCPU,22632,3,2024-02-27 11:00:48+00:00,[],None
27,https://github.com/mathis-s/CaravelSoomRV-7.git,2022-12-04 00:35:26+00:00,,0,mathis-s/CaravelSoomRV-7,573956874,Verilog,CaravelSoomRV-7,2617458,3,2023-12-19 18:11:53+00:00,[],https://api.github.com/licenses/apache-2.0
28,https://github.com/Pradyumna1312/FFT.git,2022-11-28 12:08:42+00:00,This repo is a small self project for improving technical skills in digital designing by designing a 16-bit FFT......  Still a long way to go,0,Pradyumna1312/FFT,571564521,Verilog,FFT,1264,3,2023-06-29 07:01:40+00:00,"['fft', 'vivado']",https://api.github.com/licenses/bsd-3-clause
29,https://github.com/791071565/laser-lidar.git,2022-11-26 16:24:51+00:00,,1,791071565/laser-lidar,570941939,Verilog,laser-lidar,64,3,2024-01-12 02:27:49+00:00,[],None
30,https://github.com/Zhenghao-He/Static-Pipline-CPU.git,2022-12-01 02:32:43+00:00,,0,Zhenghao-He/Static-Pipline-CPU,572781442,Verilog,Static-Pipline-CPU,11,3,2024-04-08 14:33:10+00:00,[],None
31,https://github.com/james61124/Computer-Organization-2022-spring-NYCU.git,2022-12-06 21:10:02+00:00,The homework of the course lectured by Yih-Lang Li,0,james61124/Computer-Organization-2022-spring-NYCU,575141497,Verilog,Computer-Organization-2022-spring-NYCU,4148,3,2024-02-28 18:02:55+00:00,[],None
32,https://github.com/Deepak42074/SRAM_IMC_MPW7_V2.git,2022-12-03 15:34:38+00:00,"The project includes SRAM In Memory Computing Accelerator, by researchers mentioned below under the supervision of Prof: Manan Suri (NVM & Neuromorphic Hardware Research Group IIT-Delhi, https://web.iitd.ac.in/~manansuri/)",1,Deepak42074/SRAM_IMC_MPW7_V2,573836642,Verilog,SRAM_IMC_MPW7_V2,50236,3,2023-12-27 11:06:56+00:00,[],https://api.github.com/licenses/apache-2.0
33,https://github.com/IY2002/CPU.git,2022-11-28 03:13:15+00:00,"üñ•Ô∏è 5-Stage MIPS CPU: A Verilog-based implementation of a pipelined MIPS processor, showcasing proficiency in computer architecture, RISC design principles, and hardware description languages. üß†üí°",0,IY2002/CPU,571398585,Verilog,CPU,8,3,2024-01-05 06:27:47+00:00,[],None
34,https://github.com/FarzanFani/PipeLine-CPU.git,2022-11-29 11:15:20+00:00,,0,FarzanFani/PipeLine-CPU,572010110,Verilog,PipeLine-CPU,10,3,2023-05-15 16:48:52+00:00,[],None
35,https://github.com/gatecat/one_hot_fpga_gf180.git,2022-11-30 14:43:15+00:00,FPGA with a custom SRAM+mux bitcell for onehot routing,0,gatecat/one_hot_fpga_gf180,572563243,Verilog,one_hot_fpga_gf180,65316,3,2023-07-06 13:35:06+00:00,[],https://api.github.com/licenses/apache-2.0
36,https://github.com/whodhruvjoshi/RegisterTransferLevel.git,2022-12-06 19:52:47+00:00,This Repo contains Verilog Codes of RTLs via Xilinx Vivado,2,whodhruvjoshi/RegisterTransferLevel,575118902,Verilog,RegisterTransferLevel,22726,3,2023-11-25 06:16:22+00:00,[],None
37,https://github.com/thainaraassis/mastermind.git,2022-11-29 00:49:03+00:00,"Projeto para a mat√©ria PCS3115 - Sistemas Digitais I utilizando circuitos combinacionais e sequenciais para reprodu√ß√£o do jogo ""mastermind"" ou  ""senha""",0,thainaraassis/mastermind,571825516,Verilog,mastermind,35,2,2023-03-22 12:50:41+00:00,[],None
38,https://github.com/poname/VexRiscv-verilog.git,2022-12-13 20:18:40+00:00,VexRiscv verilog benchmark,0,poname/VexRiscv-verilog,577913130,Verilog,VexRiscv-verilog,546,2,2023-05-30 09:23:12+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/cebarobot/flappy-bird-fpga.git,2022-12-06 15:53:58+00:00,Flappy Bird game on FPGA,0,cebarobot/flappy-bird-fpga,575033262,Verilog,flappy-bird-fpga,334,2,2023-12-19 07:26:32+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/hjzboss/fifo.git,2022-12-05 10:39:25+00:00,Implementation of synchronous FIFOs and asynchronous FIFOs,0,hjzboss/fifo,574449024,Verilog,fifo,30,2,2023-01-07 10:08:44+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
41,https://github.com/OctCarp/SUSTech_CS207-DD_2022f_Project-a-real-car.git,2022-12-09 03:54:21+00:00,"(Verilog+FPGA EGO1) (140/100) A real car: our project of CS207 2022 Fall: Digital Logic Design, SUSTech. Taught by Prof. James YU @James-Yu.",0,OctCarp/SUSTech_CS207-DD_2022f_Project-a-real-car,576122001,Verilog,SUSTech_CS207-DD_2022f_Project-a-real-car,57012,2,2024-01-21 21:50:15+00:00,"['cs207', '2022fall', 'sustech-course-code', 'sustech']",https://api.github.com/licenses/mit
42,https://github.com/yathAg/VSD_HDP.git,2022-11-26 23:22:05+00:00,RTL to GDSII for RISC V Core with SRAM,0,yathAg/VSD_HDP,571030179,Verilog,VSD_HDP,27251,2,2023-10-07 00:34:20+00:00,[],None
43,https://github.com/gregdavill/tt02-serv.git,2022-12-01 11:27:07+00:00,,1,gregdavill/tt02-serv,572947916,Verilog,tt02-serv,83,2,2023-04-03 18:49:47+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/KanishR1/Mixed_Signal_Phase_Frequency_Detector_using_SKY130.git,2022-11-25 09:37:59+00:00,,0,KanishR1/Mixed_Signal_Phase_Frequency_Detector_using_SKY130,570478278,Verilog,Mixed_Signal_Phase_Frequency_Detector_using_SKY130,1796,2,2023-11-30 06:33:20+00:00,[],https://api.github.com/licenses/gpl-3.0
45,https://github.com/JacobLevinson/DAV_Repo.git,2022-12-13 08:30:11+00:00,My group repository for the Digital Architecture Verification (DAV) program for IEEE at UCLA.,0,JacobLevinson/DAV_Repo,577658524,Verilog,DAV_Repo,6679,2,2023-05-08 18:21:40+00:00,[],None
46,https://github.com/0616ygh/GreenRio2chip.git,2022-11-25 14:59:58+00:00,,2,0616ygh/GreenRio2chip,570590159,Verilog,GreenRio2chip,7159,2,2023-10-25 07:50:17+00:00,[],https://api.github.com/licenses/apache-2.0
47,https://github.com/yu-niverse/Intro-to-Digital-Circuit-Design.git,2022-12-10 07:05:17+00:00,„Äê NYCU 2021 Spring Semester „Äëby Professor ÂñÆÊô∫Âêõ,0,yu-niverse/Intro-to-Digital-Circuit-Design,576543980,Verilog,Intro-to-Digital-Circuit-Design,3482,2,2023-04-18 07:45:02+00:00,"['circuit-design', 'verilog']",None
48,https://github.com/Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs.git,2022-11-25 01:10:06+00:00,,0,Tvdnguyen/Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs,570352104,Verilog,Scaleable-Ternary-Content-Addressable-Memory-Using-FPGAs,622,2,2024-03-28 09:35:41+00:00,[],None
49,https://github.com/nhnghia0712/DeepLabV3Plus.git,2022-12-03 15:12:41+00:00,,0,nhnghia0712/DeepLabV3Plus,573830506,Verilog,DeepLabV3Plus,309996,2,2023-01-17 17:47:01+00:00,[],None
50,https://github.com/gregdavill/gf180-mpw0-serv.git,2022-12-02 07:02:41+00:00,,0,gregdavill/gf180-mpw0-serv,573314783,Verilog,gf180-mpw0-serv,167826,2,2023-02-07 13:56:12+00:00,[],https://api.github.com/licenses/apache-2.0
51,https://github.com/boolean-function-benchmarks/benchmarks.git,2022-12-12 19:45:55+00:00,,0,boolean-function-benchmarks/benchmarks,577462239,Verilog,benchmarks,11909,2,2024-01-02 10:28:34+00:00,[],None
52,https://github.com/baraba6u/Single_Cycle_CPU_RISC-V.git,2022-11-29 09:37:34+00:00,Single-cycle CPU for RISC-V architecture(RV32I),1,baraba6u/Single_Cycle_CPU_RISC-V,571973037,Verilog,Single_Cycle_CPU_RISC-V,460,2,2024-03-13 00:34:38+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/xu842251462/EC551_Final_Project.git,2022-12-06 21:48:54+00:00,,2,xu842251462/EC551_Final_Project,575152389,Verilog,EC551_Final_Project,7203,2,2022-12-15 01:38:20+00:00,[],None
54,https://github.com/liuyuxivapor/riscv_cpu.git,2022-12-01 11:06:27+00:00,My first simple cpu based on risc-v,0,liuyuxivapor/riscv_cpu,572940628,Verilog,riscv_cpu,2279,2,2023-03-08 04:11:22+00:00,"['cpu', 'riscv']",None
55,https://github.com/MihaiHMO/VSDhdp.git,2022-11-26 14:24:13+00:00,,0,MihaiHMO/VSDhdp,570909068,Verilog,VSDhdp,116422,2,2024-02-05 18:48:13+00:00,[],None
56,https://github.com/nblei/PUFs.git,2022-12-08 16:06:49+00:00,Physical Uncloneable Functions RTL implementations,0,nblei/PUFs,575929266,Verilog,PUFs,264,2,2024-03-19 19:36:43+00:00,[],None
57,https://github.com/noemiabril/Minimig-AGA_MiSTer-DE10-Standard.git,2022-11-27 15:03:26+00:00,Amiga AGA Core for MiSTer DE10-Standard,0,noemiabril/Minimig-AGA_MiSTer-DE10-Standard,571222986,Verilog,Minimig-AGA_MiSTer-DE10-Standard,17787,2,2023-03-17 14:12:57+00:00,[],None
58,https://github.com/harshbhosale01/HDLBits.git,2022-12-12 19:14:27+00:00,"In this repository, I will be adding my solutions to HDLBits practice problems ",0,harshbhosale01/HDLBits,577451924,Verilog,HDLBits,5,2,2023-10-24 16:18:43+00:00,"['hardware-description-language', 'hdl', 'hdlbits', 'hdlbitssolution', 'verilog', 'verilog-hdl']",None
59,https://github.com/thehavva/Verilog.git,2022-12-13 20:30:22+00:00,Digital design implementation with Verilog language is done with vivado program.,0,thehavva/Verilog,577916236,Verilog,Verilog,326,2,2023-07-27 20:14:34+00:00,[],None
60,https://github.com/cascode-labs/transmute-ADC-SKY130.git,2022-12-11 15:27:32+00:00,An OSH ADC design in SKY130,0,cascode-labs/transmute-ADC-SKY130,576971998,Verilog,transmute-ADC-SKY130,2216,2,2023-02-22 16:18:39+00:00,"['adc', 'analog', 'analog-design']",https://api.github.com/licenses/apache-2.0
61,https://github.com/santosh2407/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom.git,2022-11-30 17:29:43+00:00,,1,santosh2407/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom,572631281,Verilog,FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom,144,2,2024-01-17 15:01:12+00:00,[],None
62,https://github.com/RSounder/Deep-Neural-Network-Accelerator.git,2022-11-30 21:47:19+00:00,,0,RSounder/Deep-Neural-Network-Accelerator,572713295,Verilog,Deep-Neural-Network-Accelerator,1342,2,2023-02-20 20:50:16+00:00,[],None
63,https://github.com/YAMY1234/Mips-54-cpu.git,2022-12-01 18:24:53+00:00,Coursework of Computer Architecture at Tongji University,0,YAMY1234/Mips-54-cpu,573115654,Verilog,Mips-54-cpu,2240,2,2023-10-17 17:27:23+00:00,[],None
64,https://github.com/Khalidmamdou7/floating-point-unit.git,2022-12-12 15:35:19+00:00,Single and double precision floating point unit implemented using Verilog HDL,4,Khalidmamdou7/floating-point-unit,577371519,Verilog,floating-point-unit,931,2,2024-03-01 22:18:28+00:00,"['digital-design', 'testing', 'verilog']",None
65,https://github.com/FranciscoCross/MIPS-DLX.git,2022-11-29 23:44:13+00:00,,0,FranciscoCross/MIPS-DLX,572281134,Verilog,MIPS-DLX,3916,2,2023-01-31 21:21:00+00:00,[],None
66,https://github.com/nvchuyen/FPGA_Test_GMII_Ethernet.git,2022-11-30 02:29:05+00:00,,0,nvchuyen/FPGA_Test_GMII_Ethernet,572319788,Verilog,FPGA_Test_GMII_Ethernet,2488,2,2024-03-21 04:57:46+00:00,[],None
67,https://github.com/ChamaraDilshan/Building-a-simple-processor-memory-hierarchy.git,2022-12-04 08:15:03+00:00,Mini project of computer architecture course to build a simple processor with memory sub-system,0,ChamaraDilshan/Building-a-simple-processor-memory-hierarchy,574037746,Verilog,Building-a-simple-processor-memory-hierarchy,4779,2,2023-01-07 21:22:58+00:00,[],None
68,https://github.com/crolfes/airisc_efabless.git,2022-12-03 14:57:04+00:00,,0,crolfes/airisc_efabless,573826050,Verilog,airisc_efabless,3257,2,2023-02-02 12:56:42+00:00,[],https://api.github.com/licenses/apache-2.0
69,https://github.com/zhanghongce/ridecore-sqed-symbolic-start.git,2022-11-29 09:12:20+00:00,,1,zhanghongce/ridecore-sqed-symbolic-start,571963302,Verilog,ridecore-sqed-symbolic-start,77,2,2023-01-10 12:15:22+00:00,[],https://api.github.com/licenses/bsd-3-clause
70,https://github.com/watz0n/vsd-hdp.git,2022-11-27 10:54:24+00:00,,1,watz0n/vsd-hdp,571154739,Verilog,vsd-hdp,214835,2,2023-08-03 11:49:55+00:00,[],None
71,https://github.com/WenqiJiang/HLS-kernel-for-Enzian.git,2022-11-28 14:18:50+00:00,,0,WenqiJiang/HLS-kernel-for-Enzian,571618206,Verilog,HLS-kernel-for-Enzian,1619,1,2022-11-28 15:16:19+00:00,[],None
72,https://github.com/ddm2000/gf180-RAM.git,2022-12-05 12:30:34+00:00,,0,ddm2000/gf180-RAM,574488943,Verilog,gf180-RAM,63224,1,2023-07-22 07:42:24+00:00,[],https://api.github.com/licenses/apache-2.0
73,https://github.com/AyaseErii/UCounter.git,2022-12-04 22:16:06+00:00,This is a counter,0,AyaseErii/UCounter,574256304,Verilog,UCounter,37712,1,2023-04-14 22:46:16+00:00,[],https://api.github.com/licenses/apache-2.0
74,https://github.com/Vargas1220/Estructura_De_Computadores-ULL.git,2022-12-01 18:27:03+00:00,Repositorio dedicado a las practica de Estructura de computadores de la Universidad La Laguna,0,Vargas1220/Estructura_De_Computadores-ULL,573116475,Verilog,Estructura_De_Computadores-ULL,1420,1,2023-10-19 16:09:56+00:00,[],None
75,https://github.com/cpu-dev/caravel_jacaranda-8_GF180.git,2022-12-01 20:12:15+00:00,,1,cpu-dev/caravel_jacaranda-8_GF180,573152034,Verilog,caravel_jacaranda-8_GF180,159246,1,2023-11-15 04:07:21+00:00,[],https://api.github.com/licenses/apache-2.0
76,https://github.com/santoslucas/Snooping-Protocol.git,2022-12-03 19:46:15+00:00,"Protocolo Snooping implementado em Verilog HDL, na disciplina Lab. de Arquitetura e Organiza√ß√£o de Computadores II (LAOC  II).",1,santoslucas/Snooping-Protocol,573902356,Verilog,Snooping-Protocol,956,1,2022-12-13 21:21:46+00:00,['snooping'],None
77,https://github.com/yatindra7/KGP_MiniRISC.git,2022-12-11 01:53:02+00:00,A SIC RISC Processor (pipelining and vectorization underway) initially designed for COA Lab IIT Kharagpur.,0,yatindra7/KGP_MiniRISC,576794140,Verilog,KGP_MiniRISC,283,1,2023-03-20 10:04:18+00:00,[],None
78,https://github.com/ivanlee1999/Design_A_Processor.git,2022-12-04 22:02:35+00:00,,0,ivanlee1999/Design_A_Processor,574253373,Verilog,Design_A_Processor,10554,1,2023-09-19 06:31:06+00:00,[],None
79,https://github.com/openXC7/iologic-tests.git,2022-12-09 01:30:36+00:00,FPGA toolchain tests for the IO logic tiles (IOI),0,openXC7/iologic-tests,576088912,Verilog,iologic-tests,34,1,2023-04-06 01:26:37+00:00,[],None
80,https://github.com/SudhanshuIIITD/Computer_architecture.git,2022-12-01 21:13:50+00:00,"This projects contains a detailed implementation of a 32-bit processor based on a subset of instructions from RISC-V ISA. The Micro-architecture contains 5 pipeline stages namely Fetch, Decode, Execute, Memory and Write back. Additionally, it also has a MAC execution unit to handle MAC instructions which are not part of RISC-V ISA.",0,SudhanshuIIITD/Computer_architecture,573169971,Verilog,Computer_architecture,732,1,2023-01-22 20:41:25+00:00,[],None
81,https://github.com/TristenLiu/EC311-Final-Project.git,2022-11-28 21:35:57+00:00,,0,TristenLiu/EC311-Final-Project,571778464,Verilog,EC311-Final-Project,71,1,2022-12-15 01:21:43+00:00,[],None
82,https://github.com/Zcccer/MIPS-CPU.git,2022-11-25 06:13:38+00:00,,0,Zcccer/MIPS-CPU,570416521,Verilog,MIPS-CPU,8334,1,2023-12-13 05:08:29+00:00,[],None
83,https://github.com/DSP-BEYOND/mycostas.git,2022-11-28 07:09:19+00:00,the costas loop use the FPGA(5CSEMA5F31C6N),0,DSP-BEYOND/mycostas,571457392,Verilog,mycostas,56,1,2023-12-30 05:29:56+00:00,[],None
84,https://github.com/gatecat/tt02-pic.git,2022-12-01 13:52:31+00:00,subset of a PIC processor for tinytapeout,0,gatecat/tt02-pic,573004636,Verilog,tt02-pic,50,1,2022-12-02 12:20:19+00:00,[],https://api.github.com/licenses/apache-2.0
85,https://github.com/AhmedHaridy59/Fast-Fourier-Transform.git,2022-12-08 06:48:15+00:00,"Digital Designing and implementation of 32-point FFT block using Cooley-Tukey algorithm with 5- stages pipelining, stages time sharing, Designed from High Level modelling, RTL modelling to logic synthesis.",0,AhmedHaridy59/Fast-Fourier-Transform,575726341,Verilog,Fast-Fourier-Transform,2699,1,2023-03-20 11:54:29+00:00,[],None
86,https://github.com/nai1ka/MonitorTester_FPGA.git,2022-12-09 13:20:45+00:00,,0,nai1ka/MonitorTester_FPGA,576289027,Verilog,MonitorTester_FPGA,11076,1,2023-07-25 15:41:01+00:00,[],None
87,https://github.com/carpenterjaeden/FPGA_VideoSoftware.git,2022-12-07 19:01:02+00:00,"Implements a custom search algorithm to find a window of values within a larger frame of values. This is ran through a 5-stage pipelined, custom data path that is functional on an FPGA.",0,carpenterjaeden/FPGA_VideoSoftware,575548393,Verilog,FPGA_VideoSoftware,10721,1,2024-02-25 02:30:35+00:00,[],None
88,https://github.com/kavyashree0011/DESIGN_SRAM01.git,2022-12-09 07:50:34+00:00,Objective of this project is to design SRAM(static random access memory) by considering design specifications and requirements. ,0,kavyashree0011/DESIGN_SRAM01,576184040,Verilog,DESIGN_SRAM01,2084,1,2024-03-18 05:01:43+00:00,[],None
89,https://github.com/noemiabril/Genesis_MiSTer-DE10-Standard.git,2022-11-27 15:09:56+00:00,Sega Genesis / Mega Drive Core for MiSTer DE10-Standard,0,noemiabril/Genesis_MiSTer-DE10-Standard,571224825,Verilog,Genesis_MiSTer-DE10-Standard,4540,1,2023-03-17 14:13:01+00:00,[],https://api.github.com/licenses/gpl-3.0
90,https://github.com/mattvenn/openlane-test-invert.git,2022-12-08 17:46:44+00:00,,0,mattvenn/openlane-test-invert,575967049,Verilog,openlane-test-invert,2,1,2022-12-09 23:03:11+00:00,[],None
91,https://github.com/ramsaycarslaw/card.git,2022-12-06 15:29:07+00:00,"University of Edinburgh, Computer Architecture and Design revision notes",0,ramsaycarslaw/card,575023283,Verilog,card,96,1,2022-12-11 15:41:55+00:00,[],None
92,https://github.com/jstalex/i2c_master.git,2022-12-04 19:48:14+00:00,i2c master verilog code for fpga,0,jstalex/i2c_master,574221841,Verilog,i2c_master,30,1,2024-04-11 07:31:45+00:00,[],None
93,https://github.com/shashanknag/Computer-Organization.git,2022-12-09 04:09:51+00:00,,0,shashanknag/Computer-Organization,576125616,Verilog,Computer-Organization,251,1,2022-12-09 16:54:04+00:00,[],None
94,https://github.com/noemiabril/Amstrad-PCW_MiSTer-DE1-SoC.git,2022-12-10 10:15:24+00:00,Amstrad PCW Core for MiSTer DE1-SoC,0,noemiabril/Amstrad-PCW_MiSTer-DE1-SoC,576585851,Verilog,Amstrad-PCW_MiSTer-DE1-SoC,931,1,2022-12-14 13:10:02+00:00,[],None
95,https://github.com/Edward7820/CPU-with-pipeline.git,2022-12-06 05:18:30+00:00,verilog,0,Edward7820/CPU-with-pipeline,574802979,Verilog,CPU-with-pipeline,52,1,2023-03-23 15:52:50+00:00,[],None
96,https://github.com/Kanchanjaiswal150693/Verilog-Practices.git,2022-12-10 18:29:31+00:00,,0,Kanchanjaiswal150693/Verilog-Practices,576712966,Verilog,Verilog-Practices,12,1,2022-12-18 18:41:18+00:00,[],None
97,https://github.com/linxin2018ustc/programmable-logic-device-lesson-design.git,2022-11-29 06:54:14+00:00,ÂèØÁºñËæëÈÄªËæëÂô®‰ª∂ËØæÁ®ãËÆæËÆ°,0,linxin2018ustc/programmable-logic-device-lesson-design,571917579,Verilog,programmable-logic-device-lesson-design,138790,1,2023-12-19 14:13:40+00:00,[],None
98,https://github.com/visionvlsi/caravel_gf180_koggestone_adder_project.git,2022-12-03 08:13:03+00:00,,0,visionvlsi/caravel_gf180_koggestone_adder_project,573724213,Verilog,caravel_gf180_koggestone_adder_project,6232,1,2024-01-14 08:50:15+00:00,[],https://api.github.com/licenses/apache-2.0
99,https://github.com/RaccoonOnion/little-car.git,2022-12-04 06:56:17+00:00,,0,RaccoonOnion/little-car,574021541,Verilog,little-car,6768,1,2023-05-11 07:07:35+00:00,[],https://api.github.com/licenses/mit
100,https://github.com/Saazh/Trojan-D2.git,2022-12-05 09:50:45+00:00,,0,Saazh/Trojan-D2,574431863,Verilog,Trojan-D2,100,1,2023-05-16 17:21:54+00:00,[],None
101,https://github.com/Akash-Das2024/KGP_RISC.git,2022-12-02 10:11:33+00:00,RISC Design,0,Akash-Das2024/KGP_RISC,573375678,Verilog,KGP_RISC,258,1,2023-08-24 17:07:46+00:00,"['fpga', 'verilog']",None
102,https://github.com/roman3017/caravel_mpw8.git,2022-12-10 17:13:58+00:00,,0,roman3017/caravel_mpw8,576693111,Verilog,caravel_mpw8,33893,1,2023-01-15 04:40:16+00:00,[],https://api.github.com/licenses/apache-2.0
103,https://github.com/AsmaMohsin1507/RISCV-with-CNN-co-processor.git,2022-12-02 16:17:48+00:00,,0,AsmaMohsin1507/RISCV-with-CNN-co-processor,573507370,Verilog,RISCV-with-CNN-co-processor,13072,1,2024-01-20 14:54:17+00:00,[],https://api.github.com/licenses/apache-2.0
104,https://github.com/spacebiz24/Booth-Multiplier-Microwind.git,2022-11-27 14:56:17+00:00,,0,spacebiz24/Booth-Multiplier-Microwind,571220875,Verilog,Booth-Multiplier-Microwind,366,1,2023-01-25 05:32:37+00:00,[],None
105,https://github.com/huyphan168/Verilog-DL.git,2022-12-10 06:34:53+00:00,Verilog or VHDL implementation of Deep Learning algorithms on Xilinx FPGA boards + Vivado synthesis.,1,huyphan168/Verilog-DL,576537895,Verilog,Verilog-DL,12,1,2023-04-21 13:22:04+00:00,[],None
106,https://github.com/Chalandi/FPGA_Xilinx-Artix-7-XC7A100T.git,2022-12-02 13:02:03+00:00,Digital design on Xilinx Artix-7 XC7A100T FPGA,0,Chalandi/FPGA_Xilinx-Artix-7-XC7A100T,573433027,Verilog,FPGA_Xilinx-Artix-7-XC7A100T,45,1,2023-05-11 21:26:36+00:00,[],None
107,https://github.com/rayhanulislam1/Digital-System-Design-Lab_CSE2112.git,2022-11-26 08:25:22+00:00,,0,rayhanulislam1/Digital-System-Design-Lab_CSE2112,570820052,Verilog,Digital-System-Design-Lab_CSE2112,375,1,2023-08-02 18:50:35+00:00,[],None
108,https://github.com/meosii/siiCpu.git,2022-12-11 06:09:24+00:00,,1,meosii/siiCpu,576836577,Verilog,siiCpu,2035,1,2024-01-12 18:52:57+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/PenguinX7/FP16_mcl.git,2022-11-28 09:10:48+00:00,,0,PenguinX7/FP16_mcl,571498466,Verilog,FP16_mcl,1528,1,2024-01-15 01:12:43+00:00,[],None
110,https://github.com/Zhenghao-He/Dynamic-Pipline-CPU.git,2022-12-04 07:44:02+00:00,,0,Zhenghao-He/Dynamic-Pipline-CPU,574031249,Verilog,Dynamic-Pipline-CPU,260,1,2024-04-08 14:33:44+00:00,[],None
111,https://github.com/FarzanFani/Single-Cycle-CPU.git,2022-11-29 11:09:11+00:00,,0,FarzanFani/Single-Cycle-CPU,572007773,Verilog,Single-Cycle-CPU,5,1,2022-11-29 11:35:02+00:00,[],None
112,https://github.com/ylm/mp3codec.git,2022-11-28 20:41:05+00:00,Verilog implementation of an MP3 codec,0,ylm/mp3codec,571762001,Verilog,mp3codec,14,1,2024-01-10 06:37:04+00:00,[],https://api.github.com/licenses/bsd-2-clause
113,https://github.com/Runhane/Space-Invader.git,2022-12-09 05:59:36+00:00,This project is realized by DE2-115„ÄÅOpenMV„ÄÅHC-05,0,Runhane/Space-Invader,576152528,Verilog,Space-Invader,40151,1,2024-02-23 01:53:16+00:00,"['bluetooth', 'fpga', 'openmv', 'verilog-hdl']",None
114,https://github.com/7vik-g/16bit-pipelined-RISC-processor-gf180.git,2022-12-04 19:07:04+00:00,,0,7vik-g/16bit-pipelined-RISC-processor-gf180,574211639,Verilog,16bit-pipelined-RISC-processor-gf180,81865,1,2023-02-01 15:53:55+00:00,[],https://api.github.com/licenses/apache-2.0
115,https://github.com/nietzhuang/2011-CIC-Contest---NAND-Flash-Memory-Controller.git,2022-12-08 16:03:26+00:00,2011 CIC contest preliminary topic,0,nietzhuang/2011-CIC-Contest---NAND-Flash-Memory-Controller,575927912,Verilog,2011-CIC-Contest---NAND-Flash-Memory-Controller,688,1,2023-08-11 14:02:23+00:00,[],None
116,https://github.com/bitluni/tt02-SecretFile.git,2022-12-02 16:02:06+00:00,,0,bitluni/tt02-SecretFile,573501699,Verilog,tt02-SecretFile,2750,1,2024-03-25 14:38:38+00:00,[],https://api.github.com/licenses/apache-2.0
117,https://github.com/Israil445/Verilog.git,2022-11-25 15:23:27+00:00,,0,Israil445/Verilog,570598710,Verilog,Verilog,8,1,2022-11-28 13:32:53+00:00,[],None
118,https://github.com/Enzo-Tssn/Alarme-digital.git,2022-12-01 00:46:15+00:00,"Rel√≥gio digital com fun√ß√£o de alarme. Para que seja desativado o alarme, o usu√°rio deve acertar uma opera√ß√£o de soma aleatoriamente gerada.",0,Enzo-Tssn/Alarme-digital,572756036,Verilog,Alarme-digital,16315,1,2023-01-29 03:17:16+00:00,[],None
119,https://github.com/8hargav/nerdydaysofRTL.git,2022-11-29 10:35:02+00:00,,0,8hargav/nerdydaysofRTL,571994909,Verilog,nerdydaysofRTL,69,1,2022-12-15 01:22:34+00:00,[],None
120,https://github.com/xobs/tiny-tapeout-pio.git,2022-12-04 00:37:52+00:00,PIO block as part of Tiny Tapeout,0,xobs/tiny-tapeout-pio,573957220,Verilog,tiny-tapeout-pio,3167,1,2022-12-29 21:24:00+00:00,[],https://api.github.com/licenses/apache-2.0
121,https://github.com/Cra2yPierr0t/caravel_walkthrough_uart.git,2022-12-07 02:13:30+00:00,caravel walkthrough for beginners,0,Cra2yPierr0t/caravel_walkthrough_uart,575214017,Verilog,caravel_walkthrough_uart,3974,1,2022-12-08 00:22:52+00:00,[],https://api.github.com/licenses/apache-2.0
122,https://github.com/Brohan9126/mvcc-7.git,2022-12-05 14:46:26+00:00,,0,Brohan9126/mvcc-7,574545182,Verilog,mvcc-7,2552,1,2023-04-11 15:59:46+00:00,[],https://api.github.com/licenses/apache-2.0
123,https://github.com/rusunited2/EECS151_FPGA_PROJECT.git,2022-12-13 05:52:29+00:00,,0,rusunited2/EECS151_FPGA_PROJECT,577611118,Verilog,EECS151_FPGA_PROJECT,24801,1,2024-01-28 14:55:30+00:00,[],None
124,https://github.com/MahmouodMagdi/RTL_Codes.git,2022-12-03 16:11:04+00:00,This Repo. cotains different Verilog Codes of different Logic Units ,0,MahmouodMagdi/RTL_Codes,573846731,Verilog,RTL_Codes,33,1,2024-01-19 18:15:02+00:00,[],None
125,https://github.com/AbdulMoizSheikh1/SPI-with-clock-mux.git,2022-12-05 21:20:06+00:00,,0,AbdulMoizSheikh1/SPI-with-clock-mux,574684487,Verilog,SPI-with-clock-mux,34201,1,2023-11-22 15:48:53+00:00,[],https://api.github.com/licenses/apache-2.0
126,https://github.com/noemiabril/MegaCD_MiSTer-DE10-Standard.git,2022-12-04 16:50:01+00:00,Sega Mega CD Core for MiSTer DE10-Standard,0,noemiabril/MegaCD_MiSTer-DE10-Standard,574173654,Verilog,MegaCD_MiSTer-DE10-Standard,115029,1,2023-03-17 14:12:59+00:00,[],https://api.github.com/licenses/gpl-3.0
127,https://github.com/Luthor2k/tt02-baudot.git,2022-12-01 19:43:15+00:00,Custom ASIC to convert 45 baud Teletype baudot to 1200 baud ASCII,0,Luthor2k/tt02-baudot,573142682,Verilog,tt02-baudot,720,1,2023-05-09 19:22:13+00:00,[],https://api.github.com/licenses/apache-2.0
128,https://github.com/Ahmed-H300/Pipelined-Processor.git,2022-11-27 19:06:46+00:00,,1,Ahmed-H300/Pipelined-Processor,571292262,Verilog,Pipelined-Processor,25581,1,2023-02-06 16:48:08+00:00,[],None
129,https://github.com/ShijiaChai/Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU.git,2022-11-29 19:56:41+00:00,Using Verilog to build a MIPS single-cycle CPU and a pipelined CPU on FPGAs,0,ShijiaChai/Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU,572217686,Verilog,Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU,14,1,2022-11-29 23:13:44+00:00,[],None
130,https://github.com/majilokesh/iiitb_tlc_mpw8.git,2022-12-02 18:41:00+00:00,,1,majilokesh/iiitb_tlc_mpw8,573554103,Verilog,iiitb_tlc_mpw8,6321,1,2023-01-31 21:32:32+00:00,[],https://api.github.com/licenses/apache-2.0
131,https://github.com/noemiabril/Menu_MiSTer-DE10-Standard.git,2022-12-07 08:47:43+00:00,Startup core for MiSTer DE10-Standard,0,noemiabril/Menu_MiSTer-DE10-Standard,575321201,Verilog,Menu_MiSTer-DE10-Standard,909,1,2023-03-17 14:13:14+00:00,[],None
132,https://github.com/Raj-kamal-01/RISC-V-single-cycle-processor.git,2022-12-07 18:48:00+00:00,,0,Raj-kamal-01/RISC-V-single-cycle-processor,575544312,Verilog,RISC-V-single-cycle-processor,794,1,2023-04-04 16:24:49+00:00,[],None
133,https://github.com/caochenrui/project_final.srcs.git,2022-11-29 07:35:40+00:00,,0,caochenrui/project_final.srcs,571930706,Verilog,project_final.srcs,32259,1,2022-12-10 06:14:07+00:00,[],https://api.github.com/licenses/mit
134,https://github.com/Sfrljuckic1/Project_01-Certified-Preowned-Processor.git,2022-11-29 02:55:53+00:00,"This project adds to the ALU project in both functionality and complexity, and puts your understanding of Chapter 4.4 to the test. Gain more experience and understanding in Verilog.",0,Sfrljuckic1/Project_01-Certified-Preowned-Processor,571855951,Verilog,Project_01-Certified-Preowned-Processor,50,1,2023-01-31 21:17:34+00:00,[],None
135,https://github.com/lionelZhaowy/FPGA-CUBE.git,2022-12-02 02:35:57+00:00,"The third order virtual magic cube is realized on FPGA, and the rotation of the magic cube can be controlled by expanding keys. Development board: ZYBO Z2.",0,lionelZhaowy/FPGA-CUBE,573248322,Verilog,FPGA-CUBE,10964,1,2023-09-01 08:05:33+00:00,[],None
136,https://github.com/NouraMedhat28/UART-TX.git,2022-12-01 13:17:08+00:00,,0,NouraMedhat28/UART-TX,572989623,Verilog,UART-TX,7,1,2023-05-19 19:14:44+00:00,[],None
137,https://github.com/ThorKn/tiny_user_project_j1sc.git,2022-12-05 15:04:38+00:00,,1,ThorKn/tiny_user_project_j1sc,574553102,Verilog,tiny_user_project_j1sc,3149,1,2023-10-02 10:13:30+00:00,[],https://api.github.com/licenses/apache-2.0
138,https://github.com/aditya-keni/Parallel-Prefix-Adders.git,2022-12-09 12:51:14+00:00,Parameterized synthesizable Verilog code of various adders ,0,aditya-keni/Parallel-Prefix-Adders,576278814,Verilog,Parallel-Prefix-Adders,64,1,2023-02-18 10:11:59+00:00,[],None
139,https://github.com/mebenstein/VLSI_NaiveML.git,2022-12-12 23:23:24+00:00,Repository for my VLSI I final project. We build a naive ML processor in Verilog and simulated and synthesised it using Cadence Tools.,0,mebenstein/VLSI_NaiveML,577521454,Verilog,VLSI_NaiveML,8903,1,2024-03-14 09:30:21+00:00,"['cadence', 'hardware-designs', 'verilog']",None
140,https://github.com/urielcho/posoco2000_gf180.git,2022-12-05 08:11:29+00:00,,0,urielcho/posoco2000_gf180,574396819,Verilog,posoco2000_gf180,11956,1,2023-11-05 06:58:17+00:00,[],https://api.github.com/licenses/apache-2.0
141,https://github.com/AyaseErii/gf180-FiveGuys.git,2022-12-03 01:52:39+00:00,This is a FiveGuys simple design for GF180-MPW0,0,AyaseErii/gf180-FiveGuys,573650509,Verilog,gf180-FiveGuys,54065,1,2023-10-22 20:16:42+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/cornell-c2s2/FFT.git,2022-12-02 03:36:08+00:00,,1,cornell-c2s2/FFT,573262950,Verilog,FFT,2233,1,2023-05-02 16:38:03+00:00,[],None
143,https://github.com/NutanVLSI/NutanVerilog.git,2022-11-27 07:38:49+00:00,Verilog Codes,0,NutanVLSI/NutanVerilog,571112034,Verilog,NutanVerilog,5,1,2022-11-27 17:09:48+00:00,[],None
144,https://github.com/james61124/Digital-Circuit-Lab-2021-Fall-NYCU.git,2022-12-07 11:54:23+00:00,,0,james61124/Digital-Circuit-Lab-2021-Fall-NYCU,575386180,Verilog,Digital-Circuit-Lab-2021-Fall-NYCU,6754,1,2022-12-10 07:24:59+00:00,[],None
145,https://github.com/blackh1/crypto_engineering.git,2022-12-06 14:42:16+00:00,A repo about crypto engineering course.,0,blackh1/crypto_engineering,575003173,Verilog,crypto_engineering,244,1,2023-01-09 07:14:20+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/BeijingAB/FPGA_Mario.git,2022-12-13 03:29:11+00:00,FPGA Super Mario Based on Altera Cyclone IV E,0,BeijingAB/FPGA_Mario,577577888,Verilog,FPGA_Mario,7572,1,2023-10-21 15:39:26+00:00,[],None
147,https://github.com/PenguinX7/FP16_add.git,2022-11-25 11:40:26+00:00,,0,PenguinX7/FP16_add,570519848,Verilog,FP16_add,1149,1,2024-01-15 01:13:40+00:00,[],None
148,https://github.com/thesourcerer8/gf180-testrepo.git,2022-12-08 16:57:58+00:00,Test for branches,0,thesourcerer8/gf180-testrepo,575948965,Verilog,gf180-testrepo,51027,0,2022-12-08 16:58:12+00:00,[],https://api.github.com/licenses/apache-2.0
149,https://github.com/saicharan0112/reversible_programmable_logic_ic.git,2022-12-03 05:51:31+00:00,,1,saicharan0112/reversible_programmable_logic_ic,573694655,Verilog,reversible_programmable_logic_ic,9175,0,2022-12-03 09:00:30+00:00,[],https://api.github.com/licenses/apache-2.0
150,https://github.com/mfs19/Semaforos-Verilog.git,2022-12-01 23:14:25+00:00,,0,mfs19/Semaforos-Verilog,573201833,Verilog,Semaforos-Verilog,28,0,2022-12-01 23:32:58+00:00,[],None
151,https://github.com/Pradyumna1312/Braun-Multiplier.git,2022-12-04 00:39:47+00:00,,0,Pradyumna1312/Braun-Multiplier,573957468,Verilog,Braun-Multiplier,2216,0,2022-12-04 00:40:00+00:00,[],https://api.github.com/licenses/apache-2.0
152,https://github.com/amruth-sn/FPGA-counter.git,2022-12-03 20:10:18+00:00,,0,amruth-sn/FPGA-counter,573907701,Verilog,FPGA-counter,134,0,2022-12-03 20:13:15+00:00,[],None
153,https://github.com/V-19/Proyecto_Digitales.git,2022-12-05 23:48:39+00:00,,0,V-19/Proyecto_Digitales,574722651,Verilog,Proyecto_Digitales,59,0,2022-12-16 17:53:38+00:00,[],None
154,https://github.com/rishisin999/SequenceDetector_1011.git,2022-12-06 06:47:15+00:00,,0,rishisin999/SequenceDetector_1011,574827800,Verilog,SequenceDetector_1011,5,0,2022-12-06 06:49:55+00:00,[],None
155,https://github.com/chuatzonglin/ece5745-tut4-verilog.git,2022-12-06 10:24:20+00:00,Forked from ece5745-tut4-verilog,0,chuatzonglin/ece5745-tut4-verilog,574901659,Verilog,ece5745-tut4-verilog,88,0,2022-12-06 10:24:38+00:00,[],None
156,https://github.com/gabo1752/32bit-mips.git,2022-11-30 23:52:15+00:00,An exploration on different MIPS architectures to improve my Verilog skills.,0,gabo1752/32bit-mips,572743651,Verilog,32bit-mips,13,0,2022-11-30 23:59:53+00:00,[],None
157,https://github.com/caiopenayo/Projeto_SD_GRUPO10.git,2022-12-01 01:04:33+00:00,,0,caiopenayo/Projeto_SD_GRUPO10,572760193,Verilog,Projeto_SD_GRUPO10,27,0,2022-12-01 01:07:12+00:00,[],None
158,https://github.com/Nagarjun444/UP-COUNTER.git,2022-11-30 17:56:35+00:00,Asynchronous up counter,0,Nagarjun444/UP-COUNTER,572641596,Verilog,UP-COUNTER,2,0,2022-11-30 17:59:04+00:00,[],None
159,https://github.com/kthomas488/ADDER.git,2022-11-29 07:19:42+00:00,,0,kthomas488/ADDER,571925370,Verilog,ADDER,1,0,2022-11-29 07:23:06+00:00,[],None
160,https://github.com/Yingyu18/5-Stage-Pipeline-CPU.git,2022-11-28 14:09:37+00:00,"‰ΩøÁî®Verilog HDLËàáModelsimÊ®°Êì¨Âô®Ôºå‰ª•ALU Design ÁÇ∫Âü∫Á§éÔºåË®≠Ë®à‰∏ÄÂÄãPipelined MIPS-Lite CPUÔºåÂÖßÂê´16ÈÅìÊåá‰ª§(add, sub, and, or, sll, slt,  lw, sw, beq, bne, j, multu, mfhi, mflo, nop)„ÄÇ",3,Yingyu18/5-Stage-Pipeline-CPU,571614256,,5-Stage-Pipeline-CPU,1523,0,2022-09-10 18:23:38+00:00,[],None
161,https://github.com/urielcho/crypto_aes128_gf180.git,2022-12-05 08:51:32+00:00,,0,urielcho/crypto_aes128_gf180,574410482,Verilog,crypto_aes128_gf180,82228,0,2022-12-05 09:02:54+00:00,[],https://api.github.com/licenses/apache-2.0
162,https://github.com/leesou/RISCV-PIM-for-NN.git,2022-12-05 12:35:12+00:00,Adap 22Fall's course project: compile NN inference to a RISCV CPU with a PIM module.,0,leesou/RISCV-PIM-for-NN,574490703,Verilog,RISCV-PIM-for-NN,232,0,2023-01-31 21:39:18+00:00,[],None
163,https://github.com/TolgaS007/deneme01.git,2022-12-05 17:29:28+00:00,√ßip,0,TolgaS007/deneme01,574610512,Verilog,deneme01,56282,0,2022-12-05 20:23:02+00:00,[],https://api.github.com/licenses/apache-2.0
164,https://github.com/noemiabril/CoCo2_MiSTer-DE1-SoC.git,2022-12-07 16:02:30+00:00,Tandy Color Computer 2 Core for MiSTer DE1-SoC,0,noemiabril/CoCo2_MiSTer-DE1-SoC,575483177,Verilog,CoCo2_MiSTer-DE1-SoC,13344,0,2022-12-07 16:02:43+00:00,[],None
165,https://github.com/mdlc96/hdlbits_verilog_problems_mdlc96.git,2022-12-08 09:11:17+00:00,My personal solutions for verilog problems on hdlbits.01.xz.net,0,mdlc96/hdlbits_verilog_problems_mdlc96,575773910,Verilog,hdlbits_verilog_problems_mdlc96,16,0,2022-12-08 09:11:24+00:00,[],None
166,https://github.com/anthony-cic/MIPS-Pipeline-.git,2022-11-25 18:15:24+00:00,"WIP, will be fully implemented by 12/15. Utilizes Verilog to allow for mips functions like lw, add, sub, etc in a standard 5 stage pipeline.",0,anthony-cic/MIPS-Pipeline-,570652732,Verilog,MIPS-Pipeline-,11,0,2022-12-18 01:37:11+00:00,[],None
167,https://github.com/anap-arejano/Projeto-Sistemas-Digitais-1---2022.2---Grupo-2.git,2022-11-30 12:43:28+00:00,,0,anap-arejano/Projeto-Sistemas-Digitais-1---2022.2---Grupo-2,572512928,Verilog,Projeto-Sistemas-Digitais-1---2022.2---Grupo-2,16,0,2022-11-30 12:50:33+00:00,[],None
168,https://github.com/virtualsecureplatform/aes-verilog.git,2022-11-26 16:48:31+00:00,Verilog implementation of AES,0,virtualsecureplatform/aes-verilog,570948051,Verilog,aes-verilog,23,0,2022-11-26 16:49:13+00:00,[],None
169,https://github.com/Xinpeij/mp2.git,2022-12-01 08:17:12+00:00,,0,Xinpeij/mp2,572877933,Verilog,mp2,2846,0,2022-12-01 08:22:47+00:00,[],None
170,https://github.com/NguyenHaiMinh-UIT/FloatingPoint.git,2022-11-29 08:40:58+00:00,Do` an' Khai sensei,0,NguyenHaiMinh-UIT/FloatingPoint,571952201,Verilog,FloatingPoint,136,0,2023-10-26 16:27:02+00:00,[],None
171,https://github.com/strongjg/veripong.git,2022-11-29 23:54:12+00:00,Pong in Verilog,0,strongjg/veripong,572283496,Verilog,veripong,53,0,2022-11-30 00:34:20+00:00,[],None
172,https://github.com/Ahmed0100/polynomial_solver_sseg_fpga.git,2022-12-12 16:18:00+00:00,polynomial_solver_sseg_fpga,0,Ahmed0100/polynomial_solver_sseg_fpga,577388797,Verilog,polynomial_solver_sseg_fpga,5,0,2022-12-12 16:18:32+00:00,[],None
173,https://github.com/Tvdnguyen/Hardware-Architecture-Design-For-Vehicle-Detection.git,2022-11-26 05:49:51+00:00,,0,Tvdnguyen/Hardware-Architecture-Design-For-Vehicle-Detection,570787408,Verilog,Hardware-Architecture-Design-For-Vehicle-Detection,45,0,2022-11-26 05:55:53+00:00,[],None
174,https://github.com/2021083-CPE/IVERILOG.git,2022-12-07 13:18:56+00:00,,0,2021083-CPE/IVERILOG,575417225,Verilog,IVERILOG,2515,0,2022-12-07 13:23:46+00:00,[],None
175,https://github.com/DKNS-JCC/contador4bits.git,2022-12-04 16:01:29+00:00,Programa en verilog de la practica final de Computadores I Usal 2022-2023 por JCC y RBA,0,DKNS-JCC/contador4bits,574159920,Verilog,contador4bits,9,0,2023-11-15 11:35:26+00:00,[],https://api.github.com/licenses/cc0-1.0
176,https://github.com/Te99y/verilog-toys.git,2022-11-28 10:22:04+00:00,,0,Te99y/verilog-toys,571525370,Verilog,verilog-toys,11918,0,2022-11-28 10:27:09+00:00,[],None
177,https://github.com/Myocardial-infarction-Jerry/Computer-Organization-and-Design.git,2022-12-05 18:14:03+00:00,Computer Organization and Design,0,Myocardial-infarction-Jerry/Computer-Organization-and-Design,574626468,Verilog,Computer-Organization-and-Design,125945,0,2023-10-30 07:50:30+00:00,[],None
178,https://github.com/JusenD/FPGALab-RISC-V-CPU-design.git,2022-11-28 09:21:42+00:00,NJU FPGA Lab12.,0,JusenD/FPGALab-RISC-V-CPU-design,571502519,Verilog,FPGALab-RISC-V-CPU-design,19794,0,2024-04-03 03:16:42+00:00,[],None
179,https://github.com/thesourcerer8/gf180-teststructures.git,2022-12-04 04:30:45+00:00,GF180MCU Test Structures by DanubeRiver,0,thesourcerer8/gf180-teststructures,573994786,Verilog,gf180-teststructures,2324,0,2022-12-04 04:30:59+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/aliustun/caravel_example.git,2022-12-02 10:22:06+00:00,,0,aliustun/caravel_example,573379355,Verilog,caravel_example,2213,0,2022-12-02 10:46:16+00:00,[],https://api.github.com/licenses/apache-2.0
181,https://github.com/SAKETHVUNKA/SHIFT-LEFT-SHIFT-RIGHT_USING-REGISTER-ARRAYS.git,2022-12-03 16:06:25+00:00,IVERILOG CODE AND TEST BENCH,0,SAKETHVUNKA/SHIFT-LEFT-SHIFT-RIGHT_USING-REGISTER-ARRAYS,573845467,Verilog,SHIFT-LEFT-SHIFT-RIGHT_USING-REGISTER-ARRAYS,3,0,2022-12-03 17:33:21+00:00,[],https://api.github.com/licenses/mit
182,https://github.com/rolfmobile99/tiny_user_project.git,2022-12-04 06:37:19+00:00,"Submission for GF180 shuttle - Dec 5, 2022 deadline",0,rolfmobile99/tiny_user_project,574017771,Verilog,tiny_user_project,7895,0,2022-12-06 19:07:10+00:00,"['gf180mcu', 'verilog']",https://api.github.com/licenses/apache-2.0
183,https://github.com/AlfredoPaolino/Advanced_FIR_Filter.git,2022-12-04 10:28:11+00:00,,0,AlfredoPaolino/Advanced_FIR_Filter,574067812,Verilog,Advanced_FIR_Filter,2025,0,2022-12-04 10:33:47+00:00,[],None
184,https://github.com/ahmetenesturan/SSTU_Proje_1.git,2022-12-08 18:45:43+00:00,,0,ahmetenesturan/SSTU_Proje_1,575987090,Verilog,SSTU_Proje_1,35,0,2023-04-18 21:51:50+00:00,[],None
185,https://github.com/akairisu/CA_hw4_code.git,2022-12-10 01:07:59+00:00,,0,akairisu/CA_hw4_code,576478581,Verilog,CA_hw4_code,2115,0,2022-12-10 01:14:02+00:00,[],None
186,https://github.com/hDyat/9bit_processor.git,2022-12-10 06:00:56+00:00,,0,hDyat/9bit_processor,576530763,Verilog,9bit_processor,8817,0,2022-12-10 06:07:48+00:00,[],None
187,https://github.com/Kenny2github/verilog-cpu.git,2022-12-11 04:13:31+00:00,A very rudimentary and haphazard CPU created in Verilog.,0,Kenny2github/verilog-cpu,576816481,Verilog,verilog-cpu,80,0,2022-12-11 04:19:56+00:00,"['cpu', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/mit
188,https://github.com/Janavind/gf_180.git,2022-12-05 16:46:39+00:00,,0,Janavind/gf_180,574594142,Verilog,gf_180,69732,0,2022-12-05 16:53:33+00:00,[],https://api.github.com/licenses/apache-2.0
189,https://github.com/XeniaPhe/SuperSpeedCPU.git,2022-12-03 18:05:03+00:00,,0,XeniaPhe/SuperSpeedCPU,573877894,Verilog,SuperSpeedCPU,978,0,2023-03-13 20:17:11+00:00,[],None
190,https://github.com/Samyak-ja-in/Verilog.git,2022-12-09 15:21:53+00:00,A repository containing programs and their testbench for verilog coding,0,Samyak-ja-in/Verilog,576332404,Verilog,Verilog,12,0,2022-12-09 15:30:21+00:00,[],None
191,https://github.com/falsestatement/GeoDashFPGA.git,2022-12-09 06:43:26+00:00,"This is a very basic replication of the popular rhythm / platformer game Geometry Dash, implemented completely in hardware through System Verilog",0,falsestatement/GeoDashFPGA,576164918,Verilog,GeoDashFPGA,36117,0,2022-12-09 07:01:13+00:00,"['fpga', 'fpga-soc', 'game', 'i2s-audio', 'modelsim', 'quartus-prime', 'systemverilog', 'vga-controller']",None
192,https://github.com/adityasingh6256/iiitb_sipo_mpw8.git,2022-12-09 10:22:44+00:00,,0,adityasingh6256/iiitb_sipo_mpw8,576232320,Verilog,iiitb_sipo_mpw8,51027,0,2022-12-09 10:23:01+00:00,[],https://api.github.com/licenses/apache-2.0
193,https://github.com/KoushikAS/ECE-550-Project6.git,2022-12-07 18:39:40+00:00,,0,KoushikAS/ECE-550-Project6,575541612,Verilog,ECE-550-Project6,1825,0,2023-09-22 23:21:56+00:00,[],None
194,https://github.com/j-solis11/EC311-FINAL-PROJECT.git,2022-12-07 18:40:23+00:00,Clock/Timer Screen Display (w/ NEXYS 4),0,j-solis11/EC311-FINAL-PROJECT,575541842,Verilog,EC311-FINAL-PROJECT,43,0,2023-03-22 19:59:38+00:00,['verilog'],None
195,https://github.com/Ahmed0100/fifo_sseg_fpga.git,2022-12-12 16:01:34+00:00,fifo_sseg_fpga,0,Ahmed0100/fifo_sseg_fpga,577382221,Verilog,fifo_sseg_fpga,5,0,2022-12-12 16:02:39+00:00,[],None
196,https://github.com/Bun-chan/Verilog_RAM.git,2022-12-02 05:25:56+00:00,make a 128x7 RAM in verilog,0,Bun-chan/Verilog_RAM,573288848,Verilog,Verilog_RAM,212,0,2022-12-02 05:27:11+00:00,[],None
197,https://github.com/bhyou/cee_digital_v2.git,2022-12-02 07:47:12+00:00,,0,bhyou/cee_digital_v2,573328288,Verilog,cee_digital_v2,13,0,2022-12-02 07:47:53+00:00,[],None
198,https://github.com/SuperSonic72/RISC_V_ISA.git,2022-12-01 15:39:21+00:00,,0,SuperSonic72/RISC_V_ISA,573051141,Verilog,RISC_V_ISA,12525,0,2022-12-01 15:40:59+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/goEricBi/gf180_state_machine.git,2022-12-05 20:24:37+00:00,,0,goEricBi/gf180_state_machine,574668770,Verilog,gf180_state_machine,15308,0,2022-12-05 20:42:45+00:00,[],https://api.github.com/licenses/apache-2.0
200,https://github.com/Ahmed-H300/Verilog-Multipliers.git,2022-12-13 11:49:38+00:00,,0,Ahmed-H300/Verilog-Multipliers,577728930,Verilog,Verilog-Multipliers,68,0,2023-03-25 19:53:45+00:00,[],None
201,https://github.com/WelsonAA/EDA_Proj.git,2022-12-13 13:22:02+00:00,,0,WelsonAA/EDA_Proj,577763125,Verilog,EDA_Proj,0,0,2022-12-13 13:27:01+00:00,[],None
202,https://github.com/Liiijiayao/study.git,2022-12-13 03:16:17+00:00,,0,Liiijiayao/study,577574898,Verilog,study,5,0,2022-12-14 05:22:59+00:00,[],None
203,https://github.com/growly/bfg_lut_test_sky130.git,2022-12-12 09:57:01+00:00,,0,growly/bfg_lut_test_sky130,577243093,Verilog,bfg_lut_test_sky130,61359,0,2022-12-12 09:58:26+00:00,[],https://api.github.com/licenses/apache-2.0
204,https://github.com/harry878710/IoT_Data_Filter_CVSDproject.git,2022-11-25 09:55:18+00:00,,0,harry878710/IoT_Data_Filter_CVSDproject,570484081,Verilog,IoT_Data_Filter_CVSDproject,1402,0,2022-11-25 10:00:41+00:00,[],None
205,https://github.com/sptravi/Verilog-Code.git,2022-11-25 02:24:20+00:00,,0,sptravi/Verilog-Code,570366753,Verilog,Verilog-Code,7,0,2022-11-25 02:39:41+00:00,[],None
206,https://github.com/juanchavez710/Single-Cycle-Processor.git,2022-11-30 16:53:30+00:00,This is a single cycle processor created in my ECEN 350 class,0,juanchavez710/Single-Cycle-Processor,572617176,Verilog,Single-Cycle-Processor,145,0,2022-11-30 17:30:56+00:00,[],None
207,https://github.com/efabless/nydesign-demo.git,2022-11-30 04:39:39+00:00,,0,efabless/nydesign-demo,572352024,Verilog,nydesign-demo,5661,0,2022-11-30 05:30:56+00:00,[],https://api.github.com/licenses/apache-2.0
208,https://github.com/KUMARNUNAVATH/Verilog_HDL.git,2022-11-28 05:29:26+00:00,all verilog codes,0,KUMARNUNAVATH/Verilog_HDL,571429739,Verilog,Verilog_HDL,20,0,2022-11-30 15:00:08+00:00,[],None
209,https://github.com/spockwall/CA2022.git,2022-11-28 15:26:13+00:00,computer architecture homework,0,spockwall/CA2022,571646977,Verilog,CA2022,2703,0,2023-05-25 13:30:33+00:00,[],None
210,https://github.com/thibaraujo/Calculadora-Verilog.git,2022-11-28 20:49:25+00:00,Aplica√ß√£o de conhecimentos em Verilog - Sistema de resolu√ß√£o de equa√ß√µes espec√≠ficas.,0,thibaraujo/Calculadora-Verilog,571764548,Verilog,Calculadora-Verilog,9,0,2023-01-20 19:56:15+00:00,[],None
211,https://github.com/ChisonChee/aes32.git,2022-11-29 11:07:40+00:00,,0,ChisonChee/aes32,572007184,Verilog,aes32,8,0,2022-11-29 11:08:54+00:00,[],None
212,https://github.com/Jsmave/mips2.git,2022-11-26 11:17:59+00:00,,0,Jsmave/mips2,570860538,Verilog,mips2,224,0,2022-11-26 11:19:14+00:00,[],None
213,https://github.com/srishti-1903/Serial-to-Parallel-Interface.git,2022-12-01 11:20:55+00:00,Serial to Parallel Interface to control scan chains in an SoC,0,srishti-1903/Serial-to-Parallel-Interface,572945552,Verilog,Serial-to-Parallel-Interface,12,0,2022-12-02 11:33:20+00:00,[],None
214,https://github.com/debber1/FinalProject_DDC.git,2022-11-30 20:13:02+00:00,Final project for the DDC course,0,debber1/FinalProject_DDC,572686538,Verilog,FinalProject_DDC,23,0,2022-12-21 20:40:29+00:00,[],None
215,https://github.com/WanJuHuang/test.git,2022-12-01 06:34:05+00:00,,0,WanJuHuang/test,572844240,Verilog,test,0,0,2022-12-01 06:43:31+00:00,[],None
216,https://github.com/Zarci/DESEncryption_ECE287.git,2022-11-30 23:20:43+00:00,,0,Zarci/DESEncryption_ECE287,572736422,Verilog,DESEncryption_ECE287,42948,0,2022-12-06 23:06:09+00:00,[],None
217,https://github.com/arthurnamz/MUX-logic-gate.git,2022-11-27 05:24:30+00:00,Hardware designing using verilog ,0,arthurnamz/MUX-logic-gate,571086679,Verilog,MUX-logic-gate,0,0,2022-11-27 05:44:58+00:00,[],None
218,https://github.com/jaykempis/engg123-proj3-cck.git,2022-11-27 09:45:45+00:00,ENGG 123.01 Project 3 GitHub Repository,0,jaykempis/engg123-proj3-cck,571138821,Verilog,engg123-proj3-cck,2878,0,2022-11-27 10:02:18+00:00,[],None
219,https://github.com/Dedorou/DES.git,2022-11-28 06:16:12+00:00,,0,Dedorou/DES,571442131,Verilog,DES,43,0,2022-11-28 06:18:16+00:00,[],None
220,https://github.com/ukusann/group11_8051.git,2022-11-25 09:18:07+00:00,,0,ukusann/group11_8051,570471468,Verilog,group11_8051,97501,0,2023-02-06 18:17:52+00:00,[],None
221,https://github.com/cfiraguston/vCHIP-8.git,2022-11-25 07:28:03+00:00,Chip-8 Emulator on an FPGA with NIOS-II,0,cfiraguston/vCHIP-8,570436655,Verilog,vCHIP-8,531,0,2022-11-25 07:36:31+00:00,[],None
222,https://github.com/kvlg/FPGA_projects.git,2022-12-02 14:08:37+00:00,,0,kvlg/FPGA_projects,573458463,Verilog,FPGA_projects,32766,0,2022-12-02 16:17:37+00:00,[],None
223,https://github.com/learn-cocotb/accumulator.git,2022-12-04 05:52:34+00:00,,1,learn-cocotb/accumulator,574009227,Verilog,accumulator,21,0,2022-12-07 09:01:15+00:00,[],None
224,https://github.com/shbz1998/Radix_2_Srt_Divider.git,2022-12-03 08:10:03+00:00,,1,shbz1998/Radix_2_Srt_Divider,573723553,Verilog,Radix_2_Srt_Divider,5,0,2022-12-03 08:13:05+00:00,[],None
225,https://github.com/SuitedIceZ/Hardware-Synthesis-Term-Project.git,2022-12-06 06:03:02+00:00,2110363 Hardware Synthesis Lab I,0,SuitedIceZ/Hardware-Synthesis-Term-Project,574814777,Verilog,Hardware-Synthesis-Term-Project,10986,0,2022-12-11 04:37:43+00:00,[],None
226,https://github.com/MegaISari/CS3650Project1SingleCycle.git,2022-12-06 07:03:49+00:00,,0,MegaISari/CS3650Project1SingleCycle,574832844,Verilog,CS3650Project1SingleCycle,551,0,2022-12-06 07:13:12+00:00,[],None
227,https://github.com/Aditya-Sangamnerkar/Convolution_Neural_Network.git,2022-12-05 12:39:30+00:00,,0,Aditya-Sangamnerkar/Convolution_Neural_Network,574492320,Verilog,Convolution_Neural_Network,10,0,2022-12-05 12:41:52+00:00,[],None
228,https://github.com/susana180/modulador.git,2022-12-05 10:10:18+00:00,,0,susana180/modulador,574438800,Verilog,modulador,8071,0,2022-12-05 10:12:36+00:00,[],https://api.github.com/licenses/apache-2.0
229,https://github.com/whu-eis-zhuogong2021/DigitalCircuit-FinalHomework-2022.12.git,2022-12-05 23:34:39+00:00,,0,whu-eis-zhuogong2021/DigitalCircuit-FinalHomework-2022.12,574719391,Verilog,DigitalCircuit-FinalHomework-2022.12,39029,0,2022-12-11 10:36:41+00:00,[],None
230,https://github.com/noemiabril/Archie_MiSTer-DE1-SoC.git,2022-12-04 15:53:21+00:00,Acorn Archimedes Core for MiSTer DE1-SoC,0,noemiabril/Archie_MiSTer-DE1-SoC,574157416,Verilog,Archie_MiSTer-DE1-SoC,3763,0,2022-12-04 15:53:31+00:00,[],None
231,https://github.com/asinghani/test1.git,2022-12-05 07:40:34+00:00,,0,asinghani/test1,574386716,Verilog,test1,51032,0,2022-12-05 07:43:37+00:00,[],https://api.github.com/licenses/apache-2.0
232,https://github.com/JackyWu526/lab01.git,2022-11-29 06:03:18+00:00,lab01,0,JackyWu526/lab01,571902146,Verilog,lab01,2212,0,2022-11-29 06:03:31+00:00,[],https://api.github.com/licenses/apache-2.0
233,https://github.com/raykuo18/DCLAB-Object-Tracking.git,2022-12-01 02:38:48+00:00,,0,raykuo18/DCLAB-Object-Tracking,572782957,Verilog,DCLAB-Object-Tracking,25981,0,2023-01-31 21:25:46+00:00,[],None
234,https://github.com/Mannava123455/module_2.git,2022-12-05 05:40:23+00:00,fwc module 2 ,0,Mannava123455/module_2,574352406,Verilog,module_2,68613,0,2022-12-30 14:09:40+00:00,[],https://api.github.com/licenses/gpl-3.0
235,https://github.com/aiunderstand/tt02-mrcs-verilog-test.git,2022-12-04 23:35:32+00:00,,0,aiunderstand/tt02-mrcs-verilog-test,574271809,Verilog,tt02-mrcs-verilog-test,32,0,2022-12-05 00:22:32+00:00,[],https://api.github.com/licenses/apache-2.0
236,https://github.com/noemiabril/TSConf_MiSTer-DE10-Standard.git,2022-12-04 15:16:47+00:00,TSConf / ZXevo Core for MiSTer DE10-Standard,0,noemiabril/TSConf_MiSTer-DE10-Standard,574146909,Verilog,TSConf_MiSTer-DE10-Standard,2147,0,2022-12-04 15:16:56+00:00,[],None
237,https://github.com/noemiabril/CoCo2_MiSTer-DE10-Standard.git,2022-12-07 16:03:19+00:00,Tandy Color Computer 2 Core for MiSTer DE10-Standard,0,noemiabril/CoCo2_MiSTer-DE10-Standard,575483487,Verilog,CoCo2_MiSTer-DE10-Standard,13344,0,2022-12-07 16:03:30+00:00,[],None
238,https://github.com/ReoHakase/fpga-exp.git,2022-12-07 04:45:52+00:00,,0,ReoHakase/fpga-exp,575251104,Verilog,fpga-exp,8620,0,2022-12-07 06:19:21+00:00,[],None
239,https://github.com/ZibranVastani/ProcessorECE350.git,2022-12-02 20:46:14+00:00,Sharing with partner post submission,0,ZibranVastani/ProcessorECE350,573588653,Verilog,ProcessorECE350,484,0,2022-12-02 20:57:51+00:00,[],None
240,https://github.com/davcurse/ec311clock.git,2022-12-09 17:34:47+00:00,,0,davcurse/ec311clock,576375167,Verilog,ec311clock,225,0,2022-12-10 02:16:32+00:00,[],None
241,https://github.com/ferry554/RV32I-CPU.git,2022-12-10 04:35:30+00:00,,0,ferry554/RV32I-CPU,576514563,Verilog,RV32I-CPU,15,0,2022-12-10 04:36:26+00:00,[],None
242,https://github.com/radabacc/ECE-287-Final-Project.git,2022-12-10 00:21:38+00:00,,0,radabacc/ECE-287-Final-Project,576470677,Verilog,ECE-287-Final-Project,32,0,2022-12-10 00:37:54+00:00,[],None
243,https://github.com/Y006/test.git,2022-12-13 11:34:37+00:00,Â∞ùËØïÂú®VScode‰∏≠‰ΩøÁî®GitÂπ∂‰∏î‰∏ä‰º†ÂÜÖÂÆπÂà∞GitHub,0,Y006/test,577723774,Verilog,test,4,0,2022-12-13 14:00:57+00:00,[],None
244,https://github.com/whutddk/Rift2Go_2330_Sky130_MPW8.git,2022-11-27 07:32:50+00:00,,0,whutddk/Rift2Go_2330_Sky130_MPW8,571110775,Verilog,Rift2Go_2330_Sky130_MPW8,876086,0,2022-11-27 08:03:26+00:00,[],https://api.github.com/licenses/apache-2.0
245,https://github.com/djbase78/clockport_pi_interface_alternate.git,2022-11-27 20:39:31+00:00,Amiga clock port to Raspberry Pi interface (alternate PCB layout) ,0,djbase78/clockport_pi_interface_alternate,571315010,Verilog,clockport_pi_interface_alternate,6720,0,2022-11-27 20:42:52+00:00,[],https://api.github.com/licenses/gpl-3.0
246,https://github.com/hongjunma/lab1.git,2022-11-29 03:45:05+00:00,,0,hongjunma/lab1,571867942,Verilog,lab1,8817,0,2022-11-29 03:45:31+00:00,[],https://api.github.com/licenses/apache-2.0
247,https://github.com/apathybc/project287.git,2022-11-29 18:01:07+00:00,,0,apathybc/project287,572176466,Verilog,project287,80,0,2022-11-29 18:13:53+00:00,[],None
248,https://github.com/Mehul-Kumar-Sahoo/Square-Root-Floor.git,2022-12-01 12:47:30+00:00,Project for finding the floor of square root of a 10-bit binary number,0,Mehul-Kumar-Sahoo/Square-Root-Floor,572977739,Verilog,Square-Root-Floor,257,0,2023-05-19 11:08:17+00:00,[],None
249,https://github.com/Mohamedakhalil/RISC-V-processor.git,2022-12-02 09:35:32+00:00,,0,Mohamedakhalil/RISC-V-processor,573363557,Verilog,RISC-V-processor,14,0,2022-12-02 09:36:26+00:00,[],None
250,https://github.com/cupokoffi8/TicTacToe.git,2022-12-11 19:36:50+00:00,,0,cupokoffi8/TicTacToe,577039776,Verilog,TicTacToe,850,0,2022-12-11 19:39:56+00:00,[],None
251,https://github.com/PedroRonzani18/Sistemas-Digitais-Projects.git,2022-12-13 23:11:21+00:00,"Projects developed in ""Digital Sistems"" Class with Verilog on Quartus",0,PedroRonzani18/Sistemas-Digitais-Projects,577956533,Verilog,Sistemas-Digitais-Projects,5675,0,2022-12-19 23:00:38+00:00,[],https://api.github.com/licenses/mit
252,https://github.com/Nagarjun444/LIFO.git,2022-11-26 05:25:49+00:00,LIFO,0,Nagarjun444/LIFO,570782871,Verilog,LIFO,214,0,2022-11-26 05:26:48+00:00,[],None
253,https://github.com/Bogdan316/FiCPU-Proiect.git,2022-11-28 12:53:30+00:00,,2,Bogdan316/FiCPU-Proiect,571582633,Verilog,FiCPU-Proiect,530,0,2022-12-04 21:06:49+00:00,[],None
254,https://github.com/andylithia/Project-Futo-Chip1.git,2022-11-26 13:51:41+00:00,,0,andylithia/Project-Futo-Chip1,570899811,Verilog,Project-Futo-Chip1,87877,0,2022-11-26 15:28:24+00:00,[],https://api.github.com/licenses/apache-2.0
255,https://github.com/kesh1508/RTL.git,2022-11-27 14:54:17+00:00,,0,kesh1508/RTL,571220285,Verilog,RTL,1043,0,2022-12-08 18:18:13+00:00,[],None
256,https://github.com/andrespal/RISC-Microprocessor.git,2022-11-27 18:07:11+00:00,Design of a RISC Microprocessor,1,andrespal/RISC-Microprocessor,571276321,Verilog,RISC-Microprocessor,47,0,2022-12-03 18:28:37+00:00,[],None
257,https://github.com/akeboy123/VerilogSPI.git,2022-12-02 09:14:24+00:00,,0,akeboy123/VerilogSPI,573355940,Verilog,VerilogSPI,3,0,2022-12-02 09:55:36+00:00,[],None
258,https://github.com/phong2372/Search-Face-on-FPGA.git,2022-11-25 10:50:34+00:00,Search Face on FPGA,1,phong2372/Search-Face-on-FPGA,570502882,Verilog,Search-Face-on-FPGA,21,0,2022-11-25 10:59:34+00:00,[],None
259,https://github.com/andars/tt02-universal-turing-machine-w5s8.git,2022-12-02 04:58:00+00:00,"state transition logic for 5 symbol, 8 state universal turing machine on TT02",0,andars/tt02-universal-turing-machine-w5s8,573282218,Verilog,tt02-universal-turing-machine-w5s8,52,0,2022-12-02 08:57:16+00:00,[],https://api.github.com/licenses/apache-2.0
260,https://github.com/nickrallison/numerically_controlled_oscillator.git,2022-12-02 13:32:58+00:00,,0,nickrallison/numerically_controlled_oscillator,573444660,Verilog,numerically_controlled_oscillator,319,0,2023-02-24 01:58:08+00:00,[],None
261,https://github.com/S1xZ/HwSynLabFinal.git,2022-12-04 14:28:46+00:00,Hardware Synthesis 2022/1 Final Project,0,S1xZ/HwSynLabFinal,574132563,Verilog,HwSynLabFinal,23450,0,2022-12-10 08:53:08+00:00,[],None
262,https://github.com/AsmaMohsin1507/MPW_shuttle8_test.git,2022-12-04 17:31:35+00:00,,0,AsmaMohsin1507/MPW_shuttle8_test,574185365,Verilog,MPW_shuttle8_test,2206,0,2022-12-04 17:31:51+00:00,[],https://api.github.com/licenses/apache-2.0
263,https://github.com/H-S-S-11/gf180-mpw0.git,2022-12-03 00:27:46+00:00,Digital designs on gf180,1,H-S-S-11/gf180-mpw0,573635300,Verilog,gf180-mpw0,5336,0,2022-12-03 00:28:03+00:00,[],https://api.github.com/licenses/apache-2.0
264,https://github.com/greyqwilson/MIPS32Processor_PreOwned.git,2022-12-03 19:35:43+00:00,This is a MIPS32 and MIPS16 processor based on the work of electrobinary.blogspot.com and the simple single cycle design introduced in Computer Organization and Design (Patterson & Hennessy).,0,greyqwilson/MIPS32Processor_PreOwned,573900011,Verilog,MIPS32Processor_PreOwned,430,0,2022-12-05 08:22:02+00:00,[],None
265,https://github.com/yao-jz/ASimplePipelineProcessor.git,2022-12-05 08:55:03+00:00,"Implementation of a complete computer system on the ThinPAD experimental platform, with support for running 32-bit monitoring programs: support for the RISCV32I instruction set, three additional instructions, memory and serial port access, exception interrupts, virtual memory management, and vga display functions",0,yao-jz/ASimplePipelineProcessor,574411729,Verilog,ASimplePipelineProcessor,105,0,2022-12-05 08:56:52+00:00,[],None
266,https://github.com/Ali-Sabir2/LOW_POWER_APPROXIMATE_PROCESSOR.git,2022-12-05 10:56:52+00:00,A low power approximate processor for IOT intelligent edge nodes applications. The proposed design not only provides improvements in terms of on chip silicon area and power consumption but a significant improvement can also be observed in the error metrics,0,Ali-Sabir2/LOW_POWER_APPROXIMATE_PROCESSOR,574455322,Verilog,LOW_POWER_APPROXIMATE_PROCESSOR,153380,0,2022-12-05 20:23:18+00:00,[],https://api.github.com/licenses/apache-2.0
267,https://github.com/KDHun/BPSK-Modulator-Verilog.git,2022-11-30 17:11:17+00:00,,0,KDHun/BPSK-Modulator-Verilog,572624420,Verilog,BPSK-Modulator-Verilog,2,0,2022-11-30 17:21:25+00:00,[],None
268,https://github.com/filippocarastro/MCU_solar.git,2022-11-30 19:27:06+00:00,,0,filippocarastro/MCU_solar,572672307,Verilog,MCU_solar,60829,0,2022-11-30 19:46:40+00:00,[],https://api.github.com/licenses/apache-2.0
269,https://github.com/Edg-Alves/TP-ISL-Urna.git,2022-11-30 23:34:08+00:00,,0,Edg-Alves/TP-ISL-Urna,572739582,Verilog,TP-ISL-Urna,16,0,2022-11-30 23:34:41+00:00,[],None
270,https://github.com/BruceHuynh-hub/16-Point-FFT.git,2022-11-28 21:25:55+00:00,ASIC project for 16-point Fast Fourier Transform,0,BruceHuynh-hub/16-Point-FFT,571775578,Verilog,16-Point-FFT,4442,0,2022-12-01 18:39:28+00:00,[],None
271,https://github.com/regymm/tt02-verilog-funnyblinky.git,2022-11-28 14:37:29+00:00,Funnyblinky for TinyTapeout-02,0,regymm/tt02-verilog-funnyblinky,571626401,Verilog,tt02-verilog-funnyblinky,53,0,2022-11-28 14:45:25+00:00,[],https://api.github.com/licenses/apache-2.0
272,https://github.com/Nguyen-C-Dao/rocketalpha_mpw7_resubmit.git,2022-11-28 14:52:15+00:00,,0,Nguyen-C-Dao/rocketalpha_mpw7_resubmit,571632712,Verilog,rocketalpha_mpw7_resubmit,384162,0,2022-11-28 14:52:32+00:00,[],https://api.github.com/licenses/apache-2.0
273,https://github.com/CarlosEngler/SnakeGame.git,2022-11-30 04:15:45+00:00,PCS3115 Project,0,CarlosEngler/SnakeGame,572346036,Verilog,SnakeGame,1491,0,2023-05-04 20:42:37+00:00,[],None
274,https://github.com/Albert-ga/bt1120.git,2022-11-30 02:52:13+00:00,BT1120 protocol,0,Albert-ga/bt1120,572325654,Verilog,bt1120,3753,0,2022-11-30 07:23:35+00:00,[],None
275,https://github.com/shakilahmed14133/newrepo.git,2022-11-29 16:13:32+00:00,,0,shakilahmed14133/newrepo,572133377,Verilog,newrepo,0,0,2022-11-29 16:51:01+00:00,[],None
276,https://github.com/ashutosh-maurya0/verilog_project.git,2022-12-01 14:45:09+00:00,,0,ashutosh-maurya0/verilog_project,573027921,Verilog,verilog_project,74,0,2022-12-01 17:45:54+00:00,[],None
277,https://github.com/Abhi9708bittu/pipeline.git,2022-12-07 18:05:36+00:00,pipeline using verilog,0,Abhi9708bittu/pipeline,575529936,Verilog,pipeline,7,0,2022-12-07 18:06:17+00:00,[],None
278,https://github.com/RndMnkIII/XSleenaCore_Sync_release.git,2022-12-08 17:55:19+00:00,,0,RndMnkIII/XSleenaCore_Sync_release,575970038,Verilog,XSleenaCore_Sync_release,62325,0,2022-12-08 17:57:38+00:00,[],https://api.github.com/licenses/gpl-3.0
279,https://github.com/namaste59/nand2tetris-in-verilog.git,2022-12-11 11:47:05+00:00,nand2tetris„ÅÆCPU„Çíverilog„ÅßÂÆüË£Ö„Åô„Çã,0,namaste59/nand2tetris-in-verilog,576910372,Verilog,nand2tetris-in-verilog,12,0,2023-02-11 03:31:16+00:00,[],None
280,https://github.com/skerr92/oak832128.git,2022-12-10 18:29:45+00:00,,0,skerr92/oak832128,576713023,Verilog,oak832128,13,0,2022-12-10 18:32:24+00:00,[],None
281,https://github.com/jpsk666/wmachine.git,2022-12-11 03:42:01+00:00,,1,jpsk666/wmachine,576811368,Verilog,wmachine,155,0,2022-12-11 03:43:02+00:00,[],None
282,https://github.com/ErAshwin/FIFO_basic.git,2022-12-12 11:05:48+00:00,This repo contains the code for a basic fifo for the transfer of data in first in first out manner. Only one RTL file and a tb is included ith this repo .,0,ErAshwin/FIFO_basic,577266789,Verilog,FIFO_basic,3,0,2022-12-12 13:20:17+00:00,[],None
283,https://github.com/saanch27/DCT-using-approximate-multiplier.git,2022-12-12 06:59:51+00:00,Implemented an 8 point 1-D DCT using approximate carry reverse adder based multiplier,1,saanch27/DCT-using-approximate-multiplier,577185821,Verilog,DCT-using-approximate-multiplier,1043,0,2022-12-12 08:11:04+00:00,[],None
284,https://github.com/Fatma-Alwasmi/mini-CPU.git,2022-12-06 22:11:42+00:00,creating a mini CPU using pipelining in verilog,0,Fatma-Alwasmi/mini-CPU,575158330,Verilog,mini-CPU,442,0,2022-12-06 22:12:59+00:00,[],None
285,https://github.com/Ahmed0100/ping_pong_game_vga_uart_fpga.git,2022-12-12 15:35:11+00:00,ping_pong_game_vga_uart_fpga_,0,Ahmed0100/ping_pong_game_vga_uart_fpga,577371464,Verilog,ping_pong_game_vga_uart_fpga,13,0,2022-12-12 15:38:10+00:00,[],None
286,https://github.com/Ahmed0100/period_counter_sseg_fpga.git,2022-12-12 16:05:47+00:00,period_counter_sseg_fpga,0,Ahmed0100/period_counter_sseg_fpga,577383893,Verilog,period_counter_sseg_fpga,5,0,2022-12-12 16:06:51+00:00,[],None
287,https://github.com/HM2007/BER-Tester-for-VLC-Verilog.git,2022-11-26 10:47:32+00:00,,0,HM2007/BER-Tester-for-VLC-Verilog,570852988,Verilog,BER-Tester-for-VLC-Verilog,1,0,2022-11-26 10:48:55+00:00,[],None
288,https://github.com/achakrabor24/cache.git,2022-11-29 21:00:46+00:00,,0,achakrabor24/cache,572237831,Verilog,cache,2398,0,2022-11-29 21:11:44+00:00,[],None
289,https://github.com/TejasBN28/iiitb_gc_mpw8.git,2022-12-09 10:14:39+00:00,,0,TejasBN28/iiitb_gc_mpw8,576229620,Verilog,iiitb_gc_mpw8,51032,0,2022-12-09 10:14:56+00:00,[],https://api.github.com/licenses/apache-2.0
290,https://github.com/TRUnunhexium/Space_Invaders_ECE_287.git,2022-12-10 00:51:54+00:00,,1,TRUnunhexium/Space_Invaders_ECE_287,576475852,Verilog,Space_Invaders_ECE_287,407,0,2022-12-10 00:53:39+00:00,[],None
291,https://github.com/suysh-msra/iiitb_ptvm_caravel.git,2022-12-13 11:54:24+00:00,,0,suysh-msra/iiitb_ptvm_caravel,577730548,Verilog,iiitb_ptvm_caravel,2216,0,2022-12-13 11:54:41+00:00,[],https://api.github.com/licenses/apache-2.0
292,https://github.com/xobs/caravel-8051.git,2022-12-13 08:24:02+00:00,An 8051 core inside Caravel,0,xobs/caravel-8051,577656426,Verilog,caravel-8051,2210,0,2022-12-13 08:24:16+00:00,[],https://api.github.com/licenses/apache-2.0
293,https://github.com/Qandle/template_verlilog.git,2022-12-13 22:23:37+00:00,,1,Qandle/template_verlilog,577945745,Verilog,template_verlilog,2,0,2022-12-14 01:33:36+00:00,[],None
294,https://github.com/mcmorgul/gf180-multiplier-8-seq.git,2022-12-05 21:59:04+00:00,,0,mcmorgul/gf180-multiplier-8-seq,574695337,Verilog,gf180-multiplier-8-seq,62404,0,2022-12-05 22:12:11+00:00,[],https://api.github.com/licenses/apache-2.0
295,https://github.com/TinyTapeout/tt02-skullart.git,2022-12-07 13:33:46+00:00,TinyTapeout 2 with a SkullART slot,0,TinyTapeout/tt02-skullart,575422916,Verilog,tt02-skullart,597584,0,2022-12-07 13:42:40+00:00,[],https://api.github.com/licenses/apache-2.0
296,https://github.com/stack-call/PCO_complex_stu_2022.git,2022-11-30 07:35:09+00:00,ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæËÆæ-8‰ΩçCPU,0,stack-call/PCO_complex_stu_2022,572401191,Verilog,PCO_complex_stu_2022,29251,0,2023-12-06 04:43:44+00:00,[],None
297,https://github.com/baraba6u/Pipelined_CPU_RISC-V.git,2022-12-02 14:51:25+00:00,Pipelined CPU for RISC-V architecture(RV32I),1,baraba6u/Pipelined_CPU_RISC-V,573475286,Verilog,Pipelined_CPU_RISC-V,728,0,2024-03-11 09:48:14+00:00,[],https://api.github.com/licenses/gpl-3.0
298,https://github.com/harry878710/Connected-component_Labeling_CVSDproject.git,2022-11-25 10:20:57+00:00,,0,harry878710/Connected-component_Labeling_CVSDproject,570492588,Verilog,Connected-component_Labeling_CVSDproject,2163,0,2024-04-06 13:47:30+00:00,[],None
299,https://github.com/xicongye/caravel_user_project.git,2022-11-27 14:16:53+00:00,,0,xicongye/caravel_user_project,571209358,Verilog,caravel_user_project,2212,0,2022-11-27 14:17:07+00:00,[],https://api.github.com/licenses/apache-2.0
300,https://github.com/TheAmitBarua/COMP-ARC.git,2022-12-06 07:48:53+00:00,,0,TheAmitBarua/COMP-ARC,574846937,Verilog,COMP-ARC,6,0,2022-12-14 23:03:02+00:00,[],None
301,https://github.com/noemiabril/zx48_MiSTer-DE1-SoC.git,2022-12-04 18:21:45+00:00,ZX Spectrum 48K & 128K Core by Kyp069 for MiSTer DE1-SoC,0,noemiabril/zx48_MiSTer-DE1-SoC,574199702,Verilog,zx48_MiSTer-DE1-SoC,1389,0,2022-12-04 18:21:51+00:00,[],None
302,https://github.com/unal-edigital1-lab/lab04-2021-2-grupo9_2022-2.git,2022-12-04 22:37:03+00:00,lab04-2021-2-grupo9_2022-2 created by GitHub Classroom,0,unal-edigital1-lab/lab04-2021-2-grupo9_2022-2,574260447,Verilog,lab04-2021-2-grupo9_2022-2,2,0,2022-12-04 22:37:09+00:00,[],None
303,https://github.com/RohitR1301/iiitb_brg_mpw8.git,2022-12-02 18:53:07+00:00,,0,RohitR1301/iiitb_brg_mpw8,573557800,Verilog,iiitb_brg_mpw8,2226,0,2022-12-02 18:53:25+00:00,[],https://api.github.com/licenses/apache-2.0
304,https://github.com/jtremesay/mpssim.git,2022-11-28 22:14:09+00:00,,0,jtremesay/mpssim,571788835,Verilog,mpssim,740,0,2022-12-15 18:10:23+00:00,[],None
305,https://github.com/jeffdi/nydesign_demo.git,2022-11-30 05:49:27+00:00,,0,jeffdi/nydesign_demo,572369835,Verilog,nydesign_demo,1,0,2022-11-30 05:49:38+00:00,[],None
306,https://github.com/jasteve4/MicroMotorController.git,2022-12-04 00:30:10+00:00,Micro Motor Controller,0,jasteve4/MicroMotorController,573956027,Verilog,MicroMotorController,59335,0,2022-12-04 00:30:28+00:00,[],https://api.github.com/licenses/apache-2.0
307,https://github.com/NicolasOrcasitas/Los-tigres-del-sur.git,2022-11-30 21:47:05+00:00,Circuitos para enviar a dise√±ar,0,NicolasOrcasitas/Los-tigres-del-sur,572713212,Verilog,Los-tigres-del-sur,8,0,2022-11-30 21:54:22+00:00,[],None
308,https://github.com/GabrielMeno/BO.git,2022-11-30 20:24:35+00:00,,0,GabrielMeno/BO,572689851,Verilog,BO,3,0,2022-11-30 20:24:45+00:00,[],None
309,https://github.com/CitRus754/SignalTransitionDetector.git,2022-11-29 20:58:24+00:00,Digital_ASIC project,0,CitRus754/SignalTransitionDetector,572237093,Verilog,SignalTransitionDetector,31,0,2022-11-30 11:46:49+00:00,[],None
310,https://github.com/prosperousZ/VerilogCalculator.git,2022-11-30 00:00:48+00:00,A recreation of a simple calculator using Verilog. It serves as a means to both ease back into Verilog and show off the combination of everything learned over the years. And high-level approach to this project is discussed in the Project Proposal file.,0,prosperousZ/VerilogCalculator,572285029,Verilog,VerilogCalculator,18662,0,2022-11-30 00:03:01+00:00,[],None
311,https://github.com/jbarr019/ecen340.git,2022-11-29 17:57:37+00:00,Basys 4 Function Calculator,0,jbarr019/ecen340,572175160,Verilog,ecen340,11,0,2022-11-29 17:59:51+00:00,[],None
312,https://github.com/Lycnkd/cs207-final_project.git,2022-12-03 07:03:52+00:00,,0,Lycnkd/cs207-final_project,573709726,Verilog,cs207-final_project,39,0,2022-12-15 14:44:36+00:00,[],None
313,https://github.com/dyumnin/cocotb_coredump.git,2022-12-08 07:02:19+00:00,Coredump case,0,dyumnin/cocotb_coredump,575730642,Verilog,cocotb_coredump,20,0,2022-12-09 04:31:47+00:00,[],https://api.github.com/licenses/bsd-2-clause
314,https://github.com/isahilmahajan/iiitb_4bbc_mpw8.git,2022-12-09 09:43:45+00:00,,0,isahilmahajan/iiitb_4bbc_mpw8,576219768,Verilog,iiitb_4bbc_mpw8,51030,0,2023-01-31 21:51:30+00:00,[],https://api.github.com/licenses/apache-2.0
315,https://github.com/itsnishit/iiitb_elc_mpw8.git,2022-12-09 09:41:30+00:00,,0,itsnishit/iiitb_elc_mpw8,576219018,Verilog,iiitb_elc_mpw8,51025,0,2022-12-09 09:41:45+00:00,[],https://api.github.com/licenses/apache-2.0
316,https://github.com/Pnnnnnnnn/HW-lab.git,2022-12-12 10:05:21+00:00,,0,Pnnnnnnnn/HW-lab,577246041,Verilog,HW-lab,10,0,2022-12-12 10:06:51+00:00,[],None
317,https://github.com/void7920/i2c_simple.git,2022-12-11 13:16:28+00:00,for homwork,0,void7920/i2c_simple,576933825,Verilog,i2c_simple,30,0,2022-12-17 06:46:02+00:00,[],None
318,https://github.com/dehekkendekrekker/sha256.git,2022-12-10 23:17:58+00:00,,0,dehekkendekrekker/sha256,576770840,Verilog,sha256,637,0,2022-12-12 23:52:11+00:00,[],None
319,https://github.com/Ahmed0100/spi_master_fpga.git,2022-12-12 15:52:41+00:00,spi_master_fpga,0,Ahmed0100/spi_master_fpga,577378743,Verilog,spi_master_fpga,5,0,2022-12-12 15:53:22+00:00,[],None
320,https://github.com/DeGodenzonen/mips6.git,2022-12-12 20:53:58+00:00,,0,DeGodenzonen/mips6,577482864,Verilog,mips6,11,0,2022-12-12 21:00:03+00:00,[],None
321,https://github.com/Ananthvasudev/Testing.git,2022-12-13 04:23:24+00:00,Testing,0,Ananthvasudev/Testing,577590019,Verilog,Testing,1,0,2023-01-03 10:20:27+00:00,[],None
322,https://github.com/parnthana/hw-lab-proj.git,2022-12-10 06:46:49+00:00,,0,parnthana/hw-lab-proj,576540207,Verilog,hw-lab-proj,7973,0,2022-12-10 06:53:15+00:00,[],None
323,https://github.com/haikookhandor/Two-Stage-Processor-Design.git,2022-12-10 18:06:42+00:00,,0,haikookhandor/Two-Stage-Processor-Design,576707174,Verilog,Two-Stage-Processor-Design,6,0,2022-12-28 17:34:09+00:00,[],None
324,https://github.com/abhinavreddy17/ELL201.git,2022-12-05 15:43:04+00:00,,0,abhinavreddy17/ELL201,574568774,Verilog,ELL201,2026,0,2023-02-02 18:11:51+00:00,[],None
325,https://github.com/sinagh92/MIPS-processor.git,2022-12-13 20:41:08+00:00,This project is a Verilog implementation of pipelined MIPS processor with window-based register file.,0,sinagh92/MIPS-processor,577919270,Verilog,MIPS-processor,565,0,2022-12-13 20:43:06+00:00,[],None
326,https://github.com/daniel-santos-7/digital-designs.git,2022-12-06 00:10:52+00:00,Basic digital designs developed with Verilog and VHDL.,0,daniel-santos-7/digital-designs,574727764,Verilog,digital-designs,5,0,2023-05-01 19:23:57+00:00,"['digital-design', 'verilog', 'vhdl']",None
327,https://github.com/meeeeet/verilog.git,2022-12-10 15:22:21+00:00,,0,meeeeet/verilog,576663785,Verilog,verilog,1579,0,2024-03-04 16:17:18+00:00,[],None
328,https://github.com/alysiasanjuan/engg-181.3x-asic-design.git,2022-12-11 13:48:07+00:00,Course work for ENGG 181.31 and 32 ASIC Design lecture and laboratory taken in hybrid mode during the first semester of AY 2022-2023.,0,alysiasanjuan/engg-181.3x-asic-design,576942797,Verilog,engg-181.3x-asic-design,31,0,2023-05-01 02:11:01+00:00,[],None
329,https://github.com/TreeOck/Y86-64-Processor.git,2022-12-13 13:32:25+00:00,Pipelined Y86-64 processor made as part of Introduction to Processor Architecture course,0,TreeOck/Y86-64-Processor,577767061,Verilog,Y86-64-Processor,867,0,2022-12-13 13:33:44+00:00,[],None
330,https://github.com/EhabMostafaa/URT.git,2022-12-08 00:47:49+00:00,,0,EhabMostafaa/URT,575636520,Verilog,URT,30,0,2022-12-08 00:51:40+00:00,[],None
331,https://github.com/CristianStClairSanDiego/stopwatch.git,2022-12-07 18:18:03+00:00,Comp 300 Final Project (Stopwatch),0,CristianStClairSanDiego/stopwatch,575534219,Verilog,stopwatch,52,0,2022-12-07 18:23:10+00:00,[],None
332,https://github.com/rakshit-23/iiitb_usr_mpw8.git,2022-12-09 10:18:09+00:00,,0,rakshit-23/iiitb_usr_mpw8,576230795,Verilog,iiitb_usr_mpw8,51025,0,2022-12-09 10:18:23+00:00,[],https://api.github.com/licenses/apache-2.0
333,https://github.com/GuzTech/video_test.git,2022-12-08 15:23:08+00:00,,0,GuzTech/video_test,575912069,Verilog,video_test,211,0,2022-12-08 15:23:16+00:00,[],None
334,https://github.com/ThorKn/tiny_user_project_74181_alu.git,2022-12-04 08:19:51+00:00,,0,ThorKn/tiny_user_project_74181_alu,574038795,Verilog,tiny_user_project_74181_alu,4020,0,2022-12-04 08:20:10+00:00,[],https://api.github.com/licenses/apache-2.0
335,https://github.com/bitluni/gf180-option23ser.git,2022-12-04 16:49:51+00:00,,0,bitluni/gf180-option23ser,574173603,Verilog,gf180-option23ser,7607,0,2022-12-04 16:51:31+00:00,[],https://api.github.com/licenses/apache-2.0
336,https://github.com/fatheelamp/JK-flip-flop.git,2022-12-13 05:04:18+00:00,Verilog code and Testbench of JK Flip flop is here. all of you can download and simulate in gtkwave,0,fatheelamp/JK-flip-flop,577599258,Verilog,JK-flip-flop,1,0,2022-12-13 05:04:46+00:00,[],None
337,https://github.com/DeGodenzonen/ieee754.git,2022-12-12 21:00:29+00:00,,0,DeGodenzonen/ieee754,577484739,Verilog,ieee754,3,0,2022-12-12 21:16:31+00:00,[],None
338,https://github.com/asinghani/crypto-accelerator-chip-v3.git,2022-12-06 07:06:11+00:00,,0,asinghani/crypto-accelerator-chip-v3,574833575,Verilog,crypto-accelerator-chip-v3,55567,0,2022-12-06 07:58:34+00:00,[],https://api.github.com/licenses/apache-2.0
339,https://github.com/Doumanix/hardware.git,2022-12-06 08:57:07+00:00,Official selfbus hardware projects,0,Doumanix/hardware,574870497,Verilog,hardware,26285,0,2022-12-07 18:19:00+00:00,[],None
340,https://github.com/beykeer/Verilog_ball_thrower.git,2022-11-28 21:50:06+00:00,,0,beykeer/Verilog_ball_thrower,571782425,Verilog,Verilog_ball_thrower,3435,0,2022-12-01 16:37:51+00:00,[],None
341,https://github.com/cchan/tt02-riscv.git,2022-11-28 07:05:06+00:00,dumb port of olofk/serv trying to not let yosys delete everything,0,cchan/tt02-riscv,571456179,Verilog,tt02-riscv,93,0,2022-11-28 07:42:44+00:00,[],https://api.github.com/licenses/apache-2.0
342,https://github.com/ouo314/MIPS32-CPU.git,2022-11-28 12:45:52+00:00,,0,ouo314/MIPS32-CPU,571579514,Verilog,MIPS32-CPU,133,0,2022-11-28 12:48:56+00:00,[],None
343,https://github.com/nathanjel/fpgah2022.git,2022-11-26 11:23:10+00:00,,0,nathanjel/fpgah2022,570861793,Verilog,fpgah2022,17888,0,2022-11-27 11:30:02+00:00,[],None
344,https://github.com/jordanhanx/simple-non-pipelined-processor.git,2022-11-26 23:20:15+00:00,"The course project for ECE550, 2022Fall",0,jordanhanx/simple-non-pipelined-processor,571029855,Verilog,simple-non-pipelined-processor,40,0,2023-05-06 00:43:03+00:00,[],None
345,https://github.com/Arman5563/Hardware-Design.git,2022-11-30 18:15:11+00:00,,0,Arman5563/Hardware-Design,572648054,Verilog,Hardware-Design,12,0,2022-11-30 18:18:03+00:00,[],None
346,https://github.com/ikramerekabi/Odd_One_Out.git,2022-11-30 18:43:56+00:00,Midterm Architecture Lab,0,ikramerekabi/Odd_One_Out,572658278,Verilog,Odd_One_Out,2,0,2022-11-30 18:59:49+00:00,[],None
347,https://github.com/whysosaket/DLD_Codes.git,2022-12-03 16:37:21+00:00,,0,whysosaket/DLD_Codes,573853957,Verilog,DLD_Codes,559,0,2022-12-03 16:37:28+00:00,[],https://api.github.com/licenses/mit
348,https://github.com/ThorKn/tiny_user_project_8x8_player.git,2022-12-02 22:07:19+00:00,,1,ThorKn/tiny_user_project_8x8_player,573607768,Verilog,tiny_user_project_8x8_player,5420,0,2022-12-02 22:07:38+00:00,[],https://api.github.com/licenses/apache-2.0
349,https://github.com/MohamedAliYounis/GP22_ASU_GF180MCU.git,2022-12-03 08:23:34+00:00,,0,MohamedAliYounis/GP22_ASU_GF180MCU,573726447,Verilog,GP22_ASU_GF180MCU,2210,0,2022-12-03 08:23:50+00:00,[],https://api.github.com/licenses/apache-2.0
350,https://github.com/CristianVelazquez/TP2-2022-ARQUI.git,2022-12-02 22:12:58+00:00,,0,CristianVelazquez/TP2-2022-ARQUI,573609061,Verilog,TP2-2022-ARQUI,34445,0,2022-12-02 22:27:03+00:00,[],None
351,https://github.com/lilyh123/Project1.git,2022-12-05 09:03:28+00:00,,0,lilyh123/Project1,574414770,Verilog,Project1,324,0,2022-12-05 09:05:03+00:00,[],None
352,https://github.com/thesourcerer8/gf180_stdcelllib_2.git,2022-12-01 03:32:37+00:00,GF180MCU-C standard cell library test-design #2,0,thesourcerer8/gf180_stdcelllib_2,572796330,Verilog,gf180_stdcelllib_2,2416,0,2022-12-01 03:32:54+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/proppy/tiny_user_project_xls_popcount.git,2022-12-02 17:42:15+00:00,,2,proppy/tiny_user_project_xls_popcount,573535562,Verilog,tiny_user_project_xls_popcount,4190,0,2022-12-02 17:42:34+00:00,[],https://api.github.com/licenses/apache-2.0
354,https://github.com/eq81004653/lab_cutting.git,2022-11-28 06:26:37+00:00,NSYSU,0,eq81004653/lab_cutting,571445093,Verilog,lab_cutting,21544,0,2022-11-28 06:36:46+00:00,[],None
355,https://github.com/anubhav666/8-Bit-ALU-Design.git,2022-11-27 06:19:01+00:00,This is a simple Arithmetic and Logic Unit to test a few Logical Operations.,0,anubhav666/8-Bit-ALU-Design,571096480,Verilog,8-Bit-ALU-Design,7,0,2022-11-27 06:41:00+00:00,[],None
356,https://github.com/cdong1012/vortex_vector_research.git,2022-12-06 14:46:09+00:00,,0,cdong1012/vortex_vector_research,575004918,Verilog,vortex_vector_research,315235,0,2022-12-06 14:51:44+00:00,[],https://api.github.com/licenses/bsd-3-clause
357,https://github.com/rezendevictor/AOC.git,2022-12-05 22:42:47+00:00,,0,rezendevictor/AOC,574707109,Verilog,AOC,25,0,2022-12-05 22:43:20+00:00,[],None
358,https://github.com/MrTuzik/Mini-TPU.git,2022-12-10 21:18:12+00:00,,0,MrTuzik/Mini-TPU,576749153,Verilog,Mini-TPU,1749,0,2023-03-31 08:51:23+00:00,[],None
359,https://github.com/ahabegger/FPGA-Blackjack.git,2022-11-27 04:04:10+00:00,"A single-person game of blackjack, playable on the Altera DE2-115 FPGA board. The game is designed in Verilog and resembles the Atari 2600 version of blackjack. It features a player-versus-computer mode, where the computer acts as the dealer. Contains a Linear Feedback Shift Register (LFSR) and a Finite State Machine (FSM).",0,ahabegger/FPGA-Blackjack,571072796,Verilog,FPGA-Blackjack,23868,0,2023-12-28 03:17:42+00:00,"['blackjack', 'finite-state-machine', 'fpga', 'game-development', 'linear-feedback-shift-register']",https://api.github.com/licenses/unlicense
360,https://github.com/tanishqAnand/Tomasulo-Algorithm.git,2022-11-25 19:27:25+00:00,Implementation of Tomasulo Algorithm in Verilog HDL. This was a minor project of the course Advanced Computer Architecture in IIT Roorkee.,0,tanishqAnand/Tomasulo-Algorithm,570671889,Verilog,Tomasulo-Algorithm,6,0,2022-11-25 19:27:53+00:00,[],None
361,https://github.com/Pa1mantri/VSD_Hardware_Design.git,2022-11-27 12:26:55+00:00,Pre and Post Synthesis Simulation of a Design VSDMemSOC,0,Pa1mantri/VSD_Hardware_Design,571177530,Verilog,VSD_Hardware_Design,6801,0,2024-03-19 05:25:21+00:00,"['digital-design', 'gtkwave', 'iverilog', 'riscv', 'verilog-hdl', 'yosys', 'opensta']",None
362,https://github.com/jiajunyu261/ECE550-PC5.git,2022-11-29 05:29:38+00:00,,0,jiajunyu261/ECE550-PC5,571893300,Verilog,ECE550-PC5,14,0,2023-01-18 02:04:23+00:00,[],None
363,https://github.com/upplysning/gf180-demo1.git,2022-11-25 15:09:31+00:00,,0,upplysning/gf180-demo1,570593900,Verilog,gf180-demo1,57666,0,2022-11-25 15:16:30+00:00,[],https://api.github.com/licenses/apache-2.0
364,https://github.com/rodrigomorello/PCS3115---DigiLock---Grupo-14.git,2022-11-29 18:52:44+00:00,C√≥digos verilog do grupo 14 para o projeto de PCS3115 Sistemas Digitais 1,0,rodrigomorello/PCS3115---DigiLock---Grupo-14,572195680,Verilog,PCS3115---DigiLock---Grupo-14,48,0,2022-12-01 22:34:36+00:00,[],None
365,https://github.com/mkkassem/tiny-user-project.git,2022-11-29 19:38:07+00:00,,0,mkkassem/tiny-user-project,572211559,Verilog,tiny-user-project,9211,0,2022-11-29 19:38:20+00:00,[],https://api.github.com/licenses/apache-2.0
366,https://github.com/LVKinyanjui/caravel_user_project.git,2022-11-29 18:49:13+00:00,,0,LVKinyanjui/caravel_user_project,572194433,Verilog,caravel_user_project,2216,0,2022-11-29 18:49:27+00:00,[],https://api.github.com/licenses/apache-2.0
367,https://github.com/ShahdElmahallawy/CPU.git,2022-11-25 01:47:43+00:00,An implementation of a CPU in Verilog that supports all 40 RV32IMC instructions.,0,ShahdElmahallawy/CPU,570359303,Verilog,CPU,22,0,2022-11-25 01:51:05+00:00,[],None
368,https://github.com/jbarr256/AdderTestCode.git,2022-11-28 18:18:38+00:00,,0,jbarr256/AdderTestCode,571712492,Verilog,AdderTestCode,0,0,2022-11-28 18:18:45+00:00,[],None
369,https://github.com/vijayank88/DSP_DAC_GFMPW0.git,2022-11-30 06:41:41+00:00,DSP Processor for GF180 MPW shuttle,0,vijayank88/DSP_DAC_GFMPW0,572384592,Verilog,DSP_DAC_GFMPW0,74574,0,2022-11-30 06:59:41+00:00,[],https://api.github.com/licenses/apache-2.0
370,https://github.com/pyash1309/Blowfish_AES_hybrid_Algo.git,2022-12-01 14:48:38+00:00,A hybrid Encryption Algortihm developed using 128-bit AES and 64-bit Blowfish encryption techniques,0,pyash1309/Blowfish_AES_hybrid_Algo,573029455,Verilog,Blowfish_AES_hybrid_Algo,706,0,2022-12-01 14:51:07+00:00,[],None
371,https://github.com/asinghani/stu154-f22-gf180.git,2022-12-05 09:23:40+00:00,,0,asinghani/stu154-f22-gf180,574421945,Verilog,stu154-f22-gf180,5257,0,2022-12-05 09:41:30+00:00,[],https://api.github.com/licenses/apache-2.0
372,https://github.com/SUBHRA151296/RTLcoding.git,2022-12-08 15:00:09+00:00,My RTL coding repository,0,SUBHRA151296/RTLcoding,575902898,Verilog,RTLcoding,1,0,2022-12-08 15:03:20+00:00,[],None
373,https://github.com/Bun-chan/Verilog_DM74LS161A.git,2022-12-02 04:33:17+00:00,Make a DM74LS161A 4 bit counter using Verilog.,0,Bun-chan/Verilog_DM74LS161A,573276482,Verilog,Verilog_DM74LS161A,174,0,2022-12-02 04:34:16+00:00,[],None
374,https://github.com/VinceCrump/ECE287PongProject.git,2022-12-09 00:35:38+00:00,,0,VinceCrump/ECE287PongProject,576077205,Verilog,ECE287PongProject,1141,0,2022-12-09 04:59:52+00:00,[],None
375,https://github.com/noemiabril/Menu_MiSTer-Arrow_SoCKit.git,2022-12-07 08:49:38+00:00,  Startup core for MiSTer Arrow SoCKit,0,noemiabril/Menu_MiSTer-Arrow_SoCKit,575321922,Verilog,Menu_MiSTer-Arrow_SoCKit,1704,0,2022-12-07 08:49:46+00:00,[],None
376,https://github.com/hearnvt/connect_4_fpga.git,2022-12-10 02:55:04+00:00,A mostly complete connect four game implemented on the DE2-115 FPGA board,0,hearnvt/connect_4_fpga,576496360,Verilog,connect_4_fpga,10344,0,2022-12-10 04:50:01+00:00,[],None
377,https://github.com/Berkay-Sari/verilog-processor.git,2022-11-26 02:39:39+00:00,A single cycle RISC-V processor coded in Verilog. ,0,Berkay-Sari/verilog-processor,570753666,Verilog,verilog-processor,4,0,2022-11-26 03:16:15+00:00,[],None
378,https://github.com/SelahattinAbakay/Single-port-RAM-design-example.git,2022-11-27 20:07:18+00:00,a simple implementation of RAM design,0,SelahattinAbakay/Single-port-RAM-design-example,571307353,Verilog,Single-port-RAM-design-example,1,0,2022-11-27 20:08:28+00:00,[],None
379,https://github.com/AgamemnonasKyriazis/lab5_microprocessors.git,2022-11-27 22:43:59+00:00,Lab5 modelsim complete implementation,0,AgamemnonasKyriazis/lab5_microprocessors,571343094,Verilog,lab5_microprocessors,245,0,2023-07-01 21:31:50+00:00,[],None
380,https://github.com/Celao3-0/simulado.git,2022-11-27 03:38:45+00:00,,0,Celao3-0/simulado,571068574,Verilog,simulado,3301,0,2022-11-27 03:42:27+00:00,[],None
381,https://github.com/visionvlsi/verification_using_cocotb_2022_batch.git,2022-12-13 07:19:47+00:00,,0,visionvlsi/verification_using_cocotb_2022_batch,577635465,Verilog,verification_using_cocotb_2022_batch,27,0,2022-12-17 07:09:45+00:00,[],None
382,https://github.com/AlexiaCordeiro/8-bit-factorial-calculation.git,2022-12-11 01:43:28+00:00,,0,AlexiaCordeiro/8-bit-factorial-calculation,576792717,Verilog,8-bit-factorial-calculation,3,0,2022-12-11 01:46:49+00:00,[],None
383,https://github.com/chack40606/Embedded-system-final.git,2022-12-10 19:30:16+00:00,2022 Fall semester embedded system group 3 final project,0,chack40606/Embedded-system-final,576727188,Verilog,Embedded-system-final,5,0,2022-12-10 19:35:00+00:00,[],None
384,https://github.com/nabilazahraa/Dld.git,2022-12-13 17:11:28+00:00,,0,nabilazahraa/Dld,577852366,Verilog,Dld,3771,0,2022-12-13 17:19:09+00:00,[],None
385,https://github.com/z6zhai1012/UART_TR-RR.git,2022-12-07 21:45:51+00:00,,0,z6zhai1012/UART_TR-RR,575596370,Verilog,UART_TR-RR,637,0,2022-12-08 00:38:44+00:00,[],None
386,https://github.com/nfjesifb/game_of_life_cell_asic.git,2022-12-06 04:21:38+00:00,,0,nfjesifb/game_of_life_cell_asic,574788377,Verilog,game_of_life_cell_asic,63127,0,2022-12-06 04:27:00+00:00,[],https://api.github.com/licenses/apache-2.0
387,https://github.com/Nishad9302/GF180_SSD.git,2022-12-05 16:50:34+00:00,,0,Nishad9302/GF180_SSD,574595708,Verilog,GF180_SSD,63440,0,2022-12-05 17:24:50+00:00,[],https://api.github.com/licenses/apache-2.0
388,https://github.com/noemiabril/ColecoAdam_MiSTer-DE10-Standard.git,2022-12-07 16:31:17+00:00,Coleco Adam Computer Core for MiSTer DE10-Standard,0,noemiabril/ColecoAdam_MiSTer-DE10-Standard,575494340,Verilog,ColecoAdam_MiSTer-DE10-Standard,1595,0,2022-12-07 16:31:27+00:00,[],None
389,https://github.com/ayvckl/FPGA-Design-Basic-Space-Game-2D-Verilog.git,2022-12-07 19:19:01+00:00,on Chip,0,ayvckl/FPGA-Design-Basic-Space-Game-2D-Verilog,575554156,Verilog,FPGA-Design-Basic-Space-Game-2D-Verilog,243,0,2022-12-07 19:28:59+00:00,[],None
390,https://github.com/JacobGardner37/Frogger.git,2022-12-07 23:57:31+00:00,,0,JacobGardner37/Frogger,575626235,Verilog,Frogger,38,0,2023-01-31 21:46:31+00:00,[],None
391,https://github.com/Ruben304/LogicDesign.git,2022-12-07 23:48:52+00:00,clock timer,0,Ruben304/LogicDesign,575624499,Verilog,LogicDesign,95,0,2023-05-17 01:54:58+00:00,[],None
392,https://github.com/Nagarjun444/Down-counter.git,2022-12-01 14:14:28+00:00,Down counter,0,Nagarjun444/Down-counter,573014256,Verilog,Down-counter,21,0,2022-12-01 14:18:11+00:00,[],None
393,https://github.com/goshuajoh/FPGA_Project_EE2026.git,2022-12-02 09:56:23+00:00,,0,goshuajoh/FPGA_Project_EE2026,573370527,Verilog,FPGA_Project_EE2026,14845,0,2022-12-02 18:16:10+00:00,[],None
394,https://github.com/qianhui373/square-root-finder.git,2022-11-30 22:46:54+00:00,,0,qianhui373/square-root-finder,572728582,Verilog,square-root-finder,25281,0,2022-11-30 22:50:13+00:00,[],None
395,https://github.com/lanzyn/Tp-2-ISL-Urna.git,2022-11-30 23:45:23+00:00,,0,lanzyn/Tp-2-ISL-Urna,572742165,Verilog,Tp-2-ISL-Urna,4,0,2022-12-08 00:03:51+00:00,[],None
396,https://github.com/Dinningtable/32-bit-Pipelined-CPU.git,2022-12-02 02:39:40+00:00,,0,Dinningtable/32-bit-Pipelined-CPU,573249247,Verilog,32-bit-Pipelined-CPU,21,0,2022-12-02 07:24:56+00:00,[],None
397,https://github.com/EdiLata/ProiectFIC.git,2022-12-10 16:09:47+00:00,,0,EdiLata/ProiectFIC,576676832,Verilog,ProiectFIC,4,0,2022-12-10 16:12:11+00:00,[],None
398,https://github.com/FoolgryGamer/phase_a.git,2022-12-11 11:24:04+00:00,,0,FoolgryGamer/phase_a,576904785,Verilog,phase_a,214,0,2022-12-11 11:29:43+00:00,[],None
399,https://github.com/SnowCharmQ/2022-Fall-Digital-Logic-Project.git,2022-12-11 08:36:19+00:00,The project for Digital Logic in 2022 fall,0,SnowCharmQ/2022-Fall-Digital-Logic-Project,576866255,Verilog,2022-Fall-Digital-Logic-Project,217,0,2023-01-08 16:11:15+00:00,[],None
400,https://github.com/daniel-santos-7/leaf-mpw7.git,2022-12-03 19:03:08+00:00,,0,daniel-santos-7/leaf-mpw7,573892538,Verilog,leaf-mpw7,2206,0,2022-12-03 19:03:25+00:00,[],https://api.github.com/licenses/apache-2.0
401,https://github.com/skerr92/oak8m14.git,2022-12-13 00:58:19+00:00,OAK8M14 repository for an 8bit microcontroller with 1kB SRAM and 4kB FLASH,0,skerr92/oak8m14,577542226,Verilog,oak8m14,2206,0,2022-12-13 00:58:36+00:00,[],https://api.github.com/licenses/apache-2.0
402,https://github.com/jrl-2000/RISC-V-Single-Cycle-CPU.git,2022-12-12 23:46:16+00:00,50MHz RISC-V Single-Cycle CPU in Verilog; Xilinx AMD Vivado 2020.2,0,jrl-2000/RISC-V-Single-Cycle-CPU,577526490,Verilog,RISC-V-Single-Cycle-CPU,18037,0,2022-12-20 17:50:08+00:00,"['risc-v', 'verilog', 'xilinx-vivado']",None
403,https://github.com/DeGodenzonen/parrallel_prefix_adders.git,2022-12-12 21:02:20+00:00,,0,DeGodenzonen/parrallel_prefix_adders,577485277,Verilog,parrallel_prefix_adders,4,0,2022-12-12 21:16:00+00:00,[],None
404,https://github.com/akash202k/verilog.git,2022-11-27 11:08:33+00:00,,0,akash202k/verilog,571158111,Verilog,verilog,14,0,2022-11-27 11:12:54+00:00,[],None
405,https://github.com/tanishqAnand/Single-Level-Cache-Controller.git,2022-11-25 19:22:46+00:00,Single Level Cache Controller in Verilog HDL. This was a minor project of the course Advanced Computer Architecture in IIT Roorkee.,0,tanishqAnand/Single-Level-Cache-Controller,570670729,Verilog,Single-Level-Cache-Controller,161,0,2022-11-25 19:23:30+00:00,[],None
406,https://github.com/AvalonSemiconductors/AS2650.git,2022-12-05 17:13:55+00:00,"Signetics 2650 replica, submission for GFMPW-0",0,AvalonSemiconductors/AS2650,574604870,Verilog,AS2650,754303,0,2022-12-05 20:54:11+00:00,[],https://api.github.com/licenses/apache-2.0
407,https://github.com/caioescorcio/PROJETO_UMNI_2.0_PCS3115.git,2022-11-28 03:07:58+00:00,Projeto de Sistemas Digitais 1 em verilog para um processador de um umidificador,0,caioescorcio/PROJETO_UMNI_2.0_PCS3115,571397414,Verilog,PROJETO_UMNI_2.0_PCS3115,552,0,2022-11-29 01:52:56+00:00,[],None
408,https://github.com/Janavind/caravel_gf.git,2022-11-30 19:31:19+00:00,,0,Janavind/caravel_gf,572673684,Verilog,caravel_gf,2216,0,2022-11-30 19:31:36+00:00,[],https://api.github.com/licenses/apache-2.0
409,https://github.com/Guilhermehrt02/Sistemas-Digitais.git,2022-11-30 21:50:22+00:00,Projeto envolvendo programa√ß√£o com descri√ß√£o de hardware a partir da linguagem Verilog para eletr√¥nica digital.,0,Guilhermehrt02/Sistemas-Digitais,572714127,Verilog,Sistemas-Digitais,4859,0,2022-11-30 21:54:14+00:00,[],None
410,https://github.com/Ahmed0100/amba_apb_ip.git,2022-11-30 12:33:15+00:00,AMBA APB protocol IP,0,Ahmed0100/amba_apb_ip,572509041,Verilog,amba_apb_ip,5,0,2022-11-30 12:34:44+00:00,[],None
411,https://github.com/Md-Shoaib-Abdullah-Khan/Digital-System-Design-Lab.git,2022-11-26 06:58:55+00:00,,0,Md-Shoaib-Abdullah-Khan/Digital-System-Design-Lab,570801362,Verilog,Digital-System-Design-Lab,18,0,2022-11-26 07:03:49+00:00,[],None
412,https://github.com/MontMor4/projetoSnooping.git,2022-11-25 00:18:46+00:00,,0,MontMor4/projetoSnooping,570342482,Verilog,projetoSnooping,411,0,2022-11-25 00:31:30+00:00,[],None
413,https://github.com/ashikurrahmanbhuiyan/repo.git,2022-11-29 16:54:00+00:00,,0,ashikurrahmanbhuiyan/repo,572149997,Verilog,repo,59,0,2022-11-29 16:55:19+00:00,[],None
414,https://github.com/nikhilsaraswat2605/KGP-RISC-Processor.git,2022-11-29 16:54:00+00:00,,0,nikhilsaraswat2605/KGP-RISC-Processor,572150000,Verilog,KGP-RISC-Processor,822,0,2022-11-29 16:54:13+00:00,[],None
415,https://github.com/cameronjlarsen/Certified-Preowned-Processor.git,2022-11-30 05:12:56+00:00,Single-cycle implementation of a mips processor in verilog,0,cameronjlarsen/Certified-Preowned-Processor,572360294,Verilog,Certified-Preowned-Processor,384,0,2022-11-30 05:28:40+00:00,[],None
416,https://github.com/asperham/Verilog-Game.git,2022-12-12 21:00:54+00:00,Simple verilog game that uses the Intel DE10-Lite board,0,asperham/Verilog-Game,577484894,Verilog,Verilog-Game,9382,0,2022-12-12 21:01:50+00:00,[],None
417,https://github.com/aashish-tiwary/iiitb_alu_mpw8.git,2022-12-05 10:10:08+00:00,,0,aashish-tiwary/iiitb_alu_mpw8,574438749,Verilog,iiitb_alu_mpw8,93827,0,2022-12-05 10:32:15+00:00,[],https://api.github.com/licenses/apache-2.0
418,https://github.com/james-tandon-csueb/gf180-pwm.git,2022-12-05 20:11:07+00:00,Pulse Width Modulation with WB bus slave control for GF018,0,james-tandon-csueb/gf180-pwm,574664943,Verilog,gf180-pwm,66277,0,2022-12-05 23:48:29+00:00,[],https://api.github.com/licenses/apache-2.0
419,https://github.com/saadbutt27/SingleCycleCore.git,2022-12-06 06:22:17+00:00,,0,saadbutt27/SingleCycleCore,574820338,Verilog,SingleCycleCore,64,0,2022-12-06 14:09:12+00:00,[],None
420,https://github.com/Huttf/CS3650_Project1.git,2022-12-06 05:04:08+00:00,,0,Huttf/CS3650_Project1,574799204,Verilog,CS3650_Project1,10,0,2022-12-06 05:12:15+00:00,[],None
421,https://github.com/Mkeshishian/3650proj.git,2022-12-08 05:39:25+00:00,,0,Mkeshishian/3650proj,575706834,Verilog,3650proj,472,0,2022-12-08 05:43:49+00:00,[],None
422,https://github.com/MohamedSherifNoureldin/VerilogAlarmClock.git,2022-12-08 13:53:12+00:00,A Digital Clock/Alarm System implemented using Verilog. The project was created using Vivado software and implemented on the Basys 3 FPGA board. This project was created for the Digital Desgin I (CSCE 2301) course.,2,MohamedSherifNoureldin/VerilogAlarmClock,575875659,Verilog,VerilogAlarmClock,584,0,2022-12-21 23:22:14+00:00,[],None
423,https://github.com/tjwu570/NCTU-DLAB-Final-Project.git,2022-12-09 04:15:56+00:00,DLAB 2022 Final Project ,0,tjwu570/NCTU-DLAB-Final-Project,576127076,Verilog,NCTU-DLAB-Final-Project,187213,0,2023-06-14 05:23:28+00:00,[],None
424,https://github.com/chithambaramoorthii/RRAM_IMC_V2_FLAT.git,2022-12-03 11:57:24+00:00,,0,chithambaramoorthii/RRAM_IMC_V2_FLAT,573776536,Verilog,RRAM_IMC_V2_FLAT,45054,0,2022-12-03 11:57:41+00:00,[],https://api.github.com/licenses/apache-2.0
425,https://github.com/mikenet213/gf180-tsc.git,2022-12-04 22:38:56+00:00,Try at a timestamping time-interval-counter on GF180,0,mikenet213/gf180-tsc,574260839,Verilog,gf180-tsc,2210,0,2022-12-04 22:39:12+00:00,[],https://api.github.com/licenses/apache-2.0
426,https://github.com/ahmadkaleem123/ECE352Project.git,2022-12-05 00:46:23+00:00,,0,ahmadkaleem123/ECE352Project,574285134,Verilog,ECE352Project,926,0,2023-01-06 05:52:50+00:00,[],None
427,https://github.com/chvsnaveen12/benGPU.git,2022-12-03 07:14:49+00:00,Verilog implementation of Ben Eater's GPU,0,chvsnaveen12/benGPU,573711978,Verilog,benGPU,4621,0,2022-12-03 07:15:54+00:00,[],None
428,https://github.com/Saeed-Shokoofa/DLD_LAB3.git,2022-12-03 07:57:18+00:00,,0,Saeed-Shokoofa/DLD_LAB3,573720808,Verilog,DLD_LAB3,2313,0,2022-12-27 14:45:47+00:00,[],None
429,https://github.com/born2win685/iiitb_counter_caravel.git,2022-12-11 08:55:15+00:00,,0,born2win685/iiitb_counter_caravel,576870172,Verilog,iiitb_counter_caravel,2206,0,2022-12-11 08:55:28+00:00,[],https://api.github.com/licenses/apache-2.0
430,https://github.com/kch042/NTU-CA-2022.git,2022-12-10 07:29:28+00:00,,0,kch042/NTU-CA-2022,576549172,Verilog,NTU-CA-2022,5483,0,2023-03-10 13:17:05+00:00,[],None
431,https://github.com/dominic-vancleave/ECE350_finalproject.git,2022-12-11 19:03:21+00:00,Virtual Version of Jumpin' Jackpot for Dr. John Board's ECE350 Final Project,0,dominic-vancleave/ECE350_finalproject,577031355,Verilog,ECE350_finalproject,1831,0,2022-12-11 19:06:30+00:00,[],None
432,https://github.com/Ahmed0100/dot_tracer_vga_fpga.git,2022-12-12 15:48:49+00:00,dot_tracer_vga_fpga,0,Ahmed0100/dot_tracer_vga_fpga,577377200,Verilog,dot_tracer_vga_fpga,6,0,2022-12-12 15:51:02+00:00,[],None
433,https://github.com/Sam1215Lee/DIC.git,2022-12-12 08:13:10+00:00,,0,Sam1215Lee/DIC,577207884,Verilog,DIC,7146,0,2023-05-24 18:59:06+00:00,[],None
434,https://github.com/NeoChen1024/PWM_Driver.git,2022-12-05 07:16:40+00:00,,0,NeoChen1024/PWM_Driver,574379570,Verilog,PWM_Driver,17,0,2023-01-18 20:58:26+00:00,[],https://api.github.com/licenses/unlicense
435,https://github.com/YASHWANT98/Caravel_iiitb_r2_4bit_Booth.git,2022-12-05 09:26:01+00:00,,0,YASHWANT98/Caravel_iiitb_r2_4bit_Booth,574422847,Verilog,Caravel_iiitb_r2_4bit_Booth,93139,0,2022-12-05 14:42:11+00:00,[],https://api.github.com/licenses/apache-2.0
436,https://github.com/htfab/unigate-gf.git,2022-12-02 07:20:41+00:00,,0,htfab/unigate-gf,573320131,Verilog,unigate-gf,64669,0,2022-12-04 08:23:33+00:00,[],https://api.github.com/licenses/mit
437,https://github.com/egorxe/ophelia_fpga_openmpw.git,2022-12-02 15:02:58+00:00,Ophelia eFPGA for OpenMPW-GF0,0,egorxe/ophelia_fpga_openmpw,573479775,Verilog,ophelia_fpga_openmpw,51681,0,2022-12-03 19:29:26+00:00,[],https://api.github.com/licenses/apache-2.0
438,https://github.com/PatrickCPE/simple_dds.git,2022-12-05 02:47:48+00:00,A Verilog Based DDS Core with a Wishbone B4 Classic Bus Interface,0,PatrickCPE/simple_dds,574311483,Verilog,simple_dds,1900,0,2022-12-05 02:48:21+00:00,[],https://api.github.com/licenses/gpl-3.0
439,https://github.com/Riteshlalwani/caravel_iiitb_lfsr.git,2022-12-07 15:00:16+00:00,,0,Riteshlalwani/caravel_iiitb_lfsr,575458316,Verilog,caravel_iiitb_lfsr,51055,0,2022-12-07 15:00:31+00:00,[],https://api.github.com/licenses/apache-2.0
440,https://github.com/C2H5COOH/DIC-2021.git,2022-12-07 12:04:56+00:00,Digital IC Design course@NCKU,0,C2H5COOH/DIC-2021,575389743,Verilog,DIC-2021,5901,0,2022-12-07 12:14:29+00:00,[],None
441,https://github.com/Minhkhoa444/Sine-generator.git,2022-12-07 15:53:19+00:00,,0,Minhkhoa444/Sine-generator,575479466,Verilog,Sine-generator,20,0,2022-12-07 15:56:30+00:00,[],https://api.github.com/licenses/gpl-3.0
442,https://github.com/Bharath5324/VerilogWorkshop.git,2022-12-08 16:19:31+00:00,,0,Bharath5324/VerilogWorkshop,575934166,Verilog,VerilogWorkshop,11,0,2022-12-08 17:27:07+00:00,[],None
443,https://github.com/mebukibu/cube.git,2022-12-05 08:31:42+00:00,,0,mebukibu/cube,574403543,Verilog,cube,1643,0,2024-03-05 16:25:58+00:00,[],None
444,https://github.com/danaeclark/ECE-287A-Word-Guesser-Game.git,2022-12-08 00:12:38+00:00,"Final Project for ECE 287 A, created by Dana Clark and John Hardy. Implemented in Verilog on an FPGA board in the Fall Semester of 2022. ",0,danaeclark/ECE-287A-Word-Guesser-Game,575629300,Verilog,ECE-287A-Word-Guesser-Game,11823,0,2023-01-31 21:46:33+00:00,[],None
445,https://github.com/fatheelamp/D-Flip-Flop.git,2022-12-13 04:55:09+00:00,Verilog code and Testbench of D Flip flop is here. all of you can download and simulate in gtkwave,0,fatheelamp/D-Flip-Flop,577597270,Verilog,D-Flip-Flop,1,0,2023-01-31 22:01:27+00:00,[],None
446,https://github.com/Anujjha1031/iiitb_sqd_1010_mpw8.git,2022-12-13 14:07:21+00:00,,1,Anujjha1031/iiitb_sqd_1010_mpw8,577780983,Verilog,iiitb_sqd_1010_mpw8,2213,0,2022-12-13 14:07:38+00:00,[],https://api.github.com/licenses/apache-2.0
447,https://github.com/adai-tianao/learngit.git,2022-12-12 06:46:05+00:00,,0,adai-tianao/learngit,577182098,Verilog,learngit,8,0,2022-12-12 07:05:25+00:00,[],
448,https://github.com/Ahmed0100/sinusoidal_rom.git,2022-12-12 16:09:03+00:00,sinusoidal_rom,0,Ahmed0100/sinusoidal_rom,577385248,Verilog,sinusoidal_rom,2,0,2022-12-12 16:09:35+00:00,[],None
449,https://github.com/embelon/gf180-wb-hyperram.git,2022-12-04 21:32:56+00:00,Wishbone connected HyperRAM controller for GF180,0,embelon/gf180-wb-hyperram,574247050,Verilog,gf180-wb-hyperram,63890,0,2022-12-04 21:34:10+00:00,[],https://api.github.com/licenses/apache-2.0
450,https://github.com/Gandinator123/MIPS-CPU.git,2022-12-07 18:19:49+00:00,MIPS1 complete CPU with verification tests,0,Gandinator123/MIPS-CPU,575534848,Verilog,MIPS-CPU,1961,0,2022-12-28 10:29:11+00:00,[],
451,https://github.com/noemiabril/Menu_MiSTer-DE1-SoC.git,2022-12-07 08:39:58+00:00,Startup core for MiSTer DE1-SoC,0,noemiabril/Menu_MiSTer-DE1-SoC,575318486,Verilog,Menu_MiSTer-DE1-SoC,919,0,2022-12-07 08:40:04+00:00,[],None
452,https://github.com/nnanthicha/hw-lab-project.git,2022-12-07 17:11:00+00:00,,0,nnanthicha/hw-lab-project,575509821,Verilog,hw-lab-project,759,0,2022-12-22 07:32:20+00:00,[],None
453,https://github.com/klevjetack28/ECE-287-Project.git,2022-12-10 01:05:36+00:00,,0,klevjetack28/ECE-287-Project,576478159,Verilog,ECE-287-Project,20462,0,2022-12-10 01:26:19+00:00,[],None
454,https://github.com/DhamuDynamic/Sequence-Detector-1101-using-Moore-Machine.git,2022-12-09 17:46:12+00:00,,0,DhamuDynamic/Sequence-Detector-1101-using-Moore-Machine,576378455,Verilog,Sequence-Detector-1101-using-Moore-Machine,22,0,2022-12-09 17:47:54+00:00,[],None
455,https://github.com/yashkthr/iiitb_lifo_mpw8.git,2022-12-09 11:01:48+00:00,,0,yashkthr/iiitb_lifo_mpw8,576244704,Verilog,iiitb_lifo_mpw8,51037,0,2022-12-09 11:02:05+00:00,[],https://api.github.com/licenses/apache-2.0
456,https://github.com/MaZeNHeKaL29/Uart-and-GPIO-using-APB.git,2022-12-13 22:08:42+00:00,Verilog code for UART and GPIO connected to APB Bus,0,MaZeNHeKaL29/Uart-and-GPIO-using-APB,577942119,Verilog,Uart-and-GPIO-using-APB,31,0,2023-04-28 02:59:07+00:00,[],None
457,https://github.com/thesourcerer8/gf180-teststructures-large.git,2022-12-05 14:24:11+00:00,GF180MCU Test Structures by DanubeRiver - larger structures,0,thesourcerer8/gf180-teststructures-large,574535703,Verilog,gf180-teststructures-large,2229,0,2023-09-13 11:29:12+00:00,[],https://api.github.com/licenses/apache-2.0
458,https://github.com/kenanAST/MIPS-datapath.git,2022-12-05 09:43:33+00:00,,1,kenanAST/MIPS-datapath,574429150,Verilog,MIPS-datapath,56,0,2022-12-09 03:08:22+00:00,[],None
459,https://github.com/Lavelliane/Quartus.git,2022-12-06 17:33:15+00:00,Verilog HDL files,0,Lavelliane/Quartus,575071098,Verilog,Quartus,15515,0,2022-12-06 17:37:36+00:00,[],None
460,https://github.com/BL-GS/RISCV-CPU.git,2022-11-27 01:00:50+00:00,,0,BL-GS/RISCV-CPU,571045048,Verilog,RISCV-CPU,57,0,2022-11-27 01:01:17+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
461,https://github.com/ruiuri0423/Async-FIFO.git,2022-11-30 14:50:13+00:00,,0,ruiuri0423/Async-FIFO,572566272,Verilog,Async-FIFO,19,0,2022-11-30 14:56:56+00:00,[],None
462,https://github.com/ggm801/SD1.git,2022-12-01 02:51:01+00:00,,0,ggm801/SD1,572786071,Verilog,SD1,19,0,2022-12-01 07:44:12+00:00,[],None
463,https://github.com/wueesmic/IPFN_kv260_zybo.git,2022-11-29 12:07:35+00:00,,0,wueesmic/IPFN_kv260_zybo,572029271,Verilog,IPFN_kv260_zybo,704,0,2022-11-29 12:14:15+00:00,[],None
464,https://github.com/doushinidei/doushinibai.git,2022-11-30 04:08:37+00:00,none,0,doushinidei/doushinibai,572344334,Verilog,doushinibai,730,0,2022-11-30 04:33:41+00:00,[],None
465,https://github.com/lucamabate/hvcc_sevenseg_display.git,2022-11-30 13:29:12+00:00,,0,lucamabate/hvcc_sevenseg_display,572531324,Verilog,hvcc_sevenseg_display,8057,0,2022-11-30 13:29:19+00:00,[],https://api.github.com/licenses/apache-2.0
466,https://github.com/sanggusbab/rhythmgame-verilog-assembly.git,2022-12-02 10:50:04+00:00,,0,sanggusbab/rhythmgame-verilog-assembly,573388489,Verilog,rhythmgame-verilog-assembly,48642,0,2023-08-17 02:24:00+00:00,[],None
467,https://github.com/katleiahramos/ee598-final-project-tetris.git,2022-12-01 01:46:55+00:00,,0,katleiahramos/ee598-final-project-tetris,572770156,Verilog,ee598-final-project-tetris,1578,0,2022-12-01 02:43:29+00:00,[],None
468,https://github.com/rlee56800/CS3650-Project1.git,2022-12-01 23:02:17+00:00,,0,rlee56800/CS3650-Project1,573198896,Verilog,CS3650-Project1,498,0,2022-12-05 23:54:54+00:00,[],None
469,https://github.com/Bun-chan/verilog_fsm.git,2022-12-03 03:23:40+00:00,Finite state machine in Verilog,0,Bun-chan/verilog_fsm,573667201,Verilog,verilog_fsm,169,0,2022-12-03 03:24:42+00:00,[],None
470,https://github.com/Aureliux/CSE_664.git,2022-12-03 20:54:44+00:00,Final Project for SOC Design,1,Aureliux/CSE_664,573916974,Verilog,CSE_664,1144,0,2022-12-03 21:14:52+00:00,[],None
471,https://github.com/pwel-logic-design/abz_encoder_detector.git,2022-11-26 11:57:03+00:00,,0,pwel-logic-design/abz_encoder_detector,570870188,Verilog,abz_encoder_detector,3,0,2022-11-26 14:04:35+00:00,[],https://api.github.com/licenses/mit
472,https://github.com/verilog-indeed/nokia_fpga.git,2022-11-26 15:09:46+00:00,,0,verilog-indeed/nokia_fpga,570921553,Verilog,nokia_fpga,17793,0,2022-11-27 07:30:26+00:00,[],None
473,https://github.com/calvin19999/VSD.git,2022-11-26 14:50:40+00:00,,0,calvin19999/VSD,570916229,Verilog,VSD,10149,0,2022-12-31 15:38:01+00:00,[],None
474,https://github.com/urish/gf180-game-of-life-cell.git,2022-11-27 09:49:56+00:00,Game of Life Single Cell logic for GF180 PDK,1,urish/gf180-game-of-life-cell,571139728,Verilog,gf180-game-of-life-cell,4400,0,2022-11-27 09:50:11+00:00,[],https://api.github.com/licenses/apache-2.0
475,https://github.com/Simon-Sandrew/computer-organization-final-project.git,2022-12-05 22:30:31+00:00,,0,Simon-Sandrew/computer-organization-final-project,574703751,Verilog,computer-organization-final-project,27,0,2022-12-08 17:44:40+00:00,[],None
476,https://github.com/Raks-hith/MAC.git,2022-12-06 05:25:18+00:00,,0,Raks-hith/MAC,574804805,Verilog,MAC,2210,0,2022-12-06 05:25:35+00:00,[],https://api.github.com/licenses/apache-2.0
477,https://github.com/Onicc/FPGA_MNIST.git,2022-11-27 13:08:50+00:00,FPGA implements mnist handwritten font recognition acceleration.,0,Onicc/FPGA_MNIST,571188898,Verilog,FPGA_MNIST,12872,0,2023-12-07 15:55:03+00:00,[],https://api.github.com/licenses/apache-2.0
478,https://github.com/Eipi15926/VerilogCPU.git,2022-11-29 08:16:55+00:00,,0,Eipi15926/VerilogCPU,571944109,Verilog,VerilogCPU,33858,0,2023-12-05 08:42:49+00:00,[],None
479,https://github.com/velicharlagokulkumar/vivado.git,2022-11-27 11:30:41+00:00,for assignments,0,velicharlagokulkumar/vivado,571163330,Verilog,vivado,15038,0,2024-03-11 05:16:16+00:00,[],None
480,https://github.com/chienthan-cucu/Integrator.git,2022-11-25 21:09:45+00:00,,0,chienthan-cucu/Integrator,570695580,Verilog,Integrator,2340,0,2023-02-26 12:00:29+00:00,[],None
481,https://github.com/Ohgram/adder32.git,2022-11-26 13:34:01+00:00,,0,Ohgram/adder32,570895033,Verilog,adder32,21225,0,2022-12-20 08:10:53+00:00,[],None
482,https://github.com/cvillanue/FPGA-Prototyping-Verilog-.git,2022-11-25 23:22:24+00:00,Implemented on a Xilinx-based prototyping board and the codes are synthesized by Xilinx ISE software,0,cvillanue/FPGA-Prototyping-Verilog-,570721102,Verilog,FPGA-Prototyping-Verilog-,1,0,2022-11-25 23:26:40+00:00,[],None
483,https://github.com/malihatasnim/Reconfigurable_MAC_codes.git,2022-11-28 18:01:26+00:00,Codes for reconfigurable MAC,0,malihatasnim/Reconfigurable_MAC_codes,571706347,Verilog,Reconfigurable_MAC_codes,5,0,2023-01-09 04:13:12+00:00,[],None
484,https://github.com/noemiabril/Archie_MiSTer-DE10-Standard.git,2022-11-27 15:00:35+00:00,Archimedes Core for MiSTer DE10-Standard,0,noemiabril/Archie_MiSTer-DE10-Standard,571222113,Verilog,Archie_MiSTer-DE10-Standard,3755,0,2022-11-27 15:00:44+00:00,[],None
485,https://github.com/Zh0uzZ/fft_pipeline.git,2022-11-25 11:50:07+00:00,,0,Zh0uzZ/fft_pipeline,570522966,Verilog,fft_pipeline,19196,0,2022-11-25 11:51:26+00:00,[],None
486,https://github.com/darphee1025/cdc.git,2022-12-11 13:47:39+00:00,cross clock domain,0,darphee1025/cdc,576942646,Verilog,cdc,3,0,2023-10-09 08:58:30+00:00,[],None
487,https://github.com/fatheelamp/SR-Flip-Flop.git,2022-12-13 04:48:29+00:00,Here verilog code  and testbench of SR flip flop has been uploaded. All of you can download it and can simulate it in gtkwave.,0,fatheelamp/SR-Flip-Flop,577595730,Verilog,SR-Flip-Flop,0,0,2022-12-13 04:51:16+00:00,[],None
488,https://github.com/changqingu/FPGA23_AGDMap.git,2022-12-08 10:56:39+00:00,"An executable binary for AGDMap, which is published in FPGA'23.",0,changqingu/FPGA23_AGDMap,575811064,Verilog,FPGA23_AGDMap,25418,0,2022-12-11 11:20:32+00:00,[],None
489,https://github.com/mourya2062/I2C.git,2022-12-09 10:54:34+00:00,"Designed and Implemented I2C IP module on a Cyclone V FPGA, capable of being controlled and configured from the hard processor subsystem over an Avalon memory-mapped interface and developed Linux Device Drivers for it . Developed Module is tested by configuring the MSP23008.",0,mourya2062/I2C,576242389,Verilog,I2C,367,0,2023-05-06 09:52:31+00:00,[],None
490,https://github.com/teeradon21/HWSynLab.git,2022-12-09 13:16:34+00:00,,0,teeradon21/HWSynLab,576287514,Verilog,HWSynLab,2616,0,2022-12-09 13:28:03+00:00,[],None
491,https://github.com/savitesh/efabless.git,2022-12-08 13:33:19+00:00,VLSI design ,0,savitesh/efabless,575867535,Verilog,efabless,51022,0,2022-12-08 13:33:33+00:00,[],https://api.github.com/licenses/apache-2.0
492,https://github.com/AshanSerasinghe/MIPS_processor_parts.git,2022-12-03 11:03:59+00:00,The repo consist of basic blocks of MIPS processor. ,0,AshanSerasinghe/MIPS_processor_parts,573763325,Verilog,MIPS_processor_parts,2,0,2023-02-22 16:07:06+00:00,[],None
493,https://github.com/JDLong01/project5_digital_design.git,2022-11-30 17:54:20+00:00,,0,JDLong01/project5_digital_design,572640772,Verilog,project5_digital_design,6,0,2022-11-30 22:01:29+00:00,[],None
494,https://github.com/brouhaha/gfmpw0-aeonic.git,2022-12-01 20:52:05+00:00,Aeonic for GF-MPW-0 shuttle,0,brouhaha/gfmpw0-aeonic,573163616,Verilog,gfmpw0-aeonic,2216,0,2022-12-01 20:52:19+00:00,[],https://api.github.com/licenses/apache-2.0
495,https://github.com/StephenKont/sscs_pico_chip_4.git,2022-12-01 20:54:38+00:00,SSCS PICO Chip 4 Team Greece,0,StephenKont/sscs_pico_chip_4,573164275,Verilog,sscs_pico_chip_4,14909,0,2022-12-01 20:56:29+00:00,[],https://api.github.com/licenses/apache-2.0
496,https://github.com/whutddk/Rift2Fake_gf180_mpw0.git,2022-12-01 09:26:24+00:00,,0,whutddk/Rift2Fake_gf180_mpw0,572903529,Verilog,Rift2Fake_gf180_mpw0,65149,0,2022-12-19 01:11:28+00:00,[],https://api.github.com/licenses/apache-2.0
497,https://github.com/growly/151_gf180mcu.git,2022-12-04 21:11:41+00:00,,0,growly/151_gf180mcu,574242173,Verilog,151_gf180mcu,61385,0,2022-12-04 21:15:16+00:00,[],https://api.github.com/licenses/apache-2.0
498,https://github.com/wonjongbot/StarCraft-Dogfight-SoC.git,2022-12-08 05:06:46+00:00,SoC approach on StarCraft inspired Top-down PvP Shooter Game with an FPGA,0,wonjongbot/StarCraft-Dogfight-SoC,575698833,Verilog,StarCraft-Dogfight-SoC,16940,0,2023-01-04 04:42:46+00:00,"['fpga', 'game', 'hdl', 'systemverilog', 'verilog']",https://api.github.com/licenses/mit
499,https://github.com/AsmaMohsin1507/MPW_test2.git,2022-12-08 05:09:08+00:00,,0,AsmaMohsin1507/MPW_test2,575699408,Verilog,MPW_test2,51052,0,2022-12-08 05:09:21+00:00,[],https://api.github.com/licenses/apache-2.0
500,https://github.com/khg0343/Computer-Architecture.git,2022-12-07 14:27:36+00:00,,0,khg0343/Computer-Architecture,575444579,Verilog,Computer-Architecture,20094,0,2022-12-07 14:42:08+00:00,[],None
501,https://github.com/noemiabril/ColecoAdam_MiSTer-DE1-SoC.git,2022-12-07 16:30:39+00:00,Coleco Adam Computer Core for MiSTer DE1-SoC,0,noemiabril/ColecoAdam_MiSTer-DE1-SoC,575494103,Verilog,ColecoAdam_MiSTer-DE1-SoC,1595,0,2022-12-07 16:30:47+00:00,[],None
502,https://github.com/alfredo-machiavelli/fpga_hdl.git,2022-12-10 23:34:18+00:00,digital systems using hdl - verilog only,0,alfredo-machiavelli/fpga_hdl,576773534,Verilog,fpga_hdl,29,0,2022-12-11 00:34:04+00:00,[],None
503,https://github.com/powcoder/ELEC70056-example-soc.git,2022-12-11 06:23:28+00:00,"ELEC70056 ÁºñÁ®ãËæÖÂØº, Code Help, WeChat: powcoder, CS tutor, powcoder@163.com",0,powcoder/ELEC70056-example-soc,576839261,Verilog,ELEC70056-example-soc,10,0,2023-09-22 15:26:30+00:00,['elec70056'],None
504,https://github.com/PenguinX7/FP162INT8.git,2022-11-25 11:43:25+00:00,,0,PenguinX7/FP162INT8,570520851,Verilog,FP162INT8,16,0,2022-11-25 11:44:03+00:00,[],None
505,https://github.com/YY87927/analog-caravel-walkthrough.git,2022-12-03 08:38:39+00:00,walk through the analog caravel project,0,YY87927/analog-caravel-walkthrough,573729700,Verilog,analog-caravel-walkthrough,95,0,2022-12-03 08:38:46+00:00,[],https://api.github.com/licenses/apache-2.0
506,https://github.com/andylithia/OpenFASOC_GF180_teststructures.git,2022-12-02 21:25:02+00:00,,0,andylithia/OpenFASOC_GF180_teststructures,573597818,Verilog,OpenFASOC_GF180_teststructures,62373,0,2022-12-05 11:36:27+00:00,[],https://api.github.com/licenses/apache-2.0
507,https://github.com/the4lchemist/ESPRESSO_IC.git,2022-11-29 10:15:51+00:00,,0,the4lchemist/ESPRESSO_IC,571987552,Verilog,ESPRESSO_IC,2216,0,2022-11-29 10:16:09+00:00,[],https://api.github.com/licenses/apache-2.0
508,https://github.com/anishasharma99/SRAM-Memory.git,2022-11-30 11:21:49+00:00,,0,anishasharma99/SRAM-Memory,572482312,Verilog,SRAM-Memory,2,0,2022-11-30 11:30:21+00:00,[],None
509,https://github.com/CGU-B1029048/CO-Lab.git,2022-11-29 17:43:20+00:00,"Computer Organization Lab projects, verilog code for each Lab projects.",0,CGU-B1029048/CO-Lab,572169567,Verilog,CO-Lab,75,0,2023-03-30 17:33:30+00:00,[],None
510,https://github.com/ASudu/Verilog_playground.git,2022-11-30 07:28:04+00:00,,0,ASudu/Verilog_playground,572398825,Verilog,Verilog_playground,19,0,2022-11-30 07:31:48+00:00,[],None
511,https://github.com/kamyarrajabalifardi/MIPS.git,2022-11-29 19:55:16+00:00,MIPS multi-cycle architecture implemented in verilog,1,kamyarrajabalifardi/MIPS,572217191,Verilog,MIPS,1695,0,2022-12-02 17:27:11+00:00,[],None
512,https://github.com/osafune/transaction_sample.git,2022-11-30 23:43:08+00:00,IntelFPGA„Ç¢„Éâ„Éô„É≥„Éà„Ç´„É¨„É≥„ÉÄ„ÉºË®ò‰∫ã„ÅÆ„Çµ„É≥„Éó„É´„Éó„É≠„Ç∏„Çß„ÇØ„Éà,0,osafune/transaction_sample,572741703,Verilog,transaction_sample,665,0,2022-11-30 23:43:19+00:00,[],https://api.github.com/licenses/mit
513,https://github.com/haolanzhan/single_cycle_processor.git,2022-11-30 20:22:01+00:00,So cool project,0,haolanzhan/single_cycle_processor,572689152,Verilog,single_cycle_processor,585,0,2022-11-30 20:27:34+00:00,[],None
514,https://github.com/Cambrian34/cs354v.git,2022-11-30 21:40:57+00:00,Projects Completed in Cs354(Digital design-CCSU ),0,Cambrian34/cs354v,572711480,Verilog,cs354v,17,0,2022-12-05 20:48:53+00:00,"['alu', 'verilog', 'gatelevel', 'cpu']",None
515,https://github.com/mfnisbetLU/0651-Lab-Project-Final.git,2022-12-01 06:20:07+00:00,Final lab project for the EELE 0651 course. Desinging and implementing a single cycle processor.,0,mfnisbetLU/0651-Lab-Project-Final,572840038,Verilog,0651-Lab-Project-Final,4678,0,2022-12-01 06:22:22+00:00,[],None
516,https://github.com/mattvenn/gf180-tiny-7seg.git,2022-12-02 14:23:25+00:00,,1,mattvenn/gf180-tiny-7seg,573464330,Verilog,gf180-tiny-7seg,4205,0,2022-12-02 14:23:43+00:00,[],https://api.github.com/licenses/apache-2.0
517,https://github.com/proppy/tiny_silicon.git,2022-12-02 01:39:24+00:00,,0,proppy/tiny_silicon,573234265,Verilog,tiny_silicon,1725,0,2022-12-04 04:37:31+00:00,[],https://api.github.com/licenses/apache-2.0
518,https://github.com/Pattrs12/divider.git,2022-12-05 20:02:38+00:00,,0,Pattrs12/divider,574662301,Verilog,divider,5497,0,2022-12-05 20:04:23+00:00,[],https://api.github.com/licenses/apache-2.0
519,https://github.com/nfjesifb/homemade_game_of_life_cell_asic.git,2022-12-06 03:55:31+00:00,to live or not to live,0,nfjesifb/homemade_game_of_life_cell_asic,574781835,Verilog,homemade_game_of_life_cell_asic,62348,0,2022-12-06 04:03:09+00:00,[],https://api.github.com/licenses/apache-2.0
520,https://github.com/alondras1/CS3650_Proj01.git,2022-12-05 06:46:46+00:00,,0,alondras1/CS3650_Proj01,574370650,Verilog,CS3650_Proj01,24,0,2022-12-05 06:48:18+00:00,[],None
521,https://github.com/WillisHuang/SerialComWithFIFO.git,2022-12-04 02:54:45+00:00,"read data from spi,  after data processing and then transfered by spi / i2c / i3c.",0,WillisHuang/SerialComWithFIFO,573978642,Verilog,SerialComWithFIFO,1121,0,2022-12-04 14:02:13+00:00,[],https://api.github.com/licenses/mit
522,https://github.com/NVi5/hackathon_plus_ultra.git,2022-11-26 10:05:07+00:00,,0,NVi5/hackathon_plus_ultra,570842976,Verilog,hackathon_plus_ultra,13993,0,2022-11-27 19:40:53+00:00,[],None
523,https://github.com/Nagarjun444/Boolen-function.git,2022-11-25 17:43:32+00:00,boolen function of 2345,0,Nagarjun444/Boolen-function,570643473,Verilog,Boolen-function,1,0,2022-11-25 17:46:04+00:00,[],None
524,https://github.com/tangcy98/PIMLC-Simulator.git,2022-11-28 08:23:43+00:00,,0,tangcy98/PIMLC-Simulator,571481368,Verilog,PIMLC-Simulator,9298,0,2023-03-27 05:26:49+00:00,[],None
525,https://github.com/xvalme/XtraCPU.git,2022-11-26 15:26:38+00:00,,0,xvalme/XtraCPU,570926144,Verilog,XtraCPU,2216,0,2022-11-26 15:26:56+00:00,[],https://api.github.com/licenses/apache-2.0
526,https://github.com/791071565/co2-dispersion-interfrometer.git,2022-11-26 16:17:53+00:00,,1,791071565/co2-dispersion-interfrometer,570940111,Verilog,co2-dispersion-interfrometer,82,0,2022-11-26 16:19:37+00:00,[],None
527,https://github.com/GM-2022/engg_181.31.git,2022-11-27 10:16:55+00:00,,0,GM-2022/engg_181.31,571146049,Verilog,engg_181.31,2,0,2022-11-27 10:17:41+00:00,[],None
528,https://github.com/guaihaizzz/-.git,2022-11-25 01:29:48+00:00,,0,guaihaizzz/-,570355713,Verilog,-,11,0,2022-11-25 01:31:07+00:00,[],None
529,https://github.com/gkalwaysno1/Control_Logic.git,2022-11-28 14:21:16+00:00,,0,gkalwaysno1/Control_Logic,571619303,Verilog,Control_Logic,1,0,2022-11-28 14:21:26+00:00,[],None
530,https://github.com/HanaYuki399/Reram_pico.git,2022-12-12 07:17:33+00:00,,0,HanaYuki399/Reram_pico,577190964,Verilog,Reram_pico,18600,0,2022-12-12 07:35:37+00:00,[],None
531,https://github.com/ep-infosec/50_google_CFU-Playground.git,2022-12-13 20:07:44+00:00,,0,ep-infosec/50_google_CFU-Playground,577910113,Verilog,50_google_CFU-Playground,11729,0,2022-12-13 20:08:05+00:00,[],https://api.github.com/licenses/apache-2.0
532,https://github.com/RwKaLs/StopWatch-FPGA.git,2022-12-10 20:39:07+00:00,Stopwatch implementation for FPGA,0,RwKaLs/StopWatch-FPGA,576741760,Verilog,StopWatch-FPGA,7,0,2022-12-10 20:46:21+00:00,[],None
533,https://github.com/sh619/Learning_Boolean_circuit_in_Hardware.git,2022-12-07 15:22:59+00:00,,0,sh619/Learning_Boolean_circuit_in_Hardware,575467410,Verilog,Learning_Boolean_circuit_in_Hardware,4515,0,2023-03-24 13:09:15+00:00,[],None
534,https://github.com/DhamuDynamic/Sequence-Detector-1101-using-Mealy-Machine.git,2022-12-09 17:41:33+00:00,It contains codes for RTL and TestBench of sequence detector to detect sequence 1101 using Mealy Machine,0,DhamuDynamic/Sequence-Detector-1101-using-Mealy-Machine,576377245,Verilog,Sequence-Detector-1101-using-Mealy-Machine,22,0,2022-12-09 17:44:21+00:00,[],None
535,https://github.com/himanshu1308/caravel.git,2022-12-09 04:06:07+00:00,,0,himanshu1308/caravel,576124747,Verilog,caravel,55355,0,2022-12-09 04:06:23+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/soulrrrrr/pp-final.git,2022-12-11 15:47:48+00:00,,0,soulrrrrr/pp-final,576977697,Verilog,pp-final,25,0,2023-01-02 15:01:00+00:00,[],None
537,https://github.com/Ahmed0100/uart_stop_watch_fpga.git,2022-12-12 15:14:29+00:00,uart_stop_watch_fpga,0,Ahmed0100/uart_stop_watch_fpga,577362667,Verilog,uart_stop_watch_fpga,11,0,2022-12-12 15:28:21+00:00,[],None
538,https://github.com/adityan18/hardwareAccelerator_LR.git,2022-12-06 14:27:17+00:00,,0,adityan18/hardwareAccelerator_LR,574996655,Verilog,hardwareAccelerator_LR,51485,0,2022-12-06 14:27:32+00:00,[],https://api.github.com/licenses/apache-2.0
539,https://github.com/DeGodenzonen/tree_adders.git,2022-12-12 21:08:37+00:00,,0,DeGodenzonen/tree_adders,577487022,Verilog,tree_adders,4,0,2022-12-12 21:13:52+00:00,[],None
540,https://github.com/clysto/ice40-demo.git,2022-12-13 12:26:35+00:00,,0,clysto/ice40-demo,577742261,Verilog,ice40-demo,977,0,2022-12-13 12:27:26+00:00,[],None
541,https://github.com/visionvlsi/adders_2022_batch.git,2022-12-11 12:20:31+00:00,,0,visionvlsi/adders_2022_batch,576918770,Verilog,adders_2022_batch,2201,0,2022-12-12 09:10:37+00:00,[],None
542,https://github.com/mourya2062/UPDATED_RISC_SPM.git,2022-12-09 10:41:24+00:00,Designed an 8-bit signed multiplier and integrated it in ALU of RISC SPM(from Michael D. Ciletti textbook). Updated the control unit of RISC SPM to support Branch Overflow Instruction and verified the final Design in ModelSim.,0,mourya2062/UPDATED_RISC_SPM,576238364,Verilog,UPDATED_RISC_SPM,3327,0,2023-05-06 09:53:23+00:00,[],None
543,https://github.com/archandesai/iiitb_wm_mpw8.git,2022-12-09 10:31:04+00:00,,0,archandesai/iiitb_wm_mpw8,576234903,Verilog,iiitb_wm_mpw8,51052,0,2022-12-09 10:31:20+00:00,[],https://api.github.com/licenses/apache-2.0
544,https://github.com/karasae/Minesweeper.git,2022-12-08 23:51:29+00:00,,0,karasae/Minesweeper,576067869,Verilog,Minesweeper,28,0,2022-12-09 00:43:05+00:00,[],None
545,https://github.com/Mohamed-AbdulRahman5/FSM.git,2022-12-03 21:28:02+00:00,,0,Mohamed-AbdulRahman5/FSM,573923702,Verilog,FSM,3,0,2022-12-03 21:29:01+00:00,[],None
546,https://github.com/komalg27/matrix_multiply.git,2022-12-04 19:02:21+00:00,,0,komalg27/matrix_multiply,574210397,Verilog,matrix_multiply,85623,0,2022-12-04 19:02:38+00:00,[],https://api.github.com/licenses/apache-2.0
547,https://github.com/DhamuDynamic/Sequence-Detector-using-Mealy-Machine.git,2022-12-06 11:27:26+00:00,,0,DhamuDynamic/Sequence-Detector-using-Mealy-Machine,574924637,Verilog,Sequence-Detector-using-Mealy-Machine,1,0,2022-12-06 11:28:14+00:00,[],None
548,https://github.com/abdtyx/MIPS32CPU.git,2022-12-03 10:55:59+00:00,XJTU Computer Organization Coursework,0,abdtyx/MIPS32CPU,573761342,Verilog,MIPS32CPU,7301,0,2023-11-29 16:52:25+00:00,[],None
549,https://github.com/Actasclown/MIPS-single-cycle-processor.git,2022-11-30 21:05:14+00:00,,0,Actasclown/MIPS-single-cycle-processor,572701255,Verilog,MIPS-single-cycle-processor,5475,0,2023-12-14 18:26:10+00:00,[],None
550,https://github.com/rohankumar-1/Multimodal-Clock-FPGA.git,2022-12-13 05:31:09+00:00,Implementing a Multimodal clock in Verilog using FPGA,0,rohankumar-1/Multimodal-Clock-FPGA,577605688,Verilog,Multimodal-Clock-FPGA,152,0,2024-01-01 19:53:01+00:00,"['hdl', 'verilog', 'vga']",None
551,https://github.com/ianjchadwick/551_Project.git,2022-11-29 22:27:16+00:00,551 Project,0,ianjchadwick/551_Project,572262926,Verilog,551_Project,29009,0,2022-12-08 06:13:16+00:00,[],None
552,https://github.com/jeremy-bui/Single-Cycle-Processor-and-Control-Unit.git,2022-11-29 17:52:57+00:00,A fully functional single cycle processor with a datapath control unit. ,0,jeremy-bui/Single-Cycle-Processor-and-Control-Unit,572173424,Verilog,Single-Cycle-Processor-and-Control-Unit,37,0,2023-01-30 01:04:08+00:00,[],https://api.github.com/licenses/mit
553,https://github.com/Mehul-Kumar-Sahoo/ImageProcessingVerilog.git,2022-11-30 15:58:44+00:00,,0,Mehul-Kumar-Sahoo/ImageProcessingVerilog,572595103,Verilog,ImageProcessingVerilog,70,0,2023-03-04 16:47:25+00:00,[],None
554,https://github.com/Baungarten-CINVESTAV/test_caravel_usr.git,2022-11-26 18:27:23+00:00,,0,Baungarten-CINVESTAV/test_caravel_usr,570972856,Verilog,test_caravel_usr,2216,0,2022-11-26 18:27:37+00:00,[],https://api.github.com/licenses/apache-2.0
555,https://github.com/lironcohen8/Architecture_Lab_Verilog_Simulations.git,2022-11-26 14:22:33+00:00,Implementation of Verilog simulations for TAU architecture lab 4.,0,lironcohen8/Architecture_Lab_Verilog_Simulations,570908596,Verilog,Architecture_Lab_Verilog_Simulations,4119,0,2023-02-28 17:37:50+00:00,[],None
556,https://github.com/MYCHMA/MAT3PROCESSORWITH3D.git,2022-11-26 08:49:58+00:00,,0,MYCHMA/MAT3PROCESSORWITH3D,570825583,Verilog,MAT3PROCESSORWITH3D,2216,0,2022-11-26 08:52:53+00:00,[],https://api.github.com/licenses/apache-2.0
557,https://github.com/aledolme/ISA_LAB.git,2022-11-28 08:28:27+00:00,,0,aledolme/ISA_LAB,571483000,Verilog,ISA_LAB,25307,0,2022-11-28 08:30:32+00:00,[],None
558,https://github.com/DhamuDynamic/Read_Only_Memory.git,2022-11-28 09:31:54+00:00,,0,DhamuDynamic/Read_Only_Memory,571506283,Verilog,Read_Only_Memory,1,0,2022-11-28 09:32:39+00:00,[],None
559,https://github.com/Thaylor-Hugo/MIPS-PCS.git,2022-11-30 01:39:07+00:00,Projeto de um processador MIPS 16 bits em verilog,0,Thaylor-Hugo/MIPS-PCS,572307611,Verilog,MIPS-PCS,253,0,2022-11-30 02:11:11+00:00,[],None
560,https://github.com/barbara-gigerl/arithmetic-masking-hw-sw.git,2022-11-29 10:12:39+00:00,Formal Verification of Arithmetic Masking in Hardware and Software,0,barbara-gigerl/arithmetic-masking-hw-sw,571986357,Verilog,arithmetic-masking-hw-sw,7,0,2023-08-29 09:53:51+00:00,[],None
561,https://github.com/Ahmed0100/fibonacci_sseg_fpga.git,2022-12-12 15:59:37+00:00,fibonacci_sseg_fpga,0,Ahmed0100/fibonacci_sseg_fpga,577381406,Verilog,fibonacci_sseg_fpga,5,0,2022-12-12 16:00:30+00:00,[],None
562,https://github.com/Chwdry45/System_Verilog.git,2022-12-09 12:46:26+00:00,,0,Chwdry45/System_Verilog,576277238,Verilog,System_Verilog,40,0,2022-12-09 12:52:53+00:00,[],None
563,https://github.com/jayshah1x/iiitb_uarttx_mpw8.git,2022-12-09 13:20:26+00:00,,0,jayshah1x/iiitb_uarttx_mpw8,576288919,Verilog,iiitb_uarttx_mpw8,51031,0,2022-12-09 13:20:45+00:00,[],https://api.github.com/licenses/apache-2.0
564,https://github.com/ujjawal0503/iiitb_bc_caravel.git,2022-12-09 14:59:42+00:00,4-bit bidirectional counter,0,ujjawal0503/iiitb_bc_caravel,576324348,Verilog,iiitb_bc_caravel,51036,0,2022-12-09 14:59:58+00:00,[],https://api.github.com/licenses/apache-2.0
565,https://github.com/crlarsen/recip_x.git,2022-12-12 04:00:36+00:00,SystemVerilog Module to Compute Floating Reciprocal Using Newton's Method,0,crlarsen/recip_x,577143184,Verilog,recip_x,52,0,2022-12-12 04:01:40+00:00,[],None
566,https://github.com/ftppz/hackathon.git,2022-12-13 12:19:38+00:00,Bitonal sort,0,ftppz/hackathon,577739664,Verilog,hackathon,1906,0,2022-12-14 03:34:44+00:00,[],None
567,https://github.com/ulysseschaparro/I2C-IP-Module.git,2022-12-13 06:21:36+00:00,CSE 4356 SoC Final Project Fall 2022,0,ulysseschaparro/I2C-IP-Module,577618742,Verilog,I2C-IP-Module,39,0,2023-09-13 11:34:54+00:00,[],None
568,https://github.com/guajun/ELEC4320_final_project.git,2022-12-09 06:37:46+00:00,,0,guajun/ELEC4320_final_project,576163302,Verilog,ELEC4320_final_project,1992,0,2022-12-16 05:22:39+00:00,[],None
569,https://github.com/AmanP-IIITB/iiitb_jc_mpw8.git,2022-12-09 09:05:32+00:00,,0,AmanP-IIITB/iiitb_jc_mpw8,576206962,Verilog,iiitb_jc_mpw8,51029,0,2022-12-09 09:05:46+00:00,[],https://api.github.com/licenses/apache-2.0
570,https://github.com/JeremyAkey/ELEN-21-Work.git,2022-12-13 23:19:43+00:00,,0,JeremyAkey/ELEN-21-Work,577958417,Verilog,ELEN-21-Work,2918,0,2022-12-13 23:29:10+00:00,[],None
571,https://github.com/raTrevisan/cci-2.git,2022-12-13 23:37:23+00:00,,0,raTrevisan/cci-2,577962215,Verilog,cci-2,3544,0,2022-12-13 23:42:56+00:00,[],None
572,https://github.com/m-aguilar9/ce361_processor.git,2022-12-10 05:13:40+00:00,,0,m-aguilar9/ce361_processor,576521479,Verilog,ce361_processor,65,0,2022-12-10 05:21:02+00:00,[],None
573,https://github.com/XDarkBolt/VERILOG.git,2022-12-10 09:35:38+00:00,FPGA Verilog Projects,0,XDarkBolt/VERILOG,576576884,Verilog,VERILOG,14,0,2022-12-10 09:43:28+00:00,[],https://api.github.com/licenses/mit
574,https://github.com/Mh-001-commit/Pipelined_RISC-V_Processor.git,2022-12-01 15:37:05+00:00,,0,Mh-001-commit/Pipelined_RISC-V_Processor,573050144,Verilog,Pipelined_RISC-V_Processor,414,0,2022-12-01 16:13:41+00:00,[],None
575,https://github.com/Tamim-Rahman101/Verilog_Lab.git,2022-12-03 18:52:55+00:00,Part-2 Odd Semester Exam 2021 Solutions,0,Tamim-Rahman101/Verilog_Lab,573890043,Verilog,Verilog_Lab,128,0,2022-12-03 18:54:19+00:00,[],None
576,https://github.com/edelist/Counter-Debouncer-7-Segment-Display-Driver.git,2022-12-03 23:19:51+00:00,,0,edelist/Counter-Debouncer-7-Segment-Display-Driver,573944658,Verilog,Counter-Debouncer-7-Segment-Display-Driver,6,0,2022-12-03 23:23:05+00:00,[],None
577,https://github.com/AsmaMohsin1507/RISCV-with-CNN-coprocessor.git,2022-12-04 07:06:00+00:00,,2,AsmaMohsin1507/RISCV-with-CNN-coprocessor,574023514,Verilog,RISCV-with-CNN-coprocessor,15426,0,2022-12-04 07:06:20+00:00,[],https://api.github.com/licenses/apache-2.0
578,https://github.com/arthurnamz/Counter.git,2022-11-27 06:22:51+00:00,,0,arthurnamz/Counter,571097188,Verilog,Counter,2,0,2022-11-27 06:41:25+00:00,[],None
579,https://github.com/IY2002/Verilog-Restoring-Divider.git,2022-11-28 03:10:49+00:00,"üîç Verilog Restoring Divider: A precise, modular design crafted in Verilog. Utilizes subtractors and multiplexers for efficient division operations, producing accurate quotients and remainders. üìêüî¢",0,IY2002/Verilog-Restoring-Divider,571398057,Verilog,Verilog-Restoring-Divider,2,0,2023-10-02 17:13:03+00:00,[],None
580,https://github.com/Lazk3r/multiplicador_combinacional_64bits.git,2022-11-29 02:55:24+00:00,,0,Lazk3r/multiplicador_combinacional_64bits,571855840,Verilog,multiplicador_combinacional_64bits,471,0,2022-11-29 21:46:09+00:00,[],None
581,https://github.com/onurtoker/RISCV_RV32I.git,2022-11-30 22:06:46+00:00,,0,onurtoker/RISCV_RV32I,572718616,Verilog,RISCV_RV32I,11,0,2022-11-30 22:07:58+00:00,[],None
582,https://github.com/YiWenLai510/ICDesign_ECC.git,2022-12-05 09:26:20+00:00,,0,YiWenLai510/ICDesign_ECC,574422972,Verilog,ICDesign_ECC,77316,0,2022-12-05 09:47:42+00:00,[],None
583,https://github.com/asinghani/tiny_user_project_beepboop.git,2022-12-06 07:24:45+00:00,,0,asinghani/tiny_user_project_beepboop,574839191,Verilog,tiny_user_project_beepboop,4073,0,2022-12-06 07:28:50+00:00,[],https://api.github.com/licenses/apache-2.0
584,https://github.com/siavash-hosseini/RISC-pipelined-processor.git,2022-12-06 23:29:50+00:00,Implementation of RISC-like pipelined processor ,0,siavash-hosseini/RISC-pipelined-processor,575176896,Verilog,RISC-pipelined-processor,12,0,2022-12-06 23:35:38+00:00,[],None
585,https://github.com/Liyang-Tai/FPGA.git,2022-12-07 05:10:25+00:00,,0,Liyang-Tai/FPGA,575257144,Verilog,FPGA,5031,0,2023-01-14 07:33:59+00:00,[],None
586,https://github.com/edelist/multimodal-digital-clock.git,2022-12-07 20:41:55+00:00,,0,edelist/multimodal-digital-clock,575579101,Verilog,multimodal-digital-clock,63,0,2022-12-11 21:37:57+00:00,[],None
587,https://github.com/isole-01/mips_src.git,2022-12-02 18:17:45+00:00,MIPS CPU implemented using Verilog,0,isole-01/mips_src,573546914,Verilog,mips_src,569,0,2022-12-02 18:18:04+00:00,[],None
588,https://github.com/mn297/verilog_practice.git,2022-12-02 23:46:14+00:00,Self-contained Verilog practice workflow,0,mn297/verilog_practice,573627938,Verilog,verilog_practice,3,0,2022-12-02 23:46:52+00:00,[],None
589,https://github.com/RyanNeedSleep/RISCV-Piplined-CPU.git,2022-11-29 15:03:15+00:00,5-stage pipelined CPU with 2-bit dynamic branch predictor. Lab 1 and Lab 2 from Computer Architecture in NTU CSIE ,0,RyanNeedSleep/RISCV-Piplined-CPU,572103798,Verilog,RISCV-Piplined-CPU,2494,0,2023-01-03 12:50:09+00:00,[],None
590,https://github.com/powcoder/ELEC70056-AT510-MN-80001-r2p0-00rel0.git,2022-12-11 04:51:32+00:00,"ELEC70056 ÁºñÁ®ãËæÖÂØº, Code Help, WeChat: powcoder, CS tutor, powcoder@163.com",1,powcoder/ELEC70056-AT510-MN-80001-r2p0-00rel0,576822811,Verilog,ELEC70056-AT510-MN-80001-r2p0-00rel0,4107,0,2023-09-22 15:27:20+00:00,['elec70056'],None
591,https://github.com/Jimkana/M2_BE_voilier_JEANNIN_MAZARGUIL.git,2022-12-11 02:09:50+00:00,BE pour le Master 2 SME Marlon MAZARGUIL et Lucie JEANNIN,0,Jimkana/M2_BE_voilier_JEANNIN_MAZARGUIL,576796670,Verilog,M2_BE_voilier_JEANNIN_MAZARGUIL,20944,0,2022-12-11 02:18:30+00:00,[],None
592,https://github.com/luisadolfo180/modulador_a.git,2022-12-05 10:27:19+00:00,,0,luisadolfo180/modulador_a,574444694,Verilog,modulador_a,7655,0,2022-12-05 10:29:06+00:00,[],https://api.github.com/licenses/apache-2.0
593,https://github.com/ashwithkumar513/Lowpower8bitMulti.git,2022-12-05 11:26:28+00:00,,0,ashwithkumar513/Lowpower8bitMulti,574465676,Verilog,Lowpower8bitMulti,5546,0,2022-12-05 11:28:24+00:00,[],https://api.github.com/licenses/apache-2.0
594,https://github.com/shaos/tiny_silicon_2.git,2022-12-05 05:04:32+00:00,Async test for GF180,0,shaos/tiny_silicon_2,574343701,Verilog,tiny_silicon_2,3818,0,2022-12-05 05:04:50+00:00,[],https://api.github.com/licenses/apache-2.0
595,https://github.com/growly/bfg_mux_test_gf180mcu.git,2022-12-05 00:22:39+00:00,,0,growly/bfg_mux_test_gf180mcu,574280592,Verilog,bfg_mux_test_gf180mcu,63867,0,2022-12-05 00:28:41+00:00,[],https://api.github.com/licenses/apache-2.0
596,https://github.com/browndeer/pyramiden_core.git,2022-12-05 14:00:41+00:00,,0,browndeer/pyramiden_core,574525731,Verilog,pyramiden_core,58351,0,2022-12-06 00:46:22+00:00,[],https://api.github.com/licenses/apache-2.0
597,https://github.com/Willlum/MIPS_CPU.git,2022-11-25 19:08:13+00:00,,0,Willlum/MIPS_CPU,570667186,Verilog,MIPS_CPU,413,0,2022-11-25 19:14:15+00:00,[],None
598,https://github.com/sergiogarino/PROY-VERILOG-SGV-B73157.git,2022-12-08 10:33:00+00:00,El contenido de este repositorio es el c√≥digo fuente que resuelve los problemas del proyecto propuesto en el curso IE0323 Circuitos Digitales 1,0,sergiogarino/PROY-VERILOG-SGV-B73157,575803230,Verilog,PROY-VERILOG-SGV-B73157,14,0,2022-12-08 10:35:58+00:00,[],None
599,https://github.com/anahiChavez/My-verilog-programs.git,2022-12-09 05:09:54+00:00,Verilog programs I made in my computer architecture class,0,anahiChavez/My-verilog-programs,576139929,Verilog,My-verilog-programs,14,0,2022-12-09 05:13:41+00:00,[],None
600,https://github.com/subhradip096/Microprocessor-Design-using-Verilog.git,2022-12-04 05:53:54+00:00,,0,subhradip096/Microprocessor-Design-using-Verilog,574009480,Verilog,Microprocessor-Design-using-Verilog,4,0,2022-12-04 05:56:46+00:00,[],None
601,https://github.com/RS9977/FuzzyLogicEdgeDetection.git,2022-12-04 01:28:57+00:00,,0,RS9977/FuzzyLogicEdgeDetection,573965038,Verilog,FuzzyLogicEdgeDetection,3,0,2022-12-04 01:29:40+00:00,[],None
602,https://github.com/dsumigar/EC311Project.git,2022-12-02 04:05:23+00:00,,0,dsumigar/EC311Project,573269939,Verilog,EC311Project,28,0,2023-10-31 02:19:26+00:00,[],None
603,https://github.com/Manoj-2702/Shift-Left-Shift-Right-Adder.git,2022-12-03 10:30:33+00:00,,0,Manoj-2702/Shift-Left-Shift-Right-Adder,573755390,Verilog,Shift-Left-Shift-Right-Adder,402,0,2022-12-04 13:24:22+00:00,[],https://api.github.com/licenses/mit
604,https://github.com/Tyan-0978/RISC-V_CPU.git,2022-12-04 06:46:03+00:00,,0,Tyan-0978/RISC-V_CPU,574019498,Verilog,RISC-V_CPU,96,0,2022-12-04 07:57:15+00:00,[],None
605,https://github.com/lucapezza/patmos-chip-luca.git,2022-12-01 00:19:11+00:00,,0,lucapezza/patmos-chip-luca,572749662,Verilog,patmos-chip-luca,182981,0,2022-12-01 00:19:24+00:00,[],https://api.github.com/licenses/apache-2.0
606,https://github.com/Ariel-Ohayon/HIT-Verilog.git,2022-12-01 18:13:42+00:00,,0,Ariel-Ohayon/HIT-Verilog,573111687,Verilog,HIT-Verilog,45257,0,2022-12-08 21:32:36+00:00,[],None
607,https://github.com/sarsh280/pwm_verilog.git,2022-11-30 21:47:33+00:00,,0,sarsh280/pwm_verilog,572713351,Verilog,pwm_verilog,5,0,2022-11-30 21:51:48+00:00,[],None
608,https://github.com/aedancullen/SuSoC-gf180.git,2022-12-01 22:11:37+00:00,,0,aedancullen/SuSoC-gf180,573186141,Verilog,SuSoC-gf180,61401,0,2022-12-02 08:24:03+00:00,[],https://api.github.com/licenses/apache-2.0
609,https://github.com/formatwar/tt02-baudot.git,2022-12-01 19:54:45+00:00,,0,formatwar/tt02-baudot,573146384,Verilog,tt02-baudot,63,0,2022-12-01 19:58:51+00:00,[],https://api.github.com/licenses/apache-2.0
610,https://github.com/AyaseErii/gf180-demo-binary_counter.git,2022-12-01 16:03:39+00:00,The design for GF180mcuC shuttle,0,AyaseErii/gf180-demo-binary_counter,573061424,Verilog,gf180-demo-binary_counter,10785,0,2022-12-01 20:55:57+00:00,[],https://api.github.com/licenses/apache-2.0
611,https://github.com/sayeekumar332/uP16_gfmpw.git,2022-12-10 06:08:43+00:00,,0,sayeekumar332/uP16_gfmpw,576532389,,uP16_gfmpw,5808,0,2023-01-15 06:28:08+00:00,[],https://api.github.com/licenses/apache-2.0
612,https://github.com/shushruthholla/pmp_formal-verification.git,2022-12-09 09:27:44+00:00,,0,shushruthholla/pmp_formal-verification,576214550,Verilog,pmp_formal-verification,1779,0,2022-12-09 09:42:46+00:00,[],None
613,https://github.com/pvillacorta/DTCI.git,2022-12-12 11:28:58+00:00,Proyecto de la asignatura DTCI,0,pvillacorta/DTCI,577274852,Verilog,DTCI,26068,0,2022-12-12 11:47:03+00:00,[],None
614,https://github.com/matteocordray/cordray_projects.git,2022-12-12 20:50:49+00:00,This repository serves to showcase embedded systems projects I've worked on and am interested in,0,matteocordray/cordray_projects,577481977,Verilog,cordray_projects,142062,0,2023-01-06 21:32:24+00:00,[],None
615,https://github.com/Ahmed0100/reaction_timer_sseg_fpga.git,2022-12-12 16:16:00+00:00,reaction_timer_sseg_fpga,0,Ahmed0100/reaction_timer_sseg_fpga,577388014,Verilog,reaction_timer_sseg_fpga,7,0,2022-12-12 16:16:39+00:00,[],None
616,https://github.com/BriZoo25/RockPaperScissors.git,2022-12-08 14:39:33+00:00,Rock Paper Scissors in verilog on a fgpa,0,BriZoo25/RockPaperScissors,575894730,Verilog,RockPaperScissors,135,0,2022-12-08 14:43:26+00:00,[],None
617,https://github.com/gpchandere/verilog.git,2022-11-27 17:00:04+00:00,,0,gpchandere/verilog,571257443,Verilog,verilog,14,0,2022-11-27 17:00:19+00:00,[],None
618,https://github.com/lraiff/Logic_Design_Project.git,2022-11-29 02:11:32+00:00,,0,lraiff/Logic_Design_Project,571845147,Verilog,Logic_Design_Project,77,0,2022-12-01 20:35:13+00:00,[],None
619,https://github.com/Akilax0/RV32IM-pipeline-implementation.git,2022-11-30 00:31:45+00:00,,2,Akilax0/RV32IM-pipeline-implementation,572292049,Verilog,RV32IM-pipeline-implementation,1319,0,2023-03-04 15:43:42+00:00,[],None
620,https://github.com/lejlahusi/FPGA.git,2022-11-30 03:57:21+00:00,,0,lejlahusi/FPGA,572341522,Verilog,FPGA,6,0,2022-11-30 04:05:03+00:00,[],None
621,https://github.com/saicharan48/Verilog-.git,2022-11-28 15:39:56+00:00,,0,saicharan48/Verilog-,571652878,Verilog,Verilog-,7,0,2022-12-06 19:46:06+00:00,[],None
622,https://github.com/PritikaRamu/Computer_Architecture_Lab.git,2022-11-25 16:42:51+00:00,,0,PritikaRamu/Computer_Architecture_Lab,570624512,Verilog,Computer_Architecture_Lab,21,0,2022-11-25 16:52:45+00:00,[],None
623,https://github.com/bitluni/tt02-option23ser.git,2022-12-02 13:13:12+00:00,,0,bitluni/tt02-option23ser,573437223,Verilog,tt02-option23ser,2717,0,2022-12-02 16:09:47+00:00,[],https://api.github.com/licenses/apache-2.0
624,https://github.com/Ameli98/2022fall_CA_Final_Project.git,2022-12-02 07:57:00+00:00,,1,Ameli98/2022fall_CA_Final_Project,573331131,Verilog,2022fall_CA_Final_Project,3773,0,2022-12-02 07:57:10+00:00,[],None
625,https://github.com/SiddhantNayak5/iiitb_vm_mpw8.git,2022-12-06 10:28:57+00:00,,0,SiddhantNayak5/iiitb_vm_mpw8,574903391,Verilog,iiitb_vm_mpw8,90591,0,2022-12-06 11:25:53+00:00,[],https://api.github.com/licenses/apache-2.0
626,https://github.com/santosh2407/Implementation-of-Basic-Logic-Gates.git,2022-12-06 17:50:28+00:00,,0,santosh2407/Implementation-of-Basic-Logic-Gates,575076950,Verilog,Implementation-of-Basic-Logic-Gates,341,0,2022-12-07 07:17:28+00:00,[],None
627,https://github.com/noemiabril/TSConf_MiSTer-DE1-SoC.git,2022-12-04 15:18:24+00:00,TSConf / ZXevo Core for MiSTer DE1-SoC,0,noemiabril/TSConf_MiSTer-DE1-SoC,574147381,Verilog,TSConf_MiSTer-DE1-SoC,367,0,2022-12-04 15:18:32+00:00,[],None
628,https://github.com/mukullokhande99/fp_alu.git,2022-12-07 18:41:12+00:00,,0,mukullokhande99/fp_alu,575542104,Verilog,fp_alu,2210,0,2022-12-08 08:39:28+00:00,[],https://api.github.com/licenses/apache-2.0
629,https://github.com/Ahmed0100/text_screen_generator_vga_fpga.git,2022-12-12 15:02:22+00:00,text_screen_generator_vga_fpgs,0,Ahmed0100/text_screen_generator_vga_fpga,577357826,Verilog,text_screen_generator_vga_fpga,19,0,2022-12-12 15:12:26+00:00,[],None
630,https://github.com/alfredo-machiavelli/design_verification.git,2022-12-13 02:34:21+00:00,,0,alfredo-machiavelli/design_verification,577564661,Verilog,design_verification,52,0,2022-12-13 02:38:29+00:00,[],None
631,https://github.com/hmoyen/EstacionamentoGRP6.git,2022-11-28 23:21:04+00:00,"Sistema de estacionamento com sensor de entrada e sa√≠da, al√©m de monitoramento do n√≠vel de alagamento com uma m√°quina de estado em Verilog.",0,hmoyen/EstacionamentoGRP6,571805602,Verilog,EstacionamentoGRP6,33,0,2022-11-30 21:33:10+00:00,[],None
632,https://github.com/hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Ratio-Method-on-FPGA.git,2022-11-27 18:01:15+00:00,This project explores the detection of hardware trojans using delay-based methods on FPGAs. The study builds upon a previous project and addresses challenges while exploring various scenarios. The use of ring oscillators to detect trojan hardware among different chips is explored,0,hasanmutlu26/Hardware-Trojan-Detection-Using-Delay-Ratio-Method-on-FPGA,571274614,Verilog,Hardware-Trojan-Detection-Using-Delay-Ratio-Method-on-FPGA,119150,0,2023-07-03 19:24:03+00:00,[],None
633,https://github.com/malcolm-hayes/ece369-competiton.git,2022-11-28 22:18:26+00:00,,0,malcolm-hayes/ece369-competiton,571789965,Verilog,ece369-competiton,111,0,2022-11-28 22:58:08+00:00,[],None
634,https://github.com/Aph-CUG/lab.git,2022-12-08 00:24:29+00:00,,0,Aph-CUG/lab,575631733,Verilog,lab,716,0,2022-12-08 01:00:56+00:00,[],None
635,https://github.com/z6zhai1012/SPI.git,2022-12-08 23:07:57+00:00,,0,z6zhai1012/SPI,576058742,Verilog,SPI,63,0,2022-12-10 01:14:20+00:00,[],None
636,https://github.com/Eunbin1101/VLSI-DSP.git,2022-12-08 16:54:15+00:00,,0,Eunbin1101/VLSI-DSP,575947627,Verilog,VLSI-DSP,2180,0,2023-03-10 11:51:16+00:00,[],None
637,https://github.com/passant5/caravel_user_project-gf180mcu.git,2022-12-11 10:20:26+00:00,,0,passant5/caravel_user_project-gf180mcu,576889502,Verilog,caravel_user_project-gf180mcu,21170,0,2022-12-11 10:20:42+00:00,[],https://api.github.com/licenses/apache-2.0
638,https://github.com/eleven5150/high-bit-search.git,2022-12-11 14:41:04+00:00,Homework 2 for the Verilog course,0,eleven5150/high-bit-search,576958228,Verilog,high-bit-search,272,0,2022-12-18 16:47:24+00:00,[],None
639,https://github.com/Ahmed0100/stack_leds_fpga.git,2022-12-12 16:12:52+00:00,stack_leds_fpga,0,Ahmed0100/stack_leds_fpga,577386774,Verilog,stack_leds_fpga,3,0,2022-12-12 16:13:28+00:00,[],None
640,https://github.com/DouglasWWolf/ecd_master2.git,2022-12-12 22:18:37+00:00,Dual QSFP ECD Master design,0,DouglasWWolf/ecd_master2,577506395,Verilog,ecd_master2,1649,0,2022-12-12 22:20:23+00:00,[],None
641,https://github.com/xiezhiyu01/riscv-cpu.git,2022-11-27 08:16:04+00:00,,0,xiezhiyu01/riscv-cpu,571119619,Verilog,riscv-cpu,109,0,2022-11-27 08:20:31+00:00,[],None
642,https://github.com/791071565/far-infrared-interferometer.git,2022-11-26 15:57:33+00:00,,1,791071565/far-infrared-interferometer,570934546,Verilog,far-infrared-interferometer,75,0,2022-11-26 16:11:34+00:00,[],None
643,https://github.com/johs2969/ECE_project.git,2022-11-26 00:31:17+00:00,ÏÑúÏö∏ÏãúÎ¶ΩÎåÄÌïôÍµê Ï†ÑÏûêÏ†ÑÍ∏∞Ïª¥Ìì®ÌÑ∞Í≥µÌïôÎ∂Ä Ï†ÑÏ†ÑÏÑ§2Í≥ºÎ™©,0,johs2969/ECE_project,570732572,Verilog,ECE_project,21,0,2022-11-26 01:31:28+00:00,[],None
644,https://github.com/upplysning/vga-clock.git,2022-11-25 16:05:33+00:00,,0,upplysning/vga-clock,570612734,Verilog,vga-clock,1514,0,2022-11-25 16:05:51+00:00,[],None
645,https://github.com/Heiwuni/Verilog_advanced.git,2022-11-28 06:49:42+00:00,verilogÊï∞Â≠óÈ´òÁ∫ßÁºñÁ®ã‰ª£Á†ÅÂ≠¶‰π†,0,Heiwuni/Verilog_advanced,571451776,Verilog,Verilog_advanced,44372,0,2022-11-28 07:23:15+00:00,[],None
646,https://github.com/jerahmie/sensor_fusion_vslam.git,2022-11-26 15:04:32+00:00,Code and design files for Element 14 Sensor Fusion Design Challenge,0,jerahmie/sensor_fusion_vslam,570920063,Verilog,sensor_fusion_vslam,238,0,2022-11-26 20:16:37+00:00,[],https://api.github.com/licenses/mit
647,https://github.com/r-lewellyn/hvcc-project1.git,2022-11-30 13:38:23+00:00,,0,r-lewellyn/hvcc-project1,572535150,Verilog,hvcc-project1,2213,0,2022-11-30 13:38:40+00:00,[],https://api.github.com/licenses/apache-2.0
648,https://github.com/ayush2350/Verilog-Programs.git,2022-11-30 14:10:52+00:00,,0,ayush2350/Verilog-Programs,572548944,Verilog,Verilog-Programs,189,0,2022-11-30 14:21:48+00:00,[],None
649,https://github.com/wokwi/gf180_spell.git,2022-11-29 11:35:02+00:00,SPELL CPU for GF180 Shuttle,1,wokwi/gf180_spell,572017284,Verilog,gf180_spell,133604,0,2022-11-29 15:43:47+00:00,[],https://api.github.com/licenses/apache-2.0
650,https://github.com/havrepj/ECE287_Final_Project.git,2022-11-29 17:41:29+00:00,Repository for ECE 287 guitar hero final project,0,havrepj/ECE287_Final_Project,572168837,Verilog,ECE287_Final_Project,11,0,2022-11-30 21:04:26+00:00,[],None
651,https://github.com/kaushik-shiva20/Hardware-for-Convolution-Neural-Network.git,2022-11-25 00:36:36+00:00,,0,kaushik-shiva20/Hardware-for-Convolution-Neural-Network,570345926,Verilog,Hardware-for-Convolution-Neural-Network,7596,0,2022-12-14 00:05:39+00:00,[],None
652,https://github.com/os-chip-design/patmos-chip-mpw7h.git,2022-11-25 10:47:20+00:00,,0,os-chip-design/patmos-chip-mpw7h,570501686,Verilog,patmos-chip-mpw7h,27018,0,2022-11-25 10:47:36+00:00,[],https://api.github.com/licenses/apache-2.0
653,https://github.com/vijayank88/AES128_GFMPW0.git,2022-11-25 11:11:45+00:00,AES128 design submission for GF180 MPW0 Shuttle,2,vijayank88/AES128_GFMPW0,570510341,Verilog,AES128_GFMPW0,136904,0,2022-11-25 12:01:01+00:00,[],https://api.github.com/licenses/apache-2.0
654,https://github.com/mfs19/Semaforo.git,2022-12-02 02:34:02+00:00,,0,mfs19/Semaforo,573247869,Verilog,Semaforo,2,0,2022-12-02 02:34:17+00:00,[],None
655,https://github.com/ZakWillCode/SinglePsychleCPU.git,2022-12-01 15:38:27+00:00,This is the verily code for a functional single cycle CPU designed for the class EELE0651 Computer Organization.,0,ZakWillCode/SinglePsychleCPU,573050779,Verilog,SinglePsychleCPU,17,0,2022-12-01 15:46:28+00:00,[],None
656,https://github.com/OrkunErdem/CS303.git,2022-12-02 21:10:29+00:00,,0,OrkunErdem/CS303,573594437,Verilog,CS303,941,0,2022-12-02 21:27:12+00:00,[],None
657,https://github.com/gatecat/one-hot-fpga-gf180-3x3.git,2022-12-02 08:00:46+00:00,3x3 variant to be less demanding on precheck,0,gatecat/one-hot-fpga-gf180-3x3,573332173,Verilog,one-hot-fpga-gf180-3x3,67001,0,2022-12-02 08:04:54+00:00,[],https://api.github.com/licenses/apache-2.0
658,https://github.com/YY87927/caravel-walkthrough.git,2022-12-03 03:01:40+00:00,testing the caravel project with a simple digital circuit,0,YY87927/caravel-walkthrough,573663289,Verilog,caravel-walkthrough,2216,0,2022-12-03 03:01:56+00:00,[],https://api.github.com/licenses/apache-2.0
659,https://github.com/ruanrossato/sd-irrigacao.git,2022-12-01 00:39:13+00:00,,0,ruanrossato/sd-irrigacao,572754495,Verilog,sd-irrigacao,1,0,2022-12-01 02:50:29+00:00,[],None
660,https://github.com/noemiabril/zx48_MiSTer-DE10-Standard.git,2022-12-04 18:32:30+00:00,ZX Spectrum 48K & 128K Core by Kyp069 for MiSTer DE10-Standard ,0,noemiabril/zx48_MiSTer-DE10-Standard,574202567,Verilog,zx48_MiSTer-DE10-Standard,327,0,2022-12-04 18:32:38+00:00,[],None
661,https://github.com/Achal-Kanojia/Digital-Watermarking.git,2022-12-04 09:54:59+00:00,Digital Systems Course Project,0,Achal-Kanojia/Digital-Watermarking,574060064,Verilog,Digital-Watermarking,12235,0,2022-12-04 10:18:16+00:00,[],None
662,https://github.com/Bohon2025/Breakout_Final.git,2022-12-06 15:18:49+00:00,Breakout game in verilog HDL,0,Bohon2025/Breakout_Final,575019092,Verilog,Breakout_Final,190,0,2022-12-06 15:21:49+00:00,[],None
663,https://github.com/stutz1405/verilog.git,2022-12-05 20:22:37+00:00,,0,stutz1405/verilog,574668211,Verilog,verilog,4,0,2022-12-05 20:31:14+00:00,[],None
664,https://github.com/Maestroarm/CS3650_Single_Cycle_MIPS32.git,2022-12-05 22:46:42+00:00,,0,Maestroarm/CS3650_Single_Cycle_MIPS32,574708125,Verilog,CS3650_Single_Cycle_MIPS32,319,0,2022-12-05 22:49:49+00:00,[],None
665,https://github.com/ishan-desai64/iiitb_cps_mpw8.git,2022-12-09 10:31:04+00:00,,0,ishan-desai64/iiitb_cps_mpw8,576234908,Verilog,iiitb_cps_mpw8,51043,0,2022-12-09 10:31:20+00:00,[],https://api.github.com/licenses/apache-2.0
666,https://github.com/Ayyappa1911/caravel_sysarr.git,2022-12-10 09:03:57+00:00,,0,Ayyappa1911/caravel_sysarr,576569802,Verilog,caravel_sysarr,2210,0,2022-12-10 09:04:11+00:00,[],https://api.github.com/licenses/apache-2.0
667,https://github.com/Lyciih/verilog.git,2022-12-10 16:23:45+00:00,,0,Lyciih/verilog,576680559,Verilog,verilog,14076,0,2023-01-31 21:54:56+00:00,[],None
668,https://github.com/daniel-marcu-upt/proiect_fic.git,2022-11-29 17:11:57+00:00,,0,daniel-marcu-upt/proiect_fic,572157138,Verilog,proiect_fic,97,0,2024-01-12 18:50:11+00:00,[],None
669,https://github.com/topcuburak/previousExperiences-Verilog-FPGA-SoCs.git,2022-11-26 10:34:17+00:00,,0,topcuburak/previousExperiences-Verilog-FPGA-SoCs,570849855,Verilog,previousExperiences-Verilog-FPGA-SoCs,71602,0,2022-11-26 10:37:16+00:00,[],None
670,https://github.com/srimanthtenneti/X1CPU.git,2022-11-27 04:24:43+00:00,Simple Accumulator based Von Neumann CPU,0,srimanthtenneti/X1CPU,571076187,Verilog,X1CPU,232,0,2022-11-27 19:39:41+00:00,[],https://api.github.com/licenses/apache-2.0
671,https://github.com/davidsiaw/tt02-stack-cpu.git,2022-11-28 12:53:27+00:00,,0,davidsiaw/tt02-stack-cpu,571582611,Verilog,tt02-stack-cpu,107,0,2022-11-28 12:54:09+00:00,[],https://api.github.com/licenses/apache-2.0
672,https://github.com/chithambaramoorthii/RRAM_IMC_MPW7_V2.git,2022-12-02 17:09:13+00:00,RRAM IMC designed by NVM Research Group (IIT Delhi),0,chithambaramoorthii/RRAM_IMC_MPW7_V2,573524817,Verilog,RRAM_IMC_MPW7_V2,34096,0,2022-12-02 17:09:30+00:00,[],https://api.github.com/licenses/apache-2.0
673,https://github.com/vlfuentes417/chip_fab.git,2022-12-02 17:27:30+00:00,Chip_fab project under NYCreates for MVCC EET team,0,vlfuentes417/chip_fab,573530643,Verilog,chip_fab,700117,0,2022-12-02 17:52:33+00:00,[],https://api.github.com/licenses/apache-2.0
674,https://github.com/SarveshTuckley/RISC-V.git,2022-12-02 20:29:27+00:00,,0,SarveshTuckley/RISC-V,573584411,Verilog,RISC-V,9,0,2022-12-02 20:33:19+00:00,[],None
675,https://github.com/JasonCS-Chen/Revised_BSW.git,2022-12-03 00:00:04+00:00,Revised Banded Smith-Waterman,0,JasonCS-Chen/Revised_BSW,573630338,Verilog,Revised_BSW,1415,0,2022-12-22 20:57:43+00:00,[],None
676,https://github.com/htfab/unigate-sky.git,2022-12-02 07:19:13+00:00,,0,htfab/unigate-sky,573319627,Verilog,unigate-sky,461705,0,2022-12-11 23:27:21+00:00,[],https://api.github.com/licenses/mit
677,https://github.com/shaos/tiny_silicon_1.git,2022-12-02 05:24:46+00:00,Test project for GF180,1,shaos/tiny_silicon_1,573288566,Verilog,tiny_silicon_1,7357,0,2022-12-04 04:40:52+00:00,[],https://api.github.com/licenses/apache-2.0
678,https://github.com/verifyww/temp.git,2022-12-02 13:05:45+00:00,,0,verifyww/temp,573434377,Verilog,temp,2216,0,2022-12-02 13:08:00+00:00,[],https://api.github.com/licenses/apache-2.0
679,https://github.com/xingzhejun/2021-Summer-Digital-and-Processor-course-project.git,2022-12-02 09:24:36+00:00,"The course project for course: Fundamental Experiment of Digital Logic and Processor, 2021 Summer",0,xingzhejun/2021-Summer-Digital-and-Processor-course-project,573359676,Verilog,2021-Summer-Digital-and-Processor-course-project,1959,0,2022-12-02 09:31:04+00:00,[],None
680,https://github.com/abhayagl123/IoT.git,2022-11-25 04:36:23+00:00,IoT Project,0,abhayagl123/IoT,570394346,Verilog,IoT,2212,0,2022-11-25 04:36:39+00:00,[],https://api.github.com/licenses/apache-2.0
681,https://github.com/adam100150/arithmatic-operations-circuits.git,2022-11-25 17:31:36+00:00,A repository with various arithmetic operations in Verilog,0,adam100150/arithmatic-operations-circuits,570639515,Verilog,arithmatic-operations-circuits,11,0,2022-12-15 22:44:00+00:00,"['fpga', 'hdl', 'verilog']",None
682,https://github.com/vijayank88/graphics_controller_resubmit.git,2022-11-25 07:46:23+00:00,MPW7 resubmission,0,vijayank88/graphics_controller_resubmit,570441960,Verilog,graphics_controller_resubmit,83227,0,2022-11-25 07:53:26+00:00,[],https://api.github.com/licenses/apache-2.0
683,https://github.com/JakeCarter0/ECE-564-Final.git,2022-11-30 02:26:37+00:00,,0,JakeCarter0/ECE-564-Final,572319202,Verilog,ECE-564-Final,1701,0,2022-11-30 02:29:47+00:00,[],None
684,https://github.com/LiWeny16/caculator_verilogHDL.git,2022-11-30 08:53:09+00:00,caculator_implement_verilog_HDL,0,LiWeny16/caculator_verilogHDL,572427750,Verilog,caculator_verilogHDL,341,0,2022-11-30 09:51:26+00:00,[],https://api.github.com/licenses/gpl-3.0
685,https://github.com/Raks-hith/Numerical_method.git,2022-11-30 09:19:57+00:00,,0,Raks-hith/Numerical_method,572437500,Verilog,Numerical_method,42304,0,2022-11-30 09:20:15+00:00,[],https://api.github.com/licenses/apache-2.0
686,https://github.com/brouhaha/tt02-aeonic.git,2022-12-01 05:06:37+00:00,,0,brouhaha/tt02-aeonic,572819418,Verilog,tt02-aeonic,59,0,2022-12-01 19:34:52+00:00,[],https://api.github.com/licenses/apache-2.0
687,https://github.com/mkkassem/ParaRAM.git,2022-11-27 17:09:54+00:00,,0,mkkassem/ParaRAM,571260323,,ParaRAM,485086,0,2023-06-03 16:27:44+00:00,[],https://api.github.com/licenses/mit
688,https://github.com/trexon/pov_disp.git,2022-12-04 18:14:51+00:00,,0,trexon/pov_disp,574197764,Verilog,pov_disp,3167,0,2022-12-04 18:15:10+00:00,[],https://api.github.com/licenses/apache-2.0
689,https://github.com/anqingyuan1/project1.git,2022-12-05 06:43:17+00:00,,0,anqingyuan1/project1,574369576,Verilog,project1,216,0,2022-12-05 06:46:24+00:00,[],None
690,https://github.com/StealthHydra179/caravel_user_project.git,2022-12-03 19:56:25+00:00,,0,StealthHydra179/caravel_user_project,573904553,Verilog,caravel_user_project,2210,0,2022-12-03 19:58:16+00:00,[],https://api.github.com/licenses/apache-2.0
691,https://github.com/rs2xd/gfmpw_RC4.git,2022-12-03 20:13:47+00:00,RC4 encryption algorithm hardware,0,rs2xd/gfmpw_RC4,573908466,Verilog,gfmpw_RC4,83575,0,2022-12-03 20:14:03+00:00,[],https://api.github.com/licenses/apache-2.0
692,https://github.com/SakisGerab7/MIPS-CPU.git,2022-12-06 18:53:40+00:00,,1,SakisGerab7/MIPS-CPU,575098987,Verilog,MIPS-CPU,39,0,2022-12-06 18:53:48+00:00,[],None
693,https://github.com/parishi-naik/RV32I-RISC-V-Processor.git,2022-12-07 08:46:19+00:00,,0,parishi-naik/RV32I-RISC-V-Processor,575320713,Verilog,RV32I-RISC-V-Processor,589,0,2022-12-07 09:06:36+00:00,[],None
694,https://github.com/bimalka98/Digital-IC-Design.git,2022-12-07 13:56:31+00:00,"This repository contains the Laboratory Experiments, carried out as part of the UoM's EN 4603 - Digital IC Design module",0,bimalka98/Digital-IC-Design,575431978,Verilog,Digital-IC-Design,43768,0,2023-02-23 17:28:53+00:00,[],https://api.github.com/licenses/mit
695,https://github.com/Delta9799074/MyNotes.git,2022-12-07 11:49:04+00:00,markdown notes,0,Delta9799074/MyNotes,575384360,Verilog,MyNotes,93966,0,2022-12-30 03:29:13+00:00,[],None
696,https://github.com/Sritam519/caravel_iiitb_bcdc.git,2022-12-07 12:44:49+00:00,,0,Sritam519/caravel_iiitb_bcdc,575404240,Verilog,caravel_iiitb_bcdc,51048,0,2022-12-07 12:45:05+00:00,[],https://api.github.com/licenses/apache-2.0
697,https://github.com/AbhirupB99/Fibonacci-series-generation-using-RISC-V-single-cycle.git,2022-12-07 14:47:44+00:00,,0,AbhirupB99/Fibonacci-series-generation-using-RISC-V-single-cycle,575452980,Verilog,Fibonacci-series-generation-using-RISC-V-single-cycle,9,0,2022-12-07 15:07:35+00:00,[],None
698,https://github.com/KawSplice/Digital-Logic-II.git,2022-12-09 21:51:36+00:00,,0,KawSplice/Digital-Logic-II,576441763,Verilog,Digital-Logic-II,10,0,2022-12-09 21:54:07+00:00,[],None
699,https://github.com/strongjg/FinalVeripong.git,2022-12-05 02:55:49+00:00,Finalalized Version of our Verilog Pong game,0,strongjg/FinalVeripong,574313396,Verilog,FinalVeripong,36,0,2022-12-05 02:57:35+00:00,[],None
700,https://github.com/cloudxcc/ShapingTheWaves_8.git,2022-12-03 16:54:41+00:00,"Efabless, Caravel project, Openlane, Skywater130, ASIC, RISC-V ",0,cloudxcc/ShapingTheWaves_8,573858622,Verilog,ShapingTheWaves_8,240046,0,2022-12-19 15:29:51+00:00,[],https://api.github.com/licenses/apache-2.0
701,https://github.com/delvecja/audio_module.git,2022-12-04 19:20:52+00:00,,1,delvecja/audio_module,574214993,Verilog,audio_module,44,0,2022-12-04 19:34:00+00:00,[],https://api.github.com/licenses/mit
702,https://github.com/cchan/gf180-fp8-fma.git,2022-12-04 19:39:36+00:00,,0,cchan/gf180-fp8-fma,574219687,Verilog,gf180-fp8-fma,3167,0,2022-12-04 19:39:55+00:00,[],https://api.github.com/licenses/apache-2.0
703,https://github.com/AbdelrahmanAbdelkhalekA/MIPS-CPU-Pipelined.git,2022-12-05 04:34:19+00:00,,0,AbdelrahmanAbdelkhalekA/MIPS-CPU-Pipelined,574336543,Verilog,MIPS-CPU-Pipelined,138,0,2023-03-12 22:32:28+00:00,[],None
704,https://github.com/ArshKedia/iiitb_3bit_rc_mpw8.git,2022-12-09 12:20:28+00:00,,0,ArshKedia/iiitb_3bit_rc_mpw8,576268972,Verilog,iiitb_3bit_rc_mpw8,51027,0,2022-12-09 12:20:44+00:00,[],https://api.github.com/licenses/apache-2.0
705,https://github.com/Zst0514/SM2_demo.git,2022-12-09 08:52:46+00:00,,0,Zst0514/SM2_demo,576202839,Verilog,SM2_demo,25,0,2022-12-12 07:25:01+00:00,[],None
706,https://github.com/noemiabril/Amstrad-PCW_MiSTer-DE10-Standard.git,2022-12-12 09:30:54+00:00,Amstrad PCW Core for MiSTer DE10-Standard,0,noemiabril/Amstrad-PCW_MiSTer-DE10-Standard,577233876,Verilog,Amstrad-PCW_MiSTer-DE10-Standard,932,0,2022-12-12 09:31:01+00:00,[],None
707,https://github.com/engRana404/Computer-Architecture.git,2022-12-11 21:17:41+00:00,,0,engRana404/Computer-Architecture,577063608,Verilog,Computer-Architecture,24259,0,2023-01-05 22:08:39+00:00,[],None
708,https://github.com/ogoogo/jiyukadai.git,2022-12-12 06:29:47+00:00,,0,ogoogo/jiyukadai,577177646,Verilog,jiyukadai,6,0,2022-12-12 06:30:57+00:00,[],None
709,https://github.com/Ahmed0100/uart_autobaud_fpga.git,2022-12-12 15:32:36+00:00,uart_autobaud_fpga,0,Ahmed0100/uart_autobaud_fpga,577370362,Verilog,uart_autobaud_fpga,11,0,2022-12-12 15:33:23+00:00,[],None
710,https://github.com/ftkovr9k/Bombs-and-Balloons.git,2022-12-06 03:44:46+00:00,,0,ftkovr9k/Bombs-and-Balloons,574779167,Verilog,Bombs-and-Balloons,3107,0,2022-12-06 03:50:59+00:00,[],https://api.github.com/licenses/mit
711,https://github.com/nfjesifb/COGL_node.git,2022-12-05 21:29:41+00:00,asic for conways game of life node,0,nfjesifb/COGL_node,574687083,Verilog,COGL_node,61352,0,2022-12-05 21:44:14+00:00,[],https://api.github.com/licenses/apache-2.0
712,https://github.com/Acecoder35/iiitb_gray_cntr.git,2022-12-07 08:25:10+00:00,,0,Acecoder35/iiitb_gray_cntr,575313279,Verilog,iiitb_gray_cntr,2210,0,2022-12-07 08:25:24+00:00,[],https://api.github.com/licenses/apache-2.0
713,https://github.com/180hushan/CPU_Design.git,2022-12-10 16:40:52+00:00,,0,180hushan/CPU_Design,576685035,Verilog,CPU_Design,2304,0,2022-12-10 16:48:46+00:00,[],None
714,https://github.com/WeiCheng14159/systolic_array_hw.git,2022-12-13 09:30:49+00:00,Hardware Design of Systolic Array (Educational),2,WeiCheng14159/systolic_array_hw,577679956,Verilog,systolic_array_hw,194,0,2022-12-13 09:31:13+00:00,[],None
715,https://github.com/xjq817/RISCV-CPU.git,2022-12-13 13:31:31+00:00,,0,xjq817/RISCV-CPU,577766746,Verilog,RISCV-CPU,507,0,2022-12-13 13:31:37+00:00,[],None
716,https://github.com/CS3650-Lildongs/CS3650_P1.git,2022-11-28 20:37:13+00:00,Verilog Implementation of MIPS Processor ,0,CS3650-Lildongs/CS3650_P1,571760761,Verilog,CS3650_P1,182,0,2022-11-30 03:55:52+00:00,[],None
717,https://github.com/rasuantaputra/Belajar_Verilog.git,2022-11-29 01:48:30+00:00,,0,rasuantaputra/Belajar_Verilog,571839558,Verilog,Belajar_Verilog,158,0,2023-01-31 12:06:26+00:00,[],None
718,https://github.com/klaus1904/projects.git,2022-12-04 23:14:14+00:00,,0,klaus1904/projects,574267830,Verilog,projects,6,0,2022-12-04 23:47:01+00:00,[],None
719,https://github.com/Kamagori/RISC-V-Datapath.git,2022-12-09 00:42:17+00:00,Implementation in Verilog of a simplified processor using RISC-V,0,Kamagori/RISC-V-Datapath,576078551,Verilog,RISC-V-Datapath,20,0,2022-12-09 00:43:08+00:00,[],None
720,https://github.com/bitluni/tt02-option23.git,2022-12-01 19:07:47+00:00,,0,bitluni/tt02-option23,573131102,Verilog,tt02-option23,2732,0,2022-12-02 16:02:43+00:00,[],https://api.github.com/licenses/apache-2.0
721,https://github.com/jvbarea/UsinaNuclear.git,2022-11-28 19:04:36+00:00,Trabalho de Sistemas Digitais 2022.2,0,jvbarea/UsinaNuclear,571729087,Verilog,UsinaNuclear,14,0,2022-11-28 19:06:26+00:00,[],None
722,https://github.com/ashwithkumar513/Lowpower8bitMultiplier.git,2022-11-29 09:44:17+00:00,,0,ashwithkumar513/Lowpower8bitMultiplier,571975692,Verilog,Lowpower8bitMultiplier,2229,0,2022-12-05 10:13:41+00:00,[],https://api.github.com/licenses/apache-2.0
723,https://github.com/Ahmed0100/uart_rotating_leds_fpga.git,2022-12-12 15:30:34+00:00,uart_rotating_leds_fpga,0,Ahmed0100/uart_rotating_leds_fpga,577369511,Verilog,uart_rotating_leds_fpga,8,0,2022-12-12 15:31:14+00:00,[],None
724,https://github.com/Ahmed0100/rotating_square_sseg_fpga.git,2022-12-12 16:20:32+00:00,rotating_square_sseg_fpga,0,Ahmed0100/rotating_square_sseg_fpga,577389799,Verilog,rotating_square_sseg_fpga,4,0,2022-12-12 16:21:26+00:00,[],None
725,https://github.com/powcoder/ELEC97106-AHB-peripherals-files.git,2022-12-11 06:23:36+00:00,"ELEC97106 ÁºñÁ®ãËæÖÂØº, Code Help, WeChat: powcoder, CS tutor, powcoder@163.com",0,powcoder/ELEC97106-AHB-peripherals-files,576839279,Verilog,ELEC97106-AHB-peripherals-files,27,0,2023-09-22 15:26:24+00:00,['elec97106'],None
726,https://github.com/FANFANFAN2506/SingleCycleProcessorForMIPS.git,2022-11-27 20:05:40+00:00,"A full processor which supports the MIPS32 instructions (add, sub, addi, and, or, sra, sll, sw, lw, j, bne, jal, jr, blt, bex, setx). Other than the v files we included in the pc4, there is no additional module seperate out, all the additional datapath and necessary components are accomplished in the processor.",0,FANFANFAN2506/SingleCycleProcessorForMIPS,571306980,Verilog,SingleCycleProcessorForMIPS,10,0,2024-02-14 04:30:25+00:00,[],None
727,https://github.com/NeoHosseinism/BSC-Digital-Design.git,2022-12-04 14:30:45+00:00,,0,NeoHosseinism/BSC-Digital-Design,574133117,Verilog,BSC-Digital-Design,15989,0,2024-01-30 09:12:52+00:00,[],https://api.github.com/licenses/mit
728,https://github.com/ohmpatel4/ECE-2220-Term-Project.git,2022-12-05 02:41:27+00:00,Implementing a Whac-A-Mole game onto the DE10 standard FPGA.,0,ohmpatel4/ECE-2220-Term-Project,574310001,Verilog,ECE-2220-Term-Project,9321,0,2022-12-05 02:49:22+00:00,[],None
729,https://github.com/peter6677/EL467.git,2022-12-13 14:33:59+00:00,,0,peter6677/EL467,577791899,Verilog,EL467,21,0,2022-12-13 14:39:39+00:00,[],None
730,https://github.com/DhamuDynamic/Synchronous-Counters.git,2022-12-12 15:52:29+00:00,This repository contains the codes and sample output waveforms for Ring Counter and Johnson Counter,0,DhamuDynamic/Synchronous-Counters,577378652,Verilog,Synchronous-Counters,43,0,2022-12-12 15:54:20+00:00,[],None
731,https://github.com/Ahmed0100/ball_in_box_vga_fpga.git,2022-12-12 15:41:18+00:00,ball_in_box_vga_fpga,0,Ahmed0100/ball_in_box_vga_fpga,577373992,Verilog,ball_in_box_vga_fpga,5,0,2022-12-12 15:41:55+00:00,[],None
732,https://github.com/mh07607/Tic-Tac-Toe_Verilog.git,2022-12-10 13:15:20+00:00,,0,mh07607/Tic-Tac-Toe_Verilog,576629723,Verilog,Tic-Tac-Toe_Verilog,9618,0,2023-06-28 10:17:23+00:00,[],None
733,https://github.com/yu-niverse/Intro-to-Computer-Organization.git,2022-12-10 07:33:07+00:00,„Äê NYCU 2022 Spring Semester „Äëby Professor ÊùéÊØÖÈÉé,0,yu-niverse/Intro-to-Computer-Organization,576550015,Verilog,Intro-to-Computer-Organization,7782,0,2022-12-10 07:37:27+00:00,"['alu-digital-circuit', 'verilog']",None
734,https://github.com/180hushan/git_learn.git,2022-12-10 15:42:42+00:00,,0,180hushan/git_learn,576669505,Verilog,git_learn,1,0,2022-12-10 16:23:15+00:00,[],None
735,https://github.com/zhouyeyyds/alu.git,2022-11-30 11:53:46+00:00,,0,zhouyeyyds/alu,572494085,Verilog,alu,11768,0,2022-12-02 09:53:11+00:00,[],None
736,https://github.com/shariethernet/formal_axil2axis.git,2022-12-04 17:53:00+00:00,,0,shariethernet/formal_axil2axis,574191482,Verilog,formal_axil2axis,24,0,2022-12-08 00:29:57+00:00,[],None
737,https://github.com/VrushabhDamle/Carry_Look-Ahead_Adder.git,2022-12-05 07:40:30+00:00,,0,VrushabhDamle/Carry_Look-Ahead_Adder,574386695,Verilog,Carry_Look-Ahead_Adder,61533,0,2022-12-05 07:44:41+00:00,[],https://api.github.com/licenses/apache-2.0
738,https://github.com/CarolMichail/Digital-Alarm-Clock.git,2022-12-05 10:03:43+00:00,,0,CarolMichail/Digital-Alarm-Clock,574436432,Verilog,Digital-Alarm-Clock,3186,0,2022-12-10 02:52:24+00:00,[],None
739,https://github.com/Baungarten-CINVESTAV/alu_paper.git,2022-12-05 18:03:13+00:00,,0,Baungarten-CINVESTAV/alu_paper,574622606,Verilog,alu_paper,16571,0,2022-12-05 18:07:47+00:00,[],https://api.github.com/licenses/apache-2.0
740,https://github.com/Ahmed0100/breakout_game_vga_fpga.git,2022-12-12 15:38:24+00:00,,0,Ahmed0100/breakout_game_vga_fpga,577372842,Verilog,breakout_game_vga_fpga,6,0,2022-12-12 15:39:03+00:00,[],None
741,https://github.com/fpgaland/FSM_TEST.git,2022-12-05 23:44:29+00:00,,0,fpgaland/FSM_TEST,574721707,Verilog,FSM_TEST,2010,0,2023-01-28 07:44:51+00:00,[],https://api.github.com/licenses/mit
742,https://github.com/mcmorgul/gf180-mul-8-seq.git,2022-12-03 01:06:17+00:00,,0,mcmorgul/gf180-mul-8-seq,573642311,Verilog,gf180-mul-8-seq,75334,0,2022-12-03 01:06:34+00:00,[],https://api.github.com/licenses/apache-2.0
743,https://github.com/mnjkhtri/riscv-core.git,2022-12-02 18:27:49+00:00,A functional RISC-V core in verilog for FPGA,0,mnjkhtri/riscv-core,573550032,Verilog,riscv-core,55,0,2022-12-02 18:39:30+00:00,[],None
744,https://github.com/UnicooooL/ECE241_digitalSystems_labs.git,2022-12-03 06:10:28+00:00,,0,UnicooooL/ECE241_digitalSystems_labs,573698599,Verilog,ECE241_digitalSystems_labs,2661,0,2022-12-18 00:16:21+00:00,[],None
745,https://github.com/caiopenayo/Projeto_SD.git,2022-11-26 13:53:03+00:00,,0,caiopenayo/Projeto_SD,570900213,Verilog,Projeto_SD,12,0,2022-11-30 23:22:18+00:00,[],None
746,https://github.com/Jakz/fpga.git,2022-11-26 12:43:45+00:00,,0,Jakz/fpga,570881905,Verilog,fpga,208,0,2022-11-26 12:43:50+00:00,[],None
747,https://github.com/DhamuDynamic/Random_Access_Memory.git,2022-11-26 17:34:15+00:00,This is the simple verilog code for RAM,0,DhamuDynamic/Random_Access_Memory,570959645,Verilog,Random_Access_Memory,1,0,2022-12-05 03:12:41+00:00,[],None
748,https://github.com/zViolett/SoC_SNN3x2.git,2022-11-25 02:11:12+00:00,DATN,0,zViolett/SoC_SNN3x2,570364089,Verilog,SoC_SNN3x2,4161,0,2022-11-25 02:19:12+00:00,[],None
749,https://github.com/gabydelaf/Practica3_Pipeline.git,2022-11-30 02:28:52+00:00,,0,gabydelaf/Practica3_Pipeline,572319739,Verilog,Practica3_Pipeline,15,0,2022-11-30 02:31:25+00:00,[],None
750,https://github.com/immanuel-savvy/verilog.git,2022-11-29 09:39:45+00:00,,0,immanuel-savvy/verilog,571973936,Verilog,verilog,46,0,2022-11-29 09:44:21+00:00,[],None
751,https://github.com/TomKeddie/tt02-baudot.git,2022-12-01 15:17:02+00:00,tt02-baudot,0,TomKeddie/tt02-baudot,573041809,Verilog,tt02-baudot,63,0,2022-12-01 15:20:36+00:00,[],https://api.github.com/licenses/apache-2.0
752,https://github.com/TristoneLee/RISCV-CPU.git,2022-11-30 17:44:45+00:00,,0,TristoneLee/RISCV-CPU,572637134,Verilog,RISCV-CPU,158,0,2022-12-01 06:33:36+00:00,[],None
753,https://github.com/aaarazm/FPGA_LAB3.git,2022-11-29 11:33:43+00:00,,0,aaarazm/FPGA_LAB3,572016782,Verilog,FPGA_LAB3,161,0,2022-12-02 20:20:31+00:00,[],None
754,https://github.com/mkkassem/mac-m1-test.git,2022-11-30 13:46:52+00:00,,0,mkkassem/mac-m1-test,572538825,Verilog,mac-m1-test,49425,0,2022-11-30 13:47:10+00:00,[],https://api.github.com/licenses/apache-2.0
755,https://github.com/IngilizAdam/BIL361-HW2.git,2022-12-01 15:23:53+00:00,,0,IngilizAdam/BIL361-HW2,573044664,Verilog,BIL361-HW2,51247,0,2022-12-22 21:34:43+00:00,[],None
756,https://github.com/VarshiniJais/Sequential-Multiplier.git,2022-12-02 01:05:11+00:00,This project shows the working of sequential multiplier using iverilog. ,0,VarshiniJais/Sequential-Multiplier,573226496,Verilog,Sequential-Multiplier,235,0,2022-12-02 01:11:15+00:00,[],None
757,https://github.com/yatichen/Solutions-to-HDLbits-Verilog-Set.git,2022-11-28 15:12:00+00:00,,0,yatichen/Solutions-to-HDLbits-Verilog-Set,571640946,Verilog,Solutions-to-HDLbits-Verilog-Set,11,0,2022-11-28 15:24:29+00:00,[],None
758,https://github.com/jainsoumil2/caravel_reram_crossbar_mpw7_rerun.git,2022-11-26 16:02:25+00:00,,0,jainsoumil2/caravel_reram_crossbar_mpw7_rerun,570935908,Verilog,caravel_reram_crossbar_mpw7_rerun,2043,0,2022-11-26 16:02:32+00:00,[],https://api.github.com/licenses/apache-2.0
759,https://github.com/Pankaj1811/caravel_iiitb_bidicntr.git,2022-12-06 12:29:02+00:00,,0,Pankaj1811/caravel_iiitb_bidicntr,574947350,Verilog,caravel_iiitb_bidicntr,51142,0,2023-09-13 11:29:51+00:00,[],https://api.github.com/licenses/apache-2.0
760,https://github.com/acaciam/DDS-FPGA-Quartus.git,2022-12-05 15:10:42+00:00,,0,acaciam/DDS-FPGA-Quartus,574555576,Verilog,DDS-FPGA-Quartus,57259,0,2022-12-05 15:15:59+00:00,[],None
761,https://github.com/ABendi101/FPGA-Board-with-VGA-Whac-A-Mole.git,2022-12-07 00:43:19+00:00,Whac-A-Mole through a DE2-115 FPGA board with a VGA module.,0,ABendi101/FPGA-Board-with-VGA-Whac-A-Mole,575192950,Verilog,FPGA-Board-with-VGA-Whac-A-Mole,49,0,2022-12-07 00:45:46+00:00,[],None
