[master or1k_d]
slaves = mem uart intgen

[master or1k_i]
slaves = vectors mem

[master dbg]
slaves = mem

[slave mem]
offset=0x00002000
; 56 KB
size=0x0000e000

[slave uart]
datawidth=8
offset=0x90000000
size=8

[slave intgen]
datawidth=8
offset=0xe1000000
size=2

[slave vectors]
offset=0x00000000
size=0x00002000
