// Seed: 1125547533
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    output wire id_9
);
endmodule
module module_1 #(
    parameter id_0 = 32'd2,
    parameter id_7 = 32'd28
) (
    input tri1 _id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    output wand id_4,
    output supply1 id_5,
    output supply1 id_6,
    input tri0 _id_7
    , id_9
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_10;
  always @(posedge 1) begin : LABEL_0
    disable id_11;
  end
  wire [-1 : id_7  ==  id_0  -  id_7] id_12;
endmodule
