

================================================================
== Vitis HLS Report for 'genARPDiscovery'
================================================================
* Date:           Fri Sep  8 14:08:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.534 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_req, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:259]   --->   Operation 14 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln275 = specreset void @_ssdm_op_SpecReset, i3 %gia_fsm_state, i64 1, void @empty_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:275]   --->   Operation 15 'specreset' 'specreset_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gia_fsm_state_load = load i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 16 'load' 'gia_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ip_lsb_load = load i8 %ip_lsb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 17 'load' 'ip_lsb_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arp_scan_1d_load = load i1 %arp_scan_1d" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 18 'load' 'arp_scan_1d_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arp_scan_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %arp_scan" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 19 'read' 'arp_scan_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%switch_ln285 = switch i3 %gia_fsm_state_load, void %genARPDiscovery.exit, i3 1, void %sw.bb.i, i3 2, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i3 4, void %sw.bb11.i, i3 3, void %sw.bb18.i, i3 0, void %sw.bb38.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 20 'switch' 'switch_ln285' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln330 = store i8 0, i8 %ip_lsb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:330]   --->   Operation 21 'store' 'store_ln330' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%store_ln331 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:331]   --->   Operation 22 'store' 'store_ln331' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln332 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:332]   --->   Operation 23 'br' 'br_ln332' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %macIpEncode_req, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 24 'nbreadreq' 'tmp_4_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln313 = br i1 %tmp_4_i, void %if.end24.i, void %if.then20.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 25 'br' 'br_ln313' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%macIpEncode_req_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %macIpEncode_req" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 26 'read' 'macIpEncode_req_read' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln314 = br void %if.end24.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 27 'br' 'br_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln323 = phi i1 1, void %if.then20.i, i1 0, void %sw.bb18.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 28 'phi' 'phi_ln323' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 29 'nbreadreq' 'tmp_5_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %tmp_5_i, void %land.lhs.true.critedge.i, void %if.then26.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 30 'br' 'br_ln318' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln323_2)   --->   "%xor_ln323_1 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 31 'xor' 'xor_ln323_1' <Predicate = (gia_fsm_state_load == 3 & !tmp_5_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323_2 = or i1 %arp_scan_1d_load, i1 %xor_ln323_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 32 'or' 'or_ln323_2' <Predicate = (gia_fsm_state_load == 3 & !tmp_5_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323_2, void %if.then35.i, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 33 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & !tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (1.41ns)   --->   "%macIpEncode_rsp_i_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 34 'read' 'macIpEncode_rsp_i_read' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i128 %macIpEncode_rsp_i_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 35 'trunc' 'trunc_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %macIpEncode_rsp_i_read, i128 96" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln323_1)   --->   "%xor_ln323 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 37 'xor' 'xor_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln323_1)   --->   "%or_ln323 = or i1 %phi_ln323, i1 %xor_ln323" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 38 'or' 'or_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323_1 = or i1 %or_ln323, i1 %arp_scan_1d_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 39 'or' 'or_ln323_1' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323_1, void %if.then35.i, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 40 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %arp_scan, i1 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:324]   --->   Operation 41 'write' 'write_ln324' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i & !or_ln323_1) | (gia_fsm_state_load == 3 & !tmp_5_i & !or_ln323_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%store_ln325 = store i3 0, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:325]   --->   Operation 42 'store' 'store_ln325' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i & !or_ln323_1) | (gia_fsm_state_load == 3 & !tmp_5_i & !or_ln323_2)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln326 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:326]   --->   Operation 43 'br' 'br_ln326' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i & !or_ln323_1) | (gia_fsm_state_load == 3 & !tmp_5_i & !or_ln323_2)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 44 'nbreadreq' 'tmp_3_i' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %tmp_3_i, void %if.end17.i, void %if.then13.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 45 'br' 'br_ln301' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.41ns)   --->   "%p_08 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:302]   --->   Operation 46 'read' 'p_08' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%icmp_ln304 = icmp_eq  i8 %ip_lsb_load, i8 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:304]   --->   Operation 47 'icmp' 'icmp_ln304' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln305 = select i1 %icmp_ln304, i3 3, i3 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 48 'select' 'select_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.45ns)   --->   "%store_ln305 = store i3 %select_ln305, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 49 'store' 'store_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln309 = br void %if.end17.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:309]   --->   Operation 50 'br' 'br_ln309' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln310 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:310]   --->   Operation 51 'br' 'br_ln310' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 52 'read' 'myIpAddress_read' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i32 %myIpAddress_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 53 'trunc' 'trunc_ln294' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln296 = add i8 %ip_lsb_load, i8 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:296]   --->   Operation 54 'add' 'add_ln296' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln296 = store i8 %add_ln296, i8 %ip_lsb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:296]   --->   Operation 55 'store' 'store_ln296' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.45ns)   --->   "%store_ln297 = store i3 4, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:297]   --->   Operation 56 'store' 'store_ln297' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln298 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:298]   --->   Operation 57 'br' 'br_ln298' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%time_counter_load = load i32 %time_counter" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 58 'load' 'time_counter_load' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln288 = icmp_eq  i32 %time_counter_load, i32 1500000000" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 59 'icmp' 'icmp_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %if.end.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 60 'br' 'br_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%store_ln289 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 61 'store' 'store_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln288)> <Delay = 0.45>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln289 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 62 'br' 'br_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %time_counter_load, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:290]   --->   Operation 63 'add' 'add_ln290' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln290 = store i32 %add_ln290, i32 %time_counter" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:290]   --->   Operation 64 'store' 'store_ln290' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln291 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:291]   --->   Operation 65 'br' 'br_ln291' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arp_scan_loc_1_i = phi i1 %arp_scan_read, void %entry, i1 %arp_scan_read, void %sw.bb38.i, i1 %arp_scan_read, void %if.end17.i, i1 %arp_scan_read, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i1 %arp_scan_read, void %if.end.i, i1 0, void %if.then35.i, i1 %arp_scan_read, void %if.then26.i, i1 %arp_scan_read, void %land.lhs.true.critedge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 66 'phi' 'arp_scan_loc_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln334 = store i1 %arp_scan_loc_1_i, i1 %arp_scan_1d" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:334]   --->   Operation 67 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 68 [1/1] (1.45ns)   --->   "%write_ln314 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %macIpEncode_req_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 68 'write' 'write_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %tmp, i16 0, i48 %trunc_ln319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 69 'bitconcatenate' 'tmp_6_i' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i65 %tmp_6_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 70 'zext' 'zext_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 71 'write' 'write_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %ip_lsb_load, i24 %trunc_ln294" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 72 'bitconcatenate' 'p_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.45ns)   --->   "%write_ln295 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %p_s" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:295]   --->   Operation 73 'write' 'write_ln295' <Predicate = (gia_fsm_state_load == 2)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 74 'write' 'write_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ macIpEncode_req]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ macIpEncode_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arp_scan]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ myIpAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gia_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_lsb]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arp_scan_1d]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ time_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ macIpEncode_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_rsp_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specpipeline_ln259     (specpipeline  ) [ 0000]
specreset_ln275        (specreset     ) [ 0000]
gia_fsm_state_load     (load          ) [ 0111]
ip_lsb_load            (load          ) [ 0110]
arp_scan_1d_load       (load          ) [ 0000]
arp_scan_read          (read          ) [ 0000]
switch_ln285           (switch        ) [ 0000]
store_ln330            (store         ) [ 0000]
store_ln331            (store         ) [ 0000]
br_ln332               (br            ) [ 0000]
tmp_4_i                (nbreadreq     ) [ 0110]
br_ln313               (br            ) [ 0000]
macIpEncode_req_read   (read          ) [ 0110]
br_ln314               (br            ) [ 0000]
phi_ln323              (phi           ) [ 0000]
tmp_5_i                (nbreadreq     ) [ 0111]
br_ln318               (br            ) [ 0000]
xor_ln323_1            (xor           ) [ 0000]
or_ln323_2             (or            ) [ 0100]
br_ln323               (br            ) [ 0000]
macIpEncode_rsp_i_read (read          ) [ 0000]
trunc_ln319            (trunc         ) [ 0110]
tmp                    (bitselect     ) [ 0110]
xor_ln323              (xor           ) [ 0000]
or_ln323               (or            ) [ 0000]
or_ln323_1             (or            ) [ 0100]
br_ln323               (br            ) [ 0000]
write_ln324            (write         ) [ 0000]
store_ln325            (store         ) [ 0000]
br_ln326               (br            ) [ 0000]
tmp_3_i                (nbreadreq     ) [ 0100]
br_ln301               (br            ) [ 0000]
p_08                   (read          ) [ 0000]
icmp_ln304             (icmp          ) [ 0000]
select_ln305           (select        ) [ 0000]
store_ln305            (store         ) [ 0000]
br_ln309               (br            ) [ 0000]
br_ln310               (br            ) [ 0000]
myIpAddress_read       (read          ) [ 0000]
trunc_ln294            (trunc         ) [ 0110]
add_ln296              (add           ) [ 0000]
store_ln296            (store         ) [ 0000]
store_ln297            (store         ) [ 0000]
br_ln298               (br            ) [ 0000]
time_counter_load      (load          ) [ 0000]
icmp_ln288             (icmp          ) [ 0100]
br_ln288               (br            ) [ 0000]
store_ln289            (store         ) [ 0000]
br_ln289               (br            ) [ 0000]
add_ln290              (add           ) [ 0000]
store_ln290            (store         ) [ 0000]
br_ln291               (br            ) [ 0000]
arp_scan_loc_1_i       (phi           ) [ 0000]
store_ln334            (store         ) [ 0000]
write_ln314            (write         ) [ 0000]
tmp_6_i                (bitconcatenate) [ 0000]
zext_ln319             (zext          ) [ 0101]
p_s                    (bitconcatenate) [ 0000]
write_ln295            (write         ) [ 0000]
write_ln319            (write         ) [ 0000]
ret_ln0                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="macIpEncode_req">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_req"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="macIpEncode_rsp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arp_scan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_scan"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gia_fsm_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gia_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ip_lsb">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_lsb"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arp_scan_1d">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_scan_1d"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="time_counter">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_counter"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="macIpEncode_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="macIpEncode_rsp_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="arp_scan_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arp_scan_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_4_i_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="macIpEncode_req_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="macIpEncode_req_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5_i/1 tmp_3_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="macIpEncode_rsp_i_read/1 p_08/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln324_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="myIpAddress_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln314/2 write_ln295/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="128" slack="0"/>
<pin id="148" dir="0" index="2" bw="65" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln319/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="phi_ln323_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln323 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="phi_ln323_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln323/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="arp_scan_loc_1_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="arp_scan_loc_1_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="arp_scan_loc_1_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="1" slack="0"/>
<pin id="174" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="8" bw="1" slack="0"/>
<pin id="176" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="10" bw="1" slack="0"/>
<pin id="178" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="12" bw="1" slack="0"/>
<pin id="180" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="14" bw="1" slack="0"/>
<pin id="182" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="16" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arp_scan_loc_1_i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gia_fsm_state_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gia_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ip_lsb_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ip_lsb_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="arp_scan_1d_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arp_scan_1d_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln330_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln331_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln323_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln323_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln323_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln319_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="0"/>
<pin id="230" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln319/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="128" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln323_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln323_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln323/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln323_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln323_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln325_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln304_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln304/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln305_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln305/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln305_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln294_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln294/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln296_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln296_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln297_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="time_counter_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="time_counter_load/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln288_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln289_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln290_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln290_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln334_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_6_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="65" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="0" index="3" bw="48" slack="1"/>
<pin id="345" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln319_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="65" slack="0"/>
<pin id="350" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="1"/>
<pin id="356" dir="0" index="2" bw="24" slack="1"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="gia_fsm_state_load_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="gia_fsm_state_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="ip_lsb_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ip_lsb_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_4_i_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="373" class="1005" name="macIpEncode_req_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="macIpEncode_req_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_5_i_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln319_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="48" slack="1"/>
<pin id="387" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln319 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln294_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="24" slack="1"/>
<pin id="403" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln294 "/>
</bind>
</comp>

<comp id="409" class="1005" name="zext_ln319_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="128" slack="1"/>
<pin id="411" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln319 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="86" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="184"><net_src comp="90" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="185"><net_src comp="90" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="186"><net_src comp="90" pin="2"/><net_sink comp="166" pin=4"/></net>

<net id="187"><net_src comp="90" pin="2"/><net_sink comp="166" pin=6"/></net>

<net id="188"><net_src comp="90" pin="2"/><net_sink comp="166" pin=8"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="190"><net_src comp="90" pin="2"/><net_sink comp="166" pin=12"/></net>

<net id="191"><net_src comp="90" pin="2"/><net_sink comp="166" pin=14"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="90" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="200" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="118" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="155" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="200" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="196" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="132" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="196" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="166" pin="16"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="84" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="353" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="363"><net_src comp="192" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="196" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="372"><net_src comp="96" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="104" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="381"><net_src comp="110" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="228" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="393"><net_src comp="232" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="404"><net_src comp="284" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="412"><net_src comp="348" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="145" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: macIpEncode_rsp | {3 }
	Port: arp_scan | {1 }
	Port: gia_fsm_state | {1 }
	Port: ip_lsb | {1 }
	Port: arp_scan_1d | {1 }
	Port: time_counter | {1 }
	Port: macIpEncode_i | {2 }
 - Input state : 
	Port: genARPDiscovery : macIpEncode_req | {1 }
	Port: genARPDiscovery : arp_scan | {1 }
	Port: genARPDiscovery : myIpAddress | {1 }
	Port: genARPDiscovery : gia_fsm_state | {1 }
	Port: genARPDiscovery : ip_lsb | {1 }
	Port: genARPDiscovery : arp_scan_1d | {1 }
	Port: genARPDiscovery : time_counter | {1 }
	Port: genARPDiscovery : macIpEncode_rsp_i | {1 }
  - Chain level:
	State 1
		switch_ln285 : 1
		phi_ln323 : 1
		or_ln323 : 2
		or_ln323_1 : 2
		br_ln323 : 2
		icmp_ln304 : 1
		select_ln305 : 2
		store_ln305 : 3
		add_ln296 : 1
		store_ln296 : 2
		icmp_ln288 : 1
		br_ln288 : 2
		add_ln290 : 1
		store_ln290 : 2
		arp_scan_loc_1_i : 3
		store_ln334 : 4
	State 2
		zext_ln319 : 1
		write_ln319 : 2
		write_ln295 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln304_fu_264        |    0    |    15   |
|          |         icmp_ln288_fu_310        |    0    |    39   |
|----------|----------------------------------|---------|---------|
|    add   |         add_ln296_fu_288         |    0    |    15   |
|          |         add_ln290_fu_322         |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         or_ln323_2_fu_222        |    0    |    2    |
|    or    |          or_ln323_fu_246         |    0    |    2    |
|          |         or_ln323_1_fu_252        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |        xor_ln323_1_fu_216        |    0    |    2    |
|          |         xor_ln323_fu_240         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|  select  |        select_ln305_fu_270       |    0    |    3    |
|----------|----------------------------------|---------|---------|
|          |     arp_scan_read_read_fu_90     |    0    |    0    |
|   read   | macIpEncode_req_read_read_fu_104 |    0    |    0    |
|          |          grp_read_fu_118         |    0    |    0    |
|          |   myIpAddress_read_read_fu_132   |    0    |    0    |
|----------|----------------------------------|---------|---------|
| nbreadreq|      tmp_4_i_nbreadreq_fu_96     |    0    |    0    |
|          |       grp_nbreadreq_fu_110       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     write_ln324_write_fu_124     |    0    |    0    |
|   write  |         grp_write_fu_138         |    0    |    0    |
|          |         grp_write_fu_145         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln319_fu_228        |    0    |    0    |
|          |        trunc_ln294_fu_284        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|            tmp_fu_232            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|          tmp_6_i_fu_340          |    0    |    0    |
|          |            p_s_fu_353            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln319_fu_348        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   121   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  arp_scan_loc_1_i_reg_163  |    1   |
| gia_fsm_state_load_reg_360 |    3   |
|     ip_lsb_load_reg_364    |    8   |
|macIpEncode_req_read_reg_373|   32   |
|      phi_ln323_reg_152     |    1   |
|       tmp_4_i_reg_369      |    1   |
|       tmp_5_i_reg_378      |    1   |
|         tmp_reg_390        |    1   |
|     trunc_ln294_reg_401    |   24   |
|     trunc_ln319_reg_385    |   48   |
|     zext_ln319_reg_409     |   128  |
+----------------------------+--------+
|            Total           |   248  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_138 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_145 |  p2  |   2  |  65  |   130  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   194  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   248  |   139  |
+-----------+--------+--------+--------+
