`default_nettype none

module lab2_top (
    input wire clk_50M,     // 50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592, // 11.0592MHz æ—¶é’Ÿè¾“å…¥ï¼ˆå¤‡ç”¨ï¼Œå¯ä¸ç”¨ï¼‰

    input wire push_btn,  // BTN5 æŒ‰é’®å¼?å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
    input wire reset_btn, // BTN6 å¤ä½æŒ‰é’®ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸? 1

    input  wire [ 3:0] touch_btn,  // BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º 1
    input  wire [31:0] dip_sw,     // 32 ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ä¸? 1
    output wire [15:0] leds,       // 16 ä½? LEDï¼Œè¾“å‡ºæ—¶ 1 ç‚¹äº®
    output wire [ 7:0] dpy0,       // æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®
    output wire [ 7:0] dpy1,       // æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º 1 ç‚¹äº®

    // CPLD ä¸²å£æ§åˆ¶å™¨ä¿¡å?
    output wire uart_rdn,        // è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire uart_wrn,        // å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰æ•?
    input  wire uart_dataready,  // ä¸²å£æ•°æ®å‡†å¤‡å¥?
    input  wire uart_tbre,       // å‘é?æ•°æ®æ ‡å¿?
    input  wire uart_tsre,       // æ•°æ®å‘é?å®Œæ¯•æ ‡å¿?

    // BaseRAM ä¿¡å·
    inout wire [31:0] base_ram_data,  // BaseRAM æ•°æ®ï¼Œä½ 8 ä½ä¸ CPLD ä¸²å£æ§åˆ¶å™¨å…±äº?
    output wire [19:0] base_ram_addr,  // BaseRAM åœ°å€
    output wire [3:0] base_ram_be_n,  // BaseRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸? 0
    output wire base_ram_ce_n,  // BaseRAM ç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire base_ram_oe_n,  // BaseRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire base_ram_we_n,  // BaseRAM å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    // ExtRAM ä¿¡å·
    inout wire [31:0] ext_ram_data,  // ExtRAM æ•°æ®
    output wire [19:0] ext_ram_addr,  // ExtRAM åœ°å€
    output wire [3:0] ext_ram_be_n,  // ExtRAM å­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒä¸? 0
    output wire ext_ram_ce_n,  // ExtRAM ç‰‡é?‰ï¼Œä½æœ‰æ•?
    output wire ext_ram_oe_n,  // ExtRAM è¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    output wire ext_ram_we_n,  // ExtRAM å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    // ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  // ç›´è¿ä¸²å£å‘é?ç«¯
    input  wire rxd,  // ç›´è¿ä¸²å£æ¥æ”¶ç«?

    // Flash å­˜å‚¨å™¨ä¿¡å·ï¼Œå‚è?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0] flash_a,  // Flash åœ°å€ï¼Œa0 ä»…åœ¨ 8bit æ¨¡å¼æœ‰æ•ˆï¼?16bit æ¨¡å¼æ— æ„ä¹?
    inout wire [15:0] flash_d,  // Flash æ•°æ®
    output wire flash_rp_n,  // Flash å¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,  // Flash å†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§å†?
    output wire flash_ce_n,  // Flash ç‰‡é?‰ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_oe_n,  // Flash è¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_we_n,  // Flash å†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰æ•?
    output wire flash_byte_n, // Flash 8bit æ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨ flash çš? 16 ä½æ¨¡å¼æ—¶è¯·è®¾ä¸? 1

    // USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    // inout  wire [7:0] sl811_d,     // USB æ•°æ®çº¿ä¸ç½‘ç»œæ§åˆ¶å™¨çš„ dm9k_sd[7:0] å…±äº«
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    // ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚è?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout wire [15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input wire dm9k_int,

    // å›¾åƒè¾“å‡ºä¿¡å·
    output wire [2:0] video_red,    // çº¢è‰²åƒç´ ï¼?3 ä½?
    output wire [2:0] video_green,  // ç»¿è‰²åƒç´ ï¼?3 ä½?
    output wire [1:0] video_blue,   // è“è‰²åƒç´ ï¼?2 ä½?
    output wire       video_hsync,  // è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡å?
    output wire       video_vsync,  // åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡å?
    output wire       video_clk,    // åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire       video_de      // è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšåŒ?
);

  /* =========== Demo code begin =========== */

  // PLL åˆ†é¢‘ç¤ºä¾‹
  logic locked, clk_10M, clk_20M;
  pll_example clock_gen (
      // Clock in ports
      .clk_in1(clk_50M),  // å¤–éƒ¨æ—¶é’Ÿè¾“å…¥
      // Clock out ports
      .clk_out1(clk_10M),  // æ—¶é’Ÿè¾“å‡º 1ï¼Œé¢‘ç‡åœ¨ IP é…ç½®ç•Œé¢ä¸­è®¾ç½?
      .clk_out2(clk_20M),  // æ—¶é’Ÿè¾“å‡º 2ï¼Œé¢‘ç‡åœ¨ IP é…ç½®ç•Œé¢ä¸­è®¾ç½?
      // Status and control signals
      .reset(reset_btn),  // PLL å¤ä½è¾“å…¥
      .locked(locked)  // PLL é”å®šæŒ‡ç¤ºè¾“å‡ºï¼?"1"è¡¨ç¤ºæ—¶é’Ÿç¨³å®šï¼?
                       // åçº§ç”µè·¯å¤ä½ä¿¡å·åº”å½“ç”±å®ƒç”Ÿæˆï¼ˆè§ä¸‹ï¼‰
  );

  logic reset_of_clk10M;
  // å¼‚æ­¥å¤ä½ï¼ŒåŒæ­¥é‡Šæ”¾ï¼Œå°? locked ä¿¡å·è½¬ä¸ºåçº§ç”µè·¯çš„å¤ä½? reset_of_clk10M
  always_ff @(posedge clk_10M or negedge locked) begin
    if (~locked) reset_of_clk10M <= 1'b1;
    else reset_of_clk10M <= 1'b0;
  end

  /* =========== Demo code end =========== */

  // å†…éƒ¨ä¿¡å·å£°æ˜
  logic trigger;
  logic [3:0] count;

  // è®¡æ•°å™¨æ¨¡å?
  // TODO: åœ? lab2 ç›®å½•ä¸­æ–°å»? counter.svï¼Œå®ç°è¯¥æ¨¡å—
  counter u_counter (
      .clk    (clk_10M),
      .reset  (reset_of_clk10M),
      .trigger(trigger),
      .count  (count)
  );

  // æŒ‰é”®æ£?æµ‹æ¨¡å—ï¼Œåœ¨æŒ‰é”®ä¸Šå‡æ²¿ï¼ˆæŒ‰ä¸‹ï¼‰åè¾“å‡ºé«˜ç”µå¹³è„‰å†²
  // TODO: åŒä¸Šï¼Œå®ç? trigger æ¨¡å—ï¼Œå¹¶ä¾‹åŒ–
  debouncer u_debouncer (
      .clk      (clk_10M),
      .reset    (reset_of_clk10M),
      .push     (push_btn),
      .debounced(trigger)
  );

  // ä½ä½æ•°ç ç®¡è¯‘ç å™¨
  // TODO: ä¾‹åŒ–æ¨¡æ¿ä¸­çš„ SEG7_LUT æ¨¡å—
  SEG7_LUT segL (
      .oSEG1(dpy0),
      .iDIG (count)
  );

endmodule
