// Seed: 2089155390
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_4 = 1;
  wand id_5 = 1;
  wire id_6;
  wire id_7;
  assign id_7 = id_4;
  tri0 id_8, id_9;
  assign id_7 = id_8;
  uwire id_10 = 1;
  wire id_11;
  wire id_12;
  supply0 id_13;
  assign id_13 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    output wor id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
  wire id_11;
  always disable id_12;
  assign id_12 = 1;
  wire id_13;
endmodule
