###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-5.eng.utah.edu)
#  Generated on:      Thu Dec 17 18:50:09 2015
#  Design:            FPU_Control
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.730
- Setup                         0.914
+ Phase Shift                  20.000
= Required Time                21.816
- Arrival Time                 21.728
= Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.208 |    0.295 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.208 |    0.295 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.471 |   0.679 |    0.767 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.682 |    0.770 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.456 |   1.138 |    1.226 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.144 |    1.231 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.484 |   1.628 |    1.716 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.629 |    1.717 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.477 |   2.106 |    2.194 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.111 |    2.198 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.609 |   2.720 |    2.807 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.006 |   2.726 |    2.814 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.515 |   4.241 |    4.328 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.241 |    4.329 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.791 |   5.032 |    5.120 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.032 |    5.120 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.312 |   5.344 |    5.431 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.344 |    5.432 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.410 |   5.754 |    5.842 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.756 |    5.843 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.265 |   6.021 |    6.109 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.021 |    6.109 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.424 |   6.445 |    6.532 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   6.446 |    6.533 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.308 |   6.754 |    6.842 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.754 |    6.842 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.335 |   7.090 |    7.177 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.090 |    7.178 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.322 |   7.412 |    7.500 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.413 |    7.500 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.353 |   7.766 |    7.853 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.766 |    7.854 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   7.989 |    8.077 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   7.989 |    8.077 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.383 |   8.372 |    8.460 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.372 |    8.460 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.297 |   8.669 |    8.756 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.669 |    8.757 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.379 |   9.048 |    9.135 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   9.048 |    9.136 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   9.379 |    9.466 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.379 |    9.467 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   9.621 |    9.709 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.621 |    9.709 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   9.926 |   10.014 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.926 |   10.014 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |  10.443 |   10.530 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.443 |   10.531 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.379 |  10.822 |   10.910 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.822 |   10.910 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.393 |  11.216 |   11.303 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.216 |   11.304 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.385 |  11.601 |   11.688 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.601 |   11.689 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.580 |  12.181 |   12.268 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.181 |   12.269 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |  12.685 |   12.773 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.001 |  12.686 |   12.774 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.538 |  13.224 |   13.311 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.001 |  13.224 |   13.312 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.358 |  13.582 |   13.670 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.001 |  13.583 |   13.671 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.263 |  13.846 |   13.934 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.846 |   13.934 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.353 |  14.199 |   14.287 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.001 |  14.200 |   14.288 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.559 |  14.759 |   14.847 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.761 |   14.849 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.346 |  15.107 |   15.195 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.107 |   15.195 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.371 |  15.478 |   15.566 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.478 |   15.566 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.336 |  15.815 |   15.902 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.815 |   15.903 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.722 |  16.537 |   16.625 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.537 |   16.625 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.430 |  16.968 |   17.055 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  16.969 |   17.057 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.387 |  17.356 |   17.444 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.356 |   17.444 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.229 |  17.586 |   17.673 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.586 |   17.673 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.327 |  17.912 |   18.000 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  17.913 |   18.000 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.234 |  18.146 |   18.234 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.146 |   18.234 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.403 |  18.549 |   18.637 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  18.550 |   18.638 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.256 |  18.806 |   18.894 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  18.806 |   18.894 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.724 |  19.530 |   19.618 | 
     | u_adder_cntrl/FE_RC_179_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.001 |  19.532 |   19.619 | 
     | u_adder_cntrl/FE_RC_179_0/OUT               |   v   | u_adder_cntrl/FE_RN_128_0             | NANDX2  | 0.395 |  19.927 |   20.015 | 
     | u_adder_cntrl/FE_RC_170_0/IN2               |   v   | u_adder_cntrl/FE_RN_128_0             | NAND3X1 | 0.000 |  19.927 |   20.015 | 
     | u_adder_cntrl/FE_RC_170_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_5            | NAND3X1 | 0.573 |  20.500 |   20.588 | 
     | u_adder_cntrl/U395/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_5            | NANDX2  | 0.000 |  20.501 |   20.588 | 
     | u_adder_cntrl/U395/OUT                      |   v   | u_adder_cntrl/n546                    | NANDX2  | 0.325 |  20.825 |   20.913 | 
     | u_adder_cntrl/U787/IN3                      |   v   | u_adder_cntrl/n546                    | NAND3X1 | 0.000 |  20.826 |   20.913 | 
     | u_adder_cntrl/U787/OUT                      |   ^   | u_adder_cntrl/n1161                   | NAND3X1 | 0.900 |  21.726 |   21.814 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/D   |   ^   | u_adder_cntrl/n1161                   | DFFRX1  | 0.002 |  21.728 |   21.816 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |    0.120 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.120 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.592 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.595 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    1.051 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    1.056 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    1.487 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.576 |    1.488 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |    1.994 | 
     | CLK__L5_I28/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |    2.008 | 
     | CLK__L5_I28/OUT                             |   ^   | CLK__L5_N28 | BUF8X  | 0.633 |   2.728 |    2.641 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N28 | DFFRX1 | 0.002 |   2.730 |    2.642 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op1_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.386
+ Phase Shift                  20.000
= Required Time                22.330
- Arrival Time                 22.199
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                          |         |       |   0.208 |    0.338 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                          | BUF8X   | 0.000 |   0.208 |    0.339 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                   | BUF8X   | 0.471 |   0.679 |    0.810 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.682 |    0.813 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                   | BUF8X   | 0.456 |   1.139 |    1.269 | 
     | CLK__L3_I0/IN                           |   ^   | CLK__L2_N0                   | BUF8X   | 0.005 |   1.144 |    1.275 | 
     | CLK__L3_I0/OUT                          |   ^   | CLK__L3_N0                   | BUF8X   | 0.484 |   1.628 |    1.759 | 
     | CLK__L4_I4/IN                           |   ^   | CLK__L3_N0                   | BUF8X   | 0.001 |   1.629 |    1.759 | 
     | CLK__L4_I4/OUT                          |   ^   | CLK__L4_N4                   | BUF8X   | 0.454 |   2.083 |    2.213 | 
     | CLK__L5_I6/IN                           |   ^   | CLK__L4_N4                   | BUF8X   | 0.003 |   2.085 |    2.216 | 
     | CLK__L5_I6/OUT                          |   ^   | CLK__L5_N6                   | BUF8X   | 0.624 |   2.709 |    2.840 | 
     | AdderCntrl_Op1_reg_8_/CLK               |   ^   | CLK__L5_N6                   | DFFRX1  | 0.011 |   2.720 |    2.851 | 
     | AdderCntrl_Op1_reg_8_/Q                 |   v   | AdderCntrl_Op1[8]            | DFFRX1  | 1.576 |   4.296 |    4.427 | 
     | FE_OFC695_AdderCntrl_Op1_8_/IN          |   v   | AdderCntrl_Op1[8]            | INVX4   | 0.001 |   4.297 |    4.428 | 
     | FE_OFC695_AdderCntrl_Op1_8_/OUT         |   ^   | FE_OFN695_AdderCntrl_Op1_8_  | INVX4   | 0.625 |   4.922 |    5.053 | 
     | FE_OFC696_AdderCntrl_Op1_8_/IN          |   ^   | FE_OFN695_AdderCntrl_Op1_8_  | INVX8   | 0.000 |   4.922 |    5.053 | 
     | FE_OFC696_AdderCntrl_Op1_8_/OUT         |   v   | FE_OFN696_AdderCntrl_Op1_8_  | INVX8   | 0.829 |   5.751 |    5.882 | 
     | u_adder_cntrl/U879/IN1                  |   v   | FE_OFN696_AdderCntrl_Op1_8_  | NOR2X1  | 0.007 |   5.758 |    5.888 | 
     | u_adder_cntrl/U879/OUT                  |   ^   | u_adder_cntrl/n773           | NOR2X1  | 0.696 |   6.454 |    6.584 | 
     | u_adder_cntrl/U904/IN3                  |   ^   | u_adder_cntrl/n773           | AOI21   | 0.000 |   6.454 |    6.584 | 
     | u_adder_cntrl/U904/OUT                  |   v   | u_adder_cntrl/n779           | AOI21   | 0.965 |   7.419 |    7.549 | 
     | u_adder_cntrl/U907/IN2                  |   v   | u_adder_cntrl/n779           | OAI21   | 0.000 |   7.419 |    7.550 | 
     | u_adder_cntrl/U907/OUT                  |   ^   | u_adder_cntrl/n879           | OAI21   | 0.815 |   8.234 |    8.364 | 
     | u_adder_cntrl/U1034/IN2                 |   ^   | u_adder_cntrl/n879           | AOI21   | 0.000 |   8.234 |    8.365 | 
     | u_adder_cntrl/U1034/OUT                 |   v   | u_adder_cntrl/n895           | AOI21   | 0.831 |   9.065 |    9.196 | 
     | u_adder_cntrl/U1035/IN2                 |   v   | u_adder_cntrl/n895           | OAI21   | 0.001 |   9.066 |    9.196 | 
     | u_adder_cntrl/U1035/OUT                 |   ^   | u_adder_cntrl/n900           | OAI21   | 0.969 |  10.035 |   10.165 | 
     | u_adder_cntrl/U1036/IN4                 |   ^   | u_adder_cntrl/n900           | AOI22   | 0.000 |  10.035 |   10.166 | 
     | u_adder_cntrl/U1036/OUT                 |   v   | u_adder_cntrl/n888           | AOI22   | 0.672 |  10.707 |   10.838 | 
     | u_adder_cntrl/FE_OFC620_n888/IN         |   v   | u_adder_cntrl/n888           | INVX4   | 0.000 |  10.708 |   10.838 | 
     | u_adder_cntrl/FE_OFC620_n888/OUT        |   ^   | u_adder_cntrl/FE_OFN620_n888 | INVX4   | 0.464 |  11.171 |   11.302 | 
     | u_adder_cntrl/FE_OFC621_n888/IN         |   ^   | u_adder_cntrl/FE_OFN620_n888 | INVX8   | 0.001 |  11.172 |   11.303 | 
     | u_adder_cntrl/FE_OFC621_n888/OUT        |   v   | u_adder_cntrl/FE_OFN621_n888 | INVX8   | 0.635 |  11.808 |   11.938 | 
     | u_adder_cntrl/U1039/IN2                 |   v   | u_adder_cntrl/FE_OFN621_n888 | MUX2X1  | 0.008 |  11.815 |   11.946 | 
     | u_adder_cntrl/U1039/OUT                 |   v   | u_adder_cntrl/n889           | MUX2X1  | 0.459 |  12.274 |   12.405 | 
     | u_adder_cntrl/U329/IN1                  |   v   | u_adder_cntrl/n889           | NANDX2  | 0.000 |  12.275 |   12.405 | 
     | u_adder_cntrl/U329/OUT                  |   ^   | u_adder_cntrl/n890           | NANDX2  | 0.515 |  12.790 |   12.921 | 
     | u_adder_cntrl/FE_OFC985_n890/IN         |   ^   | u_adder_cntrl/n890           | BUF8X   | 0.000 |  12.790 |   12.921 | 
     | u_adder_cntrl/FE_OFC985_n890/OUT        |   ^   | u_adder_cntrl/FE_OFN985_n890 | BUF8X   | 0.812 |  13.602 |   13.733 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | u_adder_cntrl/FE_OFN985_n890 | MUX2X1  | 0.004 |  13.606 |   13.737 | 
     | u_adder_cntrl/U1040/OUT                 |   ^   | u_adder_cntrl/n897           | MUX2X1  | 0.503 |  14.109 |   14.240 | 
     | u_adder_cntrl/U1044/IN1                 |   ^   | u_adder_cntrl/n897           | NOR2X1  | 0.001 |  14.110 |   14.241 | 
     | u_adder_cntrl/U1044/OUT                 |   v   | u_adder_cntrl/n898           | NOR2X1  | 0.735 |  14.846 |   14.976 | 
     | u_adder_cntrl/U1045/IN3                 |   v   | u_adder_cntrl/n898           | OAI21   | 0.000 |  14.846 |   14.976 | 
     | u_adder_cntrl/U1045/OUT                 |   ^   | u_adder_cntrl/n899           | OAI21   | 0.369 |  15.215 |   15.345 | 
     | u_adder_cntrl/U1046/IN3                 |   ^   | u_adder_cntrl/n899           | AOI21   | 0.000 |  15.215 |   15.345 | 
     | u_adder_cntrl/U1046/OUT                 |   v   | u_adder_cntrl/n946           | AOI21   | 0.806 |  16.021 |   16.152 | 
     | u_adder_cntrl/FE_OFC614_n946/IN         |   v   | u_adder_cntrl/n946           | BUF8X   | 0.001 |  16.022 |   16.152 | 
     | u_adder_cntrl/FE_OFC614_n946/OUT        |   v   | u_adder_cntrl/FE_OFN614_n946 | BUF8X   | 0.688 |  16.709 |   16.840 | 
     | u_adder_cntrl/U457/IN2                  |   v   | u_adder_cntrl/FE_OFN614_n946 | NANDX2  | 0.003 |  16.712 |   16.843 | 
     | u_adder_cntrl/U457/OUT                  |   ^   | u_adder_cntrl/n1065          | NANDX2  | 0.496 |  17.208 |   17.339 | 
     | u_adder_cntrl/U451/IN                   |   ^   | u_adder_cntrl/n1065          | INVX4   | 0.001 |  17.209 |   17.340 | 
     | u_adder_cntrl/U451/OUT                  |   v   | u_adder_cntrl/n1075          | INVX4   | 0.344 |  17.553 |   17.684 | 
     | u_adder_cntrl/U450/IN1                  |   v   | u_adder_cntrl/n1075          | NANDX2  | 0.000 |  17.554 |   17.684 | 
     | u_adder_cntrl/U450/OUT                  |   ^   | u_adder_cntrl/n950           | NANDX2  | 0.392 |  17.945 |   18.076 | 
     | u_adder_cntrl/U449/IN                   |   ^   | u_adder_cntrl/n950           | INVX4   | 0.000 |  17.946 |   18.076 | 
     | u_adder_cntrl/U449/OUT                  |   v   | u_adder_cntrl/n1040          | INVX4   | 0.399 |  18.344 |   18.475 | 
     | u_adder_cntrl/U448/IN2                  |   v   | u_adder_cntrl/n1040          | NANDX2  | 0.001 |  18.345 |   18.476 | 
     | u_adder_cntrl/U448/OUT                  |   ^   | u_adder_cntrl/n949           | NANDX2  | 0.430 |  18.775 |   18.906 | 
     | u_adder_cntrl/U447/IN                   |   ^   | u_adder_cntrl/n949           | INVX4   | 0.001 |  18.776 |   18.906 | 
     | u_adder_cntrl/U447/OUT                  |   v   | u_adder_cntrl/n1001          | INVX4   | 0.346 |  19.121 |   19.252 | 
     | u_adder_cntrl/U1129/IN1                 |   v   | u_adder_cntrl/n1001          | AOI22   | 0.000 |  19.122 |   19.252 | 
     | u_adder_cntrl/U1129/OUT                 |   ^   | u_adder_cntrl/n1005          | AOI22   | 0.484 |  19.606 |   19.736 | 
     | u_adder_cntrl/U1131/IN2                 |   ^   | u_adder_cntrl/n1005          | NAND3X1 | 0.001 |  19.607 |   19.737 | 
     | u_adder_cntrl/U1131/OUT                 |   v   | u_adder_cntrl/n1017          | NAND3X1 | 0.544 |  20.151 |   20.281 | 
     | u_adder_cntrl/U1140/IN                  |   v   | u_adder_cntrl/n1017          | INVX4   | 0.000 |  20.151 |   20.281 | 
     | u_adder_cntrl/U1140/OUT                 |   ^   | u_adder_cntrl/n1024          | INVX4   | 0.320 |  20.471 |   20.602 | 
     | u_adder_cntrl/U1143/IN2                 |   ^   | u_adder_cntrl/n1024          | AOI22   | 0.000 |  20.471 |   20.602 | 
     | u_adder_cntrl/U1143/OUT                 |   v   | u_adder_cntrl/n1025          | AOI22   | 0.495 |  20.966 |   21.097 | 
     | u_adder_cntrl/U1144/IN3                 |   v   | u_adder_cntrl/n1025          | AOI21   | 0.000 |  20.967 |   21.097 | 
     | u_adder_cntrl/U1144/OUT                 |   ^   | u_adder_cntrl/n1027          | AOI21   | 0.589 |  21.555 |   21.686 | 
     | u_adder_cntrl/U1145/IN3                 |   ^   | u_adder_cntrl/n1027          | OAI21   | 0.001 |  21.556 |   21.687 | 
     | u_adder_cntrl/U1145/OUT                 |   v   | u_adder_cntrl/n1139          | OAI21   | 0.643 |  22.199 |   22.330 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1139          | DFFRX1  | 0.000 |  22.199 |   22.330 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |    0.077 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.077 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.549 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.552 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    1.008 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    1.013 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |    1.497 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |    1.498 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |    1.976 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |    1.981 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |    2.582 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.716 |    2.585 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_mul_cntrl/Debug_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Debug_reg_reg_1_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q     (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.675
- Setup                         0.515
+ Phase Shift                  20.000
= Required Time                22.161
- Arrival Time                 22.005
= Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.208 |    0.363 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    0.364 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    0.835 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    0.838 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    1.294 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    1.296 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    1.743 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    1.745 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.491 |   2.080 |    2.236 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.086 |    2.242 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.645 |   2.731 |    2.887 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.014 |   2.745 |    2.901 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.167 |   3.912 |    4.068 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.912 |    4.068 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.731 |   4.643 |    4.799 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.644 |    4.800 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.483 |   5.127 |    5.283 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.128 |    5.283 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.279 |   5.407 |    5.562 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.407 |    5.563 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   5.691 |    5.847 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.692 |    5.848 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.492 |   6.184 |    6.340 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.186 |    6.342 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.888 |   7.074 |    7.230 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   7.075 |    7.231 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.838 |   7.913 |    8.069 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   7.915 |    8.071 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   8.117 |    8.273 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   8.117 |    8.273 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.222 |   8.339 |    8.494 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   8.339 |    8.495 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.328 |   8.667 |    8.822 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   8.667 |    8.823 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.303 |   8.970 |    9.126 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   8.971 |    9.126 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.336 |   9.307 |    9.462 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.307 |    9.462 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.235 |   9.542 |    9.698 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.542 |    9.698 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   9.789 |    9.944 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.789 |    9.945 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |  10.039 |   10.195 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.039 |   10.195 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |  10.346 |   10.502 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.346 |   10.502 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |  10.630 |   10.786 | 
     | u_mul_cntrl/U229/IN2               |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.631 |   10.787 | 
     | u_mul_cntrl/U229/OUT               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.314 |  10.944 |   11.100 | 
     | u_mul_cntrl/U228/IN1               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.945 |   11.100 | 
     | u_mul_cntrl/U228/OUT               |   v   | u_mul_cntrl/n314               | NANDX2  | 0.323 |  11.268 |   11.424 | 
     | u_mul_cntrl/U512_dup/IN2           |   v   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.269 |   11.424 | 
     | u_mul_cntrl/U512_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.332 |  11.601 |   11.756 | 
     | u_mul_cntrl/U371/IN2               |   ^   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.601 |   11.757 | 
     | u_mul_cntrl/U371/OUT               |   v   | u_mul_cntrl/n441               | NANDX2  | 0.382 |  11.982 |   12.138 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   v   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  11.983 |   12.139 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   ^   | u_mul_cntrl/n232               | NAND3X1 | 0.643 |  12.626 |   12.782 | 
     | u_mul_cntrl/U84/IN                 |   ^   | u_mul_cntrl/n232               | INVX4   | 0.000 |  12.627 |   12.782 | 
     | u_mul_cntrl/U84/OUT                |   v   | u_mul_cntrl/n233               | INVX4   | 0.349 |  12.976 |   13.131 | 
     | u_mul_cntrl/U369/IN2               |   v   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  12.976 |   13.131 | 
     | u_mul_cntrl/U369/OUT               |   ^   | u_mul_cntrl/n448               | NANDX2  | 0.483 |  13.459 |   13.615 | 
     | u_mul_cntrl/U342/IN                |   ^   | u_mul_cntrl/n448               | INVX4   | 0.001 |  13.460 |   13.616 | 
     | u_mul_cntrl/U342/OUT               |   v   | u_mul_cntrl/n405               | INVX4   | 0.402 |  13.862 |   14.017 | 
     | u_mul_cntrl/U341/IN2               |   v   | u_mul_cntrl/n405               | NANDX2  | 0.000 |  13.862 |   14.018 | 
     | u_mul_cntrl/U341/OUT               |   ^   | u_mul_cntrl/n395               | NANDX2  | 0.583 |  14.445 |   14.600 | 
     | u_mul_cntrl/U587/IN3               |   ^   | u_mul_cntrl/n395               | NAND3X1 | 0.001 |  14.445 |   14.601 | 
     | u_mul_cntrl/U587/OUT               |   v   | u_mul_cntrl/n375               | NAND3X1 | 0.493 |  14.938 |   15.094 | 
     | u_mul_cntrl/U81/IN                 |   v   | u_mul_cntrl/n375               | INVX4   | 0.000 |  14.938 |   15.094 | 
     | u_mul_cntrl/U81/OUT                |   ^   | u_mul_cntrl/n376               | INVX4   | 0.313 |  15.251 |   15.407 | 
     | u_mul_cntrl/U291/IN2               |   ^   | u_mul_cntrl/n376               | NANDX2  | 0.000 |  15.252 |   15.408 | 
     | u_mul_cntrl/U291/OUT               |   v   | u_mul_cntrl/n754               | NANDX2  | 0.571 |  15.823 |   15.979 | 
     | u_mul_cntrl/U288/IN                |   v   | u_mul_cntrl/n754               | INVX4   | 0.004 |  15.827 |   15.983 | 
     | u_mul_cntrl/U288/OUT               |   ^   | u_mul_cntrl/n652               | INVX4   | 0.408 |  16.234 |   16.390 | 
     | u_mul_cntrl/U287/IN1               |   ^   | u_mul_cntrl/n652               | NANDX2  | 0.000 |  16.235 |   16.390 | 
     | u_mul_cntrl/U287/OUT               |   v   | u_mul_cntrl/n683               | NANDX2  | 0.265 |  16.500 |   16.656 | 
     | u_mul_cntrl/U286/IN                |   v   | u_mul_cntrl/n683               | INVX4   | 0.000 |  16.500 |   16.656 | 
     | u_mul_cntrl/U286/OUT               |   ^   | u_mul_cntrl/n717               | INVX4   | 0.509 |  17.009 |   17.164 | 
     | u_mul_cntrl/U817/IN2               |   ^   | u_mul_cntrl/n717               | AOI22   | 0.001 |  17.009 |   17.165 | 
     | u_mul_cntrl/U817/OUT               |   v   | u_mul_cntrl/n710               | AOI22   | 0.582 |  17.592 |   17.748 | 
     | u_mul_cntrl/U818/IN3               |   v   | u_mul_cntrl/n710               | OAI21   | 0.000 |  17.592 |   17.748 | 
     | u_mul_cntrl/U818/OUT               |   ^   | u_mul_cntrl/n788               | OAI21   | 0.471 |  18.063 |   18.218 | 
     | u_mul_cntrl/FE_OFC680_n788/IN      |   ^   | u_mul_cntrl/n788               | INVX4   | 0.000 |  18.063 |   18.219 | 
     | u_mul_cntrl/FE_OFC680_n788/OUT     |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.309 |  18.372 |   18.527 | 
     | u_mul_cntrl/FE_OFC681_n788/IN      |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.000 |  18.372 |   18.528 | 
     | u_mul_cntrl/FE_OFC681_n788/OUT     |   ^   | u_mul_cntrl/FE_OFN681_n788     | INVX4   | 0.263 |  18.635 |   18.791 | 
     | u_mul_cntrl/FE_RC_245_0/IN2        |   ^   | u_mul_cntrl/FE_OFN681_n788     | NANDX2  | 0.001 |  18.636 |   18.792 | 
     | u_mul_cntrl/FE_RC_245_0/OUT        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.201 |  18.838 |   18.993 | 
     | u_mul_cntrl/FE_RC_242_0/IN1        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.000 |  18.838 |   18.993 | 
     | u_mul_cntrl/FE_RC_242_0/OUT        |   ^   | u_mul_cntrl/n791               | NANDX2  | 0.229 |  19.067 |   19.223 | 
     | u_mul_cntrl/FE_RC_304_0/IN4        |   ^   | u_mul_cntrl/n791               | AOI22   | 0.000 |  19.067 |   19.223 | 
     | u_mul_cntrl/FE_RC_304_0/OUT        |   v   | u_mul_cntrl/n792               | AOI22   | 0.336 |  19.403 |   19.559 | 
     | u_mul_cntrl/U284/IN2               |   v   | u_mul_cntrl/n792               | NANDX2  | 0.000 |  19.403 |   19.559 | 
     | u_mul_cntrl/U284/OUT               |   ^   | u_mul_cntrl/n855               | NANDX2  | 0.455 |  19.858 |   20.014 | 
     | u_mul_cntrl/U594/IN1               |   ^   | u_mul_cntrl/n855               | NOR2X1  | 0.000 |  19.859 |   20.014 | 
     | u_mul_cntrl/U594/OUT               |   v   | u_mul_cntrl/n426               | NOR2X1  | 0.481 |  20.340 |   20.496 | 
     | u_mul_cntrl/FE_OCPC1091_n426/IN    |   v   | u_mul_cntrl/n426               | BUF4X   | 0.000 |  20.340 |   20.496 | 
     | u_mul_cntrl/FE_OCPC1091_n426/OUT   |   v   | u_mul_cntrl/FE_OCPN1091_n426   | BUF4X   | 0.500 |  20.840 |   20.995 | 
     | u_mul_cntrl/U601/IN2               |   v   | u_mul_cntrl/FE_OCPN1091_n426   | OAI21   | 0.001 |  20.840 |   20.996 | 
     | u_mul_cntrl/U601/OUT               |   ^   | u_mul_cntrl/n797               | OAI21   | 0.295 |  21.136 |   21.291 | 
     | u_mul_cntrl/FE_RC_283_0/IN4        |   ^   | u_mul_cntrl/n797               | AOI22   | 0.000 |  21.136 |   21.291 | 
     | u_mul_cntrl/FE_RC_283_0/OUT        |   v   | u_mul_cntrl/n798               | AOI22   | 0.453 |  21.588 |   21.744 | 
     | u_mul_cntrl/U398/IN                |   v   | u_mul_cntrl/n798               | INVX4   | 0.000 |  21.589 |   21.744 | 
     | u_mul_cntrl/U398/OUT               |   ^   | u_mul_cntrl/n862               | INVX4   | 0.416 |  22.005 |   22.160 | 
     | u_mul_cntrl/Debug_reg_reg_1_/D     |   ^   | u_mul_cntrl/n862               | DFFRX1  | 0.000 |  22.005 |   22.161 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |    0.052 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.052 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.524 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.527 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.983 | 
     | CLK__L3_I3/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.988 | 
     | CLK__L3_I3/OUT                   |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    1.408 | 
     | CLK__L4_I17/IN                   |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    1.408 | 
     | CLK__L4_I17/OUT                  |   ^   | CLK__L4_N17 | BUF8X  | 0.497 |   2.061 |    1.905 | 
     | CLK__L5_I61/IN                   |   ^   | CLK__L4_N17 | BUF8X  | 0.007 |   2.069 |    1.913 | 
     | CLK__L5_I61/OUT                  |   ^   | CLK__L5_N61 | BUF8X  | 0.604 |   2.673 |    2.517 | 
     | u_mul_cntrl/Debug_reg_reg_1_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.003 |   2.675 |    2.520 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.649
- Setup                         0.647
+ Phase Shift                  20.000
= Required Time                22.002
- Arrival Time                 21.827
= Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    0.383 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    0.383 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    0.855 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    0.858 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    1.314 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    1.319 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    1.739 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    1.739 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    2.347 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    2.348 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    2.966 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    2.967 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    4.225 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    4.225 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    5.171 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.997 |    5.173 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    5.553 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    5.553 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    5.850 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    5.850 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    6.554 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    6.555 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    7.084 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    7.085 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    7.659 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    7.660 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    8.223 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    8.224 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |    8.989 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |    8.989 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |    9.556 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |    9.556 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |    9.842 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |    9.842 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   10.157 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   10.157 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   10.473 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   10.473 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   10.768 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   10.768 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   11.411 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   11.411 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   11.943 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   11.944 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   12.622 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   12.622 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   13.155 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   13.156 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   13.865 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   13.865 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   14.416 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   14.416 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   15.536 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   15.536 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   16.730 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   16.731 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   17.160 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   17.161 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   17.585 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   17.585 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   17.919 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   17.919 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   18.475 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.302 |   18.477 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.344 |  18.645 |   18.821 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.645 |   18.821 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.626 |  19.271 |   19.446 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.273 |   19.448 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.543 |   19.719 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.544 |   19.719 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.338 |  19.882 |   20.057 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.882 |   20.057 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.671 |  20.553 |   20.728 | 
     | u_mul_cntrl/U27/IN3                                |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.001 |  20.554 |   20.729 | 
     | u_mul_cntrl/U27/OUT                                |   v   | u_mul_cntrl/n21                                 | AOI21   | 0.754 |  21.308 |   21.483 | 
     | u_mul_cntrl/U28/IN3                                |   v   | u_mul_cntrl/n21                                 | OAI21   | 0.000 |  21.308 |   21.483 | 
     | u_mul_cntrl/U28/OUT                                |   ^   | u_mul_cntrl/n874                                | OAI21   | 0.519 |  21.827 |   22.002 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_5_/D            |   ^   | u_mul_cntrl/n874                                | DFFRX1  | 0.000 |  21.827 |   22.002 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |    0.032 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.033 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.504 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.507 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.963 | 
     | CLK__L3_I1/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.969 | 
     | CLK__L3_I1/OUT                            |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    1.399 | 
     | CLK__L4_I9/IN                             |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    1.400 | 
     | CLK__L4_I9/OUT                            |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    1.878 | 
     | CLK__L5_I23/IN                            |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    1.882 | 
     | CLK__L5_I23/OUT                           |   ^   | CLK__L5_N23 | BUF8X  | 0.587 |   2.644 |    2.468 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_5_/CLK |   ^   | CLK__L5_N23 | DFFRX1 | 0.006 |   2.649 |    2.474 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.865
+ Phase Shift                  20.000
= Required Time                21.910
- Arrival Time                 21.724
= Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.208 |    0.394 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.208 |    0.394 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.471 |   0.679 |    0.865 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.682 |    0.869 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.456 |   1.138 |    1.325 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.144 |    1.330 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.484 |   1.628 |    1.814 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.629 |    1.815 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.477 |   2.106 |    2.293 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.111 |    2.297 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.609 |   2.720 |    2.906 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.006 |   2.726 |    2.912 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.515 |   4.241 |    4.427 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.241 |    4.427 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.791 |   5.032 |    5.218 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.032 |    5.218 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.312 |   5.344 |    5.530 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.344 |    5.530 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.410 |   5.754 |    5.941 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.756 |    5.942 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.265 |   6.021 |    6.207 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.021 |    6.207 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.424 |   6.445 |    6.631 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   6.446 |    6.632 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.308 |   6.754 |    6.940 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.754 |    6.940 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.335 |   7.090 |    7.276 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.090 |    7.276 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.322 |   7.412 |    7.598 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.413 |    7.599 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.353 |   7.766 |    7.952 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.766 |    7.952 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   7.989 |    8.175 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   7.989 |    8.175 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.383 |   8.372 |    8.558 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.372 |    8.559 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.297 |   8.669 |    8.855 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.669 |    8.855 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.379 |   9.048 |    9.234 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   9.048 |    9.235 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   9.379 |    9.565 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.379 |    9.565 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   9.621 |    9.807 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.621 |    9.807 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   9.926 |   10.112 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.926 |   10.113 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |  10.443 |   10.629 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.443 |   10.629 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.379 |  10.822 |   11.008 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.822 |   11.009 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.393 |  11.216 |   11.402 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.216 |   11.402 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.385 |  11.601 |   11.787 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.601 |   11.787 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.580 |  12.181 |   12.367 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.181 |   12.367 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |  12.685 |   12.872 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.001 |  12.686 |   12.872 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.538 |  13.224 |   13.410 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.001 |  13.225 |   13.411 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.358 |  13.583 |   13.769 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.001 |  13.583 |   13.769 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.263 |  13.846 |   14.032 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.846 |   14.032 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.353 |  14.199 |   14.385 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.001 |  14.200 |   14.386 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.559 |  14.759 |   14.945 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.762 |   14.948 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.346 |  15.107 |   15.293 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.107 |   15.294 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.371 |  15.478 |   15.664 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.478 |   15.664 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.336 |  15.815 |   16.001 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.815 |   16.001 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.722 |  16.537 |   16.723 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.537 |   16.723 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.430 |  16.968 |   17.154 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  16.969 |   17.155 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.387 |  17.356 |   17.542 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.356 |   17.542 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.229 |  17.586 |   17.772 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.586 |   17.772 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.327 |  17.912 |   18.098 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  17.913 |   18.099 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.234 |  18.146 |   18.332 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.146 |   18.333 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.403 |  18.549 |   18.736 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  18.550 |   18.736 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.256 |  18.806 |   18.992 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  18.806 |   18.992 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.724 |  19.530 |   19.717 | 
     | u_adder_cntrl/FE_RC_192_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.001 |  19.531 |   19.718 | 
     | u_adder_cntrl/FE_RC_192_0/OUT               |   v   | u_adder_cntrl/FE_RN_116_0             | NANDX2  | 0.391 |  19.923 |   20.109 | 
     | u_adder_cntrl/FE_RC_186_0/IN2               |   v   | u_adder_cntrl/FE_RN_116_0             | NAND3X1 | 0.000 |  19.923 |   20.109 | 
     | u_adder_cntrl/FE_RC_186_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_6            | NAND3X1 | 0.591 |  20.514 |   20.700 | 
     | u_adder_cntrl/U511/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_6            | NANDX2  | 0.000 |  20.514 |   20.701 | 
     | u_adder_cntrl/U511/OUT                      |   v   | u_adder_cntrl/n549                    | NANDX2  | 0.350 |  20.864 |   21.050 | 
     | u_adder_cntrl/U789/IN3                      |   v   | u_adder_cntrl/n549                    | NAND3X1 | 0.000 |  20.864 |   21.051 | 
     | u_adder_cntrl/U789/OUT                      |   ^   | u_adder_cntrl/n1162                   | NAND3X1 | 0.858 |  21.722 |   21.908 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D   |   ^   | u_adder_cntrl/n1162                   | DFFRX1  | 0.002 |  21.724 |   21.910 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |    0.022 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.022 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.493 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.496 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.952 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.958 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    1.388 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    1.389 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.512 |   2.088 |    1.902 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.012 |   2.100 |    1.914 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.671 |   2.771 |    2.585 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.004 |   2.775 |    2.589 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.596
- Setup                         0.659
+ Phase Shift                  20.000
= Required Time                21.937
- Arrival Time                 21.750
= Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    0.395 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    0.395 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    0.867 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    0.870 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    1.326 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    1.331 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    1.751 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    1.751 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    2.359 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    2.360 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    2.978 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    2.979 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    4.237 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    4.237 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    5.183 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.997 |    5.185 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    5.565 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    5.565 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    5.862 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    5.863 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    6.566 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    6.567 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    7.096 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    7.097 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    7.671 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    7.672 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    8.235 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    8.236 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |    9.001 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |    9.002 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |    9.568 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |    9.568 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |    9.854 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |    9.854 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   10.169 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   10.169 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   10.485 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   10.485 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   10.780 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   10.780 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   11.423 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   11.423 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   11.955 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   11.956 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   12.634 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   12.634 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   13.167 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   13.168 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   13.877 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   13.877 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   14.428 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   14.428 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   15.548 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   15.548 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   16.743 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   16.743 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   17.173 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   17.173 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   17.597 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   17.597 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   17.931 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   17.931 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   18.487 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.302 |   18.489 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.344 |  18.645 |   18.833 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.645 |   18.833 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.626 |  19.271 |   19.458 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.273 |   19.460 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.543 |   19.731 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.544 |   19.731 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.338 |  19.882 |   20.069 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.882 |   20.070 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.671 |  20.553 |   20.740 | 
     | u_mul_cntrl/U567/IN3                               |   ^   | u_mul_cntrl/n340                                | AOI21   | 0.002 |  20.555 |   20.742 | 
     | u_mul_cntrl/U567/OUT                               |   v   | u_mul_cntrl/n341                                | AOI21   | 0.701 |  21.255 |   21.443 | 
     | u_mul_cntrl/U568/IN3                               |   v   | u_mul_cntrl/n341                                | OAI21   | 0.000 |  21.255 |   21.443 | 
     | u_mul_cntrl/U568/OUT                               |   ^   | u_mul_cntrl/n876                                | OAI21   | 0.494 |  21.749 |   21.937 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_3_/D            |   ^   | u_mul_cntrl/n876                                | DFFRX1  | 0.001 |  21.750 |   21.937 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |    0.020 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.020 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.492 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.495 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.951 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.957 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    1.376 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    1.376 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.839 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.844 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.563 |   2.594 |    2.407 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.002 |   2.596 |    2.409 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.658
- Setup                         0.399
+ Phase Shift                  20.000
= Required Time                22.258
- Arrival Time                 22.060
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.208 |    0.406 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.208 |    0.407 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.471 |   0.679 |    0.878 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.682 |    0.881 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.456 |   1.138 |    1.337 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.140 |    1.339 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.447 |   1.588 |    1.786 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.590 |    1.788 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.491 |   2.080 |    2.279 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.086 |    2.285 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.645 |   2.731 |    2.930 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.014 |   2.745 |    2.944 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.167 |   3.912 |    4.111 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.912 |    4.111 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.731 |   4.643 |    4.842 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.644 |    4.843 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.483 |   5.127 |    5.326 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.128 |    5.326 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.279 |   5.407 |    5.605 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.407 |    5.606 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   5.691 |    5.890 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.692 |    5.891 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.492 |   6.184 |    6.383 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.186 |    6.385 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.888 |   7.074 |    7.273 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   7.075 |    7.274 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.838 |   7.913 |    8.112 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   7.915 |    8.114 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   8.117 |    8.316 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   8.117 |    8.316 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.222 |   8.339 |    8.537 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   8.339 |    8.538 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.328 |   8.667 |    8.865 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   8.667 |    8.866 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.303 |   8.970 |    9.169 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   8.971 |    9.169 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.336 |   9.307 |    9.505 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.307 |    9.505 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.235 |   9.542 |    9.741 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.542 |    9.741 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   9.789 |    9.987 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.789 |    9.988 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |  10.039 |   10.238 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.039 |   10.238 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |  10.346 |   10.545 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.346 |   10.545 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |  10.630 |   10.829 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.631 |   10.830 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.417 |  11.047 |   11.246 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.001 |  11.048 |   11.247 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.636 |  11.684 |   11.883 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.684 |   11.883 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.572 |  12.257 |   12.455 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.257 |   12.456 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.456 |  12.713 |   12.912 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.714 |   12.912 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.274 |  12.987 |   13.186 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  12.988 |   13.186 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.361 |  13.349 |   13.547 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.350 |   13.549 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.382 |  13.732 |   13.930 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.732 |   13.931 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.459 |  14.191 |   14.390 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.192 |   14.391 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.397 |  14.590 |   14.788 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.590 |   14.788 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.996 |  15.586 |   15.784 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.587 |   15.785 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  16.327 |   16.526 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.327 |   16.526 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  16.762 |   16.961 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.763 |   16.961 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.559 |  17.322 |   17.520 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.000 |  17.322 |   17.521 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.257 |  17.579 |   17.778 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.579 |   17.778 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.340 |  17.919 |   18.118 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  17.919 |   18.118 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.351 |  18.270 |   18.469 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.271 |   18.469 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.414 |  18.684 |   18.883 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.685 |   18.884 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.637 |  19.323 |   19.522 | 
     | u_mul_cntrl/FE_OFC1005_n739/IN          |   ^   | u_mul_cntrl/n739                   | BUF4X   | 0.000 |  19.323 |   19.522 | 
     | u_mul_cntrl/FE_OFC1005_n739/OUT         |   ^   | u_mul_cntrl/FE_OFN1005_n739        | BUF4X   | 0.701 |  20.024 |   20.223 | 
     | u_mul_cntrl/U840/IN                     |   ^   | u_mul_cntrl/FE_OFN1005_n739        | INVX4   | 0.000 |  20.024 |   20.223 | 
     | u_mul_cntrl/U840/OUT                    |   v   | u_mul_cntrl/n744                   | INVX4   | 0.197 |  20.221 |   20.420 | 
     | u_mul_cntrl/U842/IN4                    |   v   | u_mul_cntrl/n744                   | AOI22   | 0.000 |  20.221 |   20.420 | 
     | u_mul_cntrl/U842/OUT                    |   ^   | u_mul_cntrl/n750                   | AOI22   | 0.500 |  20.721 |   20.920 | 
     | u_mul_cntrl/U844/IN2                    |   ^   | u_mul_cntrl/n750                   | NAND3X1 | 0.001 |  20.722 |   20.921 | 
     | u_mul_cntrl/U844/OUT                    |   v   | u_mul_cntrl/n769                   | NAND3X1 | 0.394 |  21.116 |   21.315 | 
     | u_mul_cntrl/U850/IN1                    |   v   | u_mul_cntrl/n769                   | OAI21   | 0.000 |  21.117 |   21.315 | 
     | u_mul_cntrl/U850/OUT                    |   ^   | u_mul_cntrl/n770                   | OAI21   | 0.377 |  21.493 |   21.692 | 
     | u_mul_cntrl/U851/IN3                    |   ^   | u_mul_cntrl/n770                   | OAI21   | 0.000 |  21.493 |   21.692 | 
     | u_mul_cntrl/U851/OUT                    |   v   | u_mul_cntrl/n865                   | OAI21   | 0.566 |  22.059 |   22.258 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_6_/D |   v   | u_mul_cntrl/n865                   | DFFRX1  | 0.000 |  22.060 |   22.258 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |    0.009 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.009 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.481 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.484 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.940 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.945 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    1.365 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    1.365 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.497 |   2.061 |    1.862 | 
     | CLK__L5_I59/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.005 |   2.066 |    1.867 | 
     | CLK__L5_I59/OUT                           |   ^   | CLK__L5_N59 | BUF8X  | 0.591 |   2.657 |    2.459 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N59 | DFFRX1 | 0.001 |   2.658 |    2.459 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.664
- Setup                         0.628
+ Phase Shift                  20.000
= Required Time                22.037
- Arrival Time                 21.833
= Slack Time                    0.204
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.208 |    0.412 | 
     | CLK__L1_I0/IN                            |   ^   | CLK                                 | BUF8X   | 0.000 |   0.208 |    0.412 | 
     | CLK__L1_I0/OUT                           |   ^   | CLK__L1_N0                          | BUF8X   | 0.471 |   0.679 |    0.883 | 
     | CLK__L2_I0/IN                            |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.682 |    0.886 | 
     | CLK__L2_I0/OUT                           |   ^   | CLK__L2_N0                          | BUF8X   | 0.456 |   1.139 |    1.342 | 
     | CLK__L3_I2/IN                            |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.140 |    1.344 | 
     | CLK__L3_I2/OUT                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.447 |   1.588 |    1.792 | 
     | CLK__L4_I13/IN                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.590 |    1.794 | 
     | CLK__L4_I13/OUT                          |   ^   | CLK__L4_N13                         | BUF8X   | 0.491 |   2.080 |    2.284 | 
     | CLK__L5_I44/IN                           |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.086 |    2.290 | 
     | CLK__L5_I44/OUT                          |   ^   | CLK__L5_N44                         | BUF8X   | 0.645 |   2.731 |    2.935 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK__L5_N44                         | DFFRX1  | 0.014 |   2.745 |    2.949 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.167 |   3.912 |    4.116 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.912 |    4.116 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.731 |   4.643 |    4.847 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.644 |    4.848 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.483 |   5.127 |    5.331 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.128 |    5.332 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.279 |   5.407 |    5.611 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   5.407 |    5.611 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.285 |   5.691 |    5.895 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   5.692 |    5.896 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.492 |   6.184 |    6.388 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.186 |    6.390 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.888 |   7.074 |    7.278 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   7.075 |    7.279 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.838 |   7.913 |    8.117 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   7.915 |    8.119 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   8.117 |    8.321 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   8.117 |    8.321 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.222 |   8.339 |    8.543 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   8.339 |    8.543 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.328 |   8.667 |    8.871 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   8.668 |    8.871 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.303 |   8.970 |    9.174 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   8.971 |    9.175 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.336 |   9.307 |    9.510 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.307 |    9.511 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.235 |   9.542 |    9.746 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.542 |    9.746 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   9.789 |    9.993 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.789 |    9.993 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |  10.039 |   10.243 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.039 |   10.243 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |  10.346 |   10.550 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.346 |   10.550 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |  10.630 |   10.834 | 
     | u_mul_cntrl/U229/IN2                     |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.631 |   10.835 | 
     | u_mul_cntrl/U229/OUT                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.314 |  10.944 |   11.148 | 
     | u_mul_cntrl/U228/IN1                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |  10.945 |   11.149 | 
     | u_mul_cntrl/U228/OUT                     |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.323 |  11.268 |   11.472 | 
     | u_mul_cntrl/U512_dup/IN2                 |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |  11.269 |   11.472 | 
     | u_mul_cntrl/U512_dup/OUT                 |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.332 |  11.601 |   11.805 | 
     | u_mul_cntrl/U371/IN2                     |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.601 |   11.805 | 
     | u_mul_cntrl/U371/OUT                     |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.382 |  11.982 |   12.186 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  11.983 |   12.187 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.643 |  12.626 |   12.830 | 
     | u_mul_cntrl/U84/IN                       |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.627 |   12.830 | 
     | u_mul_cntrl/U84/OUT                      |   v   | u_mul_cntrl/n233                    | INVX4   | 0.349 |  12.976 |   13.180 | 
     | u_mul_cntrl/U369/IN2                     |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  12.976 |   13.180 | 
     | u_mul_cntrl/U369/OUT                     |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.483 |  13.459 |   13.663 | 
     | u_mul_cntrl/U342/IN                      |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.460 |   13.664 | 
     | u_mul_cntrl/U342/OUT                     |   v   | u_mul_cntrl/n405                    | INVX4   | 0.402 |  13.862 |   14.065 | 
     | u_mul_cntrl/U341/IN2                     |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.862 |   14.066 | 
     | u_mul_cntrl/U341/OUT                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.583 |  14.445 |   14.648 | 
     | u_mul_cntrl/U258/IN2                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.446 |   14.650 | 
     | u_mul_cntrl/U258/OUT                     |   v   | u_mul_cntrl/n297                    | NANDX2  | 0.425 |  14.871 |   15.075 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   v   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.871 |   15.075 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.712 |  15.583 |   15.787 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.583 |   15.787 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.816 |  16.399 |   16.603 | 
     | u_mul_cntrl/U4/IN                        |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.399 |   16.603 | 
     | u_mul_cntrl/U4/OUT                       |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.476 |  16.876 |   17.080 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.877 |   17.081 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.183 |  17.060 |   17.264 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.060 |   17.264 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.354 |  17.414 |   17.618 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.415 |   17.619 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.276 |  17.691 |   17.895 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.691 |   17.895 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.528 |  18.219 |   18.423 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.220 |   18.424 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   v   | u_mul_cntrl/n56                     | INVX4   | 0.436 |  18.655 |   18.859 | 
     | u_mul_cntrl/U256/IN2                     |   v   | u_mul_cntrl/n56                     | NANDX2  | 0.001 |  18.656 |   18.860 | 
     | u_mul_cntrl/U256/OUT                     |   ^   | u_mul_cntrl/n111                    | NANDX2  | 0.367 |  19.023 |   19.227 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/IN2  |   ^   | u_mul_cntrl/n111                    | NOR2X1  | 0.000 |  19.023 |   19.227 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/OUT  |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | NOR2X1  | 0.599 |  19.622 |   19.826 | 
     | u_mul_cntrl/U477/IN                      |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | INVX1   | 0.000 |  19.622 |   19.826 | 
     | u_mul_cntrl/U477/OUT                     |   ^   | u_mul_cntrl/n121                    | INVX1   | 0.462 |  20.084 |   20.288 | 
     | u_mul_cntrl/U61/IN2                      |   ^   | u_mul_cntrl/n121                    | AOI21   | 0.000 |  20.084 |   20.288 | 
     | u_mul_cntrl/U61/OUT                      |   v   | u_mul_cntrl/n46                     | AOI21   | 0.409 |  20.493 |   20.697 | 
     | u_mul_cntrl/U63/IN2                      |   v   | u_mul_cntrl/n46                     | OAI21   | 0.000 |  20.493 |   20.697 | 
     | u_mul_cntrl/U63/OUT                      |   ^   | u_mul_cntrl/n49                     | OAI21   | 0.547 |  21.040 |   21.244 | 
     | u_mul_cntrl/U67/IN                       |   ^   | u_mul_cntrl/n49                     | INVX4   | 0.001 |  21.041 |   21.245 | 
     | u_mul_cntrl/U67/OUT                      |   v   | u_mul_cntrl/n51                     | INVX4   | 0.286 |  21.327 |   21.531 | 
     | u_mul_cntrl/U65/IN2                      |   v   | u_mul_cntrl/n51                     | OAI21   | 0.000 |  21.327 |   21.531 | 
     | u_mul_cntrl/U65/OUT                      |   ^   | u_mul_cntrl/n872                    | OAI21   | 0.505 |  21.832 |   22.036 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_7_/D  |   ^   | u_mul_cntrl/n872                    | DFFRX1  | 0.000 |  21.833 |   22.037 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |    0.004 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |    0.004 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.475 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.478 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.935 | 
     | CLK__L3_I1/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.940 | 
     | CLK__L3_I1/OUT                            |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    1.371 | 
     | CLK__L4_I9/IN                             |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    1.371 | 
     | CLK__L4_I9/OUT                            |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    1.849 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    1.853 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.600 |   2.657 |    2.453 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.007 |   2.664 |    2.461 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.669
- Setup                         0.393
+ Phase Shift                  20.000
= Required Time                22.276
- Arrival Time                 21.948
= Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.208 |    0.536 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.208 |    0.536 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.471 |   0.679 |    1.007 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.682 |    1.011 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.456 |   1.138 |    1.467 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.140 |    1.469 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.447 |   1.588 |    1.916 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.590 |    1.918 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.491 |   2.080 |    2.408 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.086 |    2.414 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.645 |   2.731 |    3.060 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.014 |   2.745 |    3.073 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.167 |   3.912 |    4.240 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.912 |    4.240 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.731 |   4.643 |    4.971 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.644 |    4.972 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.483 |   5.127 |    5.455 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.128 |    5.456 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.279 |   5.407 |    5.735 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.407 |    5.735 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   5.691 |    6.020 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.692 |    6.020 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.492 |   6.184 |    6.512 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.186 |    6.514 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.888 |   7.074 |    7.402 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   7.075 |    7.404 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.838 |   7.913 |    8.241 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   7.915 |    8.243 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   8.117 |    8.445 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   8.117 |    8.445 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.222 |   8.339 |    8.667 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   8.339 |    8.667 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.328 |   8.667 |    8.995 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   8.667 |    8.996 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.303 |   8.970 |    9.299 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   8.971 |    9.299 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.336 |   9.307 |    9.635 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.307 |    9.635 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.235 |   9.542 |    9.870 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.542 |    9.870 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   9.789 |   10.117 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.789 |   10.117 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |  10.039 |   10.367 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.039 |   10.368 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |  10.346 |   10.674 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.346 |   10.674 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |  10.630 |   10.959 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.631 |   10.959 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.417 |  11.047 |   11.376 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.001 |  11.048 |   11.376 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.636 |  11.684 |   12.012 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.684 |   12.012 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.572 |  12.257 |   12.585 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.257 |   12.585 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.456 |  12.713 |   13.042 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.714 |   13.042 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.274 |  12.987 |   13.316 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  12.988 |   13.316 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.361 |  13.349 |   13.677 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.350 |   13.678 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.382 |  13.732 |   14.060 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.732 |   14.060 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.459 |  14.191 |   14.519 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.192 |   14.520 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.397 |  14.590 |   14.918 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.590 |   14.918 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.996 |  15.586 |   15.914 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.587 |   15.915 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  16.327 |   16.655 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.327 |   16.655 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  16.762 |   17.091 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.763 |   17.091 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.559 |  17.322 |   17.650 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.000 |  17.322 |   17.650 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.257 |  17.579 |   17.907 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.579 |   17.907 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.340 |  17.919 |   18.247 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  17.919 |   18.247 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.351 |  18.270 |   18.599 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.271 |   18.599 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.414 |  18.684 |   19.012 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.685 |   19.014 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.637 |  19.323 |   19.651 | 
     | u_mul_cntrl/FE_OFC1005_n739/IN          |   ^   | u_mul_cntrl/n739                   | BUF4X   | 0.000 |  19.323 |   19.652 | 
     | u_mul_cntrl/FE_OFC1005_n739/OUT         |   ^   | u_mul_cntrl/FE_OFN1005_n739        | BUF4X   | 0.701 |  20.024 |   20.352 | 
     | u_mul_cntrl/U840/IN                     |   ^   | u_mul_cntrl/FE_OFN1005_n739        | INVX4   | 0.000 |  20.024 |   20.352 | 
     | u_mul_cntrl/U840/OUT                    |   v   | u_mul_cntrl/n744                   | INVX4   | 0.197 |  20.221 |   20.549 | 
     | u_mul_cntrl/U48/IN3                     |   v   | u_mul_cntrl/n744                   | AOI22   | 0.000 |  20.221 |   20.550 | 
     | u_mul_cntrl/U48/OUT                     |   ^   | u_mul_cntrl/n34                    | AOI22   | 0.288 |  20.510 |   20.838 | 
     | u_mul_cntrl/U52/IN2                     |   ^   | u_mul_cntrl/n34                    | NAND3X1 | 0.000 |  20.510 |   20.838 | 
     | u_mul_cntrl/U52/OUT                     |   v   | u_mul_cntrl/n38                    | NAND3X1 | 0.320 |  20.829 |   21.158 | 
     | u_mul_cntrl/U59/IN1                     |   v   | u_mul_cntrl/n38                    | OAI21   | 0.000 |  20.829 |   21.158 | 
     | u_mul_cntrl/U59/OUT                     |   ^   | u_mul_cntrl/n45                    | OAI21   | 0.523 |  21.352 |   21.680 | 
     | u_mul_cntrl/U60/IN3                     |   ^   | u_mul_cntrl/n45                    | OAI21   | 0.001 |  21.353 |   21.681 | 
     | u_mul_cntrl/U60/OUT                     |   v   | u_mul_cntrl/n866                   | OAI21   | 0.595 |  21.948 |   22.276 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_5_/D |   v   | u_mul_cntrl/n866                   | DFFRX1  | 0.000 |  21.948 |   22.276 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.120 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.120 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.351 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.354 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.810 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.816 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    1.235 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    1.236 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.497 |   2.061 |    1.733 | 
     | CLK__L5_I60/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.005 |   2.066 |    1.738 | 
     | CLK__L5_I60/OUT                           |   ^   | CLK__L5_N60 | BUF8X  | 0.600 |   2.666 |    2.338 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N60 | DFFRX1 | 0.003 |   2.669 |    2.341 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.724
- Setup                         0.514
+ Phase Shift                  20.000
= Required Time                22.211
- Arrival Time                 21.879
= Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.208 |    0.540 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.208 |    0.540 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.471 |   0.679 |    1.011 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.682 |    1.014 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.456 |   1.138 |    1.470 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.144 |    1.476 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.484 |   1.628 |    1.960 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.629 |    1.961 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.477 |   2.106 |    2.438 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.111 |    2.443 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.609 |   2.720 |    3.052 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.006 |   2.726 |    3.058 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.515 |   4.241 |    4.573 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.241 |    4.573 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.791 |   5.032 |    5.364 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.032 |    5.364 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.312 |   5.344 |    5.676 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.344 |    5.676 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.410 |   5.754 |    6.086 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.756 |    6.088 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.265 |   6.021 |    6.353 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.021 |    6.353 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.424 |   6.445 |    6.777 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   6.446 |    6.778 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.308 |   6.754 |    7.086 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.754 |    7.086 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.335 |   7.090 |    7.421 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.090 |    7.422 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.322 |   7.412 |    7.744 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.413 |    7.745 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.353 |   7.766 |    8.098 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.766 |    8.098 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   7.989 |    8.321 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   7.989 |    8.321 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.383 |   8.372 |    8.704 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.372 |    8.704 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.297 |   8.669 |    9.001 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.669 |    9.001 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.379 |   9.048 |    9.380 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   9.048 |    9.380 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   9.379 |    9.711 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.379 |    9.711 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   9.621 |    9.953 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.621 |    9.953 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   9.926 |   10.258 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.926 |   10.258 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |  10.443 |   10.774 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.443 |   10.775 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.379 |  10.822 |   11.154 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.822 |   11.154 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.393 |  11.216 |   11.548 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.216 |   11.548 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.385 |  11.601 |   11.933 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.601 |   11.933 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.580 |  12.181 |   12.513 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.181 |   12.513 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |  12.685 |   13.017 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.001 |  12.686 |   13.018 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.538 |  13.224 |   13.555 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.001 |  13.225 |   13.556 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.358 |  13.583 |   13.914 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.001 |  13.583 |   13.915 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.263 |  13.846 |   14.178 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.846 |   14.178 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.353 |  14.199 |   14.531 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.001 |  14.200 |   14.532 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.559 |  14.759 |   15.091 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.762 |   15.093 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.346 |  15.107 |   15.439 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.107 |   15.439 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.371 |  15.478 |   15.810 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.478 |   15.810 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.336 |  15.815 |   16.147 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.815 |   16.147 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.722 |  16.537 |   16.869 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.537 |   16.869 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.430 |  16.968 |   17.299 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  16.969 |   17.301 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.387 |  17.356 |   17.688 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.356 |   17.688 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.229 |  17.586 |   17.917 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.586 |   17.917 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.327 |  17.912 |   18.244 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  17.913 |   18.244 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.234 |  18.146 |   18.478 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.146 |   18.478 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.403 |  18.549 |   18.881 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  18.550 |   18.882 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.256 |  18.806 |   19.138 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                |   v   | u_adder_cntrl/FE_RN_25_0              | NANDX2  | 0.000 |  18.806 |   19.138 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.724 |  19.530 |   19.862 | 
     | u_adder_cntrl/FE_RC_152_0/IN2               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11 | NANDX2  | 0.002 |  19.533 |   19.865 | 
     | u_adder_cntrl/FE_RC_152_0/OUT               |   v   | u_adder_cntrl/FE_RN_153_0             | NANDX2  | 0.402 |  19.934 |   20.266 | 
     | u_adder_cntrl/FE_RC_151_0/IN2               |   v   | u_adder_cntrl/FE_RN_153_0             | NANDX2  | 0.000 |  19.935 |   20.266 | 
     | u_adder_cntrl/FE_RC_151_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n8  | NANDX2  | 0.343 |  20.277 |   20.609 | 
     | u_adder_cntrl/FE_RC_76_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n8  | NAND3X1 | 0.000 |  20.277 |   20.609 | 
     | u_adder_cntrl/FE_RC_76_0/OUT                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n2  | NAND3X1 | 0.277 |  20.554 |   20.886 | 
     | u_adder_cntrl/FE_RC_150_0/IN3               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n2  | OAI21   | 0.000 |  20.554 |   20.886 | 
     | u_adder_cntrl/FE_RC_150_0/OUT               |   ^   | u_adder_cntrl/C493_DATA2_7            | OAI21   | 0.309 |  20.863 |   21.195 | 
     | u_adder_cntrl/FE_RC_69_0/IN2                |   ^   | u_adder_cntrl/C493_DATA2_7            | AOI21   | 0.000 |  20.864 |   21.195 | 
     | u_adder_cntrl/FE_RC_69_0/OUT                |   v   | u_adder_cntrl/FE_RN_57_0              | AOI21   | 0.565 |  21.429 |   21.761 | 
     | u_adder_cntrl/FE_RC_71_0/IN                 |   v   | u_adder_cntrl/FE_RN_57_0              | INVX4   | 0.001 |  21.429 |   21.761 | 
     | u_adder_cntrl/FE_RC_71_0/OUT                |   ^   | u_adder_cntrl/n1164                   | INVX4   | 0.449 |  21.878 |   22.210 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D   |   ^   | u_adder_cntrl/n1164                   | DFFRX1  | 0.000 |  21.879 |   22.211 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -0.124 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.124 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.347 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.351 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.807 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.812 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    1.243 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.576 |    1.244 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |    1.750 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |    1.763 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.622 |   2.717 |    2.385 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.007 |   2.724 |    2.392 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.664
- Setup                         0.631
+ Phase Shift                  20.000
= Required Time                22.033
- Arrival Time                 21.613
= Slack Time                    0.421
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.208 |    0.628 | 
     | CLK__L1_I0/IN                            |   ^   | CLK                                 | BUF8X   | 0.000 |   0.208 |    0.629 | 
     | CLK__L1_I0/OUT                           |   ^   | CLK__L1_N0                          | BUF8X   | 0.471 |   0.679 |    1.100 | 
     | CLK__L2_I0/IN                            |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.682 |    1.103 | 
     | CLK__L2_I0/OUT                           |   ^   | CLK__L2_N0                          | BUF8X   | 0.456 |   1.138 |    1.559 | 
     | CLK__L3_I2/IN                            |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.140 |    1.561 | 
     | CLK__L3_I2/OUT                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.447 |   1.588 |    2.008 | 
     | CLK__L4_I13/IN                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.590 |    2.010 | 
     | CLK__L4_I13/OUT                          |   ^   | CLK__L4_N13                         | BUF8X   | 0.491 |   2.080 |    2.501 | 
     | CLK__L5_I44/IN                           |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.086 |    2.507 | 
     | CLK__L5_I44/OUT                          |   ^   | CLK__L5_N44                         | BUF8X   | 0.645 |   2.731 |    3.152 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK__L5_N44                         | DFFRX1  | 0.014 |   2.745 |    3.166 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.167 |   3.912 |    4.333 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.912 |    4.333 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.731 |   4.643 |    5.064 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.644 |    5.065 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.483 |   5.127 |    5.548 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.128 |    5.548 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.279 |   5.407 |    5.827 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   5.407 |    5.827 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.285 |   5.691 |    6.112 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   5.692 |    6.113 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.492 |   6.184 |    6.605 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.186 |    6.607 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.888 |   7.074 |    7.495 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   7.075 |    7.496 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.838 |   7.913 |    8.333 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   7.915 |    8.336 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   8.117 |    8.538 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   8.117 |    8.538 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.222 |   8.339 |    8.759 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   8.339 |    8.760 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.328 |   8.667 |    9.087 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   8.667 |    9.088 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.303 |   8.970 |    9.391 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   8.971 |    9.391 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.336 |   9.307 |    9.727 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.307 |    9.727 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.235 |   9.542 |    9.963 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.542 |    9.963 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   9.789 |   10.209 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.789 |   10.209 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |  10.039 |   10.460 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.039 |   10.460 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |  10.346 |   10.767 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.346 |   10.767 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |  10.630 |   11.051 | 
     | u_mul_cntrl/FE_RC_102_0/IN1              |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.631 |   11.051 | 
     | u_mul_cntrl/FE_RC_102_0/OUT              |   ^   | u_mul_cntrl/n222                    | NANDX2  | 0.417 |  11.047 |   11.468 | 
     | u_mul_cntrl/U512_dup/IN1                 |   ^   | u_mul_cntrl/n222                    | NOR2X1  | 0.001 |  11.048 |   11.469 | 
     | u_mul_cntrl/U512_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.636 |  11.684 |   12.105 | 
     | u_mul_cntrl/U371/IN2                     |   v   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.684 |   12.105 | 
     | u_mul_cntrl/U371/OUT                     |   ^   | u_mul_cntrl/n441                    | NANDX2  | 0.572 |  12.257 |   12.677 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   ^   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  12.257 |   12.678 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   v   | u_mul_cntrl/n232                    | NAND3X1 | 0.456 |  12.713 |   13.134 | 
     | u_mul_cntrl/U84/IN                       |   v   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.714 |   13.134 | 
     | u_mul_cntrl/U84/OUT                      |   ^   | u_mul_cntrl/n233                    | INVX4   | 0.274 |  12.987 |   13.408 | 
     | u_mul_cntrl/U369/IN2                     |   ^   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  12.988 |   13.408 | 
     | u_mul_cntrl/U369/OUT                     |   v   | u_mul_cntrl/n448                    | NANDX2  | 0.361 |  13.349 |   13.769 | 
     | u_mul_cntrl/U342/IN                      |   v   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.350 |   13.770 | 
     | u_mul_cntrl/U342/OUT                     |   ^   | u_mul_cntrl/n405                    | INVX4   | 0.382 |  13.732 |   14.152 | 
     | u_mul_cntrl/U341/IN2                     |   ^   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.732 |   14.153 | 
     | u_mul_cntrl/U341/OUT                     |   v   | u_mul_cntrl/n395                    | NANDX2  | 0.459 |  14.191 |   14.612 | 
     | u_mul_cntrl/U258/IN2                     |   v   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.193 |   14.613 | 
     | u_mul_cntrl/U258/OUT                     |   ^   | u_mul_cntrl/n297                    | NANDX2  | 0.460 |  14.653 |   15.074 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   ^   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.653 |   15.074 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   v   | u_mul_cntrl/n108                    | OAI21   | 0.744 |  15.397 |   15.818 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   v   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.397 |   15.818 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.937 |  16.335 |   16.755 | 
     | u_mul_cntrl/U4/IN                        |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.335 |   16.755 | 
     | u_mul_cntrl/U4/OUT                       |   v   | u_mul_cntrl/n106                    | BUF8X   | 0.500 |  16.835 |   17.255 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   v   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.836 |   17.256 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   ^   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.258 |  17.094 |   17.515 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   ^   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.094 |   17.515 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.298 |  17.392 |   17.813 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   v   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.393 |   17.814 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   ^   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.358 |  17.752 |   18.172 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   ^   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.752 |   18.172 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   v   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.396 |  18.147 |   18.568 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   v   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.148 |   18.568 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   ^   | u_mul_cntrl/n56                     | INVX4   | 0.337 |  18.484 |   18.905 | 
     | u_mul_cntrl/U256/IN2                     |   ^   | u_mul_cntrl/n56                     | NANDX2  | 0.001 |  18.485 |   18.906 | 
     | u_mul_cntrl/U256/OUT                     |   v   | u_mul_cntrl/n111                    | NANDX2  | 0.268 |  18.753 |   19.173 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/IN2  |   v   | u_mul_cntrl/n111                    | NOR2X1  | 0.000 |  18.753 |   19.174 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U16/OUT  |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | NOR2X1  | 0.391 |  19.144 |   19.565 | 
     | u_mul_cntrl/U30/IN3                      |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n11 | AOI21   | 0.000 |  19.144 |   19.565 | 
     | u_mul_cntrl/U30/OUT                      |   v   | u_mul_cntrl/n22                     | AOI21   | 0.594 |  19.738 |   20.159 | 
     | u_mul_cntrl/U33/IN1                      |   v   | u_mul_cntrl/n22                     | OAI21   | 0.000 |  19.738 |   20.159 | 
     | u_mul_cntrl/U33/OUT                      |   ^   | u_mul_cntrl/n25                     | OAI21   | 0.484 |  20.222 |   20.643 | 
     | u_mul_cntrl/U34/IN3                      |   ^   | u_mul_cntrl/n25                     | AOI21   | 0.000 |  20.222 |   20.643 | 
     | u_mul_cntrl/U34/OUT                      |   v   | u_mul_cntrl/n26                     | AOI21   | 0.697 |  20.920 |   21.340 | 
     | u_mul_cntrl/U36/IN2                      |   v   | u_mul_cntrl/n26                     | OAI21   | 0.000 |  20.920 |   21.341 | 
     | u_mul_cntrl/U36/OUT                      |   ^   | u_mul_cntrl/n873                    | OAI21   | 0.692 |  21.612 |   22.033 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_6_/D  |   ^   | u_mul_cntrl/n873                    | DFFRX1  | 0.000 |  21.613 |   22.033 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.213 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.213 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.259 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.262 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.718 | 
     | CLK__L3_I1/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.723 | 
     | CLK__L3_I1/OUT                            |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    1.154 | 
     | CLK__L4_I9/IN                             |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    1.155 | 
     | CLK__L4_I9/OUT                            |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    1.633 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    1.636 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.600 |   2.657 |    2.236 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.007 |   2.664 |    2.244 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_8_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_8_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.620
- Setup                         0.227
+ Phase Shift                  20.000
= Required Time                22.393
- Arrival Time                 21.953
= Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                            |       |                                     |         |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                        |   ^   | CLK                                 |         |       |   0.208 |    0.649 | 
     | CLK__L1_I0/IN                              |   ^   | CLK                                 | BUF8X   | 0.000 |   0.208 |    0.649 | 
     | CLK__L1_I0/OUT                             |   ^   | CLK__L1_N0                          | BUF8X   | 0.471 |   0.679 |    1.120 | 
     | CLK__L2_I0/IN                              |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.682 |    1.123 | 
     | CLK__L2_I0/OUT                             |   ^   | CLK__L2_N0                          | BUF8X   | 0.456 |   1.138 |    1.579 | 
     | CLK__L3_I2/IN                              |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.140 |    1.581 | 
     | CLK__L3_I2/OUT                             |   ^   | CLK__L3_N2                          | BUF8X   | 0.447 |   1.588 |    2.029 | 
     | CLK__L4_I13/IN                             |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.590 |    2.031 | 
     | CLK__L4_I13/OUT                            |   ^   | CLK__L4_N13                         | BUF8X   | 0.491 |   2.080 |    2.521 | 
     | CLK__L5_I44/IN                             |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.086 |    2.527 | 
     | CLK__L5_I44/OUT                            |   ^   | CLK__L5_N44                         | BUF8X   | 0.645 |   2.731 |    3.172 | 
     | u_booth_count_reg_reg_2_/CLK               |   ^   | CLK__L5_N44                         | DFFRX1  | 0.014 |   2.745 |    3.186 | 
     | u_booth_count_reg_reg_2_/Q                 |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.167 |   3.912 |    4.353 | 
     | FE_OFC727_u_booth_count_reg_2_/IN          |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.912 |    4.353 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT         |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.731 |   4.643 |    5.084 | 
     | U1894_dup/IN1                              |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.644 |    5.085 | 
     | U1894_dup/OUT                              |   ^   | FE_RN_                              | OAI21   | 0.483 |   5.127 |    5.568 | 
     | U1779/IN                                   |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.128 |    5.569 | 
     | U1779/OUT                                  |   v   | n1811                               | INVX4   | 0.279 |   5.407 |    5.848 | 
     | U1896/IN2                                  |   v   | n1811                               | NANDX2  | 0.000 |   5.407 |    5.848 | 
     | U1896/OUT                                  |   ^   | n1851                               | NANDX2  | 0.285 |   5.691 |    6.132 | 
     | FE_OFC622_n1851/IN                         |   ^   | n1851                               | BUF8X   | 0.001 |   5.692 |    6.133 | 
     | FE_OFC622_n1851/OUT                        |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.492 |   6.184 |    6.625 | 
     | U1950/IN2                                  |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.186 |    6.627 | 
     | U1950/OUT                                  |   v   | Booth_dataout[13]                   | NOR2X1  | 0.888 |   7.074 |    7.515 | 
     | FE_OFC679_Booth_dataout_13_/IN             |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   7.075 |    7.516 | 
     | FE_OFC679_Booth_dataout_13_/OUT            |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.838 |   7.913 |    8.354 | 
     | u_mul_cntrl/U69/IN                         |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   7.915 |    8.356 | 
     | u_mul_cntrl/U69/OUT                        |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   8.117 |    8.558 | 
     | u_mul_cntrl/U384/IN1                       |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   8.117 |    8.558 | 
     | u_mul_cntrl/U384/OUT                       |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.222 |   8.339 |    8.780 | 
     | u_mul_cntrl/U383/IN                        |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   8.339 |    8.780 | 
     | u_mul_cntrl/U383/OUT                       |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.328 |   8.667 |    9.108 | 
     | u_mul_cntrl/U380_dup/IN2                   |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   8.667 |    9.108 | 
     | u_mul_cntrl/U380_dup/OUT                   |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.303 |   8.970 |    9.411 | 
     | u_mul_cntrl/U379/IN2                       |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   8.971 |    9.412 | 
     | u_mul_cntrl/U379/OUT                       |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.336 |   9.307 |    9.747 | 
     | u_mul_cntrl/U378/IN                        |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.307 |    9.748 | 
     | u_mul_cntrl/U378/OUT                       |   v   | u_mul_cntrl/n187                    | INVX4   | 0.235 |   9.542 |    9.983 | 
     | u_mul_cntrl/U377/IN2                       |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.542 |    9.983 | 
     | u_mul_cntrl/U377/OUT                       |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   9.789 |   10.230 | 
     | u_mul_cntrl/U376/IN2                       |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.789 |   10.230 | 
     | u_mul_cntrl/U376/OUT                       |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |  10.039 |   10.480 | 
     | u_mul_cntrl/U266/IN1                       |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.039 |   10.480 | 
     | u_mul_cntrl/U266/OUT                       |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |  10.346 |   10.787 | 
     | u_mul_cntrl/U374/IN                        |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.346 |   10.787 | 
     | u_mul_cntrl/U374/OUT                       |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |  10.630 |   11.071 | 
     | u_mul_cntrl/U229/IN2                       |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.631 |   11.072 | 
     | u_mul_cntrl/U229/OUT                       |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.314 |  10.944 |   11.385 | 
     | u_mul_cntrl/U228/IN1                       |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |  10.945 |   11.386 | 
     | u_mul_cntrl/U228/OUT                       |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.323 |  11.268 |   11.709 | 
     | u_mul_cntrl/U512_dup/IN2                   |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |  11.269 |   11.709 | 
     | u_mul_cntrl/U512_dup/OUT                   |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.332 |  11.601 |   12.042 | 
     | u_mul_cntrl/U371/IN2                       |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.601 |   12.042 | 
     | u_mul_cntrl/U371/OUT                       |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.382 |  11.982 |   12.423 | 
     | u_mul_cntrl/FE_RC_65_0/IN2                 |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  11.983 |   12.424 | 
     | u_mul_cntrl/FE_RC_65_0/OUT                 |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.643 |  12.626 |   13.067 | 
     | u_mul_cntrl/U84/IN                         |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.627 |   13.067 | 
     | u_mul_cntrl/U84/OUT                        |   v   | u_mul_cntrl/n233                    | INVX4   | 0.349 |  12.976 |   13.417 | 
     | u_mul_cntrl/U369/IN2                       |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  12.976 |   13.417 | 
     | u_mul_cntrl/U369/OUT                       |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.483 |  13.459 |   13.900 | 
     | u_mul_cntrl/U342/IN                        |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.460 |   13.901 | 
     | u_mul_cntrl/U342/OUT                       |   v   | u_mul_cntrl/n405                    | INVX4   | 0.402 |  13.862 |   14.302 | 
     | u_mul_cntrl/U341/IN2                       |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.862 |   14.303 | 
     | u_mul_cntrl/U341/OUT                       |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.583 |  14.445 |   14.885 | 
     | u_mul_cntrl/U258/IN2                       |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.446 |   14.887 | 
     | u_mul_cntrl/U258/OUT                       |   v   | u_mul_cntrl/n297                    | NANDX2  | 0.425 |  14.871 |   15.312 | 
     | u_mul_cntrl/FE_RC_284_0/IN1                |   v   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.871 |   15.312 | 
     | u_mul_cntrl/FE_RC_284_0/OUT                |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.712 |  15.583 |   16.024 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN    |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.583 |   16.024 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT   |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.816 |  16.399 |   16.840 | 
     | u_mul_cntrl/U4/IN                          |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.399 |   16.840 | 
     | u_mul_cntrl/U4/OUT                         |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.476 |  16.876 |   17.317 | 
     | u_mul_cntrl/FE_RC_286_0/IN1                |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.877 |   17.318 | 
     | u_mul_cntrl/FE_RC_286_0/OUT                |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.183 |  17.060 |   17.501 | 
     | u_mul_cntrl/FE_RC_285_0/IN2                |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.060 |   17.501 | 
     | u_mul_cntrl/FE_RC_285_0/OUT                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.354 |  17.414 |   17.855 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                  |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.415 |   17.856 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                  |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.276 |  17.691 |   18.132 | 
     | u_mul_cntrl/FE_RC_252_0/IN3                |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.691 |   18.132 | 
     | u_mul_cntrl/FE_RC_252_0/OUT                |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.528 |  18.219 |   18.660 | 
     | u_mul_cntrl/FE_RC_75_0/IN                  |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.220 |   18.661 | 
     | u_mul_cntrl/FE_RC_75_0/OUT                 |   v   | u_mul_cntrl/n56                     | INVX4   | 0.436 |  18.655 |   19.096 | 
     | u_mul_cntrl/FE_RC_84_0/IN2                 |   v   | u_mul_cntrl/n56                     | NAND3X1 | 0.001 |  18.656 |   19.097 | 
     | u_mul_cntrl/FE_RC_84_0/OUT                 |   ^   | u_mul_cntrl/FE_RN_65_0              | NAND3X1 | 0.437 |  19.093 |   19.534 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/IN        |   ^   | u_mul_cntrl/FE_RN_65_0              | BUF4X   | 0.000 |  19.093 |   19.534 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/OUT       |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | BUF4X   | 0.802 |  19.895 |   20.336 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U4_dup/IN1 |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | NOR2X1  | 0.003 |  19.898 |   20.339 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U4_dup/OUT |   v   | u_mul_cntrl/FE_RN_11                | NOR2X1  | 0.577 |  20.476 |   20.917 | 
     | u_mul_cntrl/U37/IN3                        |   v   | u_mul_cntrl/FE_RN_11                | AOI21   | 0.000 |  20.476 |   20.917 | 
     | u_mul_cntrl/U37/OUT                        |   ^   | u_mul_cntrl/n28                     | AOI21   | 0.438 |  20.914 |   21.355 | 
     | u_mul_cntrl/FE_RC_259_0/IN                 |   ^   | u_mul_cntrl/n28                     | INVX4   | 0.000 |  20.914 |   21.355 | 
     | u_mul_cntrl/FE_RC_259_0/OUT                |   v   | u_mul_cntrl/FE_RN_191_0             | INVX4   | 0.281 |  21.195 |   21.636 | 
     | u_mul_cntrl/FE_RC_253_0/IN2                |   v   | u_mul_cntrl/FE_RN_191_0             | OAI21   | 0.000 |  21.195 |   21.636 | 
     | u_mul_cntrl/FE_RC_253_0/OUT                |   ^   | u_mul_cntrl/n329                    | OAI21   | 0.428 |  21.623 |   22.064 | 
     | u_mul_cntrl/U70/IN                         |   ^   | u_mul_cntrl/n329                    | INVX4   | 0.000 |  21.624 |   22.065 | 
     | u_mul_cntrl/U70/OUT                        |   v   | u_mul_cntrl/n94                     | INVX4   | 0.328 |  21.952 |   22.393 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_8_/D    |   v   | u_mul_cntrl/n94                     | DFFRX1  | 0.000 |  21.953 |   22.393 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.233 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.233 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.238 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.241 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.698 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.703 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    1.122 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    1.123 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.586 | 
     | CLK__L5_I58/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.591 | 
     | CLK__L5_I58/OUT                           |   ^   | CLK__L5_N58 | BUF8X  | 0.586 |   2.618 |    2.177 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_8_/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.002 |   2.620 |    2.179 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.671
- Setup                         0.650
+ Phase Shift                  20.000
= Required Time                22.021
- Arrival Time                 21.567
= Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.208 |    0.662 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    0.662 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.133 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.136 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    1.592 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    1.594 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    2.042 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    2.044 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                    | BUF8X   | 0.491 |   2.080 |    2.534 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.086 |    2.540 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                    | BUF8X   | 0.645 |   2.731 |    3.185 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                    | DFFRX1  | 0.014 |   2.745 |    3.199 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.167 |   3.912 |    4.366 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.912 |    4.366 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.731 |   4.643 |    5.097 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.644 |    5.098 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.483 |   5.127 |    5.581 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.128 |    5.582 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.279 |   5.407 |    5.861 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   5.407 |    5.861 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.285 |   5.691 |    6.145 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   5.692 |    6.146 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.492 |   6.184 |    6.638 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.186 |    6.640 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]              | NOR2X1  | 0.888 |   7.074 |    7.528 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   7.075 |    7.529 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.838 |   7.913 |    8.367 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   7.915 |    8.369 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   8.117 |    8.571 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   8.117 |    8.571 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410               | NANDX2  | 0.222 |   8.339 |    8.793 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   8.339 |    8.793 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178               | INVX4   | 0.328 |   8.667 |    9.121 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   8.667 |    9.121 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.303 |   8.970 |    9.424 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   8.971 |    9.425 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.336 |   9.307 |    9.760 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.307 |    9.761 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187               | INVX4   | 0.235 |   9.542 |    9.996 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.542 |    9.996 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   9.789 |   10.243 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.789 |   10.243 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |  10.039 |   10.493 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.039 |   10.493 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |  10.346 |   10.800 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.346 |   10.800 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |  10.630 |   11.084 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.631 |   11.085 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.417 |  11.047 |   11.501 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.001 |  11.048 |   11.502 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.636 |  11.684 |   12.138 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.684 |   12.138 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.572 |  12.257 |   12.711 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |  12.257 |   12.711 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.478 |  12.736 |   13.190 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.736 |   13.190 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.529 |  13.265 |   13.719 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.001 |  13.265 |   13.719 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.251 |  13.516 |   13.970 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.517 |   13.971 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.569 |  14.086 |   14.540 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.087 |   14.541 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.642 |  14.729 |   15.183 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.729 |   15.183 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.701 |  15.429 |   15.883 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF4X   | 0.001 |  15.431 |   15.885 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.876 |  16.306 |   16.760 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  16.309 |   16.763 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.382 |  16.690 |   17.144 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  16.691 |   17.145 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.502 |  17.192 |   17.646 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  17.193 |   17.647 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.721 |  17.914 |   18.368 | 
     | u_mul_cntrl/U777/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.000 |  17.915 |   18.368 | 
     | u_mul_cntrl/U777/OUT                    |   v   | u_mul_cntrl/n662               | AOI22   | 0.446 |  18.360 |   18.814 | 
     | u_mul_cntrl/U270/IN1                    |   v   | u_mul_cntrl/n662               | NANDX2  | 0.000 |  18.360 |   18.814 | 
     | u_mul_cntrl/U270/OUT                    |   ^   | u_mul_cntrl/n733               | NANDX2  | 0.587 |  18.948 |   19.402 | 
     | u_mul_cntrl/U779/IN4                    |   ^   | u_mul_cntrl/n733               | AOI22   | 0.002 |  18.950 |   19.404 | 
     | u_mul_cntrl/U779/OUT                    |   v   | u_mul_cntrl/n663               | AOI22   | 0.407 |  19.356 |   19.810 | 
     | u_mul_cntrl/U780/IN3                    |   v   | u_mul_cntrl/n663               | NAND3X1 | 0.000 |  19.357 |   19.810 | 
     | u_mul_cntrl/U780/OUT                    |   ^   | u_mul_cntrl/n666               | NAND3X1 | 0.462 |  19.818 |   20.272 | 
     | u_mul_cntrl/U781/IN3                    |   ^   | u_mul_cntrl/n666               | AOI21   | 0.000 |  19.819 |   20.272 | 
     | u_mul_cntrl/U781/OUT                    |   v   | u_mul_cntrl/n673               | AOI21   | 0.966 |  20.785 |   21.238 | 
     | u_mul_cntrl/U786/IN1                    |   v   | u_mul_cntrl/n673               | OAI21   | 0.001 |  20.786 |   21.240 | 
     | u_mul_cntrl/U786/OUT                    |   ^   | u_mul_cntrl/n871               | OAI21   | 0.781 |  21.566 |   22.020 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_0_/D |   ^   | u_mul_cntrl/n871               | DFFRX1  | 0.000 |  21.567 |   22.021 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.208 |   -0.246 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -0.246 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |    0.225 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |    0.228 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |    0.685 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |    0.690 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |    1.174 | 
     | CLK__L4_I4/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |    1.175 | 
     | CLK__L4_I4/OUT                            |   ^   | CLK__L4_N4 | BUF8X  | 0.454 |   2.083 |    1.629 | 
     | CLK__L5_I8/IN                             |   ^   | CLK__L4_N4 | BUF8X  | 0.003 |   2.085 |    1.631 | 
     | CLK__L5_I8/OUT                            |   ^   | CLK__L5_N8 | BUF8X  | 0.580 |   2.665 |    2.211 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.005 |   2.671 |    2.217 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.849
+ Phase Shift                  20.000
= Required Time                21.867
- Arrival Time                 21.371
= Slack Time                    0.496
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.208 |    0.704 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    0.704 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.175 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.179 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    1.635 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.005 |   1.144 |    1.640 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                     | BUF8X   | 0.419 |   1.563 |    2.060 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                     | BUF4X   | 0.000 |   1.563 |    2.060 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                    | BUF4X   | 0.608 |   2.171 |    2.667 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                    | BUF8X   | 0.002 |   2.173 |    2.669 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                    | BUF8X   | 0.649 |   2.822 |    3.318 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                    | DFFRX1  | 0.003 |   2.825 |    3.321 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.411 |   4.236 |    4.732 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   4.236 |    4.732 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.563 |   4.799 |    5.295 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   4.799 |    5.295 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.813 |   5.613 |    6.109 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.010 |   5.623 |    6.119 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.503 |   6.125 |    6.622 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   6.126 |    6.622 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.793 |   6.919 |    7.415 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   6.919 |    7.415 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.700 |   7.619 |    8.115 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   7.619 |    8.115 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.357 |   7.976 |    8.472 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   7.976 |    8.473 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.613 |   8.589 |    9.085 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.002 |   8.590 |    9.087 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.564 |   9.155 |    9.651 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   9.155 |    9.651 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.415 |   9.570 |   10.066 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   9.570 |   10.066 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.675 |  10.245 |   10.741 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |  10.248 |   10.744 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.811 |  11.058 |   11.555 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |  11.059 |   11.555 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.589 |  11.648 |   12.144 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |  11.648 |   12.144 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.753 |  12.401 |   12.897 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |  12.401 |   12.897 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.955 |  13.356 |   13.853 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  13.357 |   13.853 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.560 |  13.917 |   14.413 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  13.917 |   14.413 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.375 |  14.292 |   14.788 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  14.292 |   14.788 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.372 |  14.664 |   15.161 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  14.664 |   15.161 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.400 |  15.065 |   15.561 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  15.065 |   15.561 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.365 |  15.430 |   15.927 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  15.431 |   15.927 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.745 |  16.175 |   16.671 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.001 |  16.177 |   16.673 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.542 |  16.719 |   17.215 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  16.719 |   17.215 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.592 |  17.310 |   17.807 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.003 |  17.314 |   17.810 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.352 |  17.666 |   18.162 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  17.667 |   18.163 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.474 |  18.140 |   18.637 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  18.140 |   18.637 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.630 |  18.770 |   19.267 | 
     | u_adder_cntrl/U1108/IN3                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  18.771 |   19.267 | 
     | u_adder_cntrl/U1108/OUT                 |   v   | u_adder_cntrl/n969             | AOI22   | 0.376 |  19.146 |   19.643 | 
     | u_adder_cntrl/U433/IN1                  |   v   | u_adder_cntrl/n969             | NANDX2  | 0.000 |  19.147 |   19.643 | 
     | u_adder_cntrl/U433/OUT                  |   ^   | u_adder_cntrl/n1007            | NANDX2  | 0.685 |  19.831 |   20.328 | 
     | u_adder_cntrl/U1132/IN2                 |   ^   | u_adder_cntrl/n1007            | AOI22   | 0.002 |  19.834 |   20.330 | 
     | u_adder_cntrl/U1132/OUT                 |   v   | u_adder_cntrl/n1012            | AOI22   | 0.529 |  20.363 |   20.859 | 
     | u_adder_cntrl/U1136/IN2                 |   v   | u_adder_cntrl/n1012            | NAND3X1 | 0.000 |  20.363 |   20.859 | 
     | u_adder_cntrl/U1136/OUT                 |   ^   | u_adder_cntrl/n1140            | NAND3X1 | 1.007 |  21.370 |   21.866 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   ^   | u_adder_cntrl/n1140            | DFFRX1  | 0.001 |  21.371 |   21.867 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.289 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.288 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.183 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.186 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.642 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.648 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |    1.132 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |    1.133 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |    1.611 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |    1.615 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |    2.216 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.003 |   2.716 |    2.220 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_adder_cntrl/G_reg_reg/CLK 
Endpoint:   u_adder_cntrl/G_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_7_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.722
- Setup                         0.548
+ Phase Shift                  20.000
= Required Time                22.174
- Arrival Time                 21.596
= Slack Time                    0.578
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.208 |    0.786 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    0.786 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.257 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.260 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.139 |    1.716 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    1.718 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    2.166 | 
     | CLK__L4_I11/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    2.168 | 
     | CLK__L4_I11/OUT                    |   ^   | CLK__L4_N11                    | BUF8X   | 0.463 |   2.052 |    2.630 | 
     | CLK__L5_I29/IN                     |   ^   | CLK__L4_N11                    | BUF8X   | 0.004 |   2.056 |    2.634 | 
     | CLK__L5_I29/OUT                    |   ^   | CLK__L5_N29                    | BUF8X   | 0.612 |   2.668 |    3.246 | 
     | AdderCntrl_Op2_reg_7_/CLK          |   ^   | CLK__L5_N29                    | DFFRX1  | 0.007 |   2.675 |    3.253 | 
     | AdderCntrl_Op2_reg_7_/Q            |   v   | AdderCntrl_Op2[7]              | DFFRX1  | 1.389 |   4.064 |    4.642 | 
     | FE_OFC645_AdderCntrl_Op2_7_/IN     |   v   | AdderCntrl_Op2[7]              | INVX4   | 0.000 |   4.064 |    4.642 | 
     | FE_OFC645_AdderCntrl_Op2_7_/OUT    |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX4   | 0.549 |   4.614 |    5.192 | 
     | FE_OFC647_AdderCntrl_Op2_7_/IN     |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX8   | 0.000 |   4.614 |    5.192 | 
     | FE_OFC647_AdderCntrl_Op2_7_/OUT    |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX8   | 0.810 |   5.424 |    6.002 | 
     | u_adder_cntrl/U309/IN              |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX4   | 0.008 |   5.432 |    6.010 | 
     | u_adder_cntrl/U309/OUT             |   ^   | u_adder_cntrl/n936             | INVX4   | 0.523 |   5.955 |    6.533 | 
     | u_adder_cntrl/U877/IN2             |   ^   | u_adder_cntrl/n936             | NOR2X1  | 0.000 |   5.955 |    6.533 | 
     | u_adder_cntrl/U877/OUT             |   v   | u_adder_cntrl/n760             | NOR2X1  | 0.607 |   6.562 |    7.140 | 
     | u_adder_cntrl/FE_OCPC1041_n760/IN  |   v   | u_adder_cntrl/n760             | BUF4X   | 0.000 |   6.562 |    7.140 | 
     | u_adder_cntrl/FE_OCPC1041_n760/OUT |   v   | u_adder_cntrl/FE_OCPN1041_n760 | BUF4X   | 0.636 |   7.198 |    7.776 | 
     | u_adder_cntrl/U296/IN              |   v   | u_adder_cntrl/FE_OCPN1041_n760 | INVX4   | 0.000 |   7.199 |    7.777 | 
     | u_adder_cntrl/U296/OUT             |   ^   | u_adder_cntrl/n767             | INVX4   | 0.206 |   7.405 |    7.983 | 
     | u_adder_cntrl/U456/IN1             |   ^   | u_adder_cntrl/n767             | NAND2X1 | 0.000 |   7.405 |    7.983 | 
     | u_adder_cntrl/U456/OUT             |   v   | u_adder_cntrl/N366             | NAND2X1 | 0.197 |   7.602 |    8.180 | 
     | u_adder_cntrl/FE_OFC449_N366/IN    |   v   | u_adder_cntrl/N366             | BUF4X   | 0.000 |   7.602 |    8.180 | 
     | u_adder_cntrl/FE_OFC449_N366/OUT   |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.777 |   8.379 |    8.957 | 
     | u_adder_cntrl/U358/IN              |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.002 |   8.381 |    8.959 | 
     | u_adder_cntrl/U358/OUT             |   v   | u_adder_cntrl/n264             | BUF4X   | 1.048 |   9.429 |   10.007 | 
     | u_adder_cntrl/U184/IN              |   v   | u_adder_cntrl/n264             | INVX8   | 0.001 |   9.430 |   10.008 | 
     | u_adder_cntrl/U184/OUT             |   ^   | u_adder_cntrl/n179             | INVX8   | 0.970 |  10.401 |   10.978 | 
     | u_adder_cntrl/U1229/S              |   ^   | u_adder_cntrl/n179             | MUX2X1  | 0.003 |  10.404 |   10.982 | 
     | u_adder_cntrl/U1229/OUT            |   ^   | u_adder_cntrl/n1219            | MUX2X1  | 0.686 |  11.090 |   11.667 | 
     | u_adder_cntrl/FE_OFC540_n1219/IN   |   ^   | u_adder_cntrl/n1219            | INVX1   | 0.000 |  11.090 |   11.668 | 
     | u_adder_cntrl/FE_OFC540_n1219/OUT  |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX1   | 1.047 |  12.136 |   12.714 | 
     | u_adder_cntrl/FE_OFC541_n1219/IN   |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX4   | 0.000 |  12.137 |   12.714 | 
     | u_adder_cntrl/FE_OFC541_n1219/OUT  |   ^   | u_adder_cntrl/FE_OFN541_n1219  | INVX4   | 1.226 |  13.362 |   13.940 | 
     | u_adder_cntrl/U1217/IN2            |   ^   | u_adder_cntrl/FE_OFN541_n1219  | MUX2X1  | 0.005 |  13.367 |   13.945 | 
     | u_adder_cntrl/U1217/OUT            |   ^   | u_adder_cntrl/n1208            | MUX2X1  | 0.690 |  14.057 |   14.635 | 
     | u_adder_cntrl/FE_OFC580_n1208/IN   |   ^   | u_adder_cntrl/n1208            | INVX1   | 0.000 |  14.057 |   14.635 | 
     | u_adder_cntrl/FE_OFC580_n1208/OUT  |   v   | u_adder_cntrl/FE_OFN580_n1208  | INVX1   | 1.033 |  15.090 |   15.668 | 
     | u_adder_cntrl/FE_OFC581_n1208/IN   |   v   | u_adder_cntrl/FE_OFN580_n1208  | INVX4   | 0.000 |  15.091 |   15.669 | 
     | u_adder_cntrl/FE_OFC581_n1208/OUT  |   ^   | u_adder_cntrl/FE_OFN581_n1208  | INVX4   | 1.191 |  16.281 |   16.859 | 
     | u_adder_cntrl/U1221/IN1            |   ^   | u_adder_cntrl/FE_OFN581_n1208  | MUX2X1  | 0.002 |  16.284 |   16.862 | 
     | u_adder_cntrl/U1221/OUT            |   ^   | u_adder_cntrl/n1212            | MUX2X1  | 0.669 |  16.953 |   17.531 | 
     | u_adder_cntrl/FE_OFC610_n1212/IN   |   ^   | u_adder_cntrl/n1212            | INVX1   | 0.000 |  16.953 |   17.531 | 
     | u_adder_cntrl/FE_OFC610_n1212/OUT  |   v   | u_adder_cntrl/FE_OFN610_n1212  | INVX1   | 0.917 |  17.870 |   18.448 | 
     | u_adder_cntrl/FE_OFC611_n1212/IN   |   v   | u_adder_cntrl/FE_OFN610_n1212  | INVX4   | 0.000 |  17.870 |   18.448 | 
     | u_adder_cntrl/FE_OFC611_n1212/OUT  |   ^   | u_adder_cntrl/FE_OFN611_n1212  | INVX4   | 1.149 |  19.019 |   19.597 | 
     | u_adder_cntrl/U1223/IN1            |   ^   | u_adder_cntrl/FE_OFN611_n1212  | MUX2X1  | 0.004 |  19.023 |   19.601 | 
     | u_adder_cntrl/U1223/OUT            |   ^   | u_adder_cntrl/N434             | MUX2X1  | 0.882 |  19.906 |   20.483 | 
     | u_adder_cntrl/U1162/IN2            |   ^   | u_adder_cntrl/N434             | AOI22   | 0.001 |  19.907 |   20.485 | 
     | u_adder_cntrl/U1162/OUT            |   v   | u_adder_cntrl/n1063            | AOI22   | 1.036 |  20.943 |   21.521 | 
     | u_adder_cntrl/U425/IN2             |   v   | u_adder_cntrl/n1063            | NANDX2  | 0.001 |  20.945 |   21.522 | 
     | u_adder_cntrl/U425/OUT             |   ^   | u_adder_cntrl/n1134            | NANDX2  | 0.651 |  21.595 |   22.173 | 
     | u_adder_cntrl/G_reg_reg/D          |   ^   | u_adder_cntrl/n1134            | DFFRX1  | 0.000 |  21.596 |   22.174 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.208 |   -0.370 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -0.370 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |    0.101 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |    0.104 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |    0.561 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |    0.566 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |    1.050 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |    1.051 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |    1.529 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |    1.533 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |    2.142 | 
     | u_adder_cntrl/G_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.002 |   2.722 |    2.144 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.598
- Setup                         0.552
+ Phase Shift                  20.000
= Required Time                22.046
- Arrival Time                 21.440
= Slack Time                    0.606
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    0.814 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    0.814 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    1.285 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    1.288 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    1.744 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    1.750 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.169 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    2.169 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    2.777 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    2.778 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    3.397 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    3.398 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    4.655 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    4.656 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    5.602 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.997 |    5.603 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    5.983 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    5.983 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    6.281 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    6.281 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    6.985 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    6.986 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    7.515 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    7.515 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    8.090 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    8.091 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    8.654 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    8.654 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |    9.420 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |    9.420 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |    9.986 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |    9.986 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |   10.273 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |   10.273 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   10.587 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   10.588 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   10.903 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   10.904 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   11.198 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   11.199 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   11.841 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   11.841 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   12.373 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   12.374 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   13.053 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   13.053 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   13.586 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   13.586 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   14.296 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   14.296 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   14.846 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   14.847 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   15.966 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   15.966 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   17.161 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   17.161 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   17.591 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   17.591 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   18.016 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   18.016 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   18.349 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   18.349 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   18.905 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.302 |   18.908 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.344 |  18.645 |   19.251 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.645 |   19.251 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.626 |  19.271 |   19.877 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.273 |   19.879 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.543 |   20.149 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.544 |   20.149 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.338 |  19.882 |   20.488 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.882 |   20.488 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.671 |  20.553 |   21.159 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.002 |  20.555 |   21.161 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.456 |  21.011 |   21.617 | 
     | u_mul_cntrl/U294/IN1                               |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.001 |  21.011 |   21.617 | 
     | u_mul_cntrl/U294/OUT                               |   ^   | u_mul_cntrl/n877                                | NANDX2  | 0.428 |  21.439 |   22.045 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_2_/D            |   ^   | u_mul_cntrl/n877                                | DFFRX1  | 0.000 |  21.440 |   22.046 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.398 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.398 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.073 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.077 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.533 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.538 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.958 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.958 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.421 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.426 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.563 |   2.594 |    1.989 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.003 |   2.598 |    1.992 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.598
- Setup                         0.559
+ Phase Shift                  20.000
= Required Time                22.038
- Arrival Time                 21.402
= Slack Time                    0.637
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    0.844 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    0.845 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    1.316 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    1.319 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    1.775 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    1.781 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.200 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    2.200 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    2.808 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    2.809 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    3.428 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    3.429 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    4.686 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    4.686 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    5.633 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.997 |    5.634 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    6.014 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    6.014 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    6.312 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    6.312 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    7.016 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    7.017 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    7.545 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    7.546 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    8.121 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    8.122 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    8.685 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    8.685 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |    9.451 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |    9.451 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |   10.017 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |   10.017 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |   10.304 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |   10.304 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   10.618 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   10.618 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   10.934 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   10.934 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   11.229 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   11.229 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   11.872 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   11.872 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   12.404 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   12.405 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   13.083 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   13.084 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   13.616 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   13.617 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   14.326 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   14.327 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   14.877 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   14.878 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   15.997 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   15.997 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   17.192 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   17.192 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   17.622 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   17.622 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   18.046 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   18.046 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   18.380 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   18.380 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   18.936 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.302 |   18.938 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.344 |  18.645 |   19.282 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.645 |   19.282 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.626 |  19.271 |   19.908 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.273 |   19.910 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.543 |   20.180 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.544 |   20.180 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.338 |  19.882 |   20.519 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.882 |   20.519 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.671 |  20.553 |   21.190 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.002 |  20.555 |   21.192 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.456 |  21.011 |   21.647 | 
     | u_mul_cntrl/U72/IN2                                |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.001 |  21.011 |   21.648 | 
     | u_mul_cntrl/U72/OUT                                |   ^   | u_mul_cntrl/n879                                | NANDX2  | 0.390 |  21.402 |   22.038 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_0_/D            |   ^   | u_mul_cntrl/n879                                | DFFRX1  | 0.000 |  21.402 |   22.038 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.429 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.429 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.043 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.046 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.502 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.507 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.927 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.927 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.390 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.395 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.563 |   2.594 |    1.958 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_0_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.003 |   2.598 |    1.961 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_adder_24b_COUT_reg/CLK 
Endpoint:   u_adder_24b_COUT_reg/D            (v) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.451
+ Phase Shift                  20.000
= Required Time                22.266
- Arrival Time                 21.626
= Slack Time                    0.640
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.208 |    0.848 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                       | BUF8X   | 0.000 |   0.208 |    0.848 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                | BUF8X   | 0.471 |   0.679 |    1.319 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                | BUF8X   | 0.003 |   0.682 |    1.322 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                | BUF8X   | 0.456 |   1.138 |    1.778 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                | BUF8X   | 0.002 |   1.140 |    1.780 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                | BUF8X   | 0.447 |   1.588 |    2.228 | 
     | CLK__L4_I12/IN                     |   ^   | CLK__L3_N2                | BUF8X   | 0.002 |   1.590 |    2.230 | 
     | CLK__L4_I12/OUT                    |   ^   | CLK__L4_N12               | BUF8X   | 0.517 |   2.107 |    2.747 | 
     | CLK__L5_I37/IN                     |   ^   | CLK__L4_N12               | BUF8X   | 0.009 |   2.116 |    2.756 | 
     | CLK__L5_I37/OUT                    |   ^   | CLK__L5_N37               | BUF8X   | 0.668 |   2.784 |    3.424 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK__L5_N37               | DFFRX1  | 0.012 |   2.796 |    3.436 | 
     | u_Adder_interconnect_S_req_reg/QB  |   v   | n802                      | DFFRX1  | 1.527 |   4.322 |    4.962 | 
     | U1963/IN2                          |   v   | n802                      | NOR2X1  | 0.000 |   4.323 |    4.962 | 
     | U1963/OUT                          |   ^   | n1887                     | NOR2X1  | 0.834 |   5.156 |    5.796 | 
     | U1964/IN2                          |   ^   | n1887                     | NOR2X1  | 0.001 |   5.157 |    5.797 | 
     | U1964/OUT                          |   v   | n1886                     | NOR2X1  | 0.623 |   5.780 |    6.420 | 
     | U1805/IN                           |   v   | n1886                     | BUF8X   | 0.000 |   5.780 |    6.420 | 
     | U1805/OUT                          |   v   | n1784                     | BUF8X   | 0.766 |   6.546 |    7.186 | 
     | U1965/IN3                          |   v   | n1784                     | AOI22   | 0.002 |   6.548 |    7.188 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.490 |   7.037 |    7.677 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   7.038 |    7.677 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.342 |   7.380 |    8.020 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.001 |   7.380 |    8.020 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.594 |   7.975 |    8.614 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.002 |   7.976 |    8.616 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.697 |   8.674 |    9.314 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   8.674 |    9.314 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.600 |   9.274 |    9.914 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   9.275 |    9.915 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.166 |  10.441 |   11.081 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.001 |  10.441 |   11.081 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.457 |  11.898 |   12.538 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |  11.898 |   12.538 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.424 |  13.322 |   13.962 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.000 |  13.323 |   13.963 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 0.874 |  14.197 |   14.837 | 
     | FE_OCPC1132_add_x_176_n9/IN        |   v   | add_x_176_n9              | BUF4X   | 0.000 |  14.197 |   14.837 | 
     | FE_OCPC1132_add_x_176_n9/OUT       |   v   | FE_OCPN1132_add_x_176_n9  | BUF4X   | 0.536 |  14.733 |   15.373 | 
     | add_x_176_U5/CIN                   |   v   | FE_OCPN1132_add_x_176_n9  | FULLADD | 0.001 |  14.735 |   15.375 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.312 |  16.047 |   16.687 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.001 |  16.048 |   16.688 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.549 |  17.597 |   18.237 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.001 |  17.598 |   18.237 | 
     | add_x_176_U3/COUT                  |   v   | add_x_176_n6              | FULLADD | 1.467 |  19.064 |   19.704 | 
     | add_x_176_U2/CIN                   |   v   | add_x_176_n6              | FULLADD | 0.000 |  19.065 |   19.705 | 
     | add_x_176_U2/COUT                  |   v   | u_adder_24b_N131          | FULLADD | 1.196 |  20.261 |   20.900 | 
     | U2191/IN2                          |   v   | u_adder_24b_N131          | AOI22   | 0.001 |  20.261 |   20.901 | 
     | U2191/OUT                          |   ^   | n2091                     | AOI22   | 0.543 |  20.804 |   21.444 | 
     | U1804/IN                           |   ^   | n2091                     | INVX1   | 0.000 |  20.805 |   21.444 | 
     | U1804/OUT                          |   v   | n597                      | INVX1   | 0.821 |  21.625 |   22.265 | 
     | u_adder_24b_COUT_reg/D             |   v   | n597                      | DFFRX1  | 0.001 |  21.626 |   22.266 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.208 |   -0.432 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.432 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.039 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.042 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.499 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |    0.500 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |    0.948 | 
     | CLK__L4_I14/IN           |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |    0.950 | 
     | CLK__L4_I14/OUT          |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |    1.457 | 
     | CLK__L5_I49/IN           |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |    1.463 | 
     | CLK__L5_I49/OUT          |   ^   | CLK__L5_N49 | BUF8X  | 0.606 |   2.709 |    2.069 | 
     | u_adder_24b_COUT_reg/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.007 |   2.717 |    2.077 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_mul_cntrl/Debug_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Debug_reg_reg_0_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q     (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.623
- Setup                         0.502
+ Phase Shift                  20.000
= Required Time                22.121
- Arrival Time                 21.479
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                 Net                 |  Cell   | Delay | Arrival | Required | 
     |                                          |       |                                     |         |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------------------------------+---------+-------+---------+----------| 
     | CLK                                      |   ^   | CLK                                 |         |       |   0.208 |    0.850 | 
     | CLK__L1_I0/IN                            |   ^   | CLK                                 | BUF8X   | 0.000 |   0.208 |    0.850 | 
     | CLK__L1_I0/OUT                           |   ^   | CLK__L1_N0                          | BUF8X   | 0.471 |   0.679 |    1.321 | 
     | CLK__L2_I0/IN                            |   ^   | CLK__L1_N0                          | BUF8X   | 0.003 |   0.682 |    1.324 | 
     | CLK__L2_I0/OUT                           |   ^   | CLK__L2_N0                          | BUF8X   | 0.456 |   1.138 |    1.781 | 
     | CLK__L3_I2/IN                            |   ^   | CLK__L2_N0                          | BUF8X   | 0.002 |   1.140 |    1.782 | 
     | CLK__L3_I2/OUT                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.447 |   1.588 |    2.230 | 
     | CLK__L4_I13/IN                           |   ^   | CLK__L3_N2                          | BUF8X   | 0.002 |   1.590 |    2.232 | 
     | CLK__L4_I13/OUT                          |   ^   | CLK__L4_N13                         | BUF8X   | 0.491 |   2.080 |    2.722 | 
     | CLK__L5_I44/IN                           |   ^   | CLK__L4_N13                         | BUF8X   | 0.006 |   2.086 |    2.728 | 
     | CLK__L5_I44/OUT                          |   ^   | CLK__L5_N44                         | BUF8X   | 0.645 |   2.731 |    3.373 | 
     | u_booth_count_reg_reg_2_/CLK             |   ^   | CLK__L5_N44                         | DFFRX1  | 0.014 |   2.745 |    3.387 | 
     | u_booth_count_reg_reg_2_/Q               |   v   | u_booth_count_reg_2_                | DFFRX1  | 1.167 |   3.912 |    4.554 | 
     | FE_OFC727_u_booth_count_reg_2_/IN        |   v   | u_booth_count_reg_2_                | BUF4X   | 0.000 |   3.912 |    4.554 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT       |   v   | FE_OFN727_u_booth_count_reg_2_      | BUF4X   | 0.731 |   4.643 |    5.285 | 
     | U1894_dup/IN1                            |   v   | FE_OFN727_u_booth_count_reg_2_      | OAI21   | 0.001 |   4.644 |    5.286 | 
     | U1894_dup/OUT                            |   ^   | FE_RN_                              | OAI21   | 0.483 |   5.127 |    5.769 | 
     | U1779/IN                                 |   ^   | FE_RN_                              | INVX4   | 0.000 |   5.128 |    5.770 | 
     | U1779/OUT                                |   v   | n1811                               | INVX4   | 0.279 |   5.407 |    6.049 | 
     | U1896/IN2                                |   v   | n1811                               | NANDX2  | 0.000 |   5.407 |    6.049 | 
     | U1896/OUT                                |   ^   | n1851                               | NANDX2  | 0.285 |   5.691 |    6.333 | 
     | FE_OFC622_n1851/IN                       |   ^   | n1851                               | BUF8X   | 0.001 |   5.692 |    6.334 | 
     | FE_OFC622_n1851/OUT                      |   ^   | FE_OFN622_n1851                     | BUF8X   | 0.492 |   6.184 |    6.826 | 
     | U1950/IN2                                |   ^   | FE_OFN622_n1851                     | NOR2X1  | 0.002 |   6.186 |    6.828 | 
     | U1950/OUT                                |   v   | Booth_dataout[13]                   | NOR2X1  | 0.888 |   7.074 |    7.716 | 
     | FE_OFC679_Booth_dataout_13_/IN           |   v   | Booth_dataout[13]                   | BUF8X   | 0.001 |   7.075 |    7.717 | 
     | FE_OFC679_Booth_dataout_13_/OUT          |   v   | FE_OFN679_Booth_dataout_13_         | BUF8X   | 0.838 |   7.913 |    8.555 | 
     | u_mul_cntrl/U69/IN                       |   v   | FE_OFN679_Booth_dataout_13_         | INVX8   | 0.002 |   7.915 |    8.557 | 
     | u_mul_cntrl/U69/OUT                      |   ^   | u_mul_cntrl/n455                    | INVX8   | 0.202 |   8.117 |    8.759 | 
     | u_mul_cntrl/U384/IN1                     |   ^   | u_mul_cntrl/n455                    | NANDX2  | 0.000 |   8.117 |    8.759 | 
     | u_mul_cntrl/U384/OUT                     |   v   | u_mul_cntrl/n410                    | NANDX2  | 0.222 |   8.339 |    8.981 | 
     | u_mul_cntrl/U383/IN                      |   v   | u_mul_cntrl/n410                    | INVX4   | 0.000 |   8.339 |    8.981 | 
     | u_mul_cntrl/U383/OUT                     |   ^   | u_mul_cntrl/n178                    | INVX4   | 0.328 |   8.667 |    9.309 | 
     | u_mul_cntrl/U380_dup/IN2                 |   ^   | u_mul_cntrl/n178                    | NANDX2  | 0.001 |   8.667 |    9.310 | 
     | u_mul_cntrl/U380_dup/OUT                 |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.303 |   8.970 |    9.612 | 
     | u_mul_cntrl/U379/IN2                     |   v   | u_mul_cntrl/FE_RN_9                 | NANDX2  | 0.000 |   8.971 |    9.613 | 
     | u_mul_cntrl/U379/OUT                     |   ^   | u_mul_cntrl/n429                    | NANDX2  | 0.336 |   9.307 |    9.949 | 
     | u_mul_cntrl/U378/IN                      |   ^   | u_mul_cntrl/n429                    | INVX4   | 0.000 |   9.307 |    9.949 | 
     | u_mul_cntrl/U378/OUT                     |   v   | u_mul_cntrl/n187                    | INVX4   | 0.235 |   9.542 |   10.184 | 
     | u_mul_cntrl/U377/IN2                     |   v   | u_mul_cntrl/n187                    | NANDX2  | 0.000 |   9.542 |   10.184 | 
     | u_mul_cntrl/U377/OUT                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.247 |   9.789 |   10.431 | 
     | u_mul_cntrl/U376/IN2                     |   ^   | u_mul_cntrl/n386                    | NANDX2  | 0.000 |   9.789 |   10.431 | 
     | u_mul_cntrl/U376/OUT                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.250 |  10.039 |   10.681 | 
     | u_mul_cntrl/U266/IN1                     |   v   | u_mul_cntrl/n430                    | NANDX2  | 0.000 |  10.039 |   10.681 | 
     | u_mul_cntrl/U266/OUT                     |   ^   | u_mul_cntrl/n204                    | NANDX2  | 0.307 |  10.346 |   10.988 | 
     | u_mul_cntrl/U374/IN                      |   ^   | u_mul_cntrl/n204                    | INVX4   | 0.000 |  10.346 |   10.988 | 
     | u_mul_cntrl/U374/OUT                     |   v   | u_mul_cntrl/n482                    | INVX4   | 0.284 |  10.630 |   11.273 | 
     | u_mul_cntrl/U229/IN2                     |   v   | u_mul_cntrl/n482                    | NANDX2  | 0.000 |  10.631 |   11.273 | 
     | u_mul_cntrl/U229/OUT                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.314 |  10.944 |   11.587 | 
     | u_mul_cntrl/U228/IN1                     |   ^   | u_mul_cntrl/n412                    | NANDX2  | 0.000 |  10.945 |   11.587 | 
     | u_mul_cntrl/U228/OUT                     |   v   | u_mul_cntrl/n314                    | NANDX2  | 0.323 |  11.268 |   11.910 | 
     | u_mul_cntrl/U512_dup/IN2                 |   v   | u_mul_cntrl/n314                    | NOR2X1  | 0.000 |  11.269 |   11.911 | 
     | u_mul_cntrl/U512_dup/OUT                 |   ^   | u_mul_cntrl/FE_RN_5                 | NOR2X1  | 0.332 |  11.601 |   12.243 | 
     | u_mul_cntrl/U371/IN2                     |   ^   | u_mul_cntrl/FE_RN_5                 | NANDX2  | 0.000 |  11.601 |   12.243 | 
     | u_mul_cntrl/U371/OUT                     |   v   | u_mul_cntrl/n441                    | NANDX2  | 0.382 |  11.982 |   12.625 | 
     | u_mul_cntrl/FE_RC_65_0/IN2               |   v   | u_mul_cntrl/n441                    | NAND3X1 | 0.000 |  11.983 |   12.625 | 
     | u_mul_cntrl/FE_RC_65_0/OUT               |   ^   | u_mul_cntrl/n232                    | NAND3X1 | 0.643 |  12.626 |   13.268 | 
     | u_mul_cntrl/U84/IN                       |   ^   | u_mul_cntrl/n232                    | INVX4   | 0.000 |  12.627 |   13.269 | 
     | u_mul_cntrl/U84/OUT                      |   v   | u_mul_cntrl/n233                    | INVX4   | 0.349 |  12.976 |   13.618 | 
     | u_mul_cntrl/U369/IN2                     |   v   | u_mul_cntrl/n233                    | NANDX2  | 0.000 |  12.976 |   13.618 | 
     | u_mul_cntrl/U369/OUT                     |   ^   | u_mul_cntrl/n448                    | NANDX2  | 0.483 |  13.459 |   14.101 | 
     | u_mul_cntrl/U342/IN                      |   ^   | u_mul_cntrl/n448                    | INVX4   | 0.001 |  13.460 |   14.102 | 
     | u_mul_cntrl/U342/OUT                     |   v   | u_mul_cntrl/n405                    | INVX4   | 0.402 |  13.862 |   14.504 | 
     | u_mul_cntrl/U341/IN2                     |   v   | u_mul_cntrl/n405                    | NANDX2  | 0.000 |  13.862 |   14.504 | 
     | u_mul_cntrl/U341/OUT                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.583 |  14.445 |   15.087 | 
     | u_mul_cntrl/U258/IN2                     |   ^   | u_mul_cntrl/n395                    | NANDX2  | 0.001 |  14.446 |   15.088 | 
     | u_mul_cntrl/U258/OUT                     |   v   | u_mul_cntrl/n297                    | NANDX2  | 0.425 |  14.871 |   15.513 | 
     | u_mul_cntrl/FE_RC_284_0/IN1              |   v   | u_mul_cntrl/n297                    | OAI21   | 0.000 |  14.871 |   15.513 | 
     | u_mul_cntrl/FE_RC_284_0/OUT              |   ^   | u_mul_cntrl/n108                    | OAI21   | 0.712 |  15.583 |   16.225 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/CIN  |   ^   | u_mul_cntrl/n108                    | FULLADD | 0.000 |  15.583 |   16.225 | 
     | u_mul_cntrl/DP_OP_433J3_126_901_U31/COUT |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | FULLADD | 0.816 |  16.399 |   17.041 | 
     | u_mul_cntrl/U4/IN                        |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n30 | BUF8X   | 0.000 |  16.399 |   17.041 | 
     | u_mul_cntrl/U4/OUT                       |   ^   | u_mul_cntrl/n106                    | BUF8X   | 0.476 |  16.876 |   17.518 | 
     | u_mul_cntrl/FE_RC_286_0/IN1              |   ^   | u_mul_cntrl/n106                    | NANDX2  | 0.001 |  16.877 |   17.519 | 
     | u_mul_cntrl/FE_RC_286_0/OUT              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.183 |  17.060 |   17.702 | 
     | u_mul_cntrl/FE_RC_285_0/IN2              |   v   | u_mul_cntrl/FE_RN_228_0             | NANDX2  | 0.000 |  17.060 |   17.702 | 
     | u_mul_cntrl/FE_RC_285_0/OUT              |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.354 |  17.414 |   18.056 | 
     | u_mul_cntrl/FE_RC_1_0/IN1                |   ^   | u_mul_cntrl/DP_OP_433J3_126_901_n29 | NANDX2  | 0.001 |  17.415 |   18.057 | 
     | u_mul_cntrl/FE_RC_1_0/OUT                |   v   | u_mul_cntrl/FE_RN_11_0              | NANDX2  | 0.276 |  17.691 |   18.333 | 
     | u_mul_cntrl/FE_RC_252_0/IN3              |   v   | u_mul_cntrl/FE_RN_11_0              | NAND3X1 | 0.000 |  17.691 |   18.333 | 
     | u_mul_cntrl/FE_RC_252_0/OUT              |   ^   | u_mul_cntrl/FE_RN_59_0              | NAND3X1 | 0.528 |  18.219 |   18.861 | 
     | u_mul_cntrl/FE_RC_75_0/IN                |   ^   | u_mul_cntrl/FE_RN_59_0              | INVX4   | 0.000 |  18.220 |   18.862 | 
     | u_mul_cntrl/FE_RC_75_0/OUT               |   v   | u_mul_cntrl/n56                     | INVX4   | 0.436 |  18.655 |   19.298 | 
     | u_mul_cntrl/FE_RC_84_0/IN2               |   v   | u_mul_cntrl/n56                     | NAND3X1 | 0.001 |  18.656 |   19.298 | 
     | u_mul_cntrl/FE_RC_84_0/OUT               |   ^   | u_mul_cntrl/FE_RN_65_0              | NAND3X1 | 0.437 |  19.093 |   19.735 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/IN      |   ^   | u_mul_cntrl/FE_RN_65_0              | BUF4X   | 0.000 |  19.093 |   19.735 | 
     | u_mul_cntrl/FE_OFC988_FE_RN_65_0/OUT     |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | BUF4X   | 0.802 |  19.895 |   20.537 | 
     | u_mul_cntrl/FE_RC_278_0/IN1              |   ^   | u_mul_cntrl/FE_OFN988_FE_RN_65_0    | NANDX2  | 0.004 |  19.899 |   20.541 | 
     | u_mul_cntrl/FE_RC_278_0/OUT              |   v   | u_mul_cntrl/FE_RN_210_0             | NANDX2  | 0.229 |  20.128 |   20.770 | 
     | u_mul_cntrl/FE_RC_274_0/IN2              |   v   | u_mul_cntrl/FE_RN_210_0             | NAND3X1 | 0.000 |  20.128 |   20.770 | 
     | u_mul_cntrl/FE_RC_274_0/OUT              |   ^   | u_mul_cntrl/n473                    | NAND3X1 | 0.429 |  20.557 |   21.199 | 
     | u_mul_cntrl/FE_RC_246_0/IN2              |   ^   | u_mul_cntrl/n473                    | OAI21   | 0.000 |  20.557 |   21.199 | 
     | u_mul_cntrl/FE_RC_246_0/OUT              |   v   | u_mul_cntrl/n478                    | OAI21   | 0.559 |  21.116 |   21.758 | 
     | u_mul_cntrl/U71/IN                       |   v   | u_mul_cntrl/n478                    | INVX4   | 0.000 |  21.116 |   21.758 | 
     | u_mul_cntrl/U71/OUT                      |   ^   | u_mul_cntrl/n863                    | INVX4   | 0.362 |  21.479 |   22.121 | 
     | u_mul_cntrl/Debug_reg_reg_0_/D           |   ^   | u_mul_cntrl/n863                    | DFFRX1  | 0.000 |  21.479 |   22.121 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |   -0.434 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.434 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |    0.037 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |    0.040 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.496 | 
     | CLK__L3_I3/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.502 | 
     | CLK__L3_I3/OUT                   |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.921 | 
     | CLK__L4_I16/IN                   |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.922 | 
     | CLK__L4_I16/OUT                  |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.385 | 
     | CLK__L5_I58/IN                   |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.390 | 
     | CLK__L5_I58/OUT                  |   ^   | CLK__L5_N58 | BUF8X  | 0.586 |   2.618 |    1.976 | 
     | u_mul_cntrl/Debug_reg_reg_0_/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.005 |   2.623 |    1.981 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_adder_cntrl/StateMC_reg_1_/CLK 
Endpoint:   u_adder_cntrl/StateMC_reg_1_/D            (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.691
- Setup                         0.421
+ Phase Shift                  20.000
= Required Time                22.270
- Arrival Time                 21.594
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                              |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                          |         |       |   0.208 |    0.884 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                          | BUF8X   | 0.000 |   0.208 |    0.884 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                   | BUF8X   | 0.471 |   0.679 |    1.356 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.682 |    1.359 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                   | BUF8X   | 0.456 |   1.139 |    1.815 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                   | BUF8X   | 0.005 |   1.144 |    1.820 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                   | BUF8X   | 0.484 |   1.628 |    2.304 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                   | BUF8X   | 0.001 |   1.629 |    2.306 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                   | BUF8X   | 0.477 |   2.107 |    2.783 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                   | BUF8X   | 0.004 |   2.111 |    2.787 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                   | BUF8X   | 0.609 |   2.720 |    3.396 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                   | DFFRX1  | 0.006 |   2.726 |    3.402 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192           | DFFRX1  | 1.515 |   4.241 |    4.917 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192           | NANDX2  | 0.000 |   4.241 |    4.918 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174           | NANDX2  | 0.791 |   5.032 |    5.708 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174           | INVX4   | 0.000 |   5.032 |    5.709 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362           | INVX4   | 0.312 |   5.344 |    6.020 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362           | NANDX2  | 0.000 |   5.344 |    6.020 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285           | NANDX2  | 0.410 |   5.754 |    6.431 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285           | INVX4   | 0.001 |   5.756 |    6.432 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275           | INVX4   | 0.265 |   6.021 |    6.697 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275           | NANDX2  | 0.000 |   6.021 |    6.698 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288           | NANDX2  | 0.424 |   6.445 |    7.121 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288           | INVX4   | 0.001 |   6.446 |    7.122 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276           | INVX4   | 0.308 |   6.754 |    7.431 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276           | NANDX2  | 0.000 |   6.754 |    7.431 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289           | NANDX2  | 0.335 |   7.090 |    7.766 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289           | INVX4   | 0.000 |   7.090 |    7.766 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278           | INVX4   | 0.322 |   7.412 |    8.089 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278           | NANDX2  | 0.000 |   7.413 |    8.089 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244           | NANDX2  | 0.353 |   7.766 |    8.442 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244           | INVX4   | 0.000 |   7.766 |    8.442 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292           | INVX4   | 0.223 |   7.989 |    8.665 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292           | NANDX2  | 0.000 |   7.989 |    8.666 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294           | NANDX2  | 0.383 |   8.372 |    9.048 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294           | INVX4   | 0.000 |   8.372 |    9.049 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279           | INVX4   | 0.297 |   8.669 |    9.345 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279           | NANDX2  | 0.000 |   8.669 |    9.345 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4        | NANDX2  | 0.379 |   9.048 |    9.724 | 
     | u_adder_cntrl/U653/S                        |   ^   | u_adder_cntrl/FE_RN_4        | MUX2X1  | 0.001 |   9.048 |    9.725 | 
     | u_adder_cntrl/U653/OUT                      |   v   | u_adder_cntrl/n302           | MUX2X1  | 0.888 |   9.936 |   10.613 | 
     | u_adder_cntrl/U555/IN2                      |   v   | u_adder_cntrl/n302           | NANDX2  | 0.000 |   9.937 |   10.613 | 
     | u_adder_cntrl/U555/OUT                      |   ^   | u_adder_cntrl/n598           | NANDX2  | 0.975 |  10.912 |   11.588 | 
     | u_adder_cntrl/U554/IN2                      |   ^   | u_adder_cntrl/n598           | NANDX2  | 0.001 |  10.913 |   11.589 | 
     | u_adder_cntrl/U554/OUT                      |   v   | u_adder_cntrl/n297           | NANDX2  | 0.380 |  11.293 |   11.970 | 
     | u_adder_cntrl/U553/IN                       |   v   | u_adder_cntrl/n297           | INVX4   | 0.000 |  11.294 |   11.970 | 
     | u_adder_cntrl/U553/OUT                      |   ^   | u_adder_cntrl/n303           | INVX4   | 0.226 |  11.520 |   12.196 | 
     | u_adder_cntrl/U549_dup1/IN1                 |   ^   | u_adder_cntrl/n303           | NANDX2  | 0.000 |  11.520 |   12.196 | 
     | u_adder_cntrl/U549_dup1/OUT                 |   v   | u_adder_cntrl/FE_RN_7        | NANDX2  | 0.232 |  11.752 |   12.428 | 
     | u_adder_cntrl/U205/IN                       |   v   | u_adder_cntrl/FE_RN_7        | INVX4   | 0.000 |  11.752 |   12.429 | 
     | u_adder_cntrl/U205/OUT                      |   ^   | u_adder_cntrl/n697           | INVX4   | 0.270 |  12.022 |   12.699 | 
     | u_adder_cntrl/U529/IN2                      |   ^   | u_adder_cntrl/n697           | NANDX2  | 0.001 |  12.023 |   12.700 | 
     | u_adder_cntrl/U529/OUT                      |   v   | u_adder_cntrl/n708           | NANDX2  | 0.472 |  12.495 |   13.171 | 
     | u_adder_cntrl/U95/IN1                       |   v   | u_adder_cntrl/n708           | NOR2X1  | 0.002 |  12.497 |   13.173 | 
     | u_adder_cntrl/U95/OUT                       |   ^   | u_adder_cntrl/n84            | NOR2X1  | 0.383 |  12.880 |   13.556 | 
     | u_adder_cntrl/U96/IN3                       |   ^   | u_adder_cntrl/n84            | AOI21   | 0.000 |  12.880 |   13.556 | 
     | u_adder_cntrl/U96/OUT                       |   v   | u_adder_cntrl/n85            | AOI21   | 0.509 |  13.389 |   14.066 | 
     | u_adder_cntrl/U97/IN2                       |   v   | u_adder_cntrl/n85            | NAND2X1 | 0.000 |  13.390 |   14.066 | 
     | u_adder_cntrl/U97/OUT                       |   ^   | u_adder_cntrl/n86            | NAND2X1 | 0.478 |  13.868 |   14.544 | 
     | u_adder_cntrl/U98/IN3                       |   ^   | u_adder_cntrl/n86            | AOI21   | 0.000 |  13.868 |   14.544 | 
     | u_adder_cntrl/U98/OUT                       |   v   | u_adder_cntrl/n87            | AOI21   | 0.586 |  14.454 |   15.130 | 
     | u_adder_cntrl/U99/IN3                       |   v   | u_adder_cntrl/n87            | OAI21   | 0.000 |  14.454 |   15.130 | 
     | u_adder_cntrl/U99/OUT                       |   ^   | u_adder_cntrl/n88            | OAI21   | 0.367 |  14.821 |   15.497 | 
     | u_adder_cntrl/U103/IN1                      |   ^   | u_adder_cntrl/n88            | NOR2X1  | 0.000 |  14.821 |   15.498 | 
     | u_adder_cntrl/U103/OUT                      |   v   | u_adder_cntrl/n677           | NOR2X1  | 0.867 |  15.688 |   16.364 | 
     | u_adder_cntrl/U833/IN1                      |   v   | u_adder_cntrl/n677           | AOI21   | 0.000 |  15.688 |   16.364 | 
     | u_adder_cntrl/U833/OUT                      |   ^   | u_adder_cntrl/n796           | AOI21   | 0.720 |  16.408 |   17.084 | 
     | u_adder_cntrl/U931/IN1                      |   ^   | u_adder_cntrl/n796           | AOI21   | 0.000 |  16.408 |   17.084 | 
     | u_adder_cntrl/U931/OUT                      |   v   | u_adder_cntrl/n795           | AOI21   | 0.504 |  16.912 |   17.588 | 
     | u_adder_cntrl/U932/IN2                      |   v   | u_adder_cntrl/n795           | NOR2X1  | 0.000 |  16.912 |   17.588 | 
     | u_adder_cntrl/U932/OUT                      |   ^   | u_adder_cntrl/n852           | NOR2X1  | 0.349 |  17.261 |   17.937 | 
     | u_adder_cntrl/FE_OFC937_n852/IN             |   ^   | u_adder_cntrl/n852           | INVX1   | 0.000 |  17.261 |   17.937 | 
     | u_adder_cntrl/FE_OFC937_n852/OUT            |   v   | u_adder_cntrl/FE_OFN937_n852 | INVX1   | 0.858 |  18.120 |   18.796 | 
     | u_adder_cntrl/FE_OFC938_n852/IN             |   v   | u_adder_cntrl/FE_OFN937_n852 | INVX8   | 0.000 |  18.120 |   18.796 | 
     | u_adder_cntrl/FE_OFC938_n852/OUT            |   ^   | u_adder_cntrl/FE_OFN938_n852 | INVX8   | 0.866 |  18.986 |   19.663 | 
     | u_adder_cntrl/U939/IN2                      |   ^   | u_adder_cntrl/FE_OFN938_n852 | NAND2X1 | 0.003 |  18.989 |   19.665 | 
     | u_adder_cntrl/U939/OUT                      |   v   | u_adder_cntrl/n801           | NAND2X1 | 0.433 |  19.422 |   20.099 | 
     | u_adder_cntrl/U331/IN2                      |   v   | u_adder_cntrl/n801           | NANDX2  | 0.000 |  19.422 |   20.099 | 
     | u_adder_cntrl/U331/OUT                      |   ^   | u_adder_cntrl/n803           | NANDX2  | 0.456 |  19.879 |   20.555 | 
     | u_adder_cntrl/U837/IN4                      |   ^   | u_adder_cntrl/n803           | AOI22   | 0.001 |  19.880 |   20.556 | 
     | u_adder_cntrl/U837/OUT                      |   v   | u_adder_cntrl/n805           | AOI22   | 0.416 |  20.296 |   20.973 | 
     | u_adder_cntrl/U940/IN2                      |   v   | u_adder_cntrl/n805           | NAND3X1 | 0.000 |  20.296 |   20.973 | 
     | u_adder_cntrl/U940/OUT                      |   ^   | u_adder_cntrl/n806           | NAND3X1 | 0.608 |  20.904 |   21.580 | 
     | u_adder_cntrl/U941/IN2                      |   ^   | u_adder_cntrl/n806           | OAI21   | 0.000 |  20.904 |   21.581 | 
     | u_adder_cntrl/U941/OUT                      |   v   | u_adder_cntrl/n965           | OAI21   | 0.689 |  21.593 |   22.270 | 
     | u_adder_cntrl/StateMC_reg_1_/D              |   v   | u_adder_cntrl/n965           | DFFRX1  | 0.000 |  21.594 |   22.270 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |            |        |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK        |        |       |   0.208 |   -0.469 | 
     | CLK__L1_I0/IN                    |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -0.468 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |    0.003 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |    0.006 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |    0.462 | 
     | CLK__L3_I0/IN                    |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |    0.468 | 
     | CLK__L3_I0/OUT                   |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |    0.952 | 
     | CLK__L4_I5/IN                    |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |    0.953 | 
     | CLK__L4_I5/OUT                   |   ^   | CLK__L4_N5 | BUF8X  | 0.507 |   2.135 |    1.459 | 
     | CLK__L5_I9/IN                    |   ^   | CLK__L4_N5 | BUF8X  | 0.007 |   2.142 |    1.466 | 
     | CLK__L5_I9/OUT                   |   ^   | CLK__L5_N9 | BUF8X  | 0.547 |   2.689 |    2.013 | 
     | u_adder_cntrl/StateMC_reg_1_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.002 |   2.691 |    2.015 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.620
- Setup                         0.546
+ Phase Shift                  20.000
= Required Time                22.074
- Arrival Time                 21.382
= Slack Time                    0.692
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    0.900 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    0.900 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    1.372 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    1.375 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    1.831 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    1.836 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.256 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    2.256 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    2.864 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    2.865 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    3.483 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    3.484 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    4.742 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    4.742 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    5.688 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.997 |    5.690 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    6.070 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    6.070 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    6.367 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    6.368 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    7.071 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    7.072 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    7.601 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    7.602 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    8.176 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    8.177 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    8.740 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    8.741 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |    9.506 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |    9.507 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |   10.073 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |   10.073 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |   10.359 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |   10.359 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   10.674 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   10.674 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   10.990 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   10.990 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   11.285 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   11.285 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   11.928 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   11.928 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   12.460 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   12.461 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   13.139 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   13.139 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   13.672 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   13.673 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   14.382 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   14.382 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   14.933 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   14.933 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   16.053 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   16.053 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   17.248 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   17.248 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   17.678 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   17.678 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   18.102 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   18.102 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   18.436 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   18.436 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   18.992 | 
     | u_mul_cntrl/U524/IN4                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.302 |   18.994 | 
     | u_mul_cntrl/U524/OUT                               |   v   | u_mul_cntrl/n345                                | AOI22   | 0.344 |  18.645 |   19.338 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   v   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.645 |   19.338 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   v   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.626 |  19.271 |   19.963 | 
     | u_mul_cntrl/U297/IN2                               |   v   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.273 |   19.965 | 
     | u_mul_cntrl/U297/OUT                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.271 |  19.543 |   20.236 | 
     | u_mul_cntrl/U254/IN2                               |   ^   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.544 |   20.236 | 
     | u_mul_cntrl/U254/OUT                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.338 |  19.882 |   20.574 | 
     | u_mul_cntrl/U296/IN2                               |   v   | u_mul_cntrl/n271                                | NANDX2  | 0.000 |  19.882 |   20.575 | 
     | u_mul_cntrl/U296/OUT                               |   ^   | u_mul_cntrl/n340                                | NANDX2  | 0.671 |  20.553 |   21.245 | 
     | u_mul_cntrl/U525/IN                                |   ^   | u_mul_cntrl/n340                                | INVX4   | 0.002 |  20.555 |   21.247 | 
     | u_mul_cntrl/U525/OUT                               |   v   | u_mul_cntrl/n266                                | INVX4   | 0.456 |  21.011 |   21.703 | 
     | u_mul_cntrl/U209/IN2                               |   v   | u_mul_cntrl/n266                                | NANDX2  | 0.000 |  21.011 |   21.703 | 
     | u_mul_cntrl/U209/OUT                               |   ^   | u_mul_cntrl/n878                                | NANDX2  | 0.371 |  21.382 |   22.074 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_1_/D            |   ^   | u_mul_cntrl/n878                                | DFFRX1  | 0.000 |  21.382 |   22.074 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.485 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.485 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.013 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.010 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.446 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.452 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.871 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.871 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.334 | 
     | CLK__L5_I58/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.339 | 
     | CLK__L5_I58/OUT                           |   ^   | CLK__L5_N58 | BUF8X  | 0.586 |   2.618 |    1.925 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_1_/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.002 |   2.620 |    1.928 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_adder_24b_Z_reg_8_/CLK 
Endpoint:   u_adder_24b_Z_reg_8_/D            (^) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.716
- Setup                         0.627
+ Phase Shift                  20.000
= Required Time                22.089
- Arrival Time                 21.351
= Slack Time                    0.738
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.208 |    0.945 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                       | BUF8X   | 0.000 |   0.208 |    0.946 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                | BUF8X   | 0.471 |   0.679 |    1.417 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                | BUF8X   | 0.003 |   0.682 |    1.420 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                | BUF8X   | 0.456 |   1.138 |    1.876 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                | BUF8X   | 0.002 |   1.140 |    1.878 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                | BUF8X   | 0.447 |   1.588 |    2.325 | 
     | CLK__L4_I12/IN                     |   ^   | CLK__L3_N2                | BUF8X   | 0.002 |   1.590 |    2.327 | 
     | CLK__L4_I12/OUT                    |   ^   | CLK__L4_N12               | BUF8X   | 0.517 |   2.107 |    2.845 | 
     | CLK__L5_I37/IN                     |   ^   | CLK__L4_N12               | BUF8X   | 0.009 |   2.116 |    2.854 | 
     | CLK__L5_I37/OUT                    |   ^   | CLK__L5_N37               | BUF8X   | 0.668 |   2.784 |    3.522 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK__L5_N37               | DFFRX1  | 0.012 |   2.796 |    3.534 | 
     | u_Adder_interconnect_S_req_reg/QB  |   v   | n802                      | DFFRX1  | 1.527 |   4.322 |    5.060 | 
     | U1963/IN2                          |   v   | n802                      | NOR2X1  | 0.000 |   4.323 |    5.060 | 
     | U1963/OUT                          |   ^   | n1887                     | NOR2X1  | 0.834 |   5.156 |    5.894 | 
     | U1964/IN2                          |   ^   | n1887                     | NOR2X1  | 0.001 |   5.157 |    5.895 | 
     | U1964/OUT                          |   v   | n1886                     | NOR2X1  | 0.623 |   5.780 |    6.518 | 
     | U1805/IN                           |   v   | n1886                     | BUF8X   | 0.000 |   5.780 |    6.518 | 
     | U1805/OUT                          |   v   | n1784                     | BUF8X   | 0.766 |   6.546 |    7.284 | 
     | U1965/IN3                          |   v   | n1784                     | AOI22   | 0.002 |   6.548 |    7.286 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.490 |   7.037 |    7.775 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   7.038 |    7.775 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.342 |   7.380 |    8.118 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.001 |   7.380 |    8.118 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.594 |   7.975 |    8.712 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.002 |   7.976 |    8.714 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.697 |   8.674 |    9.412 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   8.674 |    9.412 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.600 |   9.274 |   10.012 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   9.275 |   10.013 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.166 |  10.441 |   11.179 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.001 |  10.441 |   11.179 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.457 |  11.898 |   12.636 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |  11.898 |   12.636 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.424 |  13.322 |   14.060 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.000 |  13.323 |   14.061 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 0.874 |  14.197 |   14.935 | 
     | FE_OCPC1132_add_x_176_n9/IN        |   v   | add_x_176_n9              | BUF4X   | 0.000 |  14.197 |   14.935 | 
     | FE_OCPC1132_add_x_176_n9/OUT       |   v   | FE_OCPN1132_add_x_176_n9  | BUF4X   | 0.536 |  14.733 |   15.471 | 
     | add_x_176_U5/CIN                   |   v   | FE_OCPN1132_add_x_176_n9  | FULLADD | 0.001 |  14.735 |   15.473 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.312 |  16.047 |   16.785 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.001 |  16.048 |   16.786 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.549 |  17.597 |   18.335 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.001 |  17.598 |   18.335 | 
     | add_x_176_U3/COUT                  |   v   | add_x_176_n6              | FULLADD | 1.467 |  19.064 |   19.802 | 
     | add_x_176_U2/CIN                   |   v   | add_x_176_n6              | FULLADD | 0.000 |  19.065 |   19.803 | 
     | add_x_176_U2/SUM                   |   ^   | u_adder_24b_N130          | FULLADD | 1.193 |  20.258 |   20.996 | 
     | U2189/IN4                          |   ^   | u_adder_24b_N130          | AOI22   | 0.000 |  20.258 |   20.996 | 
     | U2189/OUT                          |   v   | n2090                     | AOI22   | 0.400 |  20.659 |   21.396 | 
     | U2190/IN                           |   v   | n2090                     | INVX1   | 0.000 |  20.659 |   21.397 | 
     | U2190/OUT                          |   ^   | n598                      | INVX1   | 0.692 |  21.351 |   22.088 | 
     | u_adder_24b_Z_reg_8_/D             |   ^   | n598                      | DFFRX1  | 0.000 |  21.351 |   22.089 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.208 |   -0.530 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.530 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.058 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.055 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.401 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |    0.403 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |    0.850 | 
     | CLK__L4_I14/IN           |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |    0.852 | 
     | CLK__L4_I14/OUT          |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |    1.359 | 
     | CLK__L5_I49/IN           |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |    1.365 | 
     | CLK__L5_I49/OUT          |   ^   | CLK__L5_N49 | BUF8X  | 0.606 |   2.709 |    1.971 | 
     | u_adder_24b_Z_reg_8_/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.007 |   2.716 |    1.978 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_mul_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q                  (^) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.597
- Setup                         0.425
+ Phase Shift                  20.000
= Required Time                22.172
- Arrival Time                 21.355
= Slack Time                    0.817
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    1.025 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    1.025 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    1.496 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    1.499 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    1.955 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    1.961 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.380 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    2.380 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    2.988 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    2.989 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    3.608 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    3.609 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.876 |   3.668 |    4.485 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.668 |    4.485 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.930 |   4.598 |    5.415 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.599 |    5.416 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.644 |   5.243 |    6.060 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.243 |    6.060 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   5.731 |    6.548 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.731 |    6.548 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.270 |   7.002 |    7.818 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.003 |    7.819 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.766 |   7.768 |    8.585 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   7.769 |    8.586 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.507 |   8.276 |    9.093 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.277 |    9.094 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.518 |   8.795 |    9.612 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.795 |    9.612 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.658 |   9.453 |   10.270 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.453 |   10.270 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.062 |   10.879 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.062 |   10.879 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |  10.265 |   11.082 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.265 |   11.082 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.378 |  10.643 |   11.460 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.644 |   11.461 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |  10.889 |   11.706 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.889 |   11.706 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.354 |  11.243 |   12.060 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.243 |   12.060 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.596 |  11.839 |   12.656 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.839 |   12.656 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.581 |  12.420 |   13.237 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.422 |   13.239 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.595 |  13.016 |   13.833 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.017 |   13.834 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  13.593 |   14.410 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.593 |   14.410 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.615 |  14.208 |   15.025 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.209 |   15.026 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.589 |  14.797 |   15.614 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.798 |   15.615 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  15.712 |   16.529 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.712 |   16.529 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.940 |  16.652 |   17.469 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.653 |   17.470 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.658 |  17.311 |   18.128 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.311 |   18.128 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.347 |  17.658 |   18.475 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.658 |   18.475 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.382 |  18.040 |   18.857 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.040 |   18.857 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.566 |  18.606 |   19.423 | 
     | u_mul_cntrl/U524/IN4                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.609 |   19.426 | 
     | u_mul_cntrl/U524/OUT                               |   ^   | u_mul_cntrl/n345                                | AOI22   | 0.332 |  18.941 |   19.758 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   ^   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.941 |   19.758 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   ^   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.647 |  19.588 |   20.405 | 
     | u_mul_cntrl/U297/IN2                               |   ^   | u_mul_cntrl/FE_OFN986_n345                      | NANDX2  | 0.002 |  19.590 |   20.407 | 
     | u_mul_cntrl/U297/OUT                               |   v   | u_mul_cntrl/n248                                | NANDX2  | 0.221 |  19.811 |   20.628 | 
     | u_mul_cntrl/U254/IN2                               |   v   | u_mul_cntrl/n248                                | NANDX2  | 0.000 |  19.811 |   20.628 | 
     | u_mul_cntrl/U254/OUT                               |   ^   | u_mul_cntrl/n271                                | NANDX2  | 0.430 |  20.241 |   21.058 | 
     | u_mul_cntrl/U408/IN                                |   ^   | u_mul_cntrl/n271                                | INVX4   | 0.000 |  20.241 |   21.058 | 
     | u_mul_cntrl/U408/OUT                               |   v   | u_mul_cntrl/n287                                | INVX4   | 0.278 |  20.519 |   21.336 | 
     | u_mul_cntrl/U9/IN3                                 |   v   | u_mul_cntrl/n287                                | AOI21   | 0.000 |  20.519 |   21.336 | 
     | u_mul_cntrl/U9/OUT                                 |   ^   | u_mul_cntrl/n6                                  | AOI21   | 0.279 |  20.798 |   21.615 | 
     | u_mul_cntrl/U10/IN3                                |   ^   | u_mul_cntrl/n6                                  | OAI21   | 0.000 |  20.798 |   21.615 | 
     | u_mul_cntrl/U10/OUT                                |   v   | u_mul_cntrl/n875                                | OAI21   | 0.557 |  21.355 |   22.172 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_4_/D            |   v   | u_mul_cntrl/n875                                | DFFRX1  | 0.000 |  21.355 |   22.172 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.609 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.609 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.138 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.135 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.322 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.327 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.746 | 
     | CLK__L4_I16/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.747 | 
     | CLK__L4_I16/OUT                           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    1.210 | 
     | CLK__L5_I57/IN                            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    1.215 | 
     | CLK__L5_I57/OUT                           |   ^   | CLK__L5_N57 | BUF8X  | 0.563 |   2.594 |    1.777 | 
     | u_mul_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK__L5_N57 | DFFRX1 | 0.003 |   2.597 |    1.780 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_adder_cntrl/S_reg_reg/CLK 
Endpoint:   u_adder_cntrl/S_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_7_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.725
- Setup                         0.706
+ Phase Shift                  20.000
= Required Time                22.019
- Arrival Time                 21.201
= Slack Time                    0.818
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.208 |    1.026 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.026 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.498 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.501 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.139 |    1.957 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    1.959 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    2.406 | 
     | CLK__L4_I11/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    2.408 | 
     | CLK__L4_I11/OUT                    |   ^   | CLK__L4_N11                    | BUF8X   | 0.463 |   2.052 |    2.871 | 
     | CLK__L5_I29/IN                     |   ^   | CLK__L4_N11                    | BUF8X   | 0.004 |   2.056 |    2.874 | 
     | CLK__L5_I29/OUT                    |   ^   | CLK__L5_N29                    | BUF8X   | 0.612 |   2.668 |    3.486 | 
     | AdderCntrl_Op2_reg_7_/CLK          |   ^   | CLK__L5_N29                    | DFFRX1  | 0.007 |   2.675 |    3.493 | 
     | AdderCntrl_Op2_reg_7_/Q            |   v   | AdderCntrl_Op2[7]              | DFFRX1  | 1.389 |   4.064 |    4.883 | 
     | FE_OFC645_AdderCntrl_Op2_7_/IN     |   v   | AdderCntrl_Op2[7]              | INVX4   | 0.000 |   4.064 |    4.883 | 
     | FE_OFC645_AdderCntrl_Op2_7_/OUT    |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX4   | 0.549 |   4.614 |    5.432 | 
     | FE_OFC647_AdderCntrl_Op2_7_/IN     |   ^   | FE_OFN645_AdderCntrl_Op2_7_    | INVX8   | 0.000 |   4.614 |    5.432 | 
     | FE_OFC647_AdderCntrl_Op2_7_/OUT    |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX8   | 0.810 |   5.424 |    6.242 | 
     | u_adder_cntrl/U309/IN              |   v   | FE_OFN647_AdderCntrl_Op2_7_    | INVX4   | 0.008 |   5.432 |    6.250 | 
     | u_adder_cntrl/U309/OUT             |   ^   | u_adder_cntrl/n936             | INVX4   | 0.523 |   5.955 |    6.773 | 
     | u_adder_cntrl/U877/IN2             |   ^   | u_adder_cntrl/n936             | NOR2X1  | 0.000 |   5.955 |    6.774 | 
     | u_adder_cntrl/U877/OUT             |   v   | u_adder_cntrl/n760             | NOR2X1  | 0.607 |   6.562 |    7.380 | 
     | u_adder_cntrl/FE_OCPC1041_n760/IN  |   v   | u_adder_cntrl/n760             | BUF4X   | 0.000 |   6.562 |    7.380 | 
     | u_adder_cntrl/FE_OCPC1041_n760/OUT |   v   | u_adder_cntrl/FE_OCPN1041_n760 | BUF4X   | 0.636 |   7.198 |    8.017 | 
     | u_adder_cntrl/U296/IN              |   v   | u_adder_cntrl/FE_OCPN1041_n760 | INVX4   | 0.000 |   7.199 |    8.017 | 
     | u_adder_cntrl/U296/OUT             |   ^   | u_adder_cntrl/n767             | INVX4   | 0.206 |   7.405 |    8.223 | 
     | u_adder_cntrl/U456/IN1             |   ^   | u_adder_cntrl/n767             | NAND2X1 | 0.000 |   7.405 |    8.223 | 
     | u_adder_cntrl/U456/OUT             |   v   | u_adder_cntrl/N366             | NAND2X1 | 0.197 |   7.602 |    8.420 | 
     | u_adder_cntrl/FE_OFC449_N366/IN    |   v   | u_adder_cntrl/N366             | BUF4X   | 0.000 |   7.602 |    8.420 | 
     | u_adder_cntrl/FE_OFC449_N366/OUT   |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.777 |   8.379 |    9.197 | 
     | u_adder_cntrl/U358/IN              |   v   | u_adder_cntrl/FE_OFN449_N366   | BUF4X   | 0.002 |   8.381 |    9.199 | 
     | u_adder_cntrl/U358/OUT             |   v   | u_adder_cntrl/n264             | BUF4X   | 1.048 |   9.429 |   10.248 | 
     | u_adder_cntrl/U184/IN              |   v   | u_adder_cntrl/n264             | INVX8   | 0.001 |   9.430 |   10.249 | 
     | u_adder_cntrl/U184/OUT             |   ^   | u_adder_cntrl/n179             | INVX8   | 0.970 |  10.401 |   11.219 | 
     | u_adder_cntrl/U1229/S              |   ^   | u_adder_cntrl/n179             | MUX2X1  | 0.003 |  10.404 |   11.222 | 
     | u_adder_cntrl/U1229/OUT            |   ^   | u_adder_cntrl/n1219            | MUX2X1  | 0.686 |  11.090 |   11.908 | 
     | u_adder_cntrl/FE_OFC540_n1219/IN   |   ^   | u_adder_cntrl/n1219            | INVX1   | 0.000 |  11.090 |   11.908 | 
     | u_adder_cntrl/FE_OFC540_n1219/OUT  |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX1   | 1.047 |  12.136 |   12.954 | 
     | u_adder_cntrl/FE_OFC541_n1219/IN   |   v   | u_adder_cntrl/FE_OFN540_n1219  | INVX4   | 0.000 |  12.137 |   12.955 | 
     | u_adder_cntrl/FE_OFC541_n1219/OUT  |   ^   | u_adder_cntrl/FE_OFN541_n1219  | INVX4   | 1.226 |  13.362 |   14.180 | 
     | u_adder_cntrl/U78/IN2              |   ^   | u_adder_cntrl/FE_OFN541_n1219  | AOI22   | 0.001 |  13.363 |   14.182 | 
     | u_adder_cntrl/U78/OUT              |   v   | u_adder_cntrl/n67              | AOI22   | 0.726 |  14.089 |   14.908 | 
     | u_adder_cntrl/FE_OFC556_n67/IN     |   v   | u_adder_cntrl/n67              | INVX1   | 0.000 |  14.089 |   14.908 | 
     | u_adder_cntrl/FE_OFC556_n67/OUT    |   ^   | u_adder_cntrl/FE_OFN556_n67    | INVX1   | 0.578 |  14.668 |   15.486 | 
     | u_adder_cntrl/FE_OFC557_n67/IN     |   ^   | u_adder_cntrl/FE_OFN556_n67    | INVX4   | 0.000 |  14.668 |   15.486 | 
     | u_adder_cntrl/FE_OFC557_n67/OUT    |   v   | u_adder_cntrl/FE_OFN557_n67    | INVX4   | 1.125 |  15.793 |   16.611 | 
     | u_adder_cntrl/U83/IN1              |   v   | u_adder_cntrl/FE_OFN557_n67    | MUX2X1  | 0.005 |  15.798 |   16.617 | 
     | u_adder_cntrl/U83/OUT              |   v   | u_adder_cntrl/n72              | MUX2X1  | 0.669 |  16.468 |   17.286 | 
     | u_adder_cntrl/FE_OFC592_n72/IN     |   v   | u_adder_cntrl/n72              | INVX1   | 0.000 |  16.468 |   17.286 | 
     | u_adder_cntrl/FE_OFC592_n72/OUT    |   ^   | u_adder_cntrl/FE_OFN592_n72    | INVX1   | 0.833 |  17.300 |   18.119 | 
     | u_adder_cntrl/FE_OFC593_n72/IN     |   ^   | u_adder_cntrl/FE_OFN592_n72    | INVX4   | 0.000 |  17.301 |   18.119 | 
     | u_adder_cntrl/FE_OFC593_n72/OUT    |   v   | u_adder_cntrl/FE_OFN593_n72    | INVX4   | 1.180 |  18.480 |   19.299 | 
     | u_adder_cntrl/U89/IN1              |   v   | u_adder_cntrl/FE_OFN593_n72    | MUX2X1  | 0.004 |  18.484 |   19.303 | 
     | u_adder_cntrl/U89/OUT              |   v   | u_adder_cntrl/n79              | MUX2X1  | 0.784 |  19.268 |   20.086 | 
     | u_adder_cntrl/U90/IN2              |   v   | u_adder_cntrl/n79              | NOR2X1  | 0.001 |  19.269 |   20.087 | 
     | u_adder_cntrl/U90/OUT              |   ^   | u_adder_cntrl/n80              | NOR2X1  | 0.658 |  19.926 |   20.745 | 
     | u_adder_cntrl/U91/IN3              |   ^   | u_adder_cntrl/n80              | OAI21   | 0.000 |  19.927 |   20.745 | 
     | u_adder_cntrl/U91/OUT              |   v   | u_adder_cntrl/n81              | OAI21   | 0.486 |  20.412 |   21.231 | 
     | u_adder_cntrl/U92/IN2              |   v   | u_adder_cntrl/n81              | NAND2X1 | 0.000 |  20.413 |   21.231 | 
     | u_adder_cntrl/U92/OUT              |   ^   | u_adder_cntrl/n1133            | NAND2X1 | 0.787 |  21.200 |   22.018 | 
     | u_adder_cntrl/S_reg_reg/D          |   ^   | u_adder_cntrl/n1133            | DFFRX1  | 0.001 |  21.201 |   22.019 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.208 |   -0.611 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -0.610 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -0.139 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -0.136 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |    0.320 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |    0.326 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |    0.810 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |    0.811 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |    1.288 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |    1.293 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |    1.901 | 
     | u_adder_cntrl/S_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.006 |   2.725 |    1.907 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.721
+ Phase Shift                  20.000
= Required Time                21.996
- Arrival Time                 21.153
= Slack Time                    0.842
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.208 |    1.050 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.050 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.522 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.525 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    1.981 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.005 |   1.144 |    1.986 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                     | BUF8X   | 0.419 |   1.563 |    2.406 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                     | BUF4X   | 0.000 |   1.563 |    2.406 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                    | BUF4X   | 0.608 |   2.171 |    3.014 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                    | BUF8X   | 0.002 |   2.173 |    3.016 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                    | BUF8X   | 0.649 |   2.822 |    3.664 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                    | DFFRX1  | 0.003 |   2.825 |    3.667 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.411 |   4.236 |    5.078 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   4.236 |    5.079 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.563 |   4.799 |    5.641 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   4.799 |    5.642 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.813 |   5.613 |    6.455 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.010 |   5.623 |    6.465 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.503 |   6.125 |    6.968 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   6.126 |    6.968 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.793 |   6.919 |    7.761 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   6.919 |    7.761 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.700 |   7.619 |    8.461 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   7.619 |    8.461 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.357 |   7.976 |    8.819 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   7.976 |    8.819 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.613 |   8.589 |    9.431 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.002 |   8.590 |    9.433 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.564 |   9.155 |    9.997 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   9.155 |    9.997 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.415 |   9.570 |   10.412 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   9.570 |   10.412 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.675 |  10.245 |   11.087 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |  10.248 |   11.090 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.811 |  11.058 |   11.901 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |  11.059 |   11.901 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.589 |  11.648 |   12.490 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |  11.648 |   12.490 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.753 |  12.401 |   13.243 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |  12.401 |   13.243 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.955 |  13.356 |   14.199 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  13.357 |   14.199 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.560 |  13.917 |   14.759 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  13.917 |   14.759 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.375 |  14.292 |   15.134 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  14.292 |   15.134 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.372 |  14.664 |   15.507 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  14.664 |   15.507 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.400 |  15.065 |   15.907 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  15.065 |   15.907 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.365 |  15.430 |   16.273 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  15.431 |   16.273 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.745 |  16.175 |   17.018 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.001 |  16.177 |   17.019 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.542 |  16.719 |   17.561 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  16.719 |   17.561 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.592 |  17.310 |   18.153 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.003 |  17.314 |   18.156 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.352 |  17.666 |   18.508 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  17.667 |   18.509 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.474 |  18.140 |   18.983 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  18.140 |   18.983 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.630 |  18.770 |   19.613 | 
     | u_adder_cntrl/U1095/IN3                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  18.771 |   19.613 | 
     | u_adder_cntrl/U1095/OUT                 |   v   | u_adder_cntrl/n948             | AOI22   | 0.422 |  19.193 |   20.035 | 
     | u_adder_cntrl/U1096/IN3                 |   v   | u_adder_cntrl/n948             | OAI21   | 0.000 |  19.193 |   20.036 | 
     | u_adder_cntrl/U1096/OUT                 |   ^   | u_adder_cntrl/n953             | OAI21   | 0.442 |  19.636 |   20.478 | 
     | u_adder_cntrl/U1100/IN2                 |   ^   | u_adder_cntrl/n953             | AOI22   | 0.000 |  19.636 |   20.478 | 
     | u_adder_cntrl/U1100/OUT                 |   v   | u_adder_cntrl/n954             | AOI22   | 0.667 |  20.302 |   21.145 | 
     | u_adder_cntrl/U1101/IN3                 |   v   | u_adder_cntrl/n954             | NAND3X1 | 0.001 |  20.303 |   21.146 | 
     | u_adder_cntrl/U1101/OUT                 |   ^   | u_adder_cntrl/n1142            | NAND3X1 | 0.850 |  21.153 |   21.995 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   ^   | u_adder_cntrl/n1142            | DFFRX1  | 0.000 |  21.153 |   21.996 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.635 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.635 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.163 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.160 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.296 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.301 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |    0.786 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |    0.787 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |    1.265 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |    1.269 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |    1.870 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.004 |   2.717 |    1.874 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.348
+ Phase Shift                  20.000
= Required Time                22.379
- Arrival Time                 21.522
= Slack Time                    0.857
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                   |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                               |         |       |   0.208 |    1.064 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                               | BUF8X   | 0.000 |   0.208 |    1.064 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                        | BUF8X   | 0.471 |   0.679 |    1.536 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                        | BUF8X   | 0.003 |   0.682 |    1.539 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                        | BUF8X   | 0.456 |   1.139 |    1.995 | 
     | CLK__L3_I0/IN                                      |   ^   | CLK__L2_N0                                        | BUF8X   | 0.005 |   1.144 |    2.000 | 
     | CLK__L3_I0/OUT                                     |   ^   | CLK__L3_N0                                        | BUF8X   | 0.484 |   1.628 |    2.485 | 
     | CLK__L4_I0/IN                                      |   ^   | CLK__L3_N0                                        | BUF8X   | 0.001 |   1.629 |    2.486 | 
     | CLK__L4_I0/OUT                                     |   ^   | CLK__L4_N0                                        | BUF8X   | 0.477 |   2.107 |    2.963 | 
     | CLK__L5_I0/IN                                      |   ^   | CLK__L4_N0                                        | BUF8X   | 0.004 |   2.111 |    2.967 | 
     | CLK__L5_I0/OUT                                     |   ^   | CLK__L5_N0                                        | BUF8X   | 0.609 |   2.720 |    3.576 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK        |   ^   | CLK__L5_N0                                        | DFFRX1  | 0.006 |   2.726 |    3.583 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q          |   v   | u_adder_cntrl/n192                                | DFFRX1  | 1.515 |   4.241 |    5.097 | 
     | u_adder_cntrl/U174/IN1                             |   v   | u_adder_cntrl/n192                                | NANDX2  | 0.000 |   4.241 |    5.098 | 
     | u_adder_cntrl/U174/OUT                             |   ^   | u_adder_cntrl/n174                                | NANDX2  | 0.791 |   5.032 |    5.889 | 
     | u_adder_cntrl/U175/IN                              |   ^   | u_adder_cntrl/n174                                | INVX4   | 0.000 |   5.032 |    5.889 | 
     | u_adder_cntrl/U175/OUT                             |   v   | u_adder_cntrl/n362                                | INVX4   | 0.312 |   5.344 |    6.200 | 
     | u_adder_cntrl/U414/IN2                             |   v   | u_adder_cntrl/n362                                | NANDX2  | 0.000 |   5.344 |    6.201 | 
     | u_adder_cntrl/U414/OUT                             |   ^   | u_adder_cntrl/n285                                | NANDX2  | 0.410 |   5.754 |    6.611 | 
     | u_adder_cntrl/U413/IN                              |   ^   | u_adder_cntrl/n285                                | INVX4   | 0.001 |   5.756 |    6.612 | 
     | u_adder_cntrl/U413/OUT                             |   v   | u_adder_cntrl/n275                                | INVX4   | 0.265 |   6.021 |    6.878 | 
     | u_adder_cntrl/U652/IN2                             |   v   | u_adder_cntrl/n275                                | NANDX2  | 0.000 |   6.021 |    6.878 | 
     | u_adder_cntrl/U652/OUT                             |   ^   | u_adder_cntrl/n288                                | NANDX2  | 0.424 |   6.445 |    7.301 | 
     | u_adder_cntrl/U411/IN                              |   ^   | u_adder_cntrl/n288                                | INVX4   | 0.001 |   6.446 |    7.302 | 
     | u_adder_cntrl/U411/OUT                             |   v   | u_adder_cntrl/n276                                | INVX4   | 0.308 |   6.754 |    7.611 | 
     | u_adder_cntrl/U410/IN2                             |   v   | u_adder_cntrl/n276                                | NANDX2  | 0.000 |   6.754 |    7.611 | 
     | u_adder_cntrl/U410/OUT                             |   ^   | u_adder_cntrl/n289                                | NANDX2  | 0.335 |   7.090 |    7.946 | 
     | u_adder_cntrl/U560/IN                              |   ^   | u_adder_cntrl/n289                                | INVX4   | 0.000 |   7.090 |    7.947 | 
     | u_adder_cntrl/U560/OUT                             |   v   | u_adder_cntrl/n278                                | INVX4   | 0.322 |   7.412 |    8.269 | 
     | u_adder_cntrl/U557/IN2                             |   v   | u_adder_cntrl/n278                                | NANDX2  | 0.000 |   7.413 |    8.269 | 
     | u_adder_cntrl/U557/OUT                             |   ^   | u_adder_cntrl/n244                                | NANDX2  | 0.353 |   7.766 |    8.622 | 
     | u_adder_cntrl/U556/IN                              |   ^   | u_adder_cntrl/n244                                | INVX4   | 0.000 |   7.766 |    8.623 | 
     | u_adder_cntrl/U556/OUT                             |   v   | u_adder_cntrl/n292                                | INVX4   | 0.223 |   7.989 |    8.846 | 
     | u_adder_cntrl/U408/IN2                             |   v   | u_adder_cntrl/n292                                | NANDX2  | 0.000 |   7.989 |    8.846 | 
     | u_adder_cntrl/U408/OUT                             |   ^   | u_adder_cntrl/n294                                | NANDX2  | 0.383 |   8.372 |    9.229 | 
     | u_adder_cntrl/U406/IN                              |   ^   | u_adder_cntrl/n294                                | INVX4   | 0.000 |   8.372 |    9.229 | 
     | u_adder_cntrl/U406/OUT                             |   v   | u_adder_cntrl/n279                                | INVX4   | 0.297 |   8.669 |    9.525 | 
     | u_adder_cntrl/U405_dup/IN2                         |   v   | u_adder_cntrl/n279                                | NANDX2  | 0.000 |   8.669 |    9.526 | 
     | u_adder_cntrl/U405_dup/OUT                         |   ^   | u_adder_cntrl/FE_RN_4                             | NANDX2  | 0.379 |   9.048 |    9.904 | 
     | u_adder_cntrl/U364/IN                              |   ^   | u_adder_cntrl/FE_RN_4                             | INVX4   | 0.001 |   9.048 |    9.905 | 
     | u_adder_cntrl/U364/OUT                             |   v   | u_adder_cntrl/n280                                | INVX4   | 0.330 |   9.379 |   10.235 | 
     | u_adder_cntrl/U363_dup/IN2                         |   v   | u_adder_cntrl/n280                                | NANDX2  | 0.000 |   9.379 |   10.236 | 
     | u_adder_cntrl/U363_dup/OUT                         |   ^   | u_adder_cntrl/FE_RN_6                             | NANDX2  | 0.242 |   9.621 |   10.478 | 
     | u_adder_cntrl/U177/IN2                             |   ^   | u_adder_cntrl/FE_RN_6                             | NANDX2  | 0.000 |   9.621 |   10.478 | 
     | u_adder_cntrl/U177/OUT                             |   v   | u_adder_cntrl/n301                                | NANDX2  | 0.305 |   9.926 |   10.783 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                       |   v   | u_adder_cntrl/n301                                | NANDX2  | 0.000 |   9.926 |   10.783 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                       |   ^   | u_adder_cntrl/n724                                | NANDX2  | 0.516 |  10.443 |   11.299 | 
     | u_adder_cntrl/U551/IN                              |   ^   | u_adder_cntrl/n724                                | INVX4   | 0.000 |  10.443 |   11.300 | 
     | u_adder_cntrl/U551/OUT                             |   v   | u_adder_cntrl/n457                                | INVX4   | 0.379 |  10.822 |   11.679 | 
     | u_adder_cntrl/U404/IN2                             |   v   | u_adder_cntrl/n457                                | NANDX2  | 0.000 |  10.822 |   11.679 | 
     | u_adder_cntrl/U404/OUT                             |   ^   | u_adder_cntrl/n446                                | NANDX2  | 0.393 |  11.216 |   12.072 | 
     | u_adder_cntrl/U550/IN                              |   ^   | u_adder_cntrl/n446                                | INVX4   | 0.000 |  11.216 |   12.073 | 
     | u_adder_cntrl/U550/OUT                             |   v   | u_adder_cntrl/n313                                | INVX4   | 0.385 |  11.601 |   12.457 | 
     | u_adder_cntrl/FE_RC_114_0/IN2                      |   v   | u_adder_cntrl/n313                                | NAND3X1 | 0.000 |  11.601 |   12.458 | 
     | u_adder_cntrl/FE_RC_114_0/OUT                      |   ^   | u_adder_cntrl/FE_RN_72_0                          | NAND3X1 | 0.580 |  12.181 |   13.037 | 
     | u_adder_cntrl/FE_RC_99_0/IN                        |   ^   | u_adder_cntrl/FE_RN_72_0                          | INVX4   | 0.000 |  12.181 |   13.038 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                       |   v   | u_adder_cntrl/n334                                | INVX4   | 0.504 |  12.685 |   13.542 | 
     | u_adder_cntrl/U537/IN2                             |   v   | u_adder_cntrl/n334                                | NANDX2  | 0.001 |  12.686 |   13.542 | 
     | u_adder_cntrl/U537/OUT                             |   ^   | u_adder_cntrl/n572                                | NANDX2  | 0.538 |  13.224 |   14.080 | 
     | u_adder_cntrl/U399/IN                              |   ^   | u_adder_cntrl/n572                                | INVX4   | 0.001 |  13.225 |   14.081 | 
     | u_adder_cntrl/U399/OUT                             |   v   | u_adder_cntrl/n637                                | INVX4   | 0.358 |  13.583 |   14.439 | 
     | u_adder_cntrl/U378/IN2                             |   v   | u_adder_cntrl/n637                                | NANDX2  | 0.001 |  13.583 |   14.440 | 
     | u_adder_cntrl/U378/OUT                             |   ^   | u_adder_cntrl/n245                                | NANDX2  | 0.263 |  13.846 |   14.703 | 
     | u_adder_cntrl/U536/IN2                             |   ^   | u_adder_cntrl/n245                                | NANDX2  | 0.000 |  13.846 |   14.703 | 
     | u_adder_cntrl/U536/OUT                             |   v   | u_adder_cntrl/n675                                | NANDX2  | 0.353 |  14.199 |   15.056 | 
     | u_adder_cntrl/U535/IN2                             |   v   | u_adder_cntrl/n675                                | NANDX2  | 0.001 |  14.200 |   15.057 | 
     | u_adder_cntrl/U535/OUT                             |   ^   | u_adder_cntrl/n601                                | NANDX2  | 0.559 |  14.759 |   15.616 | 
     | u_adder_cntrl/FE_RC_133_0/IN3                      |   ^   | u_adder_cntrl/n601                                | NAND3X1 | 0.002 |  14.762 |   15.618 | 
     | u_adder_cntrl/FE_RC_133_0/OUT                      |   v   | u_adder_cntrl/FE_RN_94_0                          | NAND3X1 | 0.346 |  15.107 |   15.964 | 
     | u_adder_cntrl/FE_RC_132_0/IN                       |   v   | u_adder_cntrl/FE_RN_94_0                          | INVX1   | 0.000 |  15.107 |   15.964 | 
     | u_adder_cntrl/FE_RC_132_0/OUT                      |   ^   | u_adder_cntrl/FE_RN_93_0                          | INVX1   | 0.371 |  15.478 |   16.335 | 
     | u_adder_cntrl/FE_RC_131_0/IN3                      |   ^   | u_adder_cntrl/FE_RN_93_0                          | NAND3X1 | 0.000 |  15.478 |   16.335 | 
     | u_adder_cntrl/FE_RC_131_0/OUT                      |   v   | u_adder_cntrl/FE_RN_87_0                          | NAND3X1 | 0.336 |  15.815 |   16.671 | 
     | u_adder_cntrl/FE_RC_121_0/IN2                      |   v   | u_adder_cntrl/FE_RN_87_0                          | NANDX2  | 0.000 |  15.815 |   16.671 | 
     | u_adder_cntrl/FE_RC_121_0/OUT                      |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30             | NANDX2  | 0.722 |  16.537 |   17.394 | 
     | u_adder_cntrl/FE_RC_309_0/IN                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30             | INVX4   | 0.000 |  16.537 |   17.394 | 
     | u_adder_cntrl/FE_RC_309_0/OUT                      |   v   | u_adder_cntrl/FE_RN_239_0                         | INVX4   | 0.430 |  16.968 |   17.824 | 
     | u_adder_cntrl/FE_RC_307_0/IN1                      |   v   | u_adder_cntrl/FE_RN_239_0                         | NANDX2  | 0.001 |  16.969 |   17.825 | 
     | u_adder_cntrl/FE_RC_307_0/OUT                      |   ^   | u_adder_cntrl/FE_RN_241_0                         | NANDX2  | 0.387 |  17.356 |   18.213 | 
     | u_adder_cntrl/FE_RC_306_0/IN2                      |   ^   | u_adder_cntrl/FE_RN_241_0                         | NANDX2  | 0.000 |  17.356 |   18.213 | 
     | u_adder_cntrl/FE_RC_306_0/OUT                      |   v   | u_adder_cntrl/FE_RN_242_0                         | NANDX2  | 0.229 |  17.586 |   18.442 | 
     | u_adder_cntrl/FE_RC_305_0/IN2                      |   v   | u_adder_cntrl/FE_RN_242_0                         | NANDX2  | 0.000 |  17.586 |   18.442 | 
     | u_adder_cntrl/FE_RC_305_0/OUT                      |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13             | NANDX2  | 0.327 |  17.912 |   18.769 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13             | NANDX2  | 0.000 |  17.913 |   18.769 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                       |   v   | u_adder_cntrl/FE_RN_39_0                          | NANDX2  | 0.234 |  18.146 |   19.003 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                       |   v   | u_adder_cntrl/FE_RN_39_0                          | NANDX2  | 0.000 |  18.146 |   19.003 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12             | NANDX2  | 0.403 |  18.549 |   19.406 | 
     | u_adder_cntrl/FE_RC_18_0/IN1                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12             | NANDX2  | 0.001 |  18.550 |   19.407 | 
     | u_adder_cntrl/FE_RC_18_0/OUT                       |   v   | u_adder_cntrl/FE_RN_25_0                          | NANDX2  | 0.256 |  18.806 |   19.663 | 
     | u_adder_cntrl/FE_RC_17_0/IN2                       |   v   | u_adder_cntrl/FE_RN_25_0                          | NANDX2  | 0.000 |  18.806 |   19.663 | 
     | u_adder_cntrl/FE_RC_17_0/OUT                       |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11             | NANDX2  | 0.724 |  19.530 |   20.387 | 
     | u_adder_cntrl/FE_OCPC1123_DP_OP_1074_157_5430_n11/ |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n11             | BUF4X   | 0.002 |  19.533 |   20.389 | 
     | IN                                                 |       |                                                   |         |       |         |          | 
     | u_adder_cntrl/FE_OCPC1123_DP_OP_1074_157_5430_n11/ |   ^   | u_adder_cntrl/FE_OCPN1123_DP_OP_1074_157_5430_n11 | BUF4X   | 0.757 |  20.289 |   21.146 | 
     | OUT                                                |       |                                                   |         |       |         |          | 
     | u_adder_cntrl/FE_RC_161_0/IN1                      |   ^   | u_adder_cntrl/FE_OCPN1123_DP_OP_1074_157_5430_n11 | OAI21   | 0.000 |  20.289 |   21.146 | 
     | u_adder_cntrl/FE_RC_161_0/OUT                      |   v   | u_adder_cntrl/C493_DATA2_4                        | OAI21   | 0.326 |  20.616 |   21.472 | 
     | u_adder_cntrl/U186/IN2                             |   v   | u_adder_cntrl/C493_DATA2_4                        | NAND2X1 | 0.000 |  20.616 |   21.472 | 
     | u_adder_cntrl/U186/OUT                             |   ^   | u_adder_cntrl/n543                                | NAND2X1 | 0.441 |  21.056 |   21.913 | 
     | u_adder_cntrl/U785/IN3                             |   ^   | u_adder_cntrl/n543                                | NAND3X1 | 0.000 |  21.057 |   21.913 | 
     | u_adder_cntrl/U785/OUT                             |   v   | u_adder_cntrl/n1160                               | NAND3X1 | 0.465 |  21.522 |   22.379 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/D          |   v   | u_adder_cntrl/n1160                               | DFFRX1  | 0.000 |  21.522 |   22.379 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -0.649 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.649 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.177 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.174 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.282 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.287 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    0.718 | 
     | CLK__L4_I10/IN                              |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.576 |    0.719 | 
     | CLK__L4_I10/OUT                             |   ^   | CLK__L4_N10 | BUF8X  | 0.506 |   2.082 |    1.225 | 
     | CLK__L5_I26/IN                              |   ^   | CLK__L4_N10 | BUF8X  | 0.013 |   2.095 |    1.239 | 
     | CLK__L5_I26/OUT                             |   ^   | CLK__L5_N26 | BUF8X  | 0.622 |   2.717 |    1.861 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_4_/CLK |   ^   | CLK__L5_N26 | DFFRX1 | 0.009 |   2.727 |    1.870 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.674
- Setup                         0.514
+ Phase Shift                  20.000
= Required Time                22.160
- Arrival Time                 21.252
= Slack Time                    0.908
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.208 |    1.115 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.115 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.587 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.590 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    2.046 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    2.048 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    2.495 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    2.497 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                    | BUF8X   | 0.491 |   2.080 |    2.988 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.086 |    2.994 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                    | BUF8X   | 0.645 |   2.731 |    3.639 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                    | DFFRX1  | 0.014 |   2.745 |    3.653 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.167 |   3.912 |    4.819 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.912 |    4.820 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.731 |   4.643 |    5.551 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.644 |    5.552 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.483 |   5.127 |    6.035 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.128 |    6.035 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.279 |   5.407 |    6.314 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   5.407 |    6.314 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.285 |   5.691 |    6.599 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   5.692 |    6.600 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.492 |   6.184 |    7.092 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.186 |    7.094 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]              | NOR2X1  | 0.888 |   7.074 |    7.982 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   7.075 |    7.983 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.838 |   7.913 |    8.820 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   7.915 |    8.823 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   8.117 |    9.024 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   8.117 |    9.025 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410               | NANDX2  | 0.222 |   8.339 |    9.246 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   8.339 |    9.247 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178               | INVX4   | 0.328 |   8.667 |    9.574 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   8.667 |    9.575 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.303 |   8.970 |    9.878 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   8.971 |    9.878 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.336 |   9.307 |   10.214 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.307 |   10.214 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187               | INVX4   | 0.235 |   9.542 |   10.449 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.542 |   10.450 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   9.789 |   10.696 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.789 |   10.696 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |  10.039 |   10.947 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.039 |   10.947 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |  10.346 |   11.254 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.346 |   11.254 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |  10.630 |   11.538 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.631 |   11.538 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.417 |  11.047 |   11.955 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.001 |  11.048 |   11.956 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.636 |  11.684 |   12.592 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.684 |   12.592 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.572 |  12.257 |   13.164 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |  12.257 |   13.165 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.478 |  12.736 |   13.643 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.736 |   13.643 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.529 |  13.265 |   14.172 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.001 |  13.265 |   14.173 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.251 |  13.516 |   14.424 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.517 |   14.425 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.569 |  14.086 |   14.994 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.087 |   14.994 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.642 |  14.729 |   15.636 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.729 |   15.636 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.701 |  15.429 |   16.337 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF4X   | 0.001 |  15.431 |   16.338 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.876 |  16.306 |   17.214 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  16.309 |   17.216 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.382 |  16.690 |   17.598 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  16.691 |   17.598 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.502 |  17.192 |   18.100 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  17.193 |   18.100 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.721 |  17.914 |   18.822 | 
     | u_mul_cntrl/U791/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.002 |  17.916 |   18.824 | 
     | u_mul_cntrl/U791/OUT                    |   v   | u_mul_cntrl/n680               | AOI22   | 0.535 |  18.451 |   19.359 | 
     | u_mul_cntrl/U277/IN1                    |   v   | u_mul_cntrl/n680               | NANDX2  | 0.001 |  18.452 |   19.359 | 
     | u_mul_cntrl/U277/OUT                    |   ^   | u_mul_cntrl/n743               | NANDX2  | 0.518 |  18.970 |   19.877 | 
     | u_mul_cntrl/U795/IN2                    |   ^   | u_mul_cntrl/n743               | AOI22   | 0.000 |  18.970 |   19.877 | 
     | u_mul_cntrl/U795/OUT                    |   v   | u_mul_cntrl/n685               | AOI22   | 0.607 |  19.577 |   20.485 | 
     | u_mul_cntrl/U797/IN2                    |   v   | u_mul_cntrl/n685               | NAND3X1 | 0.001 |  19.578 |   20.486 | 
     | u_mul_cntrl/U797/OUT                    |   ^   | u_mul_cntrl/n687               | NAND3X1 | 0.666 |  20.244 |   21.152 | 
     | u_mul_cntrl/U798/IN2                    |   ^   | u_mul_cntrl/n687               | AOI22   | 0.000 |  20.245 |   21.152 | 
     | u_mul_cntrl/U798/OUT                    |   v   | u_mul_cntrl/n688               | AOI22   | 0.605 |  20.850 |   21.758 | 
     | u_mul_cntrl/U799/IN                     |   v   | u_mul_cntrl/n688               | INVX4   | 0.000 |  20.850 |   21.758 | 
     | u_mul_cntrl/U799/OUT                    |   ^   | u_mul_cntrl/n870               | INVX4   | 0.402 |  21.252 |   22.160 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_1_/D |   ^   | u_mul_cntrl/n870               | DFFRX1  | 0.000 |  21.252 |   22.160 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.700 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.700 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.228 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.225 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.231 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.236 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.656 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.656 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.497 |   2.061 |    1.154 | 
     | CLK__L5_I61/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.007 |   2.069 |    1.161 | 
     | CLK__L5_I61/OUT                           |   ^   | CLK__L5_N61 | BUF8X  | 0.604 |   2.673 |    1.765 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.002 |   2.674 |    1.767 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.669
- Setup                         0.403
+ Phase Shift                  20.000
= Required Time                22.266
- Arrival Time                 21.333
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.208 |    1.141 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.208 |    1.141 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.471 |   0.679 |    1.613 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.682 |    1.616 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.456 |   1.139 |    2.072 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.140 |    2.074 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.447 |   1.588 |    2.521 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.590 |    2.523 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.491 |   2.080 |    3.014 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.086 |    3.019 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.645 |   2.731 |    3.665 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.014 |   2.745 |    3.679 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.167 |   3.912 |    4.845 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.912 |    4.845 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.731 |   4.643 |    5.576 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.644 |    5.578 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.483 |   5.127 |    6.061 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.128 |    6.061 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.279 |   5.407 |    6.340 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.407 |    6.340 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   5.691 |    6.625 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.692 |    6.626 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.492 |   6.184 |    7.118 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.186 |    7.120 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.888 |   7.074 |    8.008 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   7.075 |    8.009 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.838 |   7.913 |    8.846 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   7.915 |    8.849 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   8.117 |    9.050 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   8.117 |    9.051 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.222 |   8.339 |    9.272 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   8.339 |    9.272 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.328 |   8.667 |    9.600 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   8.668 |    9.601 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.303 |   8.970 |    9.904 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   8.971 |    9.904 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.336 |   9.307 |   10.240 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.307 |   10.240 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.235 |   9.542 |   10.475 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.542 |   10.476 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   9.789 |   10.722 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.789 |   10.722 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |  10.039 |   10.973 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.039 |   10.973 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |  10.346 |   11.280 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.346 |   11.280 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |  10.630 |   11.564 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.631 |   11.564 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.417 |  11.047 |   11.981 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.001 |  11.048 |   11.982 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.636 |  11.684 |   12.618 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.684 |   12.618 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.572 |  12.257 |   13.190 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.257 |   13.191 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.456 |  12.713 |   13.647 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.714 |   13.647 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.274 |  12.987 |   13.921 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  12.988 |   13.921 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.361 |  13.349 |   14.282 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.350 |   14.283 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.382 |  13.732 |   14.665 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.732 |   14.665 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.459 |  14.191 |   15.125 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.192 |   15.126 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.397 |  14.590 |   15.523 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.590 |   15.523 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.996 |  15.586 |   16.519 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.587 |   16.520 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  16.327 |   17.260 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.327 |   17.260 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  16.762 |   17.696 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.763 |   17.696 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.559 |  17.322 |   18.255 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.000 |  17.322 |   18.255 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.257 |  17.579 |   18.512 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.579 |   18.513 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.340 |  17.919 |   18.852 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  17.919 |   18.853 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.351 |  18.270 |   19.204 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.271 |   19.204 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.414 |  18.684 |   19.618 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.685 |   19.619 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.637 |  19.323 |   20.256 | 
     | u_mul_cntrl/U837/IN1                    |   ^   | u_mul_cntrl/n739                   | OAI21   | 0.000 |  19.323 |   20.257 | 
     | u_mul_cntrl/U837/OUT                    |   v   | u_mul_cntrl/n736                   | OAI21   | 0.735 |  20.058 |   20.992 | 
     | u_mul_cntrl/U838/IN2                    |   v   | u_mul_cntrl/n736                   | OAI21   | 0.001 |  20.060 |   20.993 | 
     | u_mul_cntrl/U838/OUT                    |   ^   | u_mul_cntrl/n738                   | OAI21   | 0.643 |  20.703 |   21.636 | 
     | u_mul_cntrl/U839/IN3                    |   ^   | u_mul_cntrl/n738                   | OAI21   | 0.001 |  20.704 |   21.637 | 
     | u_mul_cntrl/U839/OUT                    |   v   | u_mul_cntrl/n867                   | OAI21   | 0.628 |  21.333 |   22.266 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_4_/D |   v   | u_mul_cntrl/n867                   | DFFRX1  | 0.000 |  21.333 |   22.266 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.726 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.726 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.254 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.251 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.205 | 
     | CLK__L3_I3/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.211 | 
     | CLK__L3_I3/OUT                            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.630 | 
     | CLK__L4_I17/IN                            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.630 | 
     | CLK__L4_I17/OUT                           |   ^   | CLK__L4_N17 | BUF8X  | 0.497 |   2.061 |    1.128 | 
     | CLK__L5_I60/IN                            |   ^   | CLK__L4_N17 | BUF8X  | 0.005 |   2.066 |    1.133 | 
     | CLK__L5_I60/OUT                           |   ^   | CLK__L5_N60 | BUF8X  | 0.600 |   2.666 |    1.733 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N60 | DFFRX1 | 0.003 |   2.669 |    1.736 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.669
- Setup                         0.421
+ Phase Shift                  20.000
= Required Time                22.248
- Arrival Time                 21.242
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                Net                 |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                    |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                                |         |       |   0.208 |    1.214 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                                | BUF8X   | 0.000 |   0.208 |    1.214 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                         | BUF8X   | 0.471 |   0.679 |    1.686 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                         | BUF8X   | 0.003 |   0.682 |    1.689 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                         | BUF8X   | 0.456 |   1.139 |    2.145 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                         | BUF8X   | 0.002 |   1.140 |    2.147 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.447 |   1.588 |    2.594 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                         | BUF8X   | 0.002 |   1.590 |    2.596 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                        | BUF8X   | 0.491 |   2.080 |    3.086 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                        | BUF8X   | 0.006 |   2.086 |    3.092 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                        | BUF8X   | 0.645 |   2.731 |    3.738 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                        | DFFRX1  | 0.014 |   2.745 |    3.751 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_               | DFFRX1  | 1.167 |   3.912 |    4.918 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_               | BUF4X   | 0.000 |   3.912 |    4.918 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_     | BUF4X   | 0.731 |   4.643 |    5.649 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_     | OAI21   | 0.001 |   4.644 |    5.650 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                             | OAI21   | 0.483 |   5.127 |    6.134 | 
     | U1779/IN                                |   ^   | FE_RN_                             | INVX4   | 0.000 |   5.128 |    6.134 | 
     | U1779/OUT                               |   v   | n1811                              | INVX4   | 0.279 |   5.407 |    6.413 | 
     | U1896/IN2                               |   v   | n1811                              | NANDX2  | 0.000 |   5.407 |    6.413 | 
     | U1896/OUT                               |   ^   | n1851                              | NANDX2  | 0.285 |   5.691 |    6.698 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                              | BUF8X   | 0.001 |   5.692 |    6.698 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                    | BUF8X   | 0.492 |   6.184 |    7.190 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                    | NOR2X1  | 0.002 |   6.186 |    7.193 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]                  | NOR2X1  | 0.888 |   7.074 |    8.080 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]                  | BUF8X   | 0.001 |   7.075 |    8.082 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_        | BUF8X   | 0.838 |   7.913 |    8.919 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_        | INVX8   | 0.002 |   7.915 |    8.921 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455                   | INVX8   | 0.202 |   8.117 |    9.123 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455                   | NANDX2  | 0.000 |   8.117 |    9.123 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410                   | NANDX2  | 0.222 |   8.339 |    9.345 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410                   | INVX4   | 0.000 |   8.339 |    9.345 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178                   | INVX4   | 0.328 |   8.667 |    9.673 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178                   | NANDX2  | 0.001 |   8.668 |    9.674 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.303 |   8.970 |    9.977 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9                | NANDX2  | 0.000 |   8.971 |    9.977 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429                   | NANDX2  | 0.336 |   9.307 |   10.313 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429                   | INVX4   | 0.000 |   9.307 |   10.313 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187                   | INVX4   | 0.235 |   9.542 |   10.548 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187                   | NANDX2  | 0.000 |   9.542 |   10.548 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.247 |   9.789 |   10.795 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386                   | NANDX2  | 0.000 |   9.789 |   10.795 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.250 |  10.039 |   11.045 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430                   | NANDX2  | 0.000 |  10.039 |   11.046 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204                   | NANDX2  | 0.307 |  10.346 |   11.352 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204                   | INVX4   | 0.000 |  10.346 |   11.352 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482                   | INVX4   | 0.284 |  10.630 |   11.637 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482                   | NANDX2  | 0.000 |  10.631 |   11.637 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222                   | NANDX2  | 0.417 |  11.047 |   12.054 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222                   | NOR2X1  | 0.001 |  11.048 |   12.054 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5                | NOR2X1  | 0.636 |  11.684 |   12.690 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5                | NANDX2  | 0.000 |  11.684 |   12.690 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441                   | NANDX2  | 0.572 |  12.257 |   13.263 | 
     | u_mul_cntrl/FE_RC_65_0/IN2              |   ^   | u_mul_cntrl/n441                   | NAND3X1 | 0.000 |  12.257 |   13.263 | 
     | u_mul_cntrl/FE_RC_65_0/OUT              |   v   | u_mul_cntrl/n232                   | NAND3X1 | 0.456 |  12.713 |   13.720 | 
     | u_mul_cntrl/U84/IN                      |   v   | u_mul_cntrl/n232                   | INVX4   | 0.000 |  12.714 |   13.720 | 
     | u_mul_cntrl/U84/OUT                     |   ^   | u_mul_cntrl/n233                   | INVX4   | 0.274 |  12.987 |   13.994 | 
     | u_mul_cntrl/U369/IN2                    |   ^   | u_mul_cntrl/n233                   | NANDX2  | 0.000 |  12.988 |   13.994 | 
     | u_mul_cntrl/U369/OUT                    |   v   | u_mul_cntrl/n448                   | NANDX2  | 0.361 |  13.349 |   14.355 | 
     | u_mul_cntrl/U342/IN                     |   v   | u_mul_cntrl/n448                   | INVX4   | 0.001 |  13.350 |   14.356 | 
     | u_mul_cntrl/U342/OUT                    |   ^   | u_mul_cntrl/n405                   | INVX4   | 0.382 |  13.732 |   14.738 | 
     | u_mul_cntrl/U341/IN2                    |   ^   | u_mul_cntrl/n405                   | NANDX2  | 0.000 |  13.732 |   14.738 | 
     | u_mul_cntrl/U341/OUT                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.459 |  14.191 |   15.197 | 
     | u_mul_cntrl/U340/IN2                    |   v   | u_mul_cntrl/n395                   | NANDX2  | 0.001 |  14.192 |   15.198 | 
     | u_mul_cntrl/U340/OUT                    |   ^   | u_mul_cntrl/n300                   | NANDX2  | 0.397 |  14.590 |   15.596 | 
     | u_mul_cntrl/U515/IN2                    |   ^   | u_mul_cntrl/n300                   | NOR2X1  | 0.000 |  14.590 |   15.596 | 
     | u_mul_cntrl/U515/OUT                    |   v   | u_mul_cntrl/n495                   | NOR2X1  | 0.996 |  15.586 |   16.592 | 
     | u_mul_cntrl/FE_RC_209_0/IN1             |   v   | u_mul_cntrl/n495                   | NANDX2  | 0.001 |  15.587 |   16.593 | 
     | u_mul_cntrl/FE_RC_209_0/OUT             |   ^   | u_mul_cntrl/FE_RN_160_0            | NANDX2  | 0.740 |  16.327 |   17.333 | 
     | u_mul_cntrl/FE_RC_208_0/IN2             |   ^   | u_mul_cntrl/FE_RN_160_0            | NOR2X1  | 0.000 |  16.327 |   17.333 | 
     | u_mul_cntrl/FE_RC_208_0/OUT             |   v   | u_mul_cntrl/FE_RN_161_0            | NOR2X1  | 0.435 |  16.762 |   17.769 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/IN   |   v   | u_mul_cntrl/FE_RN_161_0            | BUF4X   | 0.000 |  16.763 |   17.769 | 
     | u_mul_cntrl/FE_OCPC930_FE_RN_161_0/OUT  |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | BUF4X   | 0.559 |  17.322 |   18.328 | 
     | u_mul_cntrl/FE_RC_207_0/IN2             |   v   | u_mul_cntrl/FE_OCPN930_FE_RN_161_0 | NANDX2  | 0.000 |  17.322 |   18.328 | 
     | u_mul_cntrl/FE_RC_207_0/OUT             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.257 |  17.579 |   18.585 | 
     | u_mul_cntrl/FE_RC_206_0/IN2             |   ^   | u_mul_cntrl/FE_RN_162_0            | NANDX2  | 0.000 |  17.579 |   18.585 | 
     | u_mul_cntrl/FE_RC_206_0/OUT             |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.340 |  17.919 |   18.925 | 
     | u_mul_cntrl/U397/IN1                    |   v   | u_mul_cntrl/n397                   | NANDX2  | 0.000 |  17.919 |   18.925 | 
     | u_mul_cntrl/U397/OUT                    |   ^   | u_mul_cntrl/n396                   | NANDX2  | 0.351 |  18.270 |   19.277 | 
     | u_mul_cntrl/U280/IN                     |   ^   | u_mul_cntrl/n396                   | INVX4   | 0.000 |  18.271 |   19.277 | 
     | u_mul_cntrl/U280/OUT                    |   v   | u_mul_cntrl/n764                   | INVX4   | 0.414 |  18.684 |   19.691 | 
     | u_mul_cntrl/U820/IN1                    |   v   | u_mul_cntrl/n764                   | AOI21   | 0.001 |  18.685 |   19.692 | 
     | u_mul_cntrl/U820/OUT                    |   ^   | u_mul_cntrl/n739                   | AOI21   | 0.637 |  19.323 |   20.329 | 
     | u_mul_cntrl/U826/IN1                    |   ^   | u_mul_cntrl/n739                   | OAI21   | 0.000 |  19.323 |   20.330 | 
     | u_mul_cntrl/U826/OUT                    |   v   | u_mul_cntrl/n722                   | OAI21   | 0.698 |  20.021 |   21.027 | 
     | u_mul_cntrl/U827/IN2                    |   v   | u_mul_cntrl/n722                   | OAI21   | 0.001 |  20.022 |   21.028 | 
     | u_mul_cntrl/U827/OUT                    |   ^   | u_mul_cntrl/n724                   | OAI21   | 0.572 |  20.594 |   21.600 | 
     | u_mul_cntrl/U828/IN3                    |   ^   | u_mul_cntrl/n724                   | OAI21   | 0.001 |  20.594 |   21.601 | 
     | u_mul_cntrl/U828/OUT                    |   v   | u_mul_cntrl/n868                   | OAI21   | 0.647 |  21.241 |   22.247 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_3_/D |   v   | u_mul_cntrl/n868                   | DFFRX1  | 0.001 |  21.242 |   22.248 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.208 |   -0.799 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -0.798 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -0.327 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -0.324 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |    0.132 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |    0.138 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |    0.622 | 
     | CLK__L4_I4/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |    0.622 | 
     | CLK__L4_I4/OUT                            |   ^   | CLK__L4_N4 | BUF8X  | 0.454 |   2.083 |    1.076 | 
     | CLK__L5_I8/IN                             |   ^   | CLK__L4_N4 | BUF8X  | 0.003 |   2.085 |    1.079 | 
     | CLK__L5_I8/OUT                            |   ^   | CLK__L5_N8 | BUF8X  | 0.580 |   2.665 |    1.659 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.004 |   2.669 |    1.663 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_mul_cntrl/StateMC_reg_2_/CLK 
Endpoint:   u_mul_cntrl/StateMC_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.649
- Setup                         0.700
+ Phase Shift                  20.000
= Required Time                21.949
- Arrival Time                 20.923
= Slack Time                    1.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    1.234 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    1.235 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    1.706 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    1.709 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.139 |    2.165 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    2.171 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.590 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.564 |    2.590 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    3.198 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    3.199 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    3.818 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    3.819 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    5.076 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    5.076 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    6.023 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.998 |    6.024 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    6.404 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    6.404 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    6.702 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    6.702 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    7.406 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    7.407 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    7.935 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    7.936 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    8.511 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    8.512 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    9.075 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    9.075 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |    9.841 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |    9.841 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |   10.407 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |   10.407 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |   10.694 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |   10.694 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   11.008 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   11.008 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   11.324 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   11.324 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   11.619 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   11.619 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   12.262 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   12.262 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   12.794 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   12.795 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   13.473 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   13.474 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   14.006 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   14.007 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   14.716 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   14.717 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   15.267 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   15.268 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   16.387 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   16.387 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   17.582 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   17.582 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   18.012 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   18.012 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   18.436 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   18.436 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   18.770 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   18.770 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   19.326 | 
     | u_mul_cntrl/U485/IN1                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI21   | 0.001 |  18.301 |   19.327 | 
     | u_mul_cntrl/U485/OUT                               |   v   | u_mul_cntrl/n545                                | AOI21   | 0.539 |  18.840 |   19.867 | 
     | u_mul_cntrl/U659/IN1                               |   v   | u_mul_cntrl/n545                                | NAND3X1 | 0.000 |  18.840 |   19.867 | 
     | u_mul_cntrl/U659/OUT                               |   ^   | u_mul_cntrl/n546                                | NAND3X1 | 0.720 |  19.560 |   20.587 | 
     | u_mul_cntrl/U660/IN3                               |   ^   | u_mul_cntrl/n546                                | AOI21   | 0.000 |  19.560 |   20.587 | 
     | u_mul_cntrl/U660/OUT                               |   v   | u_mul_cntrl/n547                                | AOI21   | 0.610 |  20.170 |   21.197 | 
     | u_mul_cntrl/U662/IN1                               |   v   | u_mul_cntrl/n547                                | AOI21   | 0.000 |  20.171 |   21.197 | 
     | u_mul_cntrl/U662/OUT                               |   ^   | u_mul_cntrl/N90                                 | AOI21   | 0.751 |  20.922 |   21.948 | 
     | u_mul_cntrl/StateMC_reg_2_/D                       |   ^   | u_mul_cntrl/N90                                 | DFFRX1  | 0.001 |  20.923 |   21.949 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.208 |   -0.819 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.819 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.347 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.344 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.112 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.117 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    0.548 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    0.549 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    1.027 | 
     | CLK__L5_I23/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    1.030 | 
     | CLK__L5_I23/OUT                |   ^   | CLK__L5_N23 | BUF8X  | 0.587 |   2.644 |    1.617 | 
     | u_mul_cntrl/StateMC_reg_2_/CLK |   ^   | CLK__L5_N23 | DFFRX1 | 0.006 |   2.649 |    1.623 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.714
- Setup                         0.665
+ Phase Shift                  20.000
= Required Time                22.049
- Arrival Time                 21.020
= Slack Time                    1.029
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.208 |    1.237 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.237 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.708 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.712 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    2.168 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.005 |   1.144 |    2.173 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                     | BUF8X   | 0.419 |   1.563 |    2.593 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                     | BUF4X   | 0.000 |   1.563 |    2.593 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                    | BUF4X   | 0.608 |   2.171 |    3.200 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                    | BUF8X   | 0.002 |   2.173 |    3.202 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                    | BUF8X   | 0.649 |   2.822 |    3.851 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                    | DFFRX1  | 0.003 |   2.825 |    3.854 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]              | DFFRX1  | 1.411 |   4.236 |    5.265 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]              | INVX4   | 0.000 |   4.236 |    5.265 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX4   | 0.563 |   4.799 |    5.828 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_    | INVX8   | 0.000 |   4.799 |    5.828 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX8   | 0.813 |   5.613 |    6.642 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_    | INVX4   | 0.010 |   5.623 |    6.652 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935             | INVX4   | 0.503 |   6.125 |    7.155 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935             | NOR2X1  | 0.000 |   6.126 |    7.155 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773             | NOR2X1  | 0.793 |   6.919 |    7.948 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773             | OAI21   | 0.000 |   6.919 |    7.948 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762             | OAI21   | 0.700 |   7.619 |    8.648 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762             | INVX4   | 0.000 |   7.619 |    8.648 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX4   | 0.357 |   7.976 |    9.005 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762   | INVX8   | 0.000 |   7.976 |    9.006 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762   | INVX8   | 0.613 |   8.589 |    9.618 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762   | AOI22   | 0.002 |   8.590 |    9.620 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839             | AOI22   | 0.564 |   9.155 |   10.184 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839             | INVX4   | 0.000 |   9.155 |   10.184 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX4   | 0.415 |   9.570 |   10.599 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839   | INVX8   | 0.000 |   9.570 |   10.599 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839   | INVX8   | 0.675 |  10.245 |   11.274 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839   | OAI21   | 0.003 |  10.248 |   11.277 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916             | OAI21   | 0.811 |  11.058 |   12.088 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916             | AOI22   | 0.000 |  11.059 |   12.088 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.589 |  11.648 |   12.677 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928             | AOI22   | 0.000 |  11.648 |   12.677 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.753 |  12.401 |   13.430 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924             | AOI22   | 0.000 |  12.401 |   13.430 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920             | AOI22   | 0.955 |  13.356 |   14.386 | 
     | u_adder_cntrl/U1062/IN1                 |   v   | u_adder_cntrl/n920             | AOI21   | 0.000 |  13.357 |   14.386 | 
     | u_adder_cntrl/U1062/OUT                 |   ^   | u_adder_cntrl/n918             | AOI21   | 0.560 |  13.917 |   14.946 | 
     | u_adder_cntrl/U1063/IN3                 |   ^   | u_adder_cntrl/n918             | OAI21   | 0.000 |  13.917 |   14.946 | 
     | u_adder_cntrl/U1063/OUT                 |   v   | u_adder_cntrl/n921             | OAI21   | 0.375 |  14.292 |   15.321 | 
     | u_adder_cntrl/U1064/IN3                 |   v   | u_adder_cntrl/n921             | AOI21   | 0.000 |  14.292 |   15.321 | 
     | u_adder_cntrl/U1064/OUT                 |   ^   | u_adder_cntrl/n922             | AOI21   | 0.372 |  14.664 |   15.694 | 
     | u_adder_cntrl/U1065/IN3                 |   ^   | u_adder_cntrl/n922             | OAI21   | 0.000 |  14.664 |   15.694 | 
     | u_adder_cntrl/U1065/OUT                 |   v   | u_adder_cntrl/n925             | OAI21   | 0.400 |  15.065 |   16.094 | 
     | u_adder_cntrl/U1066/IN3                 |   v   | u_adder_cntrl/n925             | AOI21   | 0.000 |  15.065 |   16.094 | 
     | u_adder_cntrl/U1066/OUT                 |   ^   | u_adder_cntrl/n926             | AOI21   | 0.365 |  15.431 |   16.460 | 
     | u_adder_cntrl/U1067/IN3                 |   ^   | u_adder_cntrl/n926             | OAI21   | 0.000 |  15.431 |   16.460 | 
     | u_adder_cntrl/U1067/OUT                 |   v   | u_adder_cntrl/n994             | OAI21   | 0.745 |  16.175 |   17.204 | 
     | u_adder_cntrl/U1092/IN2                 |   v   | u_adder_cntrl/n994             | NOR2X1  | 0.001 |  16.177 |   17.206 | 
     | u_adder_cntrl/U1092/OUT                 |   ^   | u_adder_cntrl/n1067            | NOR2X1  | 0.542 |  16.719 |   17.748 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN        |   ^   | u_adder_cntrl/n1067            | BUF8X   | 0.000 |  16.719 |   17.748 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT       |   ^   | u_adder_cntrl/FE_OFN605_n1067  | BUF8X   | 0.592 |  17.310 |   18.340 | 
     | u_adder_cntrl/U212/IN2                  |   ^   | u_adder_cntrl/FE_OFN605_n1067  | NANDX2  | 0.003 |  17.314 |   18.343 | 
     | u_adder_cntrl/U212/OUT                  |   v   | u_adder_cntrl/n1019            | NANDX2  | 0.352 |  17.666 |   18.695 | 
     | u_adder_cntrl/U1094/IN2                 |   v   | u_adder_cntrl/n1019            | NOR2X1  | 0.001 |  17.667 |   18.696 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1000            | NOR2X1  | 0.474 |  18.140 |   19.170 | 
     | u_adder_cntrl/FE_OCPC926_n1000/IN       |   ^   | u_adder_cntrl/n1000            | BUF4X   | 0.000 |  18.140 |   19.170 | 
     | u_adder_cntrl/FE_OCPC926_n1000/OUT      |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | BUF4X   | 0.630 |  18.770 |   19.800 | 
     | u_adder_cntrl/U1097/IN4                 |   ^   | u_adder_cntrl/FE_OCPN926_n1000 | AOI22   | 0.000 |  18.771 |   19.800 | 
     | u_adder_cntrl/U1097/OUT                 |   v   | u_adder_cntrl/n952             | AOI22   | 0.350 |  19.121 |   20.150 | 
     | u_adder_cntrl/U432/IN1                  |   v   | u_adder_cntrl/n952             | NANDX2  | 0.000 |  19.121 |   20.150 | 
     | u_adder_cntrl/U432/OUT                  |   ^   | u_adder_cntrl/n966             | NANDX2  | 0.563 |  19.684 |   20.713 | 
     | u_adder_cntrl/U1107/IN2                 |   ^   | u_adder_cntrl/n966             | AOI22   | 0.001 |  19.685 |   20.714 | 
     | u_adder_cntrl/U1107/OUT                 |   v   | u_adder_cntrl/n978             | AOI22   | 0.554 |  20.239 |   21.268 | 
     | u_adder_cntrl/U204/IN1                  |   v   | u_adder_cntrl/n978             | NAND2X1 | 0.000 |  20.239 |   21.268 | 
     | u_adder_cntrl/U204/OUT                  |   ^   | u_adder_cntrl/n1141            | NAND2X1 | 0.780 |  21.019 |   22.049 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   ^   | u_adder_cntrl/n1141            | DFFRX1  | 0.001 |  21.020 |   22.049 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -0.822 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.821 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.350 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.347 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |    0.109 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |    0.115 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |    0.599 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |    0.600 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |    1.078 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |    1.082 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |    1.683 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.001 |   2.714 |    1.685 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_mul_cntrl/Final_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Final_Mantissa_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q              (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.670
- Setup                         0.508
+ Phase Shift                  20.000
= Required Time                22.163
- Arrival Time                 21.083
= Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                                |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                            |         |       |   0.208 |    1.288 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.288 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    1.759 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    1.762 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    2.218 | 
     | CLK__L3_I2/IN                           |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    2.220 | 
     | CLK__L3_I2/OUT                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    2.668 | 
     | CLK__L4_I13/IN                          |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    2.669 | 
     | CLK__L4_I13/OUT                         |   ^   | CLK__L4_N13                    | BUF8X   | 0.491 |   2.080 |    3.160 | 
     | CLK__L5_I44/IN                          |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.086 |    3.166 | 
     | CLK__L5_I44/OUT                         |   ^   | CLK__L5_N44                    | BUF8X   | 0.645 |   2.731 |    3.811 | 
     | u_booth_count_reg_reg_2_/CLK            |   ^   | CLK__L5_N44                    | DFFRX1  | 0.014 |   2.745 |    3.825 | 
     | u_booth_count_reg_reg_2_/Q              |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.167 |   3.912 |    4.992 | 
     | FE_OFC727_u_booth_count_reg_2_/IN       |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.912 |    4.992 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT      |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.731 |   4.643 |    5.723 | 
     | U1894_dup/IN1                           |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.644 |    5.724 | 
     | U1894_dup/OUT                           |   ^   | FE_RN_                         | OAI21   | 0.483 |   5.127 |    6.207 | 
     | U1779/IN                                |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.128 |    6.207 | 
     | U1779/OUT                               |   v   | n1811                          | INVX4   | 0.279 |   5.407 |    6.487 | 
     | U1896/IN2                               |   v   | n1811                          | NANDX2  | 0.000 |   5.407 |    6.487 | 
     | U1896/OUT                               |   ^   | n1851                          | NANDX2  | 0.285 |   5.691 |    6.771 | 
     | FE_OFC622_n1851/IN                      |   ^   | n1851                          | BUF8X   | 0.001 |   5.692 |    6.772 | 
     | FE_OFC622_n1851/OUT                     |   ^   | FE_OFN622_n1851                | BUF8X   | 0.492 |   6.184 |    7.264 | 
     | U1950/IN2                               |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.186 |    7.266 | 
     | U1950/OUT                               |   v   | Booth_dataout[13]              | NOR2X1  | 0.888 |   7.074 |    8.154 | 
     | FE_OFC679_Booth_dataout_13_/IN          |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   7.075 |    8.155 | 
     | FE_OFC679_Booth_dataout_13_/OUT         |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.838 |   7.913 |    8.993 | 
     | u_mul_cntrl/U69/IN                      |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   7.915 |    8.995 | 
     | u_mul_cntrl/U69/OUT                     |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   8.117 |    9.197 | 
     | u_mul_cntrl/U384/IN1                    |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   8.117 |    9.197 | 
     | u_mul_cntrl/U384/OUT                    |   v   | u_mul_cntrl/n410               | NANDX2  | 0.222 |   8.339 |    9.419 | 
     | u_mul_cntrl/U383/IN                     |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   8.339 |    9.419 | 
     | u_mul_cntrl/U383/OUT                    |   ^   | u_mul_cntrl/n178               | INVX4   | 0.328 |   8.667 |    9.747 | 
     | u_mul_cntrl/U380_dup/IN2                |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   8.667 |    9.747 | 
     | u_mul_cntrl/U380_dup/OUT                |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.303 |   8.970 |   10.050 | 
     | u_mul_cntrl/U379/IN2                    |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   8.971 |   10.051 | 
     | u_mul_cntrl/U379/OUT                    |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.336 |   9.307 |   10.386 | 
     | u_mul_cntrl/U378/IN                     |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.307 |   10.387 | 
     | u_mul_cntrl/U378/OUT                    |   v   | u_mul_cntrl/n187               | INVX4   | 0.235 |   9.542 |   10.622 | 
     | u_mul_cntrl/U377/IN2                    |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.542 |   10.622 | 
     | u_mul_cntrl/U377/OUT                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   9.789 |   10.869 | 
     | u_mul_cntrl/U376/IN2                    |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.789 |   10.869 | 
     | u_mul_cntrl/U376/OUT                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |  10.039 |   11.119 | 
     | u_mul_cntrl/U266/IN1                    |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.039 |   11.119 | 
     | u_mul_cntrl/U266/OUT                    |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |  10.346 |   11.426 | 
     | u_mul_cntrl/U374/IN                     |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.346 |   11.426 | 
     | u_mul_cntrl/U374/OUT                    |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |  10.630 |   11.710 | 
     | u_mul_cntrl/FE_RC_102_0/IN1             |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.631 |   11.711 | 
     | u_mul_cntrl/FE_RC_102_0/OUT             |   ^   | u_mul_cntrl/n222               | NANDX2  | 0.417 |  11.047 |   12.127 | 
     | u_mul_cntrl/U512_dup/IN1                |   ^   | u_mul_cntrl/n222               | NOR2X1  | 0.001 |  11.048 |   12.128 | 
     | u_mul_cntrl/U512_dup/OUT                |   v   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.636 |  11.684 |   12.764 | 
     | u_mul_cntrl/U371/IN2                    |   v   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.684 |   12.764 | 
     | u_mul_cntrl/U371/OUT                    |   ^   | u_mul_cntrl/n441               | NANDX2  | 0.572 |  12.257 |   13.336 | 
     | u_mul_cntrl/FE_RC_237_0/IN3             |   ^   | u_mul_cntrl/n441               | NAND3X1 | 0.001 |  12.257 |   13.337 | 
     | u_mul_cntrl/FE_RC_237_0/OUT             |   v   | u_mul_cntrl/n449               | NAND3X1 | 0.478 |  12.736 |   13.815 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN          |   v   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.736 |   13.816 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT         |   v   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.529 |  13.265 |   14.344 | 
     | u_mul_cntrl/U347/IN                     |   v   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.001 |  13.265 |   14.345 | 
     | u_mul_cntrl/U347/OUT                    |   ^   | u_mul_cntrl/n415               | INVX4   | 0.251 |  13.516 |   14.596 | 
     | u_mul_cntrl/U585/IN1                    |   ^   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.517 |   14.597 | 
     | u_mul_cntrl/U585/OUT                    |   v   | u_mul_cntrl/n384               | AOI21   | 0.569 |  14.086 |   15.166 | 
     | u_mul_cntrl/FE_RC_302_0/IN3             |   v   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.087 |   15.166 | 
     | u_mul_cntrl/FE_RC_302_0/OUT             |   ^   | u_mul_cntrl/n32                | NAND3X1 | 0.642 |  14.729 |   15.809 | 
     | u_mul_cntrl/U44/IN2                     |   ^   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.729 |   15.809 | 
     | u_mul_cntrl/U44/OUT                     |   v   | u_mul_cntrl/n752               | AOI21   | 0.701 |  15.429 |   16.509 | 
     | u_mul_cntrl/FE_OFC712_n752/IN           |   v   | u_mul_cntrl/n752               | BUF4X   | 0.001 |  15.431 |   16.510 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT          |   v   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.876 |  16.306 |   17.386 | 
     | u_mul_cntrl/U766/IN1                    |   v   | u_mul_cntrl/FE_OFN712_n752     | NOR2X1  | 0.002 |  16.309 |   17.389 | 
     | u_mul_cntrl/U766/OUT                    |   ^   | u_mul_cntrl/n757               | NOR2X1  | 0.382 |  16.690 |   17.770 | 
     | u_mul_cntrl/U402/IN                     |   ^   | u_mul_cntrl/n757               | BUF8X   | 0.000 |  16.691 |   17.770 | 
     | u_mul_cntrl/U402/OUT                    |   ^   | u_mul_cntrl/n113               | BUF8X   | 0.502 |  17.192 |   18.272 | 
     | u_mul_cntrl/FE_OCPC1083_n113/IN         |   ^   | u_mul_cntrl/n113               | BUF4X   | 0.000 |  17.193 |   18.273 | 
     | u_mul_cntrl/FE_OCPC1083_n113/OUT        |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | BUF4X   | 0.721 |  17.914 |   18.994 | 
     | u_mul_cntrl/U800/IN4                    |   ^   | u_mul_cntrl/FE_OCPN1083_n113   | AOI22   | 0.002 |  17.916 |   18.996 | 
     | u_mul_cntrl/U800/OUT                    |   v   | u_mul_cntrl/n690               | AOI22   | 0.491 |  18.407 |   19.487 | 
     | u_mul_cntrl/U276/IN1                    |   v   | u_mul_cntrl/n690               | NANDX2  | 0.000 |  18.408 |   19.487 | 
     | u_mul_cntrl/U276/OUT                    |   ^   | u_mul_cntrl/n761               | NANDX2  | 0.557 |  18.965 |   20.045 | 
     | u_mul_cntrl/U804/IN2                    |   ^   | u_mul_cntrl/n761               | AOI22   | 0.000 |  18.965 |   20.045 | 
     | u_mul_cntrl/U804/OUT                    |   v   | u_mul_cntrl/n702               | AOI22   | 0.653 |  19.618 |   20.698 | 
     | u_mul_cntrl/U73/IN1                     |   v   | u_mul_cntrl/n702               | NANDX2  | 0.001 |  19.619 |   20.699 | 
     | u_mul_cntrl/U73/OUT                     |   ^   | u_mul_cntrl/n705               | NANDX2  | 0.518 |  20.137 |   21.217 | 
     | u_mul_cntrl/U812/IN2                    |   ^   | u_mul_cntrl/n705               | AOI22   | 0.000 |  20.138 |   21.218 | 
     | u_mul_cntrl/U812/OUT                    |   v   | u_mul_cntrl/n706               | AOI22   | 0.543 |  20.681 |   21.761 | 
     | u_mul_cntrl/U813/IN                     |   v   | u_mul_cntrl/n706               | INVX4   | 0.000 |  20.681 |   21.761 | 
     | u_mul_cntrl/U813/OUT                    |   ^   | u_mul_cntrl/n869               | INVX4   | 0.401 |  21.082 |   22.162 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_2_/D |   ^   | u_mul_cntrl/n869               | DFFRX1  | 0.000 |  21.083 |   22.163 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.208 |   -0.872 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -0.872 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -0.401 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -0.397 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |    0.059 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |    0.064 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |    0.548 | 
     | CLK__L4_I4/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |    0.549 | 
     | CLK__L4_I4/OUT                            |   ^   | CLK__L4_N4 | BUF8X  | 0.454 |   2.083 |    1.003 | 
     | CLK__L5_I8/IN                             |   ^   | CLK__L4_N4 | BUF8X  | 0.003 |   2.085 |    1.005 | 
     | CLK__L5_I8/OUT                            |   ^   | CLK__L5_N8 | BUF8X  | 0.580 |   2.665 |    1.586 | 
     | u_mul_cntrl/Final_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.005 |   2.670 |    1.590 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_booth_Adder_datain2_reg_6_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_6_/D (v) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.650
- Setup                         0.234
+ Phase Shift                  20.000
= Required Time                22.416
- Arrival Time                 21.232
= Slack Time                    1.184
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.208 |    1.392 | 
     | CLK__L1_I0/IN                  |   ^   | CLK             | BUF8X  | 0.000 |   0.208 |    1.392 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0      | BUF8X  | 0.471 |   0.679 |    1.863 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0      | BUF8X  | 0.003 |   0.682 |    1.866 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0      | BUF8X  | 0.456 |   1.138 |    2.322 | 
     | CLK__L3_I2/IN                  |   ^   | CLK__L2_N0      | BUF8X  | 0.002 |   1.140 |    2.324 | 
     | CLK__L3_I2/OUT                 |   ^   | CLK__L3_N2      | BUF8X  | 0.447 |   1.588 |    2.772 | 
     | CLK__L4_I13/IN                 |   ^   | CLK__L3_N2      | BUF8X  | 0.002 |   1.590 |    2.774 | 
     | CLK__L4_I13/OUT                |   ^   | CLK__L4_N13     | BUF8X  | 0.491 |   2.080 |    3.264 | 
     | CLK__L5_I44/IN                 |   ^   | CLK__L4_N13     | BUF8X  | 0.006 |   2.086 |    3.270 | 
     | CLK__L5_I44/OUT                |   ^   | CLK__L5_N44     | BUF8X  | 0.645 |   2.731 |    3.915 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK__L5_N44     | DFFRX1 | 0.012 |   2.743 |    3.927 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.579 |   4.322 |    5.506 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   4.323 |    5.507 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.825 |   5.148 |    6.332 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.001 |   5.149 |    6.333 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.502 |   5.650 |    6.834 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   5.650 |    6.834 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.469 |   6.119 |    7.303 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   6.119 |    7.303 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.111 |   7.230 |    8.414 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.002 |   7.232 |    8.416 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.804 |   8.036 |    9.220 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   8.036 |    9.220 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.981 |   9.018 |   10.202 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.004 |   9.022 |   10.206 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.141 |  10.162 |   11.346 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |  10.162 |   11.346 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.280 |  11.442 |   12.626 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.003 |  11.445 |   12.629 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.837 |  12.282 |   13.466 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |  12.282 |   13.466 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.488 |  12.771 |   13.954 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |  12.771 |   13.955 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.155 |  13.926 |   15.110 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.004 |  13.930 |   15.114 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.454 |  15.383 |   16.567 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.002 |  15.385 |   16.569 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.151 |  16.536 |   17.720 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  16.536 |   17.720 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.265 |  17.801 |   18.985 | 
     | FE_OFC949_n2045/IN             |   ^   | n2046           | INVX4  | 0.001 |  17.803 |   18.987 | 
     | FE_OFC949_n2045/OUT            |   v   | FE_OFN949_n2045 | INVX4  | 1.437 |  19.240 |   20.424 | 
     | U2157/IN2                      |   v   | FE_OFN949_n2045 | MUX2X1 | 0.002 |  19.242 |   20.426 | 
     | U2157/OUT                      |   v   | n2047           | MUX2X1 | 0.732 |  19.974 |   21.158 | 
     | U2158/IN4                      |   v   | n2047           | AOI22  | 0.000 |  19.974 |   21.158 | 
     | U2158/OUT                      |   ^   | n2048           | AOI22  | 0.876 |  20.849 |   22.033 | 
     | U1605/IN                       |   ^   | n2048           | INVX4  | 0.000 |  20.850 |   22.034 | 
     | U1605/OUT                      |   v   | n703            | INVX4  | 0.382 |  21.231 |   22.415 | 
     | u_booth_Adder_datain2_reg_6_/D |   v   | n703            | DFFRX1 | 0.000 |  21.232 |   22.416 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |   -0.976 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -0.976 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.505 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.502 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.045 | 
     | CLK__L3_I2/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -0.044 | 
     | CLK__L3_I2/OUT                   |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |    0.404 | 
     | CLK__L4_I11/IN                   |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |    0.406 | 
     | CLK__L4_I11/OUT                  |   ^   | CLK__L4_N11 | BUF8X  | 0.463 |   2.052 |    0.868 | 
     | CLK__L5_I30/IN                   |   ^   | CLK__L4_N11 | BUF8X  | 0.004 |   2.056 |    0.872 | 
     | CLK__L5_I30/OUT                  |   ^   | CLK__L5_N30 | BUF8X  | 0.592 |   2.648 |    1.464 | 
     | u_booth_Adder_datain2_reg_6_/CLK |   ^   | CLK__L5_N30 | DFFRX1 | 0.001 |   2.650 |    1.466 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_1_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_1_/D (v) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.654
- Setup                         0.436
+ Phase Shift                  20.000
= Required Time                22.218
- Arrival Time                 20.899
= Slack Time                    1.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    1.526 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    1.526 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    1.998 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    2.001 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    2.457 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    2.462 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.882 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    2.882 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    3.490 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    3.491 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    4.109 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    4.110 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.876 |   3.668 |    4.986 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.668 |    4.987 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.930 |   4.598 |    5.916 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.599 |    5.918 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.644 |   5.243 |    6.562 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.243 |    6.562 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   5.731 |    7.050 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.731 |    7.050 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.270 |   7.001 |    8.320 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.002 |    8.321 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.766 |   7.768 |    9.087 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   7.769 |    9.087 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.507 |   8.276 |    9.594 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.277 |    9.595 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.518 |   8.795 |   10.113 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.795 |   10.114 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.658 |   9.453 |   10.772 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.453 |   10.772 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.062 |   11.381 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.062 |   11.381 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |  10.265 |   11.583 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.265 |   11.584 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.378 |  10.643 |   11.962 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.644 |   11.962 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |  10.889 |   12.208 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.889 |   12.208 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.354 |  11.243 |   12.561 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.243 |   12.562 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.596 |  11.839 |   13.158 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.839 |   13.158 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.581 |  12.420 |   13.739 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.422 |   13.740 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.595 |  13.016 |   14.335 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.017 |   14.335 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  13.593 |   14.911 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.593 |   14.912 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.615 |  14.208 |   15.527 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.209 |   15.527 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.589 |  14.797 |   16.116 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.798 |   16.116 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  15.712 |   17.030 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.712 |   17.031 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.940 |  16.652 |   17.971 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.653 |   17.971 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.658 |  17.311 |   18.629 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.311 |   18.629 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.347 |  17.658 |   18.977 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.658 |   18.977 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.382 |  18.040 |   19.359 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.040 |   19.359 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.566 |  18.606 |   19.925 | 
     | u_mul_cntrl/U524/IN4                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | AOI22   | 0.002 |  18.609 |   19.927 | 
     | u_mul_cntrl/U524/OUT                               |   ^   | u_mul_cntrl/n345                                | AOI22   | 0.332 |  18.941 |   20.259 | 
     | u_mul_cntrl/FE_OFC986_n345/IN                      |   ^   | u_mul_cntrl/n345                                | BUF8X   | 0.000 |  18.941 |   20.259 | 
     | u_mul_cntrl/FE_OFC986_n345/OUT                     |   ^   | u_mul_cntrl/FE_OFN986_n345                      | BUF8X   | 0.647 |  19.588 |   20.906 | 
     | u_mul_cntrl/U572/IN3                               |   ^   | u_mul_cntrl/FE_OFN986_n345                      | NAND3X1 | 0.001 |  19.589 |   20.908 | 
     | u_mul_cntrl/U572/OUT                               |   v   | u_mul_cntrl/n606                                | NAND3X1 | 0.288 |  19.877 |   21.196 | 
     | u_mul_cntrl/U743/IN2                               |   v   | u_mul_cntrl/n606                                | AOI22   | 0.000 |  19.877 |   21.196 | 
     | u_mul_cntrl/U743/OUT                               |   ^   | u_mul_cntrl/n607                                | AOI22   | 0.432 |  20.309 |   21.627 | 
     | u_mul_cntrl/U744/IN3                               |   ^   | u_mul_cntrl/n607                                | OAI21   | 0.000 |  20.309 |   21.627 | 
     | u_mul_cntrl/U744/OUT                               |   v   | u_mul_cntrl/n883                                | OAI21   | 0.590 |  20.899 |   22.217 | 
     | u_mul_cntrl/exc_reg_reg_1_/D                       |   v   | u_mul_cntrl/n883                                | DFFRX1  | 0.000 |  20.899 |   22.218 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.208 |   -1.111 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.111 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.639 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.636 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.180 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.174 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    0.256 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    0.257 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    0.735 | 
     | CLK__L5_I22/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    0.738 | 
     | CLK__L5_I22/OUT                |   ^   | CLK__L5_N22 | BUF8X  | 0.587 |   2.644 |    1.326 | 
     | u_mul_cntrl/exc_reg_reg_1_/CLK |   ^   | CLK__L5_N22 | DFFRX1 | 0.010 |   2.654 |    1.336 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_mul_cntrl/StateMC_reg_1_/CLK 
Endpoint:   u_mul_cntrl/StateMC_reg_1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.649
- Setup                         0.704
+ Phase Shift                  20.000
= Required Time                21.945
- Arrival Time                 20.623
= Slack Time                    1.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    1.530 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    1.530 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    2.001 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    2.005 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    2.461 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    2.466 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.886 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    2.886 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    3.493 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    3.495 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    4.113 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    4.114 | 
     | MulCntrl_Op1_reg_13_/Q                             |   v   | MulCntrl_Op1[13]                                | DFFRX1  | 1.258 |   4.049 |    5.372 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   v   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   4.050 |    5.372 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   v   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.946 |   4.996 |    6.318 | 
     | u_mul_cntrl/U648/IN1                               |   v   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.997 |    6.320 | 
     | u_mul_cntrl/U648/OUT                               |   ^   | u_mul_cntrl/n528                                | NOR2X1  | 0.380 |   5.377 |    6.699 | 
     | u_mul_cntrl/U649/IN3                               |   ^   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.377 |    6.699 | 
     | u_mul_cntrl/U649/OUT                               |   v   | u_mul_cntrl/n535                                | NAND3X1 | 0.298 |   5.675 |    6.997 | 
     | u_mul_cntrl/U482/IN1                               |   v   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.675 |    6.997 | 
     | u_mul_cntrl/U482/OUT                               |   ^   | u_mul_cntrl/n618                                | NOR2X1  | 0.704 |   6.379 |    7.701 | 
     | u_mul_cntrl/U247/IN                                |   ^   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   6.380 |    7.702 | 
     | u_mul_cntrl/U247/OUT                               |   v   | u_mul_cntrl/n127                                | INVX4   | 0.529 |   6.909 |    8.231 | 
     | u_mul_cntrl/U319/IN2                               |   v   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   6.909 |    8.231 | 
     | u_mul_cntrl/U319/OUT                               |   ^   | u_mul_cntrl/n146                                | NANDX2  | 0.575 |   7.484 |    8.806 | 
     | u_mul_cntrl/U318/IN                                |   ^   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   7.485 |    8.807 | 
     | u_mul_cntrl/U318/OUT                               |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.563 |   8.048 |    9.370 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   v   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.048 |    9.371 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.766 |   8.814 |   10.136 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   8.814 |   10.136 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.566 |   9.380 |   10.703 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   v   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |   9.381 |   10.703 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.286 |   9.667 |   10.989 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |   9.667 |   10.989 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.314 |   9.981 |   11.303 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |   9.982 |   11.304 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.316 |  10.298 |   11.620 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   ^   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.298 |   11.620 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.295 |  10.592 |   11.914 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  10.593 |   11.915 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.642 |  11.235 |   12.557 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.235 |   12.557 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.532 |  11.767 |   13.089 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   v   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  11.769 |   13.091 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.678 |  12.447 |   13.769 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  12.447 |   13.769 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.533 |  12.980 |   14.302 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   v   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  12.980 |   14.302 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.710 |  13.690 |   15.012 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  13.690 |   15.012 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.551 |  14.241 |   15.563 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   v   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.241 |   15.563 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 1.119 |  15.360 |   16.682 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.361 |   16.683 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 1.194 |  16.555 |   17.877 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.555 |   17.877 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.430 |  16.985 |   18.307 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  16.985 |   18.307 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   v   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.424 |  17.410 |   18.732 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   v   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.410 |   18.732 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   ^   | u_mul_cntrl/N392                                | INVX1   | 0.333 |  17.743 |   19.065 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   ^   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  17.743 |   19.065 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   ^   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.556 |  18.299 |   19.621 | 
     | u_mul_cntrl/U485/IN1                               |   ^   | u_mul_cntrl/FE_OFN642_N392                      | AOI21   | 0.001 |  18.301 |   19.623 | 
     | u_mul_cntrl/U485/OUT                               |   v   | u_mul_cntrl/n545                                | AOI21   | 0.539 |  18.840 |   20.162 | 
     | u_mul_cntrl/U404/IN                                |   v   | u_mul_cntrl/n545                                | INVX1   | 0.000 |  18.840 |   20.163 | 
     | u_mul_cntrl/U404/OUT                               |   ^   | u_mul_cntrl/n550                                | INVX1   | 0.478 |  19.318 |   20.640 | 
     | u_mul_cntrl/U667/IN2                               |   ^   | u_mul_cntrl/n550                                | NOR2X1  | 0.000 |  19.318 |   20.640 | 
     | u_mul_cntrl/U667/OUT                               |   v   | u_mul_cntrl/n552                                | NOR2X1  | 0.549 |  19.868 |   21.190 | 
     | u_mul_cntrl/U668/IN1                               |   v   | u_mul_cntrl/n552                                | AOI21   | 0.000 |  19.868 |   21.190 | 
     | u_mul_cntrl/U668/OUT                               |   ^   | u_mul_cntrl/N89                                 | AOI21   | 0.754 |  20.622 |   21.944 | 
     | u_mul_cntrl/StateMC_reg_1_/D                       |   ^   | u_mul_cntrl/N89                                 | DFFRX1  | 0.001 |  20.623 |   21.945 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.208 |   -1.114 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.114 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.643 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.640 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.184 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.178 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    0.252 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    0.253 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    0.731 | 
     | CLK__L5_I23/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    0.735 | 
     | CLK__L5_I23/OUT                |   ^   | CLK__L5_N23 | BUF8X  | 0.587 |   2.644 |    1.321 | 
     | u_mul_cntrl/StateMC_reg_1_/CLK |   ^   | CLK__L5_N23 | DFFRX1 | 0.005 |   2.649 |    1.327 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_mul_cntrl/T_reg_reg/CLK 
Endpoint:   u_mul_cntrl/T_reg_reg/D    (^) checked with  leading edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.624
- Setup                         0.510
+ Phase Shift                  20.000
= Required Time                22.114
- Arrival Time                 20.781
= Slack Time                    1.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.208 |    1.541 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.541 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    2.013 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    2.016 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.139 |    2.472 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    2.474 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    2.921 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    2.923 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.491 |   2.080 |    3.413 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.086 |    3.419 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.645 |   2.731 |    4.065 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.014 |   2.745 |    4.078 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.167 |   3.912 |    5.245 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.912 |    5.245 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.731 |   4.643 |    5.976 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.644 |    5.977 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.483 |   5.127 |    6.461 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.128 |    6.461 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.279 |   5.407 |    6.740 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.407 |    6.740 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   5.691 |    7.025 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.692 |    7.025 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.492 |   6.184 |    7.517 | 
     | U1948/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.186 |    7.520 | 
     | U1948/OUT                          |   v   | Booth_dataout[11]              | NOR2X1  | 0.899 |   7.085 |    8.419 | 
     | FE_OFC989_Booth_dataout_11_/IN     |   v   | Booth_dataout[11]              | BUF8X   | 0.001 |   7.087 |    8.420 | 
     | FE_OFC989_Booth_dataout_11_/OUT    |   v   | FE_OFN989_Booth_dataout_11_    | BUF8X   | 0.830 |   7.917 |    9.250 | 
     | u_mul_cntrl/U382/IN                |   v   | FE_OFN989_Booth_dataout_11_    | INVX4   | 0.001 |   7.918 |    9.251 | 
     | u_mul_cntrl/U382/OUT               |   ^   | u_mul_cntrl/n509               | INVX4   | 0.281 |   8.199 |    9.532 | 
     | u_mul_cntrl/U381/IN2               |   ^   | u_mul_cntrl/n509               | NANDX2  | 0.000 |   8.199 |    9.532 | 
     | u_mul_cntrl/U381/OUT               |   v   | u_mul_cntrl/n177               | NANDX2  | 0.337 |   8.536 |    9.869 | 
     | u_mul_cntrl/U380_dup/IN1           |   v   | u_mul_cntrl/n177               | NANDX2  | 0.001 |   8.536 |    9.870 | 
     | u_mul_cntrl/U380_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.420 |   8.956 |   10.290 | 
     | u_mul_cntrl/U379/IN2               |   ^   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   8.957 |   10.290 | 
     | u_mul_cntrl/U379/OUT               |   v   | u_mul_cntrl/n429               | NANDX2  | 0.294 |   9.250 |   10.583 | 
     | u_mul_cntrl/U378/IN                |   v   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.250 |   10.584 | 
     | u_mul_cntrl/U378/OUT               |   ^   | u_mul_cntrl/n187               | INVX4   | 0.214 |   9.464 |   10.797 | 
     | u_mul_cntrl/U377/IN2               |   ^   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.465 |   10.798 | 
     | u_mul_cntrl/U377/OUT               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.196 |   9.661 |   10.994 | 
     | u_mul_cntrl/U376/IN2               |   v   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.661 |   10.994 | 
     | u_mul_cntrl/U376/OUT               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.281 |   9.941 |   11.275 | 
     | u_mul_cntrl/U266/IN1               |   ^   | u_mul_cntrl/n430               | NANDX2  | 0.000 |   9.942 |   11.275 | 
     | u_mul_cntrl/U266/OUT               |   v   | u_mul_cntrl/n204               | NANDX2  | 0.248 |  10.190 |   11.523 | 
     | u_mul_cntrl/U374/IN                |   v   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.190 |   11.523 | 
     | u_mul_cntrl/U374/OUT               |   ^   | u_mul_cntrl/n482               | INVX4   | 0.262 |  10.452 |   11.786 | 
     | u_mul_cntrl/U229/IN2               |   ^   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.453 |   11.786 | 
     | u_mul_cntrl/U229/OUT               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.254 |  10.706 |   12.040 | 
     | u_mul_cntrl/U228/IN1               |   v   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.707 |   12.040 | 
     | u_mul_cntrl/U228/OUT               |   ^   | u_mul_cntrl/n314               | NANDX2  | 0.419 |  11.125 |   12.459 | 
     | u_mul_cntrl/FE_OCPC1077_n314/IN    |   ^   | u_mul_cntrl/n314               | BUF4X   | 0.000 |  11.126 |   12.459 | 
     | u_mul_cntrl/FE_OCPC1077_n314/OUT   |   ^   | u_mul_cntrl/FE_OCPN1077_n314   | BUF4X   | 0.550 |  11.676 |   13.009 | 
     | u_mul_cntrl/U512/IN2               |   ^   | u_mul_cntrl/FE_OCPN1077_n314   | NOR2X1  | 0.000 |  11.676 |   13.009 | 
     | u_mul_cntrl/U512/OUT               |   v   | u_mul_cntrl/n231               | NOR2X1  | 0.374 |  12.050 |   13.383 | 
     | u_mul_cntrl/FE_RC_237_0/IN2        |   v   | u_mul_cntrl/n231               | NAND3X1 | 0.000 |  12.050 |   13.383 | 
     | u_mul_cntrl/FE_RC_237_0/OUT        |   ^   | u_mul_cntrl/n449               | NAND3X1 | 0.697 |  12.747 |   14.080 | 
     | u_mul_cntrl/FE_OCPC744_n449/IN     |   ^   | u_mul_cntrl/n449               | BUF8X   | 0.000 |  12.747 |   14.080 | 
     | u_mul_cntrl/FE_OCPC744_n449/OUT    |   ^   | u_mul_cntrl/FE_OCPN744_n449    | BUF8X   | 0.637 |  13.384 |   14.717 | 
     | u_mul_cntrl/U347/IN                |   ^   | u_mul_cntrl/FE_OCPN744_n449    | INVX4   | 0.001 |  13.385 |   14.718 | 
     | u_mul_cntrl/U347/OUT               |   v   | u_mul_cntrl/n415               | INVX4   | 0.261 |  13.646 |   14.979 | 
     | u_mul_cntrl/U585/IN1               |   v   | u_mul_cntrl/n415               | AOI21   | 0.001 |  13.647 |   14.980 | 
     | u_mul_cntrl/U585/OUT               |   ^   | u_mul_cntrl/n384               | AOI21   | 0.524 |  14.171 |   15.504 | 
     | u_mul_cntrl/FE_RC_302_0/IN3        |   ^   | u_mul_cntrl/n384               | NAND3X1 | 0.000 |  14.171 |   15.504 | 
     | u_mul_cntrl/FE_RC_302_0/OUT        |   v   | u_mul_cntrl/n32                | NAND3X1 | 0.386 |  14.557 |   15.890 | 
     | u_mul_cntrl/U44/IN2                |   v   | u_mul_cntrl/n32                | AOI21   | 0.000 |  14.557 |   15.890 | 
     | u_mul_cntrl/U44/OUT                |   ^   | u_mul_cntrl/n752               | AOI21   | 0.670 |  15.227 |   16.560 | 
     | u_mul_cntrl/FE_OFC712_n752/IN      |   ^   | u_mul_cntrl/n752               | BUF4X   | 0.001 |  15.228 |   16.561 | 
     | u_mul_cntrl/FE_OFC712_n752/OUT     |   ^   | u_mul_cntrl/FE_OFN712_n752     | BUF4X   | 0.847 |  16.075 |   17.408 | 
     | u_mul_cntrl/U290/IN2               |   ^   | u_mul_cntrl/FE_OFN712_n752     | NANDX2  | 0.001 |  16.076 |   17.409 | 
     | u_mul_cntrl/U290/OUT               |   v   | u_mul_cntrl/n760               | NANDX2  | 0.497 |  16.573 |   17.906 | 
     | u_mul_cntrl/U289/IN                |   v   | u_mul_cntrl/n760               | INVX4   | 0.001 |  16.574 |   17.907 | 
     | u_mul_cntrl/U289/OUT               |   ^   | u_mul_cntrl/n716               | INVX4   | 0.548 |  17.122 |   18.455 | 
     | u_mul_cntrl/U802/IN2               |   ^   | u_mul_cntrl/n716               | AOI22   | 0.002 |  17.124 |   18.457 | 
     | u_mul_cntrl/U802/OUT               |   v   | u_mul_cntrl/n692               | AOI22   | 0.533 |  17.657 |   18.990 | 
     | u_mul_cntrl/U283/IN1               |   v   | u_mul_cntrl/n692               | NANDX2  | 0.000 |  17.657 |   18.990 | 
     | u_mul_cntrl/U283/OUT               |   ^   | u_mul_cntrl/n756               | NANDX2  | 0.453 |  18.110 |   19.443 | 
     | u_mul_cntrl/FE_OFC627_n756/IN      |   ^   | u_mul_cntrl/n756               | INVX4   | 0.000 |  18.110 |   19.444 | 
     | u_mul_cntrl/FE_OFC627_n756/OUT     |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.222 |  18.333 |   19.666 | 
     | u_mul_cntrl/FE_OFC628_n756/IN      |   v   | u_mul_cntrl/FE_OFN627_n756     | INVX4   | 0.000 |  18.333 |   19.666 | 
     | u_mul_cntrl/FE_OFC628_n756/OUT     |   ^   | u_mul_cntrl/FE_OFN628_n756     | INVX4   | 0.219 |  18.552 |   19.885 | 
     | u_mul_cntrl/FE_RC_239_0/IN2        |   ^   | u_mul_cntrl/FE_OFN628_n756     | NANDX2  | 0.002 |  18.553 |   19.886 | 
     | u_mul_cntrl/FE_RC_239_0/OUT        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.201 |  18.755 |   20.088 | 
     | u_mul_cntrl/FE_RC_238_0/IN2        |   v   | u_mul_cntrl/FE_RN_181_0        | NANDX2  | 0.000 |  18.755 |   20.088 | 
     | u_mul_cntrl/FE_RC_238_0/OUT        |   ^   | u_mul_cntrl/n783               | NANDX2  | 0.297 |  19.052 |   20.385 | 
     | u_mul_cntrl/U861/IN2               |   ^   | u_mul_cntrl/n783               | AOI22   | 0.000 |  19.052 |   20.386 | 
     | u_mul_cntrl/U861/OUT               |   v   | u_mul_cntrl/n784               | AOI22   | 0.494 |  19.546 |   20.879 | 
     | u_mul_cntrl/U281/IN2               |   v   | u_mul_cntrl/n784               | NANDX2  | 0.000 |  19.546 |   20.879 | 
     | u_mul_cntrl/U281/OUT               |   ^   | u_mul_cntrl/n857               | NANDX2  | 0.426 |  19.972 |   21.305 | 
     | u_mul_cntrl/U917/IN4               |   ^   | u_mul_cntrl/n857               | AOI22   | 0.000 |  19.972 |   21.305 | 
     | u_mul_cntrl/U917/OUT               |   v   | u_mul_cntrl/n860               | AOI22   | 0.422 |  20.394 |   21.727 | 
     | u_mul_cntrl/U918/IN                |   v   | u_mul_cntrl/n860               | INVX4   | 0.000 |  20.394 |   21.727 | 
     | u_mul_cntrl/U918/OUT               |   ^   | u_mul_cntrl/n124               | INVX4   | 0.387 |  20.780 |   22.114 | 
     | u_mul_cntrl/T_reg_reg/D            |   ^   | u_mul_cntrl/n124               | DFFRX1  | 0.000 |  20.781 |   22.114 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                           |       |             |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK         |        |       |   0.208 |   -1.126 | 
     | CLK__L1_I0/IN             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.125 | 
     | CLK__L1_I0/OUT            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.654 | 
     | CLK__L2_I0/IN             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.651 | 
     | CLK__L2_I0/OUT            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.195 | 
     | CLK__L3_I3/IN             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.189 | 
     | CLK__L3_I3/OUT            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.230 | 
     | CLK__L4_I16/IN            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.231 | 
     | CLK__L4_I16/OUT           |   ^   | CLK__L4_N16 | BUF8X  | 0.463 |   2.027 |    0.694 | 
     | CLK__L5_I58/IN            |   ^   | CLK__L4_N16 | BUF8X  | 0.005 |   2.032 |    0.698 | 
     | CLK__L5_I58/OUT           |   ^   | CLK__L5_N58 | BUF8X  | 0.586 |   2.618 |    1.285 | 
     | u_mul_cntrl/T_reg_reg/CLK |   ^   | CLK__L5_N58 | DFFRX1 | 0.006 |   2.624 |    1.291 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.929
+ Phase Shift                  20.000
= Required Time                21.846
- Arrival Time                 20.461
= Slack Time                    1.385
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.208 |    1.593 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.208 |    1.593 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.471 |   0.679 |    2.064 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.682 |    2.067 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.456 |   1.138 |    2.524 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.144 |    2.529 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.484 |   1.628 |    3.013 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.629 |    3.014 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.477 |   2.106 |    3.492 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.111 |    3.496 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.609 |   2.720 |    4.105 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.006 |   2.726 |    4.111 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.515 |   4.241 |    5.626 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.241 |    5.626 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.791 |   5.032 |    6.417 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.032 |    6.417 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.312 |   5.344 |    6.729 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.344 |    6.729 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.410 |   5.754 |    7.140 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.756 |    7.141 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.265 |   6.021 |    7.406 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.021 |    7.406 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.424 |   6.445 |    7.830 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   6.446 |    7.831 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.308 |   6.754 |    8.139 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.754 |    8.139 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.335 |   7.090 |    8.475 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.090 |    8.475 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.322 |   7.412 |    8.797 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.413 |    8.798 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.353 |   7.766 |    9.151 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.766 |    9.151 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   7.989 |    9.374 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   7.989 |    9.374 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.383 |   8.372 |    9.757 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.372 |    9.757 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.297 |   8.669 |   10.054 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.669 |   10.054 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.379 |   9.048 |   10.433 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4                 | INVX4   | 0.001 |   9.048 |   10.434 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280                    | INVX4   | 0.330 |   9.379 |   10.764 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280                    | NANDX2  | 0.000 |   9.379 |   10.764 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.242 |   9.621 |   11.006 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6                 | NANDX2  | 0.000 |   9.621 |   11.006 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.305 |   9.926 |   11.311 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301                    | NANDX2  | 0.000 |   9.926 |   11.311 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724                    | NANDX2  | 0.516 |  10.443 |   11.828 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724                    | INVX4   | 0.000 |  10.443 |   11.828 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457                    | INVX4   | 0.379 |  10.822 |   12.207 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457                    | NANDX2  | 0.000 |  10.822 |   12.207 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446                    | NANDX2  | 0.393 |  11.216 |   12.601 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446                    | INVX4   | 0.000 |  11.216 |   12.601 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313                    | INVX4   | 0.385 |  11.601 |   12.986 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313                    | NAND3X1 | 0.000 |  11.601 |   12.986 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.580 |  12.181 |   13.566 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.181 |   13.566 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334                    | INVX4   | 0.504 |  12.685 |   14.070 | 
     | u_adder_cntrl/U537/IN2                      |   v   | u_adder_cntrl/n334                    | NANDX2  | 0.001 |  12.686 |   14.071 | 
     | u_adder_cntrl/U537/OUT                      |   ^   | u_adder_cntrl/n572                    | NANDX2  | 0.538 |  13.224 |   14.609 | 
     | u_adder_cntrl/U399/IN                       |   ^   | u_adder_cntrl/n572                    | INVX4   | 0.001 |  13.225 |   14.610 | 
     | u_adder_cntrl/U399/OUT                      |   v   | u_adder_cntrl/n637                    | INVX4   | 0.358 |  13.583 |   14.968 | 
     | u_adder_cntrl/U378/IN2                      |   v   | u_adder_cntrl/n637                    | NANDX2  | 0.001 |  13.583 |   14.968 | 
     | u_adder_cntrl/U378/OUT                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.263 |  13.846 |   15.231 | 
     | u_adder_cntrl/U536/IN2                      |   ^   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.846 |   15.231 | 
     | u_adder_cntrl/U536/OUT                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.353 |  14.199 |   15.584 | 
     | u_adder_cntrl/U535/IN2                      |   v   | u_adder_cntrl/n675                    | NANDX2  | 0.001 |  14.200 |   15.585 | 
     | u_adder_cntrl/U535/OUT                      |   ^   | u_adder_cntrl/n601                    | NANDX2  | 0.559 |  14.759 |   16.144 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   ^   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.762 |   16.147 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   v   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.346 |  15.107 |   16.492 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   v   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  15.107 |   16.493 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   ^   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.371 |  15.478 |   16.863 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   ^   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.478 |   16.863 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   v   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.336 |  15.815 |   17.200 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   v   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.815 |   17.200 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.722 |  16.537 |   17.922 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.537 |   17.922 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   v   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.430 |  16.968 |   18.353 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   v   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  16.969 |   18.354 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.387 |  17.356 |   18.741 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   ^   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.356 |   18.741 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.229 |  17.586 |   18.971 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   v   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.586 |   18.971 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.327 |  17.912 |   19.297 | 
     | u_adder_cntrl/FE_RC_32_0/IN1                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.000 |  17.913 |   19.298 | 
     | u_adder_cntrl/FE_RC_32_0/OUT                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.234 |  18.146 |   19.531 | 
     | u_adder_cntrl/FE_RC_31_0/IN2                |   v   | u_adder_cntrl/FE_RN_39_0              | NANDX2  | 0.000 |  18.146 |   19.531 | 
     | u_adder_cntrl/FE_RC_31_0/OUT                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.403 |  18.549 |   19.934 | 
     | u_adder_cntrl/FE_RC_24_0/IN2                |   ^   | u_adder_cntrl/DP_OP_1074_157_5430_n12 | NANDX2  | 0.001 |  18.550 |   19.935 | 
     | u_adder_cntrl/FE_RC_24_0/OUT                |   v   | u_adder_cntrl/FE_RN_20_0              | NANDX2  | 0.259 |  18.809 |   20.194 | 
     | u_adder_cntrl/FE_RC_23_0/IN3                |   v   | u_adder_cntrl/FE_RN_20_0              | OAI21   | 0.000 |  18.809 |   20.194 | 
     | u_adder_cntrl/FE_RC_23_0/OUT                |   ^   | u_adder_cntrl/C493_DATA2_3            | OAI21   | 0.287 |  19.096 |   20.482 | 
     | u_adder_cntrl/U188/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_3            | NAND2X1 | 0.000 |  19.097 |   20.482 | 
     | u_adder_cntrl/U188/OUT                      |   v   | u_adder_cntrl/n625                    | NAND2X1 | 0.384 |  19.481 |   20.866 | 
     | u_adder_cntrl/U826/IN3                      |   v   | u_adder_cntrl/n625                    | NAND3X1 | 0.000 |  19.481 |   20.866 | 
     | u_adder_cntrl/U826/OUT                      |   ^   | u_adder_cntrl/n1159                   | NAND3X1 | 0.978 |  20.459 |   21.844 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D   |   ^   | u_adder_cntrl/n1159                   | DFFRX1  | 0.002 |  20.461 |   21.846 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -1.177 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.177 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.706 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.703 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.247 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.241 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    0.189 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    0.190 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.512 |   2.088 |    0.703 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.012 |   2.100 |    0.715 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.671 |   2.771 |    1.386 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.004 |   2.775 |    1.390 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_2_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_2_/D (v) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.654
- Setup                         0.421
+ Phase Shift                  20.000
= Required Time                22.233
- Arrival Time                 20.827
= Slack Time                    1.406
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    1.614 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    1.614 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    2.086 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    2.089 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.139 |    2.545 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    2.550 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    2.970 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.564 |    2.970 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    3.578 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    3.579 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    4.197 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    4.198 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.876 |   3.668 |    5.074 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.668 |    5.075 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.930 |   4.598 |    6.004 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.600 |    6.006 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.644 |   5.243 |    6.650 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.243 |    6.650 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   5.731 |    7.138 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.731 |    7.138 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.270 |   7.002 |    8.408 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.003 |    8.409 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.766 |   7.768 |    9.174 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   7.769 |    9.175 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.507 |   8.276 |    9.682 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.277 |    9.683 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.518 |   8.795 |   10.201 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.795 |   10.202 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.658 |   9.453 |   10.859 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.453 |   10.860 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.062 |   11.468 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.062 |   11.469 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |  10.265 |   11.671 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.265 |   11.671 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.378 |  10.643 |   12.050 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.644 |   12.050 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |  10.889 |   12.296 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.889 |   12.296 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.354 |  11.243 |   12.649 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.243 |   12.650 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.596 |  11.839 |   13.246 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.839 |   13.246 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.581 |  12.420 |   13.827 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.422 |   13.828 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.595 |  13.016 |   14.423 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.017 |   14.423 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  13.593 |   14.999 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.593 |   15.000 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.615 |  14.208 |   15.615 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.209 |   15.615 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.589 |  14.797 |   16.204 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.798 |   16.204 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  15.712 |   17.118 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.712 |   17.119 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.940 |  16.653 |   18.059 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.653 |   18.059 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.658 |  17.311 |   18.717 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.311 |   18.717 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.347 |  17.658 |   19.064 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.658 |   19.065 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.382 |  18.040 |   19.447 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.040 |   19.447 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.566 |  18.606 |   20.013 | 
     | u_mul_cntrl/U570/IN2                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | OAI21   | 0.002 |  18.609 |   20.015 | 
     | u_mul_cntrl/U570/OUT                               |   ^   | u_mul_cntrl/n343                                | OAI21   | 0.549 |  19.157 |   20.564 | 
     | u_mul_cntrl/U571/IN4                               |   ^   | u_mul_cntrl/n343                                | AOI22   | 0.001 |  19.159 |   20.565 | 
     | u_mul_cntrl/U571/OUT                               |   v   | u_mul_cntrl/n591                                | AOI22   | 0.453 |  19.611 |   21.018 | 
     | u_mul_cntrl/U735/IN1                               |   v   | u_mul_cntrl/n591                                | NAND3X1 | 0.000 |  19.612 |   21.018 | 
     | u_mul_cntrl/U735/OUT                               |   ^   | u_mul_cntrl/n592                                | NAND3X1 | 0.595 |  20.207 |   21.613 | 
     | u_mul_cntrl/U736/IN2                               |   ^   | u_mul_cntrl/n592                                | OAI21   | 0.000 |  20.207 |   21.613 | 
     | u_mul_cntrl/U736/OUT                               |   v   | u_mul_cntrl/n667                                | OAI21   | 0.619 |  20.826 |   22.232 | 
     | u_mul_cntrl/exc_reg_reg_2_/D                       |   v   | u_mul_cntrl/n667                                | DFFRX1  | 0.000 |  20.827 |   22.233 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.208 |   -1.199 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.198 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.727 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.724 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.268 | 
     | CLK__L3_I1/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.262 | 
     | CLK__L3_I1/OUT                 |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |    0.168 | 
     | CLK__L4_I9/IN                  |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |    0.169 | 
     | CLK__L4_I9/OUT                 |   ^   | CLK__L4_N9  | BUF8X  | 0.478 |   2.053 |    0.647 | 
     | CLK__L5_I22/IN                 |   ^   | CLK__L4_N9  | BUF8X  | 0.003 |   2.057 |    0.650 | 
     | CLK__L5_I22/OUT                |   ^   | CLK__L5_N22 | BUF8X  | 0.587 |   2.644 |    1.238 | 
     | u_mul_cntrl/exc_reg_reg_2_/CLK |   ^   | CLK__L5_N22 | DFFRX1 | 0.010 |   2.654 |    1.247 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_booth_Adder_datain2_reg_7_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_7_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.715
- Setup                         0.653
+ Phase Shift                  20.000
= Required Time                22.062
- Arrival Time                 20.626
= Slack Time                    1.435
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.208 |    1.643 | 
     | CLK__L1_I0/IN                  |   ^   | CLK             | BUF8X  | 0.000 |   0.208 |    1.643 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0      | BUF8X  | 0.471 |   0.679 |    2.115 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0      | BUF8X  | 0.003 |   0.682 |    2.118 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0      | BUF8X  | 0.456 |   1.138 |    2.574 | 
     | CLK__L3_I2/IN                  |   ^   | CLK__L2_N0      | BUF8X  | 0.002 |   1.140 |    2.576 | 
     | CLK__L3_I2/OUT                 |   ^   | CLK__L3_N2      | BUF8X  | 0.447 |   1.588 |    3.023 | 
     | CLK__L4_I13/IN                 |   ^   | CLK__L3_N2      | BUF8X  | 0.002 |   1.590 |    3.025 | 
     | CLK__L4_I13/OUT                |   ^   | CLK__L4_N13     | BUF8X  | 0.491 |   2.080 |    3.515 | 
     | CLK__L5_I44/IN                 |   ^   | CLK__L4_N13     | BUF8X  | 0.006 |   2.086 |    3.521 | 
     | CLK__L5_I44/OUT                |   ^   | CLK__L5_N44     | BUF8X  | 0.645 |   2.731 |    4.167 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK__L5_N44     | DFFRX1 | 0.012 |   2.743 |    4.178 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.579 |   4.322 |    5.758 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   4.323 |    5.758 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.825 |   5.148 |    6.583 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.001 |   5.149 |    6.584 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.502 |   5.650 |    7.086 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   5.650 |    7.086 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.469 |   6.119 |    7.555 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   6.119 |    7.555 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.111 |   7.230 |    8.666 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.002 |   7.232 |    8.668 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.804 |   8.036 |    9.472 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   8.036 |    9.472 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.981 |   9.018 |   10.453 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.004 |   9.022 |   10.457 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.141 |  10.162 |   11.598 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |  10.162 |   11.598 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.280 |  11.442 |   12.878 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.003 |  11.445 |   12.880 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.837 |  12.282 |   13.717 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |  12.282 |   13.717 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.488 |  12.771 |   14.206 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |  12.771 |   14.206 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.155 |  13.926 |   15.361 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.004 |  13.930 |   15.365 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.454 |  15.383 |   16.819 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.002 |  15.385 |   16.820 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.151 |  16.536 |   17.971 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  16.536 |   17.972 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.265 |  17.801 |   19.236 | 
     | U2151/IN2                      |   ^   | n2046           | NOR2X1 | 0.001 |  17.803 |   19.238 | 
     | U2151/OUT                      |   v   | n2041           | NOR2X1 | 1.060 |  18.863 |   20.298 | 
     | U2153/IN1                      |   v   | n2041           | AOI21  | 0.000 |  18.863 |   20.298 | 
     | U2153/OUT                      |   ^   | n705            | AOI21  | 0.767 |  19.630 |   21.065 | 
     | U2155/IN3                      |   ^   | n705            | OAI21  | 0.000 |  19.630 |   21.065 | 
     | U2155/OUT                      |   v   | n2042           | OAI21  | 0.534 |  20.164 |   21.599 | 
     | U2156/IN3                      |   v   | n2042           | OAI21  | 0.000 |  20.164 |   21.599 | 
     | U2156/OUT                      |   ^   | n704            | OAI21  | 0.462 |  20.626 |   22.061 | 
     | u_booth_Adder_datain2_reg_7_/D |   ^   | n704            | DFFRX1 | 0.000 |  20.626 |   22.062 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |   -1.228 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.227 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.756 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.753 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.297 | 
     | CLK__L3_I2/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -0.295 | 
     | CLK__L3_I2/OUT                   |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |    0.152 | 
     | CLK__L4_I14/IN                   |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |    0.154 | 
     | CLK__L4_I14/OUT                  |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |    0.662 | 
     | CLK__L5_I49/IN                   |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |    0.668 | 
     | CLK__L5_I49/OUT                  |   ^   | CLK__L5_N49 | BUF8X  | 0.606 |   2.709 |    1.274 | 
     | u_booth_Adder_datain2_reg_7_/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.006 |   2.715 |    1.280 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_mul_cntrl/G_reg_reg/CLK 
Endpoint:   u_mul_cntrl/G_reg_reg/D    (^) checked with  leading edge of 'CLK'
Beginpoint: u_booth_count_reg_reg_2_/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.674
- Setup                         0.510
+ Phase Shift                  20.000
= Required Time                22.164
- Arrival Time                 20.677
= Slack Time                    1.487
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                                |         |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                            |         |       |   0.208 |    1.694 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                            | BUF8X   | 0.000 |   0.208 |    1.694 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                     | BUF8X   | 0.471 |   0.679 |    2.166 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                     | BUF8X   | 0.003 |   0.682 |    2.169 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                     | BUF8X   | 0.456 |   1.138 |    2.625 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                     | BUF8X   | 0.002 |   1.140 |    2.627 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.447 |   1.588 |    3.074 | 
     | CLK__L4_I13/IN                     |   ^   | CLK__L3_N2                     | BUF8X   | 0.002 |   1.590 |    3.076 | 
     | CLK__L4_I13/OUT                    |   ^   | CLK__L4_N13                    | BUF8X   | 0.491 |   2.080 |    3.567 | 
     | CLK__L5_I44/IN                     |   ^   | CLK__L4_N13                    | BUF8X   | 0.006 |   2.086 |    3.572 | 
     | CLK__L5_I44/OUT                    |   ^   | CLK__L5_N44                    | BUF8X   | 0.645 |   2.731 |    4.218 | 
     | u_booth_count_reg_reg_2_/CLK       |   ^   | CLK__L5_N44                    | DFFRX1  | 0.014 |   2.745 |    4.232 | 
     | u_booth_count_reg_reg_2_/Q         |   v   | u_booth_count_reg_2_           | DFFRX1  | 1.167 |   3.912 |    5.398 | 
     | FE_OFC727_u_booth_count_reg_2_/IN  |   v   | u_booth_count_reg_2_           | BUF4X   | 0.000 |   3.912 |    5.398 | 
     | FE_OFC727_u_booth_count_reg_2_/OUT |   v   | FE_OFN727_u_booth_count_reg_2_ | BUF4X   | 0.731 |   4.643 |    6.129 | 
     | U1894_dup/IN1                      |   v   | FE_OFN727_u_booth_count_reg_2_ | OAI21   | 0.001 |   4.644 |    6.131 | 
     | U1894_dup/OUT                      |   ^   | FE_RN_                         | OAI21   | 0.483 |   5.127 |    6.614 | 
     | U1779/IN                           |   ^   | FE_RN_                         | INVX4   | 0.000 |   5.128 |    6.614 | 
     | U1779/OUT                          |   v   | n1811                          | INVX4   | 0.279 |   5.407 |    6.893 | 
     | U1896/IN2                          |   v   | n1811                          | NANDX2  | 0.000 |   5.407 |    6.893 | 
     | U1896/OUT                          |   ^   | n1851                          | NANDX2  | 0.285 |   5.691 |    7.178 | 
     | FE_OFC622_n1851/IN                 |   ^   | n1851                          | BUF8X   | 0.001 |   5.692 |    7.179 | 
     | FE_OFC622_n1851/OUT                |   ^   | FE_OFN622_n1851                | BUF8X   | 0.492 |   6.184 |    7.671 | 
     | U1950/IN2                          |   ^   | FE_OFN622_n1851                | NOR2X1  | 0.002 |   6.186 |    7.673 | 
     | U1950/OUT                          |   v   | Booth_dataout[13]              | NOR2X1  | 0.888 |   7.074 |    8.561 | 
     | FE_OFC679_Booth_dataout_13_/IN     |   v   | Booth_dataout[13]              | BUF8X   | 0.001 |   7.075 |    8.562 | 
     | FE_OFC679_Booth_dataout_13_/OUT    |   v   | FE_OFN679_Booth_dataout_13_    | BUF8X   | 0.838 |   7.913 |    9.399 | 
     | u_mul_cntrl/U69/IN                 |   v   | FE_OFN679_Booth_dataout_13_    | INVX8   | 0.002 |   7.915 |    9.402 | 
     | u_mul_cntrl/U69/OUT                |   ^   | u_mul_cntrl/n455               | INVX8   | 0.202 |   8.117 |    9.603 | 
     | u_mul_cntrl/U384/IN1               |   ^   | u_mul_cntrl/n455               | NANDX2  | 0.000 |   8.117 |    9.604 | 
     | u_mul_cntrl/U384/OUT               |   v   | u_mul_cntrl/n410               | NANDX2  | 0.222 |   8.339 |    9.825 | 
     | u_mul_cntrl/U383/IN                |   v   | u_mul_cntrl/n410               | INVX4   | 0.000 |   8.339 |    9.825 | 
     | u_mul_cntrl/U383/OUT               |   ^   | u_mul_cntrl/n178               | INVX4   | 0.328 |   8.667 |   10.153 | 
     | u_mul_cntrl/U380_dup/IN2           |   ^   | u_mul_cntrl/n178               | NANDX2  | 0.001 |   8.667 |   10.154 | 
     | u_mul_cntrl/U380_dup/OUT           |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.303 |   8.970 |   10.457 | 
     | u_mul_cntrl/U379/IN2               |   v   | u_mul_cntrl/FE_RN_9            | NANDX2  | 0.000 |   8.971 |   10.457 | 
     | u_mul_cntrl/U379/OUT               |   ^   | u_mul_cntrl/n429               | NANDX2  | 0.336 |   9.306 |   10.793 | 
     | u_mul_cntrl/U378/IN                |   ^   | u_mul_cntrl/n429               | INVX4   | 0.000 |   9.307 |   10.793 | 
     | u_mul_cntrl/U378/OUT               |   v   | u_mul_cntrl/n187               | INVX4   | 0.235 |   9.542 |   11.028 | 
     | u_mul_cntrl/U377/IN2               |   v   | u_mul_cntrl/n187               | NANDX2  | 0.000 |   9.542 |   11.029 | 
     | u_mul_cntrl/U377/OUT               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.247 |   9.789 |   11.275 | 
     | u_mul_cntrl/U376/IN2               |   ^   | u_mul_cntrl/n386               | NANDX2  | 0.000 |   9.789 |   11.275 | 
     | u_mul_cntrl/U376/OUT               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.250 |  10.039 |   11.526 | 
     | u_mul_cntrl/U266/IN1               |   v   | u_mul_cntrl/n430               | NANDX2  | 0.000 |  10.039 |   11.526 | 
     | u_mul_cntrl/U266/OUT               |   ^   | u_mul_cntrl/n204               | NANDX2  | 0.307 |  10.346 |   11.833 | 
     | u_mul_cntrl/U374/IN                |   ^   | u_mul_cntrl/n204               | INVX4   | 0.000 |  10.346 |   11.833 | 
     | u_mul_cntrl/U374/OUT               |   v   | u_mul_cntrl/n482               | INVX4   | 0.284 |  10.630 |   12.117 | 
     | u_mul_cntrl/U229/IN2               |   v   | u_mul_cntrl/n482               | NANDX2  | 0.000 |  10.631 |   12.117 | 
     | u_mul_cntrl/U229/OUT               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.314 |  10.944 |   12.431 | 
     | u_mul_cntrl/U228/IN1               |   ^   | u_mul_cntrl/n412               | NANDX2  | 0.000 |  10.945 |   12.431 | 
     | u_mul_cntrl/U228/OUT               |   v   | u_mul_cntrl/n314               | NANDX2  | 0.323 |  11.268 |   12.755 | 
     | u_mul_cntrl/U512_dup/IN2           |   v   | u_mul_cntrl/n314               | NOR2X1  | 0.000 |  11.268 |   12.755 | 
     | u_mul_cntrl/U512_dup/OUT           |   ^   | u_mul_cntrl/FE_RN_5            | NOR2X1  | 0.332 |  11.601 |   13.087 | 
     | u_mul_cntrl/U371/IN2               |   ^   | u_mul_cntrl/FE_RN_5            | NANDX2  | 0.000 |  11.601 |   13.087 | 
     | u_mul_cntrl/U371/OUT               |   v   | u_mul_cntrl/n441               | NANDX2  | 0.382 |  11.982 |   13.469 | 
     | u_mul_cntrl/FE_RC_65_0/IN2         |   v   | u_mul_cntrl/n441               | NAND3X1 | 0.000 |  11.983 |   13.469 | 
     | u_mul_cntrl/FE_RC_65_0/OUT         |   ^   | u_mul_cntrl/n232               | NAND3X1 | 0.643 |  12.626 |   14.113 | 
     | u_mul_cntrl/U84/IN                 |   ^   | u_mul_cntrl/n232               | INVX4   | 0.000 |  12.626 |   14.113 | 
     | u_mul_cntrl/U84/OUT                |   v   | u_mul_cntrl/n233               | INVX4   | 0.349 |  12.976 |   14.462 | 
     | u_mul_cntrl/U369/IN2               |   v   | u_mul_cntrl/n233               | NANDX2  | 0.000 |  12.976 |   14.462 | 
     | u_mul_cntrl/U369/OUT               |   ^   | u_mul_cntrl/n448               | NANDX2  | 0.483 |  13.459 |   14.945 | 
     | u_mul_cntrl/U342/IN                |   ^   | u_mul_cntrl/n448               | INVX4   | 0.001 |  13.460 |   14.946 | 
     | u_mul_cntrl/U342/OUT               |   v   | u_mul_cntrl/n405               | INVX4   | 0.402 |  13.861 |   15.348 | 
     | u_mul_cntrl/U341/IN2               |   v   | u_mul_cntrl/n405               | NANDX2  | 0.000 |  13.862 |   15.348 | 
     | u_mul_cntrl/U341/OUT               |   ^   | u_mul_cntrl/n395               | NANDX2  | 0.583 |  14.444 |   15.931 | 
     | u_mul_cntrl/U587/IN3               |   ^   | u_mul_cntrl/n395               | NAND3X1 | 0.001 |  14.445 |   15.932 | 
     | u_mul_cntrl/U587/OUT               |   v   | u_mul_cntrl/n375               | NAND3X1 | 0.493 |  14.938 |   16.424 | 
     | u_mul_cntrl/U81/IN                 |   v   | u_mul_cntrl/n375               | INVX4   | 0.000 |  14.938 |   16.425 | 
     | u_mul_cntrl/U81/OUT                |   ^   | u_mul_cntrl/n376               | INVX4   | 0.313 |  15.251 |   16.738 | 
     | u_mul_cntrl/U291/IN2               |   ^   | u_mul_cntrl/n376               | NANDX2  | 0.000 |  15.252 |   16.738 | 
     | u_mul_cntrl/U291/OUT               |   v   | u_mul_cntrl/n754               | NANDX2  | 0.571 |  15.823 |   17.309 | 
     | u_mul_cntrl/U288/IN                |   v   | u_mul_cntrl/n754               | INVX4   | 0.004 |  15.827 |   17.313 | 
     | u_mul_cntrl/U288/OUT               |   ^   | u_mul_cntrl/n652               | INVX4   | 0.408 |  16.234 |   17.721 | 
     | u_mul_cntrl/U287/IN1               |   ^   | u_mul_cntrl/n652               | NANDX2  | 0.000 |  16.235 |   17.721 | 
     | u_mul_cntrl/U287/OUT               |   v   | u_mul_cntrl/n683               | NANDX2  | 0.265 |  16.500 |   17.986 | 
     | u_mul_cntrl/U286/IN                |   v   | u_mul_cntrl/n683               | INVX4   | 0.000 |  16.500 |   17.987 | 
     | u_mul_cntrl/U286/OUT               |   ^   | u_mul_cntrl/n717               | INVX4   | 0.509 |  17.009 |   18.495 | 
     | u_mul_cntrl/U817/IN2               |   ^   | u_mul_cntrl/n717               | AOI22   | 0.001 |  17.009 |   18.496 | 
     | u_mul_cntrl/U817/OUT               |   v   | u_mul_cntrl/n710               | AOI22   | 0.582 |  17.592 |   19.078 | 
     | u_mul_cntrl/U818/IN3               |   v   | u_mul_cntrl/n710               | OAI21   | 0.000 |  17.592 |   19.079 | 
     | u_mul_cntrl/U818/OUT               |   ^   | u_mul_cntrl/n788               | OAI21   | 0.471 |  18.063 |   19.549 | 
     | u_mul_cntrl/FE_OFC680_n788/IN      |   ^   | u_mul_cntrl/n788               | INVX4   | 0.000 |  18.063 |   19.550 | 
     | u_mul_cntrl/FE_OFC680_n788/OUT     |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.309 |  18.372 |   19.858 | 
     | u_mul_cntrl/FE_OFC681_n788/IN      |   v   | u_mul_cntrl/FE_OFN680_n788     | INVX4   | 0.000 |  18.372 |   19.858 | 
     | u_mul_cntrl/FE_OFC681_n788/OUT     |   ^   | u_mul_cntrl/FE_OFN681_n788     | INVX4   | 0.263 |  18.635 |   20.122 | 
     | u_mul_cntrl/FE_RC_245_0/IN2        |   ^   | u_mul_cntrl/FE_OFN681_n788     | NANDX2  | 0.001 |  18.636 |   20.123 | 
     | u_mul_cntrl/FE_RC_245_0/OUT        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.201 |  18.838 |   20.324 | 
     | u_mul_cntrl/FE_RC_242_0/IN1        |   v   | u_mul_cntrl/FE_RN_182_0        | NANDX2  | 0.000 |  18.838 |   20.324 | 
     | u_mul_cntrl/FE_RC_242_0/OUT        |   ^   | u_mul_cntrl/n791               | NANDX2  | 0.229 |  19.067 |   20.554 | 
     | u_mul_cntrl/FE_RC_304_0/IN4        |   ^   | u_mul_cntrl/n791               | AOI22   | 0.000 |  19.067 |   20.554 | 
     | u_mul_cntrl/FE_RC_304_0/OUT        |   v   | u_mul_cntrl/n792               | AOI22   | 0.336 |  19.403 |   20.890 | 
     | u_mul_cntrl/U284/IN2               |   v   | u_mul_cntrl/n792               | NANDX2  | 0.000 |  19.403 |   20.890 | 
     | u_mul_cntrl/U284/OUT               |   ^   | u_mul_cntrl/n855               | NANDX2  | 0.455 |  19.858 |   21.345 | 
     | u_mul_cntrl/U915/IN4               |   ^   | u_mul_cntrl/n855               | AOI22   | 0.000 |  19.859 |   21.345 | 
     | u_mul_cntrl/U915/OUT               |   v   | u_mul_cntrl/n856               | AOI22   | 0.433 |  20.292 |   21.778 | 
     | u_mul_cntrl/U916/IN                |   v   | u_mul_cntrl/n856               | INVX4   | 0.000 |  20.292 |   21.779 | 
     | u_mul_cntrl/U916/OUT               |   ^   | u_mul_cntrl/n125               | INVX4   | 0.385 |  20.677 |   22.164 | 
     | u_mul_cntrl/G_reg_reg/D            |   ^   | u_mul_cntrl/n125               | DFFRX1  | 0.000 |  20.677 |   22.164 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                           |       |             |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK         |        |       |   0.208 |   -1.279 | 
     | CLK__L1_I0/IN             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.279 | 
     | CLK__L1_I0/OUT            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -0.807 | 
     | CLK__L2_I0/IN             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -0.804 | 
     | CLK__L2_I0/OUT            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.348 | 
     | CLK__L3_I3/IN             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.343 | 
     | CLK__L3_I3/OUT            |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |    0.077 | 
     | CLK__L4_I17/IN            |   ^   | CLK__L3_N3  | BUF8X  | 0.000 |   1.564 |    0.077 | 
     | CLK__L4_I17/OUT           |   ^   | CLK__L4_N17 | BUF8X  | 0.497 |   2.061 |    0.575 | 
     | CLK__L5_I61/IN            |   ^   | CLK__L4_N17 | BUF8X  | 0.007 |   2.069 |    0.582 | 
     | CLK__L5_I61/OUT           |   ^   | CLK__L5_N61 | BUF8X  | 0.604 |   2.673 |    1.186 | 
     | u_mul_cntrl/G_reg_reg/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.001 |   2.674 |    1.188 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_adder_cntrl/R_reg_reg/CLK 
Endpoint:   u_adder_cntrl/R_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q   (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.725
- Setup                         0.625
+ Phase Shift                  20.000
= Required Time                22.100
- Arrival Time                 20.406
= Slack Time                    1.693
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                   |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                               |   ^   | CLK                           |         |       |   0.208 |    1.901 | 
     | CLK__L1_I0/IN                     |   ^   | CLK                           | BUF8X   | 0.000 |   0.208 |    1.901 | 
     | CLK__L1_I0/OUT                    |   ^   | CLK__L1_N0                    | BUF8X   | 0.471 |   0.679 |    2.373 | 
     | CLK__L2_I0/IN                     |   ^   | CLK__L1_N0                    | BUF8X   | 0.003 |   0.682 |    2.376 | 
     | CLK__L2_I0/OUT                    |   ^   | CLK__L2_N0                    | BUF8X   | 0.456 |   1.138 |    2.832 | 
     | CLK__L3_I3/IN                     |   ^   | CLK__L2_N0                    | BUF8X   | 0.005 |   1.144 |    2.837 | 
     | CLK__L3_I3/OUT                    |   ^   | CLK__L3_N3                    | BUF8X   | 0.419 |   1.563 |    3.257 | 
     | CLK__L4_I15/IN                    |   ^   | CLK__L3_N3                    | BUF4X   | 0.000 |   1.563 |    3.257 | 
     | CLK__L4_I15/OUT                   |   ^   | CLK__L4_N15                   | BUF4X   | 0.608 |   2.171 |    3.865 | 
     | CLK__L5_I55/IN                    |   ^   | CLK__L4_N15                   | BUF8X   | 0.002 |   2.173 |    3.866 | 
     | CLK__L5_I55/OUT                   |   ^   | CLK__L5_N55                   | BUF8X   | 0.649 |   2.822 |    4.515 | 
     | AdderCntrl_Op2_reg_8_/CLK         |   ^   | CLK__L5_N55                   | DFFRX1  | 0.003 |   2.825 |    4.518 | 
     | AdderCntrl_Op2_reg_8_/Q           |   v   | AdderCntrl_Op2[8]             | DFFRX1  | 1.411 |   4.236 |    5.929 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN    |   v   | AdderCntrl_Op2[8]             | INVX4   | 0.000 |   4.236 |    5.929 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT   |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX4   | 0.563 |   4.799 |    6.492 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN    |   ^   | FE_OFN659_AdderCntrl_Op2_8_   | INVX8   | 0.000 |   4.799 |    6.492 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT   |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX8   | 0.813 |   5.613 |    7.306 | 
     | u_adder_cntrl/U594/IN             |   v   | FE_OFN660_AdderCntrl_Op2_8_   | INVX4   | 0.010 |   5.623 |    7.316 | 
     | u_adder_cntrl/U594/OUT            |   ^   | u_adder_cntrl/n935            | INVX4   | 0.503 |   6.125 |    7.819 | 
     | u_adder_cntrl/U879/IN2            |   ^   | u_adder_cntrl/n935            | NOR2X1  | 0.000 |   6.126 |    7.819 | 
     | u_adder_cntrl/U879/OUT            |   v   | u_adder_cntrl/n773            | NOR2X1  | 0.793 |   6.919 |    8.612 | 
     | u_adder_cntrl/U884/IN2            |   v   | u_adder_cntrl/n773            | OAI21   | 0.000 |   6.919 |    8.612 | 
     | u_adder_cntrl/U884/OUT            |   ^   | u_adder_cntrl/n762            | OAI21   | 0.700 |   7.619 |    9.312 | 
     | u_adder_cntrl/FE_OFC630_n762/IN   |   ^   | u_adder_cntrl/n762            | INVX4   | 0.000 |   7.619 |    9.312 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT  |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX4   | 0.357 |   7.976 |    9.669 | 
     | u_adder_cntrl/FE_OFC631_n762/IN   |   v   | u_adder_cntrl/FE_OFN630_n762  | INVX8   | 0.000 |   7.976 |    9.670 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT  |   ^   | u_adder_cntrl/FE_OFN631_n762  | INVX8   | 0.613 |   8.589 |   10.282 | 
     | u_adder_cntrl/U889/IN4            |   ^   | u_adder_cntrl/FE_OFN631_n762  | AOI22   | 0.002 |   8.590 |   10.284 | 
     | u_adder_cntrl/U889/OUT            |   v   | u_adder_cntrl/n839            | AOI22   | 0.564 |   9.155 |   10.848 | 
     | u_adder_cntrl/FE_OFC632_n839/IN   |   v   | u_adder_cntrl/n839            | INVX4   | 0.000 |   9.155 |   10.848 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT  |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX4   | 0.415 |   9.570 |   11.263 | 
     | u_adder_cntrl/FE_OFC633_n839/IN   |   ^   | u_adder_cntrl/FE_OFN632_n839  | INVX8   | 0.000 |   9.570 |   11.263 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT  |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.675 |  10.245 |   11.938 | 
     | u_adder_cntrl/U890/IN             |   v   | u_adder_cntrl/FE_OFN633_n839  | INVX8   | 0.005 |  10.250 |   11.943 | 
     | u_adder_cntrl/U890/OUT            |   ^   | u_adder_cntrl/n766            | INVX8   | 0.774 |  11.023 |   12.717 | 
     | u_adder_cntrl/U896/IN1            |   ^   | u_adder_cntrl/n766            | MUX2X1  | 0.003 |  11.027 |   12.720 | 
     | u_adder_cntrl/U896/OUT            |   ^   | u_adder_cntrl/n913            | MUX2X1  | 0.520 |  11.547 |   13.240 | 
     | u_adder_cntrl/FE_OFC634_n913/IN   |   ^   | u_adder_cntrl/n913            | INVX4   | 0.000 |  11.547 |   13.240 | 
     | u_adder_cntrl/FE_OFC634_n913/OUT  |   v   | u_adder_cntrl/FE_OFN634_n913  | INVX4   | 0.549 |  12.096 |   13.789 | 
     | u_adder_cntrl/FE_OFC635_n913/IN   |   v   | u_adder_cntrl/FE_OFN634_n913  | INVX4   | 0.000 |  12.097 |   13.790 | 
     | u_adder_cntrl/FE_OFC635_n913/OUT  |   ^   | u_adder_cntrl/FE_OFN635_n913  | INVX4   | 0.254 |  12.351 |   14.044 | 
     | u_adder_cntrl/U1060/IN3           |   ^   | u_adder_cntrl/FE_OFN635_n913  | AOI21   | 0.000 |  12.351 |   14.044 | 
     | u_adder_cntrl/U1060/OUT           |   v   | u_adder_cntrl/n914            | AOI21   | 0.425 |  12.777 |   14.470 | 
     | u_adder_cntrl/U1061/IN3           |   v   | u_adder_cntrl/n914            | OAI21   | 0.000 |  12.777 |   14.470 | 
     | u_adder_cntrl/U1061/OUT           |   ^   | u_adder_cntrl/n917            | OAI21   | 0.436 |  13.212 |   14.906 | 
     | u_adder_cntrl/U1062/IN3           |   ^   | u_adder_cntrl/n917            | AOI21   | 0.001 |  13.213 |   14.907 | 
     | u_adder_cntrl/U1062/OUT           |   v   | u_adder_cntrl/n918            | AOI21   | 0.586 |  13.799 |   15.492 | 
     | u_adder_cntrl/U1063/IN3           |   v   | u_adder_cntrl/n918            | OAI21   | 0.000 |  13.799 |   15.492 | 
     | u_adder_cntrl/U1063/OUT           |   ^   | u_adder_cntrl/n921            | OAI21   | 0.348 |  14.147 |   15.841 | 
     | u_adder_cntrl/U1064/IN3           |   ^   | u_adder_cntrl/n921            | AOI21   | 0.000 |  14.148 |   15.841 | 
     | u_adder_cntrl/U1064/OUT           |   v   | u_adder_cntrl/n922            | AOI21   | 0.536 |  14.684 |   16.377 | 
     | u_adder_cntrl/U1065/IN3           |   v   | u_adder_cntrl/n922            | OAI21   | 0.000 |  14.684 |   16.377 | 
     | u_adder_cntrl/U1065/OUT           |   ^   | u_adder_cntrl/n925            | OAI21   | 0.364 |  15.048 |   16.741 | 
     | u_adder_cntrl/U1066/IN3           |   ^   | u_adder_cntrl/n925            | AOI21   | 0.000 |  15.048 |   16.742 | 
     | u_adder_cntrl/U1066/OUT           |   v   | u_adder_cntrl/n926            | AOI21   | 0.518 |  15.566 |   17.259 | 
     | u_adder_cntrl/U1067/IN3           |   v   | u_adder_cntrl/n926            | OAI21   | 0.000 |  15.566 |   17.259 | 
     | u_adder_cntrl/U1067/OUT           |   ^   | u_adder_cntrl/n994            | OAI21   | 0.570 |  16.136 |   17.829 | 
     | u_adder_cntrl/U1092/IN2           |   ^   | u_adder_cntrl/n994            | NOR2X1  | 0.001 |  16.137 |   17.831 | 
     | u_adder_cntrl/U1092/OUT           |   v   | u_adder_cntrl/n1067           | NOR2X1  | 0.751 |  16.888 |   18.581 | 
     | u_adder_cntrl/FE_OFC605_n1067/IN  |   v   | u_adder_cntrl/n1067           | BUF8X   | 0.000 |  16.888 |   18.581 | 
     | u_adder_cntrl/FE_OFC605_n1067/OUT |   v   | u_adder_cntrl/FE_OFN605_n1067 | BUF8X   | 0.617 |  17.505 |   19.198 | 
     | u_adder_cntrl/U446/IN2            |   v   | u_adder_cntrl/FE_OFN605_n1067 | NANDX2  | 0.002 |  17.507 |   19.200 | 
     | u_adder_cntrl/U446/OUT            |   ^   | u_adder_cntrl/n1047           | NANDX2  | 0.289 |  17.795 |   19.489 | 
     | u_adder_cntrl/U211/IN             |   ^   | u_adder_cntrl/n1047           | INVX1   | 0.000 |  17.796 |   19.489 | 
     | u_adder_cntrl/U211/OUT            |   v   | u_adder_cntrl/n1072           | INVX1   | 0.723 |  18.519 |   20.212 | 
     | u_adder_cntrl/U128/IN1            |   v   | u_adder_cntrl/n1072           | NOR2X1  | 0.000 |  18.519 |   20.212 | 
     | u_adder_cntrl/U128/OUT            |   ^   | u_adder_cntrl/n130            | NOR2X1  | 0.447 |  18.967 |   20.660 | 
     | u_adder_cntrl/U168/IN1            |   ^   | u_adder_cntrl/n130            | AOI22   | 0.000 |  18.967 |   20.660 | 
     | u_adder_cntrl/U168/OUT            |   v   | u_adder_cntrl/n170            | AOI22   | 0.651 |  19.617 |   21.311 | 
     | u_adder_cntrl/U171/IN1            |   v   | u_adder_cntrl/n170            | NAND2X1 | 0.001 |  19.618 |   21.312 | 
     | u_adder_cntrl/U171/OUT            |   ^   | u_adder_cntrl/n1132           | NAND2X1 | 0.788 |  20.406 |   22.099 | 
     | u_adder_cntrl/R_reg_reg/D         |   ^   | u_adder_cntrl/n1132           | DFFRX1  | 0.000 |  20.406 |   22.100 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                             |       |            |        |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK        |        |       |   0.208 |   -1.486 | 
     | CLK__L1_I0/IN               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -1.485 | 
     | CLK__L1_I0/OUT              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -1.014 | 
     | CLK__L2_I0/IN               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -1.011 | 
     | CLK__L2_I0/OUT              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -0.555 | 
     | CLK__L3_I0/IN               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -0.549 | 
     | CLK__L3_I0/OUT              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -0.065 | 
     | CLK__L4_I0/IN               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -0.064 | 
     | CLK__L4_I0/OUT              |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |    0.413 | 
     | CLK__L5_I0/IN               |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |    0.418 | 
     | CLK__L5_I0/OUT              |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |    1.026 | 
     | u_adder_cntrl/R_reg_reg/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.005 |   2.725 |    1.032 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_mul_cntrl/exc_reg_reg_0_/CLK 
Endpoint:   u_mul_cntrl/exc_reg_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: MulCntrl_Op1_reg_13_/Q       (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.796
- Setup                         0.664
+ Phase Shift                  20.000
= Required Time                22.132
- Arrival Time                 20.102
= Slack Time                    2.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+---------+-------+---------+----------| 
     | CLK                                                |   ^   | CLK                                             |         |       |   0.208 |    2.237 | 
     | CLK__L1_I0/IN                                      |   ^   | CLK                                             | BUF8X   | 0.000 |   0.208 |    2.237 | 
     | CLK__L1_I0/OUT                                     |   ^   | CLK__L1_N0                                      | BUF8X   | 0.471 |   0.679 |    2.709 | 
     | CLK__L2_I0/IN                                      |   ^   | CLK__L1_N0                                      | BUF8X   | 0.003 |   0.682 |    2.712 | 
     | CLK__L2_I0/OUT                                     |   ^   | CLK__L2_N0                                      | BUF8X   | 0.456 |   1.138 |    3.168 | 
     | CLK__L3_I3/IN                                      |   ^   | CLK__L2_N0                                      | BUF8X   | 0.005 |   1.144 |    3.174 | 
     | CLK__L3_I3/OUT                                     |   ^   | CLK__L3_N3                                      | BUF8X   | 0.419 |   1.563 |    3.593 | 
     | CLK__L4_I15/IN                                     |   ^   | CLK__L3_N3                                      | BUF4X   | 0.000 |   1.563 |    3.593 | 
     | CLK__L4_I15/OUT                                    |   ^   | CLK__L4_N15                                     | BUF4X   | 0.608 |   2.171 |    4.201 | 
     | CLK__L5_I53/IN                                     |   ^   | CLK__L4_N15                                     | BUF8X   | 0.001 |   2.172 |    4.202 | 
     | CLK__L5_I53/OUT                                    |   ^   | CLK__L5_N53                                     | BUF8X   | 0.618 |   2.791 |    4.820 | 
     | MulCntrl_Op1_reg_13_/CLK                           |   ^   | CLK__L5_N53                                     | DFFRX1  | 0.001 |   2.792 |    4.821 | 
     | MulCntrl_Op1_reg_13_/Q                             |   ^   | MulCntrl_Op1[13]                                | DFFRX1  | 0.876 |   3.668 |    5.697 | 
     | FE_OFC701_MulCntrl_Op1_13_/IN                      |   ^   | MulCntrl_Op1[13]                                | BUF4X   | 0.000 |   3.668 |    5.698 | 
     | FE_OFC701_MulCntrl_Op1_13_/OUT                     |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | BUF4X   | 0.930 |   4.598 |    6.628 | 
     | u_mul_cntrl/U648/IN1                               |   ^   | FE_OFN701_MulCntrl_Op1_13_                      | NOR2X1  | 0.002 |   4.599 |    6.629 | 
     | u_mul_cntrl/U648/OUT                               |   v   | u_mul_cntrl/n528                                | NOR2X1  | 0.644 |   5.243 |    7.273 | 
     | u_mul_cntrl/U649/IN3                               |   v   | u_mul_cntrl/n528                                | NAND3X1 | 0.000 |   5.243 |    7.273 | 
     | u_mul_cntrl/U649/OUT                               |   ^   | u_mul_cntrl/n535                                | NAND3X1 | 0.488 |   5.731 |    7.761 | 
     | u_mul_cntrl/U482/IN1                               |   ^   | u_mul_cntrl/n535                                | NOR2X1  | 0.000 |   5.731 |    7.761 | 
     | u_mul_cntrl/U482/OUT                               |   v   | u_mul_cntrl/n618                                | NOR2X1  | 1.270 |   7.001 |    9.031 | 
     | u_mul_cntrl/U247/IN                                |   v   | u_mul_cntrl/n618                                | INVX4   | 0.001 |   7.002 |    9.032 | 
     | u_mul_cntrl/U247/OUT                               |   ^   | u_mul_cntrl/n127                                | INVX4   | 0.766 |   7.768 |    9.798 | 
     | u_mul_cntrl/U319/IN2                               |   ^   | u_mul_cntrl/n127                                | NANDX2  | 0.001 |   7.769 |    9.798 | 
     | u_mul_cntrl/U319/OUT                               |   v   | u_mul_cntrl/n146                                | NANDX2  | 0.507 |   8.276 |   10.306 | 
     | u_mul_cntrl/U318/IN                                |   v   | u_mul_cntrl/n146                                | INVX4   | 0.001 |   8.277 |   10.306 | 
     | u_mul_cntrl/U318/OUT                               |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | INVX4   | 0.518 |   8.795 |   10.825 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/CIN           |   ^   | u_mul_cntrl/RSOP_428_C1_Z_0                     | FULLADD | 0.000 |   8.795 |   10.825 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U12/COUT          |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | FULLADD | 0.658 |   9.453 |   11.483 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n11            | BUF4X   | 0.000 |   9.453 |   11.483 | 
     | u_mul_cntrl/FE_OCPC863_DP_OP_357J3_124_4634_n11/OU |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | BUF4X   | 0.609 |  10.062 |   12.092 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/FE_RC_219_0/IN1                        |   ^   | u_mul_cntrl/FE_OCPN863_DP_OP_357J3_124_4634_n11 | NANDX2  | 0.000 |  10.062 |   12.092 | 
     | u_mul_cntrl/FE_RC_219_0/OUT                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.203 |  10.265 |   12.295 | 
     | u_mul_cntrl/FE_RC_218_0/IN2                        |   v   | u_mul_cntrl/FE_RN_178_0                         | NANDX2  | 0.000 |  10.265 |   12.295 | 
     | u_mul_cntrl/FE_RC_218_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.378 |  10.643 |   12.673 | 
     | u_mul_cntrl/FE_RC_262_0/IN1                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n10            | NANDX2  | 0.000 |  10.644 |   12.673 | 
     | u_mul_cntrl/FE_RC_262_0/OUT                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.246 |  10.889 |   12.919 | 
     | u_mul_cntrl/FE_RC_261_0/IN2                        |   v   | u_mul_cntrl/FE_RN_207_0                         | NANDX2  | 0.000 |  10.889 |   12.919 | 
     | u_mul_cntrl/FE_RC_261_0/OUT                        |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | NANDX2  | 0.354 |  11.243 |   13.272 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n9             | FULLADD | 0.000 |  11.243 |   13.273 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U9/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | FULLADD | 0.596 |  11.839 |   13.869 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/IN |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n8             | BUF4X   | 0.000 |  11.839 |   13.869 | 
     | u_mul_cntrl/FE_OCPC1075_DP_OP_357J3_124_4634_n8/OU |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | BUF4X   | 0.581 |  12.420 |   14.450 | 
     | T                                                  |       |                                                 |         |       |         |          | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/CIN            |   ^   | u_mul_cntrl/FE_OCPN1075_DP_OP_357J3_124_4634_n8 | FULLADD | 0.001 |  12.422 |   14.451 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U8/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | FULLADD | 0.595 |  13.016 |   15.046 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n7             | BUF4X   | 0.000 |  13.017 |   15.046 | 
     | u_mul_cntrl/FE_OCPC878_DP_OP_357J3_124_4634_n7/OUT |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | BUF4X   | 0.576 |  13.593 |   15.622 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/CIN            |   ^   | u_mul_cntrl/FE_OCPN878_DP_OP_357J3_124_4634_n7  | FULLADD | 0.000 |  13.593 |   15.623 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U7/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | FULLADD | 0.615 |  14.208 |   16.238 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/IN  |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n6             | BUF4X   | 0.000 |  14.209 |   16.238 | 
     | u_mul_cntrl/FE_OCPC872_DP_OP_357J3_124_4634_n6/OUT |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | BUF4X   | 0.589 |  14.797 |   16.827 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/CIN            |   ^   | u_mul_cntrl/FE_OCPN872_DP_OP_357J3_124_4634_n6  | FULLADD | 0.000 |  14.798 |   16.827 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U6/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.914 |  15.712 |   17.741 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/CIN            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n5             | FULLADD | 0.000 |  15.712 |   17.742 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U5/COUT           |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | FULLADD | 0.940 |  16.653 |   18.682 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/IN1            |   ^   | u_mul_cntrl/DP_OP_357J3_124_4634_n4             | NOR2X1  | 0.000 |  16.653 |   18.682 | 
     | u_mul_cntrl/DP_OP_357J3_124_4634_U4/OUT            |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | NOR2X1  | 0.658 |  17.311 |   19.340 | 
     | u_mul_cntrl/FE_RC_134_0/IN3                        |   v   | u_mul_cntrl/DP_OP_357J3_124_4634_n3             | AOI21   | 0.000 |  17.311 |   19.341 | 
     | u_mul_cntrl/FE_RC_134_0/OUT                        |   ^   | u_mul_cntrl/FE_RN_95_0                          | AOI21   | 0.347 |  17.658 |   19.688 | 
     | u_mul_cntrl/FE_RC_135_0/IN                         |   ^   | u_mul_cntrl/FE_RN_95_0                          | INVX1   | 0.000 |  17.658 |   19.688 | 
     | u_mul_cntrl/FE_RC_135_0/OUT                        |   v   | u_mul_cntrl/N392                                | INVX1   | 0.382 |  18.040 |   20.070 | 
     | u_mul_cntrl/FE_OFC642_N392/IN                      |   v   | u_mul_cntrl/N392                                | BUF8X   | 0.000 |  18.040 |   20.070 | 
     | u_mul_cntrl/FE_OFC642_N392/OUT                     |   v   | u_mul_cntrl/FE_OFN642_N392                      | BUF8X   | 0.566 |  18.606 |   20.636 | 
     | u_mul_cntrl/U573/IN2                               |   v   | u_mul_cntrl/FE_OFN642_N392                      | OAI21   | 0.002 |  18.609 |   20.638 | 
     | u_mul_cntrl/U573/OUT                               |   ^   | u_mul_cntrl/n348                                | OAI21   | 0.398 |  19.007 |   21.037 | 
     | u_mul_cntrl/U574/IN1                               |   ^   | u_mul_cntrl/n348                                | AOI21   | 0.000 |  19.007 |   21.037 | 
     | u_mul_cntrl/U574/OUT                               |   v   | u_mul_cntrl/n617                                | AOI21   | 0.456 |  19.463 |   21.493 | 
     | u_mul_cntrl/U748/IN1                               |   v   | u_mul_cntrl/n617                                | AOI21   | 0.000 |  19.464 |   21.493 | 
     | u_mul_cntrl/U748/OUT                               |   ^   | u_mul_cntrl/n882                                | AOI21   | 0.638 |  20.102 |   22.131 | 
     | u_mul_cntrl/exc_reg_reg_0_/D                       |   ^   | u_mul_cntrl/n882                                | DFFRX1  | 0.000 |  20.102 |   22.132 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                |       |             |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK         |        |       |   0.208 |   -1.822 | 
     | CLK__L1_I0/IN                  |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.822 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.350 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.347 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.891 | 
     | CLK__L3_I3/IN                  |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -0.886 | 
     | CLK__L3_I3/OUT                 |   ^   | CLK__L3_N3  | BUF8X  | 0.419 |   1.563 |   -0.466 | 
     | CLK__L4_I15/IN                 |   ^   | CLK__L3_N3  | BUF4X  | 0.000 |   1.563 |   -0.466 | 
     | CLK__L4_I15/OUT                |   ^   | CLK__L4_N15 | BUF4X  | 0.608 |   2.171 |    0.142 | 
     | CLK__L5_I53/IN                 |   ^   | CLK__L4_N15 | BUF8X  | 0.001 |   2.172 |    0.143 | 
     | CLK__L5_I53/OUT                |   ^   | CLK__L5_N53 | BUF8X  | 0.618 |   2.791 |    0.761 | 
     | u_mul_cntrl/exc_reg_reg_0_/CLK |   ^   | CLK__L5_N53 | DFFRX1 | 0.005 |   2.796 |    0.766 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_adder_24b_Z_reg_7_/CLK 
Endpoint:   u_adder_24b_Z_reg_7_/D            (^) checked with  leading edge of 
'CLK'
Beginpoint: u_Adder_interconnect_S_req_reg/QB (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.740
- Setup                         0.632
+ Phase Shift                  20.000
= Required Time                22.109
- Arrival Time                 19.974
= Slack Time                    2.134
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net            |  Cell   | Delay | Arrival | Required | 
     |                                    |       |                           |         |       |  Time   |   Time   | 
     |------------------------------------+-------+---------------------------+---------+-------+---------+----------| 
     | CLK                                |   ^   | CLK                       |         |       |   0.208 |    2.342 | 
     | CLK__L1_I0/IN                      |   ^   | CLK                       | BUF8X   | 0.000 |   0.208 |    2.342 | 
     | CLK__L1_I0/OUT                     |   ^   | CLK__L1_N0                | BUF8X   | 0.471 |   0.679 |    2.814 | 
     | CLK__L2_I0/IN                      |   ^   | CLK__L1_N0                | BUF8X   | 0.003 |   0.682 |    2.817 | 
     | CLK__L2_I0/OUT                     |   ^   | CLK__L2_N0                | BUF8X   | 0.456 |   1.138 |    3.273 | 
     | CLK__L3_I2/IN                      |   ^   | CLK__L2_N0                | BUF8X   | 0.002 |   1.140 |    3.275 | 
     | CLK__L3_I2/OUT                     |   ^   | CLK__L3_N2                | BUF8X   | 0.447 |   1.588 |    3.722 | 
     | CLK__L4_I12/IN                     |   ^   | CLK__L3_N2                | BUF8X   | 0.002 |   1.590 |    3.724 | 
     | CLK__L4_I12/OUT                    |   ^   | CLK__L4_N12               | BUF8X   | 0.517 |   2.107 |    4.241 | 
     | CLK__L5_I37/IN                     |   ^   | CLK__L4_N12               | BUF8X   | 0.009 |   2.116 |    4.250 | 
     | CLK__L5_I37/OUT                    |   ^   | CLK__L5_N37               | BUF8X   | 0.668 |   2.784 |    4.918 | 
     | u_Adder_interconnect_S_req_reg/CLK |   ^   | CLK__L5_N37               | DFFRX1  | 0.012 |   2.796 |    4.930 | 
     | u_Adder_interconnect_S_req_reg/QB  |   v   | n802                      | DFFRX1  | 1.527 |   4.322 |    6.457 | 
     | U1963/IN2                          |   v   | n802                      | NOR2X1  | 0.000 |   4.323 |    6.457 | 
     | U1963/OUT                          |   ^   | n1887                     | NOR2X1  | 0.834 |   5.156 |    7.290 | 
     | U1964/IN2                          |   ^   | n1887                     | NOR2X1  | 0.001 |   5.157 |    7.291 | 
     | U1964/OUT                          |   v   | n1886                     | NOR2X1  | 0.623 |   5.780 |    7.914 | 
     | U1805/IN                           |   v   | n1886                     | BUF8X   | 0.000 |   5.780 |    7.914 | 
     | U1805/OUT                          |   v   | n1784                     | BUF8X   | 0.766 |   6.546 |    8.681 | 
     | U1965/IN3                          |   v   | n1784                     | AOI22   | 0.002 |   6.548 |    8.682 | 
     | U1965/OUT                          |   ^   | n1869                     | AOI22   | 0.490 |   7.037 |    9.172 | 
     | FE_OFC640_n1869/IN                 |   ^   | n1869                     | INVX4   | 0.000 |   7.038 |    9.172 | 
     | FE_OFC640_n1869/OUT                |   v   | FE_OFN640_n1869           | INVX4   | 0.342 |   7.380 |    9.514 | 
     | FE_OFC641_n1869/IN                 |   v   | FE_OFN640_n1869           | INVX8   | 0.001 |   7.380 |    9.515 | 
     | FE_OFC641_n1869/OUT                |   ^   | FE_OFN641_n1869           | INVX8   | 0.594 |   7.975 |   10.109 | 
     | U1794/IN1                          |   ^   | FE_OFN641_n1869           | NOR2X1  | 0.002 |   7.976 |   10.111 | 
     | U1794/OUT                          |   v   | add_x_176_n13             | NOR2X1  | 0.697 |   8.674 |   10.808 | 
     | FE_OCPC1044_add_x_176_n13/IN       |   v   | add_x_176_n13             | BUF4X   | 0.000 |   8.674 |   10.808 | 
     | FE_OCPC1044_add_x_176_n13/OUT      |   v   | FE_OCPN1044_add_x_176_n13 | BUF4X   | 0.600 |   9.274 |   11.408 | 
     | add_x_176_U9/CIN                   |   v   | FE_OCPN1044_add_x_176_n13 | FULLADD | 0.001 |   9.275 |   11.409 | 
     | add_x_176_U9/COUT                  |   v   | add_x_176_n12             | FULLADD | 1.166 |  10.441 |   12.575 | 
     | add_x_176_U8/CIN                   |   v   | add_x_176_n12             | FULLADD | 0.001 |  10.441 |   12.576 | 
     | add_x_176_U8/COUT                  |   v   | add_x_176_n11             | FULLADD | 1.457 |  11.898 |   14.032 | 
     | add_x_176_U7/CIN                   |   v   | add_x_176_n11             | FULLADD | 0.000 |  11.898 |   14.033 | 
     | add_x_176_U7/COUT                  |   v   | add_x_176_n10             | FULLADD | 1.424 |  13.322 |   15.457 | 
     | add_x_176_U6/CIN                   |   v   | add_x_176_n10             | FULLADD | 0.000 |  13.323 |   15.457 | 
     | add_x_176_U6/COUT                  |   v   | add_x_176_n9              | FULLADD | 0.874 |  14.197 |   16.331 | 
     | FE_OCPC1132_add_x_176_n9/IN        |   v   | add_x_176_n9              | BUF4X   | 0.000 |  14.197 |   16.331 | 
     | FE_OCPC1132_add_x_176_n9/OUT       |   v   | FE_OCPN1132_add_x_176_n9  | BUF4X   | 0.536 |  14.733 |   16.868 | 
     | add_x_176_U5/CIN                   |   v   | FE_OCPN1132_add_x_176_n9  | FULLADD | 0.001 |  14.735 |   16.869 | 
     | add_x_176_U5/COUT                  |   v   | add_x_176_n8              | FULLADD | 1.312 |  16.047 |   18.181 | 
     | add_x_176_U4/CIN                   |   v   | add_x_176_n8              | FULLADD | 0.001 |  16.048 |   18.182 | 
     | add_x_176_U4/COUT                  |   v   | add_x_176_n7              | FULLADD | 1.549 |  17.597 |   19.731 | 
     | add_x_176_U3/CIN                   |   v   | add_x_176_n7              | FULLADD | 0.001 |  17.598 |   19.732 | 
     | add_x_176_U3/SUM                   |   ^   | u_adder_24b_N129          | FULLADD | 1.325 |  18.923 |   21.057 | 
     | U2187/IN4                          |   ^   | u_adder_24b_N129          | AOI22   | 0.001 |  18.924 |   21.058 | 
     | U2187/OUT                          |   v   | n2089                     | AOI22   | 0.386 |  19.309 |   21.443 | 
     | U2188/IN                           |   v   | n2089                     | INVX1   | 0.000 |  19.309 |   21.443 | 
     | U2188/OUT                          |   ^   | n599                      | INVX1   | 0.665 |  19.974 |   22.108 | 
     | u_adder_24b_Z_reg_7_/D             |   ^   | n599                      | DFFRX1  | 0.000 |  19.974 |   22.109 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.208 |   -1.927 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -1.926 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.455 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.452 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -0.996 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -0.994 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -0.547 | 
     | CLK__L4_I12/IN           |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -0.545 | 
     | CLK__L4_I12/OUT          |   ^   | CLK__L4_N12 | BUF8X  | 0.517 |   2.107 |   -0.027 | 
     | CLK__L5_I35/IN           |   ^   | CLK__L4_N12 | BUF8X  | 0.007 |   2.113 |   -0.021 | 
     | CLK__L5_I35/OUT          |   ^   | CLK__L5_N35 | BUF8X  | 0.625 |   2.739 |    0.605 | 
     | u_adder_24b_Z_reg_7_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.001 |   2.740 |    0.606 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op1_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.713
- Setup                         0.408
+ Phase Shift                  20.000
= Required Time                22.305
- Arrival Time                 20.061
= Slack Time                    2.244
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                           |        |       |   0.208 |    2.452 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                           | BUF8X  | 0.000 |   0.208 |    2.452 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                    | BUF8X  | 0.471 |   0.679 |    2.923 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                    | BUF8X  | 0.003 |   0.682 |    2.926 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                    | BUF8X  | 0.456 |   1.139 |    3.382 | 
     | CLK__L3_I0/IN                           |   ^   | CLK__L2_N0                    | BUF8X  | 0.005 |   1.144 |    3.388 | 
     | CLK__L3_I0/OUT                          |   ^   | CLK__L3_N0                    | BUF8X  | 0.484 |   1.628 |    3.872 | 
     | CLK__L4_I4/IN                           |   ^   | CLK__L3_N0                    | BUF8X  | 0.001 |   1.629 |    3.873 | 
     | CLK__L4_I4/OUT                          |   ^   | CLK__L4_N4                    | BUF8X  | 0.454 |   2.083 |    4.327 | 
     | CLK__L5_I6/IN                           |   ^   | CLK__L4_N4                    | BUF8X  | 0.003 |   2.085 |    4.329 | 
     | CLK__L5_I6/OUT                          |   ^   | CLK__L5_N6                    | BUF8X  | 0.624 |   2.709 |    4.953 | 
     | AdderCntrl_Op1_reg_8_/CLK               |   ^   | CLK__L5_N6                    | DFFRX1 | 0.011 |   2.720 |    4.964 | 
     | AdderCntrl_Op1_reg_8_/Q                 |   v   | AdderCntrl_Op1[8]             | DFFRX1 | 1.576 |   4.296 |    6.540 | 
     | FE_OFC695_AdderCntrl_Op1_8_/IN          |   v   | AdderCntrl_Op1[8]             | INVX4  | 0.001 |   4.297 |    6.541 | 
     | FE_OFC695_AdderCntrl_Op1_8_/OUT         |   ^   | FE_OFN695_AdderCntrl_Op1_8_   | INVX4  | 0.625 |   4.922 |    7.166 | 
     | FE_OFC696_AdderCntrl_Op1_8_/IN          |   ^   | FE_OFN695_AdderCntrl_Op1_8_   | INVX8  | 0.000 |   4.922 |    7.166 | 
     | FE_OFC696_AdderCntrl_Op1_8_/OUT         |   v   | FE_OFN696_AdderCntrl_Op1_8_   | INVX8  | 0.829 |   5.751 |    7.995 | 
     | u_adder_cntrl/U879/IN1                  |   v   | FE_OFN696_AdderCntrl_Op1_8_   | NOR2X1 | 0.007 |   5.758 |    8.002 | 
     | u_adder_cntrl/U879/OUT                  |   ^   | u_adder_cntrl/n773            | NOR2X1 | 0.696 |   6.454 |    8.697 | 
     | u_adder_cntrl/U904/IN3                  |   ^   | u_adder_cntrl/n773            | AOI21  | 0.000 |   6.454 |    8.698 | 
     | u_adder_cntrl/U904/OUT                  |   v   | u_adder_cntrl/n779            | AOI21  | 0.965 |   7.419 |    9.663 | 
     | u_adder_cntrl/U907/IN2                  |   v   | u_adder_cntrl/n779            | OAI21  | 0.000 |   7.419 |    9.663 | 
     | u_adder_cntrl/U907/OUT                  |   ^   | u_adder_cntrl/n879            | OAI21  | 0.815 |   8.234 |   10.478 | 
     | u_adder_cntrl/U1034/IN2                 |   ^   | u_adder_cntrl/n879            | AOI21  | 0.000 |   8.234 |   10.478 | 
     | u_adder_cntrl/U1034/OUT                 |   v   | u_adder_cntrl/n895            | AOI21  | 0.831 |   9.065 |   11.309 | 
     | u_adder_cntrl/U1035/IN2                 |   v   | u_adder_cntrl/n895            | OAI21  | 0.001 |   9.066 |   11.310 | 
     | u_adder_cntrl/U1035/OUT                 |   ^   | u_adder_cntrl/n900            | OAI21  | 0.969 |  10.035 |   12.279 | 
     | u_adder_cntrl/U1036/IN4                 |   ^   | u_adder_cntrl/n900            | AOI22  | 0.000 |  10.035 |   12.279 | 
     | u_adder_cntrl/U1036/OUT                 |   v   | u_adder_cntrl/n888            | AOI22  | 0.672 |  10.707 |   12.951 | 
     | u_adder_cntrl/FE_OFC620_n888/IN         |   v   | u_adder_cntrl/n888            | INVX4  | 0.000 |  10.708 |   12.952 | 
     | u_adder_cntrl/FE_OFC620_n888/OUT        |   ^   | u_adder_cntrl/FE_OFN620_n888  | INVX4  | 0.464 |  11.171 |   13.415 | 
     | u_adder_cntrl/FE_OFC621_n888/IN         |   ^   | u_adder_cntrl/FE_OFN620_n888  | INVX8  | 0.001 |  11.172 |   13.416 | 
     | u_adder_cntrl/FE_OFC621_n888/OUT        |   v   | u_adder_cntrl/FE_OFN621_n888  | INVX8  | 0.635 |  11.808 |   14.051 | 
     | u_adder_cntrl/U1039/IN2                 |   v   | u_adder_cntrl/FE_OFN621_n888  | MUX2X1 | 0.008 |  11.815 |   14.059 | 
     | u_adder_cntrl/U1039/OUT                 |   v   | u_adder_cntrl/n889            | MUX2X1 | 0.459 |  12.274 |   14.518 | 
     | u_adder_cntrl/U329/IN1                  |   v   | u_adder_cntrl/n889            | NANDX2 | 0.000 |  12.275 |   14.518 | 
     | u_adder_cntrl/U329/OUT                  |   ^   | u_adder_cntrl/n890            | NANDX2 | 0.515 |  12.790 |   15.034 | 
     | u_adder_cntrl/FE_OFC985_n890/IN         |   ^   | u_adder_cntrl/n890            | BUF8X  | 0.000 |  12.790 |   15.034 | 
     | u_adder_cntrl/FE_OFC985_n890/OUT        |   ^   | u_adder_cntrl/FE_OFN985_n890  | BUF8X  | 0.812 |  13.602 |   15.846 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | u_adder_cntrl/FE_OFN985_n890  | MUX2X1 | 0.004 |  13.606 |   15.850 | 
     | u_adder_cntrl/U1040/OUT                 |   ^   | u_adder_cntrl/n897            | MUX2X1 | 0.503 |  14.110 |   16.353 | 
     | u_adder_cntrl/U1044/IN1                 |   ^   | u_adder_cntrl/n897            | NOR2X1 | 0.001 |  14.110 |   16.354 | 
     | u_adder_cntrl/U1044/OUT                 |   v   | u_adder_cntrl/n898            | NOR2X1 | 0.735 |  14.846 |   17.089 | 
     | u_adder_cntrl/U1045/IN3                 |   v   | u_adder_cntrl/n898            | OAI21  | 0.000 |  14.846 |   17.090 | 
     | u_adder_cntrl/U1045/OUT                 |   ^   | u_adder_cntrl/n899            | OAI21  | 0.369 |  15.215 |   17.458 | 
     | u_adder_cntrl/U1046/IN3                 |   ^   | u_adder_cntrl/n899            | AOI21  | 0.000 |  15.215 |   17.459 | 
     | u_adder_cntrl/U1046/OUT                 |   v   | u_adder_cntrl/n946            | AOI21  | 0.806 |  16.021 |   18.265 | 
     | u_adder_cntrl/FE_OFC614_n946/IN         |   v   | u_adder_cntrl/n946            | BUF8X  | 0.001 |  16.022 |   18.265 | 
     | u_adder_cntrl/FE_OFC614_n946/OUT        |   v   | u_adder_cntrl/FE_OFN614_n946  | BUF8X  | 0.688 |  16.709 |   18.953 | 
     | u_adder_cntrl/U457/IN2                  |   v   | u_adder_cntrl/FE_OFN614_n946  | NANDX2 | 0.003 |  16.712 |   18.956 | 
     | u_adder_cntrl/U457/OUT                  |   ^   | u_adder_cntrl/n1065           | NANDX2 | 0.496 |  17.208 |   19.452 | 
     | u_adder_cntrl/U451/IN                   |   ^   | u_adder_cntrl/n1065           | INVX4  | 0.001 |  17.209 |   19.453 | 
     | u_adder_cntrl/U451/OUT                  |   v   | u_adder_cntrl/n1075           | INVX4  | 0.344 |  17.553 |   19.797 | 
     | u_adder_cntrl/U450/IN1                  |   v   | u_adder_cntrl/n1075           | NANDX2 | 0.000 |  17.554 |   19.797 | 
     | u_adder_cntrl/U450/OUT                  |   ^   | u_adder_cntrl/n950            | NANDX2 | 0.392 |  17.945 |   20.189 | 
     | u_adder_cntrl/U1098/IN2                 |   ^   | u_adder_cntrl/n950            | NOR2X1 | 0.000 |  17.946 |   20.190 | 
     | u_adder_cntrl/U1098/OUT                 |   v   | u_adder_cntrl/n1044           | NOR2X1 | 0.440 |  18.385 |   20.629 | 
     | u_adder_cntrl/FE_OFC713_n1044/IN        |   v   | u_adder_cntrl/n1044           | BUF4X  | 0.000 |  18.385 |   20.629 | 
     | u_adder_cntrl/FE_OFC713_n1044/OUT       |   v   | u_adder_cntrl/FE_OFN713_n1044 | BUF4X  | 0.658 |  19.044 |   21.287 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/FE_OFN713_n1044 | AOI21  | 0.001 |  19.044 |   21.288 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n1045           | AOI21  | 0.388 |  19.432 |   21.676 | 
     | u_adder_cntrl/U1152/IN3                 |   ^   | u_adder_cntrl/n1045           | OAI21  | 0.000 |  19.433 |   21.677 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n1136           | OAI21  | 0.628 |  20.061 |   22.304 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1136           | DFFRX1 | 0.000 |  20.061 |   22.305 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -2.036 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -2.036 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.564 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.561 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -1.105 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -1.100 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -0.616 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -0.615 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -0.137 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -0.132 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |    0.469 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.001 |   2.713 |    0.470 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_adder_cntrl/Final_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Final_Mantissa_reg_reg_5_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.786
- Setup                         0.651
+ Phase Shift                  20.000
= Required Time                22.135
- Arrival Time                 19.811
= Slack Time                    2.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                               |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                           |         |       |   0.208 |    2.531 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                           | BUF8X   | 0.000 |   0.208 |    2.531 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                    | BUF8X   | 0.471 |   0.679 |    3.003 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                    | BUF8X   | 0.003 |   0.682 |    3.006 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                    | BUF8X   | 0.456 |   1.138 |    3.462 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                    | BUF8X   | 0.005 |   1.144 |    3.467 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                    | BUF8X   | 0.484 |   1.628 |    3.951 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                    | BUF8X   | 0.001 |   1.629 |    3.953 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                    | BUF8X   | 0.477 |   2.106 |    4.430 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                    | BUF8X   | 0.004 |   2.111 |    4.434 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                    | BUF8X   | 0.609 |   2.720 |    5.043 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                    | DFFRX1  | 0.006 |   2.726 |    5.049 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192            | DFFRX1  | 1.515 |   4.241 |    6.564 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192            | NANDX2  | 0.000 |   4.241 |    6.565 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174            | NANDX2  | 0.791 |   5.032 |    7.356 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174            | INVX4   | 0.000 |   5.032 |    7.356 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362            | INVX4   | 0.312 |   5.344 |    7.667 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362            | NANDX2  | 0.000 |   5.344 |    7.668 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285            | NANDX2  | 0.410 |   5.754 |    8.078 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285            | INVX4   | 0.001 |   5.756 |    8.079 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275            | INVX4   | 0.265 |   6.021 |    8.345 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275            | NANDX2  | 0.000 |   6.021 |    8.345 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288            | NANDX2  | 0.424 |   6.445 |    8.768 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288            | INVX4   | 0.001 |   6.446 |    8.769 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276            | INVX4   | 0.308 |   6.754 |    9.078 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276            | NANDX2  | 0.000 |   6.754 |    9.078 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289            | NANDX2  | 0.335 |   7.090 |    9.413 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289            | INVX4   | 0.000 |   7.090 |    9.413 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278            | INVX4   | 0.322 |   7.412 |    9.736 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278            | NANDX2  | 0.000 |   7.413 |    9.736 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244            | NANDX2  | 0.353 |   7.766 |   10.089 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244            | INVX4   | 0.000 |   7.766 |   10.089 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292            | INVX4   | 0.223 |   7.989 |   10.313 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292            | NANDX2  | 0.000 |   7.989 |   10.313 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294            | NANDX2  | 0.383 |   8.372 |   10.695 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294            | INVX4   | 0.000 |   8.372 |   10.696 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279            | INVX4   | 0.297 |   8.669 |   10.992 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279            | NANDX2  | 0.000 |   8.669 |   10.992 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4         | NANDX2  | 0.379 |   9.048 |   11.371 | 
     | u_adder_cntrl/U364/IN                       |   ^   | u_adder_cntrl/FE_RN_4         | INVX4   | 0.001 |   9.048 |   11.372 | 
     | u_adder_cntrl/U364/OUT                      |   v   | u_adder_cntrl/n280            | INVX4   | 0.330 |   9.379 |   11.702 | 
     | u_adder_cntrl/U363_dup/IN2                  |   v   | u_adder_cntrl/n280            | NANDX2  | 0.000 |   9.379 |   11.702 | 
     | u_adder_cntrl/U363_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.242 |   9.621 |   11.944 | 
     | u_adder_cntrl/U177/IN2                      |   ^   | u_adder_cntrl/FE_RN_6         | NANDX2  | 0.000 |   9.621 |   11.945 | 
     | u_adder_cntrl/U177/OUT                      |   v   | u_adder_cntrl/n301            | NANDX2  | 0.305 |   9.926 |   12.250 | 
     | u_adder_cntrl/FE_RC_88_0/IN1                |   v   | u_adder_cntrl/n301            | NANDX2  | 0.000 |   9.926 |   12.250 | 
     | u_adder_cntrl/FE_RC_88_0/OUT                |   ^   | u_adder_cntrl/n724            | NANDX2  | 0.516 |  10.443 |   12.766 | 
     | u_adder_cntrl/U551/IN                       |   ^   | u_adder_cntrl/n724            | INVX4   | 0.000 |  10.443 |   12.767 | 
     | u_adder_cntrl/U551/OUT                      |   v   | u_adder_cntrl/n457            | INVX4   | 0.379 |  10.822 |   13.146 | 
     | u_adder_cntrl/U404/IN2                      |   v   | u_adder_cntrl/n457            | NANDX2  | 0.000 |  10.822 |   13.146 | 
     | u_adder_cntrl/U404/OUT                      |   ^   | u_adder_cntrl/n446            | NANDX2  | 0.393 |  11.216 |   13.539 | 
     | u_adder_cntrl/U550/IN                       |   ^   | u_adder_cntrl/n446            | INVX4   | 0.000 |  11.216 |   13.540 | 
     | u_adder_cntrl/U550/OUT                      |   v   | u_adder_cntrl/n313            | INVX4   | 0.385 |  11.601 |   13.924 | 
     | u_adder_cntrl/FE_RC_114_0/IN2               |   v   | u_adder_cntrl/n313            | NAND3X1 | 0.000 |  11.601 |   13.925 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   ^   | u_adder_cntrl/FE_RN_72_0      | NAND3X1 | 0.580 |  12.181 |   14.504 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   ^   | u_adder_cntrl/FE_RN_72_0      | INVX4   | 0.000 |  12.181 |   14.504 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   v   | u_adder_cntrl/n334            | INVX4   | 0.504 |  12.685 |   15.009 | 
     | u_adder_cntrl/U523/IN2                      |   v   | u_adder_cntrl/n334            | NANDX2  | 0.000 |  12.686 |   15.009 | 
     | u_adder_cntrl/U523/OUT                      |   ^   | u_adder_cntrl/n636            | NANDX2  | 0.536 |  13.222 |   15.545 | 
     | u_adder_cntrl/FE_OCPC773_n636/IN            |   ^   | u_adder_cntrl/n636            | BUF4X   | 0.000 |  13.222 |   15.546 | 
     | u_adder_cntrl/FE_OCPC773_n636/OUT           |   ^   | u_adder_cntrl/FE_OCPN773_n636 | BUF4X   | 0.687 |  13.909 |   16.233 | 
     | u_adder_cntrl/U661/IN3                      |   ^   | u_adder_cntrl/FE_OCPN773_n636 | NAND3X1 | 0.000 |  13.910 |   16.233 | 
     | u_adder_cntrl/U661/OUT                      |   v   | u_adder_cntrl/n315            | NAND3X1 | 0.282 |  14.191 |   16.515 | 
     | u_adder_cntrl/U201/IN                       |   v   | u_adder_cntrl/n315            | INVX1   | 0.000 |  14.192 |   16.515 | 
     | u_adder_cntrl/U201/OUT                      |   ^   | u_adder_cntrl/n316            | INVX1   | 0.424 |  14.615 |   16.939 | 
     | u_adder_cntrl/U504/IN2                      |   ^   | u_adder_cntrl/n316            | NANDX2  | 0.000 |  14.616 |   16.939 | 
     | u_adder_cntrl/U504/OUT                      |   v   | u_adder_cntrl/n365            | NANDX2  | 0.403 |  15.018 |   17.342 | 
     | u_adder_cntrl/U666/IN                       |   v   | u_adder_cntrl/n365            | INVX4   | 0.000 |  15.019 |   17.342 | 
     | u_adder_cntrl/U666/OUT                      |   ^   | u_adder_cntrl/n727            | INVX4   | 0.413 |  15.432 |   17.755 | 
     | u_adder_cntrl/U500/IN2                      |   ^   | u_adder_cntrl/n727            | NANDX2  | 0.001 |  15.433 |   17.756 | 
     | u_adder_cntrl/U500/OUT                      |   v   | u_adder_cntrl/n473            | NANDX2  | 0.426 |  15.858 |   18.182 | 
     | u_adder_cntrl/U667/IN                       |   v   | u_adder_cntrl/n473            | INVX4   | 0.001 |  15.859 |   18.182 | 
     | u_adder_cntrl/U667/OUT                      |   ^   | u_adder_cntrl/n751            | INVX4   | 0.556 |  16.415 |   18.739 | 
     | u_adder_cntrl/U842/IN1                      |   ^   | u_adder_cntrl/n751            | AOI22   | 0.003 |  16.418 |   18.741 | 
     | u_adder_cntrl/U842/OUT                      |   v   | u_adder_cntrl/n1083           | AOI22   | 0.586 |  17.004 |   19.327 | 
     | u_adder_cntrl/U474/IN1                      |   v   | u_adder_cntrl/n1083           | NANDX2  | 0.000 |  17.004 |   19.327 | 
     | u_adder_cntrl/U474/OUT                      |   ^   | u_adder_cntrl/n1084           | NANDX2  | 0.445 |  17.448 |   19.772 | 
     | u_adder_cntrl/U24/IN                        |   ^   | u_adder_cntrl/n1084           | INVX1   | 0.000 |  17.449 |   19.772 | 
     | u_adder_cntrl/U24/OUT                       |   v   | u_adder_cntrl/n17             | INVX1   | 0.434 |  17.883 |   20.206 | 
     | u_adder_cntrl/U33/IN2                       |   v   | u_adder_cntrl/n17             | OAI21   | 0.000 |  17.883 |   20.206 | 
     | u_adder_cntrl/U33/OUT                       |   ^   | u_adder_cntrl/n26             | OAI21   | 0.407 |  18.290 |   20.613 | 
     | u_adder_cntrl/U34/IN3                       |   ^   | u_adder_cntrl/n26             | AOI21   | 0.000 |  18.290 |   20.613 | 
     | u_adder_cntrl/U34/OUT                       |   v   | u_adder_cntrl/n27             | AOI21   | 0.772 |  19.062 |   21.385 | 
     | u_adder_cntrl/U36/IN2                       |   v   | u_adder_cntrl/n27             | OAI21   | 0.001 |  19.063 |   21.386 | 
     | u_adder_cntrl/U36/OUT                       |   ^   | u_adder_cntrl/n1129           | OAI21   | 0.748 |  19.811 |   22.134 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_5_/D   |   ^   | u_adder_cntrl/n1129           | DFFRX1  | 0.000 |  19.811 |   22.135 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |            |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK        |        |       |   0.208 |   -2.116 | 
     | CLK__L1_I0/IN                               |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -2.116 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -1.644 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -1.641 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -1.185 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -1.180 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -0.695 | 
     | CLK__L4_I2/IN                               |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -0.694 | 
     | CLK__L4_I2/OUT                              |   ^   | CLK__L4_N2 | BUF8X  | 0.522 |   2.151 |   -0.173 | 
     | CLK__L5_I2/IN                               |   ^   | CLK__L4_N2 | BUF8X  | 0.010 |   2.161 |   -0.163 | 
     | CLK__L5_I2/OUT                              |   ^   | CLK__L5_N2 | BUF8X  | 0.615 |   2.776 |    0.453 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N2 | DFFRX1 | 0.010 |   2.786 |    0.463 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.720
- Setup                         0.344
+ Phase Shift                  20.000
= Required Time                22.376
- Arrival Time                 20.050
= Slack Time                    2.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                          |         |       |   0.208 |    2.533 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                          | BUF8X   | 0.000 |   0.208 |    2.533 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                   | BUF8X   | 0.471 |   0.679 |    3.005 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.682 |    3.008 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                   | BUF8X   | 0.456 |   1.138 |    3.464 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                   | BUF8X   | 0.005 |   1.144 |    3.469 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                   | BUF8X   | 0.419 |   1.563 |    3.889 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                   | BUF4X   | 0.000 |   1.563 |    3.889 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                  | BUF4X   | 0.608 |   2.171 |    4.497 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                  | BUF8X   | 0.002 |   2.173 |    4.498 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                  | BUF8X   | 0.649 |   2.822 |    5.147 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                  | DFFRX1  | 0.003 |   2.825 |    5.150 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]            | DFFRX1  | 1.411 |   4.236 |    6.561 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]            | INVX4   | 0.000 |   4.236 |    6.561 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX4   | 0.563 |   4.799 |    7.124 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX8   | 0.000 |   4.799 |    7.124 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX8   | 0.813 |   5.613 |    7.938 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX4   | 0.010 |   5.623 |    7.948 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935           | INVX4   | 0.503 |   6.125 |    8.451 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935           | NOR2X1  | 0.000 |   6.126 |    8.451 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773           | NOR2X1  | 0.793 |   6.919 |    9.244 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773           | OAI21   | 0.000 |   6.919 |    9.244 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762           | OAI21   | 0.700 |   7.619 |    9.944 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762           | INVX4   | 0.000 |   7.619 |    9.944 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX4   | 0.357 |   7.976 |   10.301 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX8   | 0.000 |   7.976 |   10.302 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762 | INVX8   | 0.613 |   8.589 |   10.914 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762 | AOI22   | 0.002 |   8.590 |   10.916 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839           | AOI22   | 0.564 |   9.155 |   11.480 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839           | INVX4   | 0.000 |   9.155 |   11.480 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX4   | 0.415 |   9.570 |   11.895 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX8   | 0.000 |   9.570 |   11.895 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839 | INVX8   | 0.675 |  10.245 |   12.570 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839 | OAI21   | 0.003 |  10.248 |   12.573 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916           | OAI21   | 0.811 |  11.058 |   13.384 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916           | AOI22   | 0.000 |  11.059 |   13.384 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.589 |  11.648 |   13.973 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.000 |  11.648 |   13.973 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.753 |  12.401 |   14.726 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.000 |  12.401 |   14.726 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.955 |  13.356 |   15.682 | 
     | u_adder_cntrl/U993/IN1                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.000 |  13.357 |   15.682 | 
     | u_adder_cntrl/U993/OUT                  |   ^   | u_adder_cntrl/n844           | AOI22   | 1.024 |  14.381 |   16.706 | 
     | u_adder_cntrl/U638/IN                   |   ^   | u_adder_cntrl/n844           | INVX1   | 0.002 |  14.382 |   16.708 | 
     | u_adder_cntrl/U638/OUT                  |   v   | u_adder_cntrl/n529           | INVX1   | 0.783 |  15.166 |   17.491 | 
     | u_adder_cntrl/U775/IN2                  |   v   | u_adder_cntrl/n529           | NANDX2  | 0.000 |  15.166 |   17.491 | 
     | u_adder_cntrl/U775/OUT                  |   ^   | u_adder_cntrl/n1073          | NANDX2  | 0.855 |  16.021 |   18.346 | 
     | u_adder_cntrl/U365/IN                   |   ^   | u_adder_cntrl/n1073          | INVX8   | 0.001 |  16.022 |   18.348 | 
     | u_adder_cntrl/U365/OUT                  |   v   | u_adder_cntrl/n746           | INVX8   | 0.851 |  16.873 |   19.199 | 
     | u_adder_cntrl/U219/IN1                  |   v   | u_adder_cntrl/n746           | NAND2X1 | 0.006 |  16.880 |   19.205 | 
     | u_adder_cntrl/U219/OUT                  |   ^   | u_adder_cntrl/n1014          | NAND2X1 | 0.761 |  17.640 |   19.966 | 
     | u_adder_cntrl/U1137/IN2                 |   ^   | u_adder_cntrl/n1014          | NOR2X1  | 0.000 |  17.641 |   19.966 | 
     | u_adder_cntrl/U1137/OUT                 |   v   | u_adder_cntrl/n1038          | NOR2X1  | 1.105 |  18.746 |   21.071 | 
     | u_adder_cntrl/U1149/IN3                 |   v   | u_adder_cntrl/n1038          | AOI22   | 0.001 |  18.747 |   21.072 | 
     | u_adder_cntrl/U1149/OUT                 |   ^   | u_adder_cntrl/n1041          | AOI22   | 0.757 |  19.504 |   21.829 | 
     | u_adder_cntrl/U208/IN2                  |   ^   | u_adder_cntrl/n1041          | NAND2X1 | 0.000 |  19.504 |   21.829 | 
     | u_adder_cntrl/U208/OUT                  |   v   | u_adder_cntrl/n1137          | NAND2X1 | 0.546 |  20.050 |   22.375 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1137          | DFFRX1  | 0.000 |  20.050 |   22.376 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |            |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK        |        |       |   0.208 |   -2.118 | 
     | CLK__L1_I0/IN                             |   ^   | CLK        | BUF8X  | 0.000 |   0.208 |   -2.117 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0 | BUF8X  | 0.471 |   0.679 |   -1.646 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0 | BUF8X  | 0.003 |   0.682 |   -1.643 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0 | BUF8X  | 0.456 |   1.138 |   -1.187 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0 | BUF8X  | 0.005 |   1.144 |   -1.181 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0 | BUF8X  | 0.484 |   1.628 |   -0.697 | 
     | CLK__L4_I0/IN                             |   ^   | CLK__L3_N0 | BUF8X  | 0.001 |   1.629 |   -0.696 | 
     | CLK__L4_I0/OUT                            |   ^   | CLK__L4_N0 | BUF8X  | 0.477 |   2.106 |   -0.219 | 
     | CLK__L5_I0/IN                             |   ^   | CLK__L4_N0 | BUF8X  | 0.004 |   2.111 |   -0.214 | 
     | CLK__L5_I0/OUT                            |   ^   | CLK__L5_N0 | BUF8X  | 0.609 |   2.720 |    0.394 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N0 | DFFRX1 | 0.000 |   2.720 |    0.394 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_2_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.775
- Setup                         0.736
+ Phase Shift                  20.000
= Required Time                22.038
- Arrival Time                 19.672
= Slack Time                    2.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |                  Net                  |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                                       |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+---------------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                                   |         |       |   0.208 |    2.575 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                                   | BUF8X   | 0.000 |   0.208 |    2.575 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                            | BUF8X   | 0.471 |   0.679 |    3.046 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                            | BUF8X   | 0.003 |   0.682 |    3.049 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                            | BUF8X   | 0.456 |   1.139 |    3.505 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                            | BUF8X   | 0.005 |   1.144 |    3.511 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                            | BUF8X   | 0.484 |   1.628 |    3.995 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                            | BUF8X   | 0.001 |   1.629 |    3.996 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                            | BUF8X   | 0.477 |   2.107 |    4.473 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                            | BUF8X   | 0.004 |   2.111 |    4.478 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                            | BUF8X   | 0.609 |   2.720 |    5.087 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                            | DFFRX1  | 0.006 |   2.726 |    5.093 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192                    | DFFRX1  | 1.515 |   4.241 |    6.608 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192                    | NANDX2  | 0.000 |   4.241 |    6.608 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174                    | NANDX2  | 0.791 |   5.032 |    7.399 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174                    | INVX4   | 0.000 |   5.032 |    7.399 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362                    | INVX4   | 0.312 |   5.344 |    7.711 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362                    | NANDX2  | 0.000 |   5.344 |    7.711 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285                    | NANDX2  | 0.410 |   5.755 |    8.121 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285                    | INVX4   | 0.001 |   5.756 |    8.123 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275                    | INVX4   | 0.265 |   6.021 |    8.388 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275                    | NANDX2  | 0.000 |   6.021 |    8.388 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288                    | NANDX2  | 0.424 |   6.445 |    8.812 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288                    | INVX4   | 0.001 |   6.446 |    8.813 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276                    | INVX4   | 0.308 |   6.754 |    9.121 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276                    | NANDX2  | 0.000 |   6.754 |    9.121 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289                    | NANDX2  | 0.335 |   7.090 |    9.457 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289                    | INVX4   | 0.000 |   7.090 |    9.457 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278                    | INVX4   | 0.322 |   7.412 |    9.779 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278                    | NANDX2  | 0.000 |   7.413 |    9.780 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244                    | NANDX2  | 0.353 |   7.766 |   10.133 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244                    | INVX4   | 0.000 |   7.766 |   10.133 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292                    | INVX4   | 0.223 |   7.989 |   10.356 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292                    | NANDX2  | 0.000 |   7.989 |   10.356 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294                    | NANDX2  | 0.383 |   8.372 |   10.739 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294                    | INVX4   | 0.000 |   8.372 |   10.739 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279                    | INVX4   | 0.297 |   8.669 |   11.036 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279                    | NANDX2  | 0.000 |   8.669 |   11.036 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4                 | NANDX2  | 0.379 |   9.048 |   11.415 | 
     | u_adder_cntrl/U653/S                        |   ^   | u_adder_cntrl/FE_RN_4                 | MUX2X1  | 0.001 |   9.049 |   11.415 | 
     | u_adder_cntrl/U653/OUT                      |   v   | u_adder_cntrl/n302                    | MUX2X1  | 0.888 |   9.936 |   12.303 | 
     | u_adder_cntrl/U555/IN2                      |   v   | u_adder_cntrl/n302                    | NANDX2  | 0.000 |   9.937 |   12.304 | 
     | u_adder_cntrl/U555/OUT                      |   ^   | u_adder_cntrl/n598                    | NANDX2  | 0.975 |  10.912 |   13.279 | 
     | u_adder_cntrl/FE_RC_116_0/IN3               |   ^   | u_adder_cntrl/n598                    | NAND3X1 | 0.001 |  10.913 |   13.280 | 
     | u_adder_cntrl/FE_RC_116_0/OUT               |   v   | u_adder_cntrl/FE_RN_84_0              | NAND3X1 | 0.536 |  11.449 |   13.816 | 
     | u_adder_cntrl/FE_RC_115_0/IN                |   v   | u_adder_cntrl/FE_RN_84_0              | INVX4   | 0.000 |  11.449 |   13.816 | 
     | u_adder_cntrl/FE_RC_115_0/OUT               |   ^   | u_adder_cntrl/FE_RN_83_0              | INVX4   | 0.308 |  11.757 |   14.124 | 
     | u_adder_cntrl/FE_RC_114_0/IN3               |   ^   | u_adder_cntrl/FE_RN_83_0              | NAND3X1 | 0.000 |  11.757 |   14.124 | 
     | u_adder_cntrl/FE_RC_114_0/OUT               |   v   | u_adder_cntrl/FE_RN_72_0              | NAND3X1 | 0.338 |  12.095 |   14.462 | 
     | u_adder_cntrl/FE_RC_99_0/IN                 |   v   | u_adder_cntrl/FE_RN_72_0              | INVX4   | 0.000 |  12.096 |   14.463 | 
     | u_adder_cntrl/FE_RC_99_0/OUT                |   ^   | u_adder_cntrl/n334                    | INVX4   | 0.429 |  12.525 |   14.892 | 
     | u_adder_cntrl/U537/IN2                      |   ^   | u_adder_cntrl/n334                    | NANDX2  | 0.001 |  12.526 |   14.893 | 
     | u_adder_cntrl/U537/OUT                      |   v   | u_adder_cntrl/n572                    | NANDX2  | 0.413 |  12.939 |   15.306 | 
     | u_adder_cntrl/U399/IN                       |   v   | u_adder_cntrl/n572                    | INVX4   | 0.001 |  12.940 |   15.307 | 
     | u_adder_cntrl/U399/OUT                      |   ^   | u_adder_cntrl/n637                    | INVX4   | 0.316 |  13.255 |   15.622 | 
     | u_adder_cntrl/U378/IN2                      |   ^   | u_adder_cntrl/n637                    | NANDX2  | 0.001 |  13.256 |   15.623 | 
     | u_adder_cntrl/U378/OUT                      |   v   | u_adder_cntrl/n245                    | NANDX2  | 0.199 |  13.455 |   15.822 | 
     | u_adder_cntrl/U536/IN2                      |   v   | u_adder_cntrl/n245                    | NANDX2  | 0.000 |  13.455 |   15.822 | 
     | u_adder_cntrl/U536/OUT                      |   ^   | u_adder_cntrl/n675                    | NANDX2  | 0.417 |  13.872 |   16.239 | 
     | u_adder_cntrl/U535/IN2                      |   ^   | u_adder_cntrl/n675                    | NANDX2  | 0.001 |  13.872 |   16.239 | 
     | u_adder_cntrl/U535/OUT                      |   v   | u_adder_cntrl/n601                    | NANDX2  | 0.493 |  14.365 |   16.732 | 
     | u_adder_cntrl/FE_RC_133_0/IN3               |   v   | u_adder_cntrl/n601                    | NAND3X1 | 0.002 |  14.368 |   16.735 | 
     | u_adder_cntrl/FE_RC_133_0/OUT               |   ^   | u_adder_cntrl/FE_RN_94_0              | NAND3X1 | 0.427 |  14.795 |   17.162 | 
     | u_adder_cntrl/FE_RC_132_0/IN                |   ^   | u_adder_cntrl/FE_RN_94_0              | INVX1   | 0.000 |  14.795 |   17.162 | 
     | u_adder_cntrl/FE_RC_132_0/OUT               |   v   | u_adder_cntrl/FE_RN_93_0              | INVX1   | 0.498 |  15.293 |   17.660 | 
     | u_adder_cntrl/FE_RC_131_0/IN3               |   v   | u_adder_cntrl/FE_RN_93_0              | NAND3X1 | 0.000 |  15.293 |   17.660 | 
     | u_adder_cntrl/FE_RC_131_0/OUT               |   ^   | u_adder_cntrl/FE_RN_87_0              | NAND3X1 | 0.501 |  15.794 |   18.161 | 
     | u_adder_cntrl/FE_RC_121_0/IN2               |   ^   | u_adder_cntrl/FE_RN_87_0              | NANDX2  | 0.000 |  15.794 |   18.161 | 
     | u_adder_cntrl/FE_RC_121_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | NANDX2  | 0.654 |  16.448 |   18.815 | 
     | u_adder_cntrl/FE_RC_309_0/IN                |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n30 | INVX4   | 0.000 |  16.448 |   18.815 | 
     | u_adder_cntrl/FE_RC_309_0/OUT               |   ^   | u_adder_cntrl/FE_RN_239_0             | INVX4   | 0.399 |  16.847 |   19.214 | 
     | u_adder_cntrl/FE_RC_307_0/IN1               |   ^   | u_adder_cntrl/FE_RN_239_0             | NANDX2  | 0.001 |  16.848 |   19.215 | 
     | u_adder_cntrl/FE_RC_307_0/OUT               |   v   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.261 |  17.109 |   19.476 | 
     | u_adder_cntrl/FE_RC_306_0/IN2               |   v   | u_adder_cntrl/FE_RN_241_0             | NANDX2  | 0.000 |  17.109 |   19.476 | 
     | u_adder_cntrl/FE_RC_306_0/OUT               |   ^   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.241 |  17.351 |   19.718 | 
     | u_adder_cntrl/FE_RC_305_0/IN2               |   ^   | u_adder_cntrl/FE_RN_242_0             | NANDX2  | 0.000 |  17.351 |   19.718 | 
     | u_adder_cntrl/FE_RC_305_0/OUT               |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | NANDX2  | 0.277 |  17.628 |   19.995 | 
     | u_adder_cntrl/FE_OCPC865_n187/IN            |   v   | u_adder_cntrl/DP_OP_1074_157_5430_n13 | BUF4X   | 0.000 |  17.628 |   19.995 | 
     | u_adder_cntrl/FE_OCPC865_n187/OUT           |   v   | u_adder_cntrl/FE_OCPN865_n187         | BUF4X   | 0.453 |  18.081 |   20.448 | 
     | u_adder_cntrl/FE_RC_42_0/IN                 |   v   | u_adder_cntrl/FE_OCPN865_n187         | INVX4   | 0.001 |  18.082 |   20.449 | 
     | u_adder_cntrl/FE_RC_42_0/OUT                |   ^   | u_adder_cntrl/FE_RN_30_0              | INVX4   | 0.171 |  18.252 |   20.619 | 
     | u_adder_cntrl/FE_RC_41_0/IN2                |   ^   | u_adder_cntrl/FE_RN_30_0              | NANDX2  | 0.000 |  18.253 |   20.620 | 
     | u_adder_cntrl/FE_RC_41_0/OUT                |   v   | u_adder_cntrl/FE_RN_31_0              | NANDX2  | 0.160 |  18.412 |   20.779 | 
     | u_adder_cntrl/FE_RC_37_0/IN1                |   v   | u_adder_cntrl/FE_RN_31_0              | NANDX2  | 0.000 |  18.413 |   20.780 | 
     | u_adder_cntrl/FE_RC_37_0/OUT                |   ^   | u_adder_cntrl/C493_DATA2_2            | NANDX2  | 0.359 |  18.772 |   21.139 | 
     | u_adder_cntrl/U189/IN2                      |   ^   | u_adder_cntrl/C493_DATA2_2            | NANDX2  | 0.001 |  18.773 |   21.140 | 
     | u_adder_cntrl/U189/OUT                      |   v   | u_adder_cntrl/n540                    | NANDX2  | 0.257 |  19.030 |   21.397 | 
     | u_adder_cntrl/U783/IN3                      |   v   | u_adder_cntrl/n540                    | NAND3X1 | 0.000 |  19.030 |   21.397 | 
     | u_adder_cntrl/U783/OUT                      |   ^   | u_adder_cntrl/n1158                   | NAND3X1 | 0.640 |  19.671 |   22.038 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/D   |   ^   | u_adder_cntrl/n1158                   | DFFRX1  | 0.001 |  19.672 |   22.038 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.208 |   -2.159 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -2.159 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.688 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.685 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -1.228 | 
     | CLK__L3_I1/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -1.223 | 
     | CLK__L3_I1/OUT                              |   ^   | CLK__L3_N1  | BUF8X  | 0.431 |   1.574 |   -0.792 | 
     | CLK__L4_I7/IN                               |   ^   | CLK__L3_N1  | BUF8X  | 0.001 |   1.575 |   -0.792 | 
     | CLK__L4_I7/OUT                              |   ^   | CLK__L4_N7  | BUF8X  | 0.512 |   2.088 |   -0.279 | 
     | CLK__L5_I16/IN                              |   ^   | CLK__L4_N7  | BUF8X  | 0.012 |   2.100 |   -0.267 | 
     | CLK__L5_I16/OUT                             |   ^   | CLK__L5_N16 | BUF8X  | 0.671 |   2.771 |    0.404 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_2_/CLK |   ^   | CLK__L5_N16 | DFFRX1 | 0.004 |   2.775 |    0.408 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_booth_Adder_datain2_reg_8_/CLK 
Endpoint:   u_booth_Adder_datain2_reg_8_/D (^) checked with  leading edge of 
'CLK'
Beginpoint: u_booth_M_reg_reg_0_/QB        (v) triggered by  leading edge of 
'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.715
- Setup                         0.711
+ Phase Shift                  20.000
= Required Time                22.004
- Arrival Time                 19.630
= Slack Time                    2.374
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                                |       |                 |        |       |  Time   |   Time   | 
     |--------------------------------+-------+-----------------+--------+-------+---------+----------| 
     | CLK                            |   ^   | CLK             |        |       |   0.208 |    2.581 | 
     | CLK__L1_I0/IN                  |   ^   | CLK             | BUF8X  | 0.000 |   0.208 |    2.582 | 
     | CLK__L1_I0/OUT                 |   ^   | CLK__L1_N0      | BUF8X  | 0.471 |   0.679 |    3.053 | 
     | CLK__L2_I0/IN                  |   ^   | CLK__L1_N0      | BUF8X  | 0.003 |   0.682 |    3.056 | 
     | CLK__L2_I0/OUT                 |   ^   | CLK__L2_N0      | BUF8X  | 0.456 |   1.138 |    3.512 | 
     | CLK__L3_I2/IN                  |   ^   | CLK__L2_N0      | BUF8X  | 0.002 |   1.140 |    3.514 | 
     | CLK__L3_I2/OUT                 |   ^   | CLK__L3_N2      | BUF8X  | 0.447 |   1.588 |    3.961 | 
     | CLK__L4_I13/IN                 |   ^   | CLK__L3_N2      | BUF8X  | 0.002 |   1.590 |    3.963 | 
     | CLK__L4_I13/OUT                |   ^   | CLK__L4_N13     | BUF8X  | 0.491 |   2.080 |    4.454 | 
     | CLK__L5_I44/IN                 |   ^   | CLK__L4_N13     | BUF8X  | 0.006 |   2.086 |    4.460 | 
     | CLK__L5_I44/OUT                |   ^   | CLK__L5_N44     | BUF8X  | 0.645 |   2.731 |    5.105 | 
     | u_booth_M_reg_reg_0_/CLK       |   ^   | CLK__L5_N44     | DFFRX1 | 0.012 |   2.743 |    5.117 | 
     | u_booth_M_reg_reg_0_/QB        |   v   | n1737           | DFFRX1 | 1.579 |   4.322 |    6.696 | 
     | U2146/IN1                      |   v   | n1737           | NANDX2 | 0.000 |   4.323 |    6.696 | 
     | U2146/OUT                      |   ^   | n2062           | NANDX2 | 0.825 |   5.148 |    7.522 | 
     | U2147/IN2                      |   ^   | n2062           | NOR2X1 | 0.001 |   5.149 |    7.522 | 
     | U2147/OUT                      |   v   | n2057           | NOR2X1 | 0.502 |   5.650 |    8.024 | 
     | FE_OFC946_n2057/IN             |   v   | n2057           | INVX1  | 0.000 |   5.650 |    8.024 | 
     | FE_OFC946_n2057/OUT            |   ^   | FE_OFN946_n2057 | INVX1  | 0.469 |   6.119 |    8.493 | 
     | FE_OFC947_n2057/IN             |   ^   | FE_OFN946_n2057 | INVX4  | 0.000 |   6.119 |    8.493 | 
     | FE_OFC947_n2057/OUT            |   v   | FE_OFN947_n2057 | INVX4  | 1.111 |   7.230 |    9.604 | 
     | FE_OFC657_n2057/IN             |   v   | FE_OFN947_n2057 | BUF4X  | 0.002 |   7.232 |    9.606 | 
     | FE_OFC657_n2057/OUT            |   v   | FE_OFN657_n2057 | BUF4X  | 0.804 |   8.036 |   10.410 | 
     | U1777/IN                       |   v   | FE_OFN657_n2057 | INVX4  | 0.000 |   8.036 |   10.410 | 
     | U1777/OUT                      |   ^   | n2058           | INVX4  | 0.981 |   9.018 |   11.392 | 
     | U2148/IN1                      |   ^   | n2058           | NOR2X1 | 0.004 |   9.022 |   11.395 | 
     | U2148/OUT                      |   v   | n2053           | NOR2X1 | 1.141 |  10.162 |   12.536 | 
     | U1758/IN                       |   v   | n2053           | INVX4  | 0.000 |  10.163 |   12.536 | 
     | U1758/OUT                      |   ^   | n2054           | INVX4  | 1.280 |  11.442 |   13.816 | 
     | U2149/IN2                      |   ^   | n2054           | NOR2X1 | 0.003 |  11.445 |   13.819 | 
     | U2149/OUT                      |   v   | n2049           | NOR2X1 | 0.837 |  12.282 |   14.656 | 
     | FE_OFC942_n2049/IN             |   v   | n2049           | INVX1  | 0.000 |  12.282 |   14.656 | 
     | FE_OFC942_n2049/OUT            |   ^   | FE_OFN942_n2049 | INVX1  | 0.488 |  12.771 |   15.144 | 
     | FE_OFC943_n2049/IN             |   ^   | FE_OFN942_n2049 | INVX4  | 0.000 |  12.771 |   15.144 | 
     | FE_OFC943_n2049/OUT            |   v   | FE_OFN943_n2049 | INVX4  | 1.155 |  13.926 |   16.300 | 
     | U1711/IN                       |   v   | FE_OFN943_n2049 | INVX4  | 0.004 |  13.930 |   16.303 | 
     | U1711/OUT                      |   ^   | n2050           | INVX4  | 1.454 |  15.383 |   17.757 | 
     | U2150/IN1                      |   ^   | n2050           | NOR2X1 | 0.002 |  15.385 |   17.759 | 
     | U2150/OUT                      |   v   | n2045           | NOR2X1 | 1.151 |  16.536 |   18.910 | 
     | U1674/IN                       |   v   | n2045           | INVX4  | 0.000 |  16.536 |   18.910 | 
     | U1674/OUT                      |   ^   | n2046           | INVX4  | 1.265 |  17.801 |   20.175 | 
     | U2151/IN2                      |   ^   | n2046           | NOR2X1 | 0.001 |  17.803 |   20.176 | 
     | U2151/OUT                      |   v   | n2041           | NOR2X1 | 1.060 |  18.863 |   21.237 | 
     | U2153/IN1                      |   v   | n2041           | AOI21  | 0.000 |  18.863 |   21.237 | 
     | U2153/OUT                      |   ^   | n705            | AOI21  | 0.767 |  19.630 |   22.004 | 
     | u_booth_Adder_datain2_reg_8_/D |   ^   | n705            | DFFRX1 | 0.000 |  19.630 |   22.004 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |   -2.166 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -2.166 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.694 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.691 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -1.235 | 
     | CLK__L3_I2/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.002 |   1.140 |   -1.233 | 
     | CLK__L3_I2/OUT                   |   ^   | CLK__L3_N2  | BUF8X  | 0.447 |   1.588 |   -0.786 | 
     | CLK__L4_I14/IN                   |   ^   | CLK__L3_N2  | BUF8X  | 0.002 |   1.590 |   -0.784 | 
     | CLK__L4_I14/OUT                  |   ^   | CLK__L4_N14 | BUF8X  | 0.507 |   2.097 |   -0.277 | 
     | CLK__L5_I49/IN                   |   ^   | CLK__L4_N14 | BUF8X  | 0.006 |   2.103 |   -0.271 | 
     | CLK__L5_I49/OUT                  |   ^   | CLK__L5_N49 | BUF8X  | 0.606 |   2.709 |    0.336 | 
     | u_booth_Adder_datain2_reg_8_/CLK |   ^   | CLK__L5_N49 | DFFRX1 | 0.006 |   2.715 |    0.341 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: AdderCntrl_Op2_reg_8_/Q                 (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.717
- Setup                         0.268
+ Phase Shift                  20.000
= Required Time                22.448
- Arrival Time                 19.950
= Slack Time                    2.498
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                     |   ^   | CLK                          |         |       |   0.208 |    2.706 | 
     | CLK__L1_I0/IN                           |   ^   | CLK                          | BUF8X   | 0.000 |   0.208 |    2.706 | 
     | CLK__L1_I0/OUT                          |   ^   | CLK__L1_N0                   | BUF8X   | 0.471 |   0.679 |    3.177 | 
     | CLK__L2_I0/IN                           |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.682 |    3.181 | 
     | CLK__L2_I0/OUT                          |   ^   | CLK__L2_N0                   | BUF8X   | 0.456 |   1.138 |    3.637 | 
     | CLK__L3_I3/IN                           |   ^   | CLK__L2_N0                   | BUF8X   | 0.005 |   1.144 |    3.642 | 
     | CLK__L3_I3/OUT                          |   ^   | CLK__L3_N3                   | BUF8X   | 0.419 |   1.563 |    4.062 | 
     | CLK__L4_I15/IN                          |   ^   | CLK__L3_N3                   | BUF4X   | 0.000 |   1.563 |    4.062 | 
     | CLK__L4_I15/OUT                         |   ^   | CLK__L4_N15                  | BUF4X   | 0.608 |   2.171 |    4.669 | 
     | CLK__L5_I55/IN                          |   ^   | CLK__L4_N15                  | BUF8X   | 0.002 |   2.173 |    4.671 | 
     | CLK__L5_I55/OUT                         |   ^   | CLK__L5_N55                  | BUF8X   | 0.649 |   2.822 |    5.320 | 
     | AdderCntrl_Op2_reg_8_/CLK               |   ^   | CLK__L5_N55                  | DFFRX1  | 0.003 |   2.825 |    5.323 | 
     | AdderCntrl_Op2_reg_8_/Q                 |   v   | AdderCntrl_Op2[8]            | DFFRX1  | 1.411 |   4.236 |    6.734 | 
     | FE_OFC659_AdderCntrl_Op2_8_/IN          |   v   | AdderCntrl_Op2[8]            | INVX4   | 0.000 |   4.236 |    6.734 | 
     | FE_OFC659_AdderCntrl_Op2_8_/OUT         |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX4   | 0.563 |   4.799 |    7.297 | 
     | FE_OFC660_AdderCntrl_Op2_8_/IN          |   ^   | FE_OFN659_AdderCntrl_Op2_8_  | INVX8   | 0.000 |   4.799 |    7.297 | 
     | FE_OFC660_AdderCntrl_Op2_8_/OUT         |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX8   | 0.813 |   5.613 |    8.111 | 
     | u_adder_cntrl/U594/IN                   |   v   | FE_OFN660_AdderCntrl_Op2_8_  | INVX4   | 0.010 |   5.623 |    8.121 | 
     | u_adder_cntrl/U594/OUT                  |   ^   | u_adder_cntrl/n935           | INVX4   | 0.503 |   6.125 |    8.624 | 
     | u_adder_cntrl/U879/IN2                  |   ^   | u_adder_cntrl/n935           | NOR2X1  | 0.000 |   6.126 |    8.624 | 
     | u_adder_cntrl/U879/OUT                  |   v   | u_adder_cntrl/n773           | NOR2X1  | 0.793 |   6.919 |    9.417 | 
     | u_adder_cntrl/U884/IN2                  |   v   | u_adder_cntrl/n773           | OAI21   | 0.000 |   6.919 |    9.417 | 
     | u_adder_cntrl/U884/OUT                  |   ^   | u_adder_cntrl/n762           | OAI21   | 0.700 |   7.619 |   10.117 | 
     | u_adder_cntrl/FE_OFC630_n762/IN         |   ^   | u_adder_cntrl/n762           | INVX4   | 0.000 |   7.619 |   10.117 | 
     | u_adder_cntrl/FE_OFC630_n762/OUT        |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX4   | 0.357 |   7.976 |   10.474 | 
     | u_adder_cntrl/FE_OFC631_n762/IN         |   v   | u_adder_cntrl/FE_OFN630_n762 | INVX8   | 0.000 |   7.976 |   10.475 | 
     | u_adder_cntrl/FE_OFC631_n762/OUT        |   ^   | u_adder_cntrl/FE_OFN631_n762 | INVX8   | 0.613 |   8.589 |   11.087 | 
     | u_adder_cntrl/U889/IN4                  |   ^   | u_adder_cntrl/FE_OFN631_n762 | AOI22   | 0.002 |   8.590 |   11.089 | 
     | u_adder_cntrl/U889/OUT                  |   v   | u_adder_cntrl/n839           | AOI22   | 0.564 |   9.155 |   11.653 | 
     | u_adder_cntrl/FE_OFC632_n839/IN         |   v   | u_adder_cntrl/n839           | INVX4   | 0.000 |   9.155 |   11.653 | 
     | u_adder_cntrl/FE_OFC632_n839/OUT        |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX4   | 0.415 |   9.570 |   12.068 | 
     | u_adder_cntrl/FE_OFC633_n839/IN         |   ^   | u_adder_cntrl/FE_OFN632_n839 | INVX8   | 0.000 |   9.570 |   12.068 | 
     | u_adder_cntrl/FE_OFC633_n839/OUT        |   v   | u_adder_cntrl/FE_OFN633_n839 | INVX8   | 0.675 |  10.245 |   12.743 | 
     | u_adder_cntrl/U984/IN2                  |   v   | u_adder_cntrl/FE_OFN633_n839 | OAI21   | 0.003 |  10.248 |   12.746 | 
     | u_adder_cntrl/U984/OUT                  |   ^   | u_adder_cntrl/n916           | OAI21   | 0.811 |  11.058 |   13.557 | 
     | u_adder_cntrl/U986/IN3                  |   ^   | u_adder_cntrl/n916           | AOI22   | 0.000 |  11.059 |   13.557 | 
     | u_adder_cntrl/U986/OUT                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.589 |  11.648 |   14.146 | 
     | u_adder_cntrl/U989/IN1                  |   v   | u_adder_cntrl/n928           | AOI22   | 0.000 |  11.648 |   14.146 | 
     | u_adder_cntrl/U989/OUT                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.753 |  12.401 |   14.899 | 
     | u_adder_cntrl/U992/IN1                  |   ^   | u_adder_cntrl/n924           | AOI22   | 0.000 |  12.401 |   14.899 | 
     | u_adder_cntrl/U992/OUT                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.955 |  13.356 |   15.855 | 
     | u_adder_cntrl/U993/IN1                  |   v   | u_adder_cntrl/n920           | AOI22   | 0.000 |  13.357 |   15.855 | 
     | u_adder_cntrl/U993/OUT                  |   ^   | u_adder_cntrl/n844           | AOI22   | 1.024 |  14.381 |   16.879 | 
     | u_adder_cntrl/U638/IN                   |   ^   | u_adder_cntrl/n844           | INVX1   | 0.002 |  14.382 |   16.881 | 
     | u_adder_cntrl/U638/OUT                  |   v   | u_adder_cntrl/n529           | INVX1   | 0.783 |  15.166 |   17.664 | 
     | u_adder_cntrl/U775/IN2                  |   v   | u_adder_cntrl/n529           | NANDX2  | 0.000 |  15.166 |   17.664 | 
     | u_adder_cntrl/U775/OUT                  |   ^   | u_adder_cntrl/n1073          | NANDX2  | 0.855 |  16.021 |   18.519 | 
     | u_adder_cntrl/U365/IN                   |   ^   | u_adder_cntrl/n1073          | INVX8   | 0.001 |  16.022 |   18.521 | 
     | u_adder_cntrl/U365/OUT                  |   v   | u_adder_cntrl/n746           | INVX8   | 0.851 |  16.873 |   19.372 | 
     | u_adder_cntrl/U219/IN1                  |   v   | u_adder_cntrl/n746           | NAND2X1 | 0.006 |  16.880 |   19.378 | 
     | u_adder_cntrl/U219/OUT                  |   ^   | u_adder_cntrl/n1014          | NAND2X1 | 0.761 |  17.640 |   20.138 | 
     | u_adder_cntrl/U1137/IN2                 |   ^   | u_adder_cntrl/n1014          | NOR2X1  | 0.000 |  17.641 |   20.139 | 
     | u_adder_cntrl/U1137/OUT                 |   v   | u_adder_cntrl/n1038          | NOR2X1  | 1.105 |  18.746 |   21.244 | 
     | u_adder_cntrl/U1147/IN3                 |   v   | u_adder_cntrl/n1038          | AOI22   | 0.001 |  18.747 |   21.245 | 
     | u_adder_cntrl/U1147/OUT                 |   ^   | u_adder_cntrl/n1033          | AOI22   | 0.786 |  19.532 |   22.031 | 
     | u_adder_cntrl/U424/IN2                  |   ^   | u_adder_cntrl/n1033          | NANDX2  | 0.000 |  19.533 |   22.031 | 
     | u_adder_cntrl/U424/OUT                  |   v   | u_adder_cntrl/n1138          | NANDX2  | 0.417 |  19.950 |   22.448 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1138          | DFFRX1  | 0.000 |  19.950 |   22.448 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.208 |   -2.291 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -2.290 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.819 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.816 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -1.360 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -1.354 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -0.870 | 
     | CLK__L4_I6/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -0.869 | 
     | CLK__L4_I6/OUT                            |   ^   | CLK__L4_N6  | BUF8X  | 0.478 |   2.107 |   -0.391 | 
     | CLK__L5_I13/IN                            |   ^   | CLK__L4_N6  | BUF8X  | 0.004 |   2.111 |   -0.387 | 
     | CLK__L5_I13/OUT                           |   ^   | CLK__L5_N13 | BUF8X  | 0.601 |   2.713 |    0.214 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N13 | DFFRX1 | 0.004 |   2.717 |    0.219 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_adder_cntrl/exc_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/exc_reg_reg_1_/D            (v) checked with  leading 
edge of 'CLK'
Beginpoint: u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q (v) triggered by  leading 
edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          2.710
- Setup                         0.428
+ Phase Shift                  20.000
= Required Time                22.281
- Arrival Time                 19.774
= Slack Time                    2.507
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                             |       |                              |         |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK                          |         |       |   0.208 |    2.715 | 
     | CLK__L1_I0/IN                               |   ^   | CLK                          | BUF8X   | 0.000 |   0.208 |    2.715 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0                   | BUF8X   | 0.471 |   0.679 |    3.186 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0                   | BUF8X   | 0.003 |   0.682 |    3.190 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0                   | BUF8X   | 0.456 |   1.138 |    3.646 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0                   | BUF8X   | 0.005 |   1.144 |    3.651 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0                   | BUF8X   | 0.484 |   1.628 |    4.135 | 
     | CLK__L4_I0/IN                               |   ^   | CLK__L3_N0                   | BUF8X   | 0.001 |   1.629 |    4.136 | 
     | CLK__L4_I0/OUT                              |   ^   | CLK__L4_N0                   | BUF8X   | 0.477 |   2.106 |    4.614 | 
     | CLK__L5_I0/IN                               |   ^   | CLK__L4_N0                   | BUF8X   | 0.004 |   2.111 |    4.618 | 
     | CLK__L5_I0/OUT                              |   ^   | CLK__L5_N0                   | BUF8X   | 0.609 |   2.720 |    5.227 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N0                   | DFFRX1  | 0.006 |   2.726 |    5.233 | 
     | u_adder_cntrl/Final_Mantissa_reg_reg_1_/Q   |   v   | u_adder_cntrl/n192           | DFFRX1  | 1.515 |   4.241 |    6.748 | 
     | u_adder_cntrl/U174/IN1                      |   v   | u_adder_cntrl/n192           | NANDX2  | 0.000 |   4.241 |    6.748 | 
     | u_adder_cntrl/U174/OUT                      |   ^   | u_adder_cntrl/n174           | NANDX2  | 0.791 |   5.032 |    7.539 | 
     | u_adder_cntrl/U175/IN                       |   ^   | u_adder_cntrl/n174           | INVX4   | 0.000 |   5.032 |    7.539 | 
     | u_adder_cntrl/U175/OUT                      |   v   | u_adder_cntrl/n362           | INVX4   | 0.312 |   5.344 |    7.851 | 
     | u_adder_cntrl/U414/IN2                      |   v   | u_adder_cntrl/n362           | NANDX2  | 0.000 |   5.344 |    7.851 | 
     | u_adder_cntrl/U414/OUT                      |   ^   | u_adder_cntrl/n285           | NANDX2  | 0.410 |   5.754 |    8.262 | 
     | u_adder_cntrl/U413/IN                       |   ^   | u_adder_cntrl/n285           | INVX4   | 0.001 |   5.756 |    8.263 | 
     | u_adder_cntrl/U413/OUT                      |   v   | u_adder_cntrl/n275           | INVX4   | 0.265 |   6.021 |    8.528 | 
     | u_adder_cntrl/U652/IN2                      |   v   | u_adder_cntrl/n275           | NANDX2  | 0.000 |   6.021 |    8.528 | 
     | u_adder_cntrl/U652/OUT                      |   ^   | u_adder_cntrl/n288           | NANDX2  | 0.424 |   6.445 |    8.952 | 
     | u_adder_cntrl/U411/IN                       |   ^   | u_adder_cntrl/n288           | INVX4   | 0.001 |   6.446 |    8.953 | 
     | u_adder_cntrl/U411/OUT                      |   v   | u_adder_cntrl/n276           | INVX4   | 0.308 |   6.754 |    9.261 | 
     | u_adder_cntrl/U410/IN2                      |   v   | u_adder_cntrl/n276           | NANDX2  | 0.000 |   6.754 |    9.261 | 
     | u_adder_cntrl/U410/OUT                      |   ^   | u_adder_cntrl/n289           | NANDX2  | 0.335 |   7.090 |    9.597 | 
     | u_adder_cntrl/U560/IN                       |   ^   | u_adder_cntrl/n289           | INVX4   | 0.000 |   7.090 |    9.597 | 
     | u_adder_cntrl/U560/OUT                      |   v   | u_adder_cntrl/n278           | INVX4   | 0.322 |   7.412 |    9.919 | 
     | u_adder_cntrl/U557/IN2                      |   v   | u_adder_cntrl/n278           | NANDX2  | 0.000 |   7.413 |    9.920 | 
     | u_adder_cntrl/U557/OUT                      |   ^   | u_adder_cntrl/n244           | NANDX2  | 0.353 |   7.766 |   10.273 | 
     | u_adder_cntrl/U556/IN                       |   ^   | u_adder_cntrl/n244           | INVX4   | 0.000 |   7.766 |   10.273 | 
     | u_adder_cntrl/U556/OUT                      |   v   | u_adder_cntrl/n292           | INVX4   | 0.223 |   7.989 |   10.496 | 
     | u_adder_cntrl/U408/IN2                      |   v   | u_adder_cntrl/n292           | NANDX2  | 0.000 |   7.989 |   10.496 | 
     | u_adder_cntrl/U408/OUT                      |   ^   | u_adder_cntrl/n294           | NANDX2  | 0.383 |   8.372 |   10.879 | 
     | u_adder_cntrl/U406/IN                       |   ^   | u_adder_cntrl/n294           | INVX4   | 0.000 |   8.372 |   10.879 | 
     | u_adder_cntrl/U406/OUT                      |   v   | u_adder_cntrl/n279           | INVX4   | 0.297 |   8.669 |   11.176 | 
     | u_adder_cntrl/U405_dup/IN2                  |   v   | u_adder_cntrl/n279           | NANDX2  | 0.000 |   8.669 |   11.176 | 
     | u_adder_cntrl/U405_dup/OUT                  |   ^   | u_adder_cntrl/FE_RN_4        | NANDX2  | 0.379 |   9.048 |   11.555 | 
     | u_adder_cntrl/U653/S                        |   ^   | u_adder_cntrl/FE_RN_4        | MUX2X1  | 0.001 |   9.048 |   11.556 | 
     | u_adder_cntrl/U653/OUT                      |   v   | u_adder_cntrl/n302           | MUX2X1  | 0.888 |   9.936 |   12.444 | 
     | u_adder_cntrl/U555/IN2                      |   v   | u_adder_cntrl/n302           | NANDX2  | 0.000 |   9.937 |   12.444 | 
     | u_adder_cntrl/U555/OUT                      |   ^   | u_adder_cntrl/n598           | NANDX2  | 0.975 |  10.912 |   13.419 | 
     | u_adder_cntrl/U554/IN2                      |   ^   | u_adder_cntrl/n598           | NANDX2  | 0.001 |  10.913 |   13.420 | 
     | u_adder_cntrl/U554/OUT                      |   v   | u_adder_cntrl/n297           | NANDX2  | 0.380 |  11.293 |   13.800 | 
     | u_adder_cntrl/U553/IN                       |   v   | u_adder_cntrl/n297           | INVX4   | 0.000 |  11.294 |   13.801 | 
     | u_adder_cntrl/U553/OUT                      |   ^   | u_adder_cntrl/n303           | INVX4   | 0.226 |  11.520 |   14.027 | 
     | u_adder_cntrl/U549_dup1/IN1                 |   ^   | u_adder_cntrl/n303           | NANDX2  | 0.000 |  11.520 |   14.027 | 
     | u_adder_cntrl/U549_dup1/OUT                 |   v   | u_adder_cntrl/FE_RN_7        | NANDX2  | 0.232 |  11.752 |   14.259 | 
     | u_adder_cntrl/U205/IN                       |   v   | u_adder_cntrl/FE_RN_7        | INVX4   | 0.000 |  11.752 |   14.259 | 
     | u_adder_cntrl/U205/OUT                      |   ^   | u_adder_cntrl/n697           | INVX4   | 0.270 |  12.022 |   14.530 | 
     | u_adder_cntrl/U529/IN2                      |   ^   | u_adder_cntrl/n697           | NANDX2  | 0.001 |  12.023 |   14.530 | 
     | u_adder_cntrl/U529/OUT                      |   v   | u_adder_cntrl/n708           | NANDX2  | 0.472 |  12.495 |   15.002 | 
     | u_adder_cntrl/U95/IN1                       |   v   | u_adder_cntrl/n708           | NOR2X1  | 0.002 |  12.497 |   15.004 | 
     | u_adder_cntrl/U95/OUT                       |   ^   | u_adder_cntrl/n84            | NOR2X1  | 0.383 |  12.880 |   15.387 | 
     | u_adder_cntrl/U96/IN3                       |   ^   | u_adder_cntrl/n84            | AOI21   | 0.000 |  12.880 |   15.387 | 
     | u_adder_cntrl/U96/OUT                       |   v   | u_adder_cntrl/n85            | AOI21   | 0.509 |  13.389 |   15.897 | 
     | u_adder_cntrl/U97/IN2                       |   v   | u_adder_cntrl/n85            | NAND2X1 | 0.000 |  13.390 |   15.897 | 
     | u_adder_cntrl/U97/OUT                       |   ^   | u_adder_cntrl/n86            | NAND2X1 | 0.478 |  13.868 |   16.375 | 
     | u_adder_cntrl/U98/IN3                       |   ^   | u_adder_cntrl/n86            | AOI21   | 0.000 |  13.868 |   16.375 | 
     | u_adder_cntrl/U98/OUT                       |   v   | u_adder_cntrl/n87            | AOI21   | 0.586 |  14.454 |   16.961 | 
     | u_adder_cntrl/U99/IN3                       |   v   | u_adder_cntrl/n87            | OAI21   | 0.000 |  14.454 |   16.961 | 
     | u_adder_cntrl/U99/OUT                       |   ^   | u_adder_cntrl/n88            | OAI21   | 0.367 |  14.821 |   17.328 | 
     | u_adder_cntrl/U103/IN1                      |   ^   | u_adder_cntrl/n88            | NOR2X1  | 0.000 |  14.821 |   17.328 | 
     | u_adder_cntrl/U103/OUT                      |   v   | u_adder_cntrl/n677           | NOR2X1  | 0.867 |  15.688 |   18.195 | 
     | u_adder_cntrl/U833/IN1                      |   v   | u_adder_cntrl/n677           | AOI21   | 0.000 |  15.688 |   18.195 | 
     | u_adder_cntrl/U833/OUT                      |   ^   | u_adder_cntrl/n796           | AOI21   | 0.720 |  16.408 |   18.915 | 
     | u_adder_cntrl/U931/IN1                      |   ^   | u_adder_cntrl/n796           | AOI21   | 0.000 |  16.408 |   18.915 | 
     | u_adder_cntrl/U931/OUT                      |   v   | u_adder_cntrl/n795           | AOI21   | 0.504 |  16.912 |   19.419 | 
     | u_adder_cntrl/U932/IN2                      |   v   | u_adder_cntrl/n795           | NOR2X1  | 0.000 |  16.912 |   19.419 | 
     | u_adder_cntrl/U932/OUT                      |   ^   | u_adder_cntrl/n852           | NOR2X1  | 0.349 |  17.261 |   19.768 | 
     | u_adder_cntrl/FE_OFC937_n852/IN             |   ^   | u_adder_cntrl/n852           | INVX1   | 0.000 |  17.261 |   19.768 | 
     | u_adder_cntrl/FE_OFC937_n852/OUT            |   v   | u_adder_cntrl/FE_OFN937_n852 | INVX1   | 0.858 |  18.120 |   20.627 | 
     | u_adder_cntrl/FE_OFC938_n852/IN             |   v   | u_adder_cntrl/FE_OFN937_n852 | INVX8   | 0.000 |  18.120 |   20.627 | 
     | u_adder_cntrl/FE_OFC938_n852/OUT            |   ^   | u_adder_cntrl/FE_OFN938_n852 | INVX8   | 0.866 |  18.986 |   21.493 | 
     | u_adder_cntrl/U1002/IN1                     |   ^   | u_adder_cntrl/FE_OFN938_n852 | OAI21   | 0.002 |  18.988 |   21.496 | 
     | u_adder_cntrl/U1002/OUT                     |   v   | u_adder_cntrl/n1155          | OAI21   | 0.785 |  19.774 |   22.281 | 
     | u_adder_cntrl/exc_reg_reg_1_/D              |   v   | u_adder_cntrl/n1155          | DFFRX1  | 0.001 |  19.774 |   22.281 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.208
     = Beginpoint Arrival Time            0.208
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                  |       |             |        |       |  Time   |   Time   | 
     |----------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                              |   ^   | CLK         |        |       |   0.208 |   -2.299 | 
     | CLK__L1_I0/IN                    |   ^   | CLK         | BUF8X  | 0.000 |   0.208 |   -2.299 | 
     | CLK__L1_I0/OUT                   |   ^   | CLK__L1_N0  | BUF8X  | 0.471 |   0.679 |   -1.828 | 
     | CLK__L2_I0/IN                    |   ^   | CLK__L1_N0  | BUF8X  | 0.003 |   0.682 |   -1.825 | 
     | CLK__L2_I0/OUT                   |   ^   | CLK__L2_N0  | BUF8X  | 0.456 |   1.138 |   -1.369 | 
     | CLK__L3_I0/IN                    |   ^   | CLK__L2_N0  | BUF8X  | 0.005 |   1.144 |   -1.363 | 
     | CLK__L3_I0/OUT                   |   ^   | CLK__L3_N0  | BUF8X  | 0.484 |   1.628 |   -0.879 | 
     | CLK__L4_I5/IN                    |   ^   | CLK__L3_N0  | BUF8X  | 0.001 |   1.629 |   -0.878 | 
     | CLK__L4_I5/OUT                   |   ^   | CLK__L4_N5  | BUF8X  | 0.507 |   2.135 |   -0.372 | 
     | CLK__L5_I12/IN                   |   ^   | CLK__L4_N5  | BUF8X  | 0.009 |   2.144 |   -0.363 | 
     | CLK__L5_I12/OUT                  |   ^   | CLK__L5_N12 | BUF8X  | 0.562 |   2.707 |    0.200 | 
     | u_adder_cntrl/exc_reg_reg_1_/CLK |   ^   | CLK__L5_N12 | DFFRX1 | 0.003 |   2.710 |    0.202 | 
     +----------------------------------------------------------------------------------------------+ 

