==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 217.250 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.9 seconds. Elapsed time: 2.87 seconds; current allocated memory: 217.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:37:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:40:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:37:11) in function 'convolution' completely with a factor of 3 (conv.cc:20:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:40:13) in function 'convolution' completely with a factor of 3 (conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], int, hls::stream<float, 0>&)' (conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*)' (cnn.cc:79:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:35:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:52:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:63:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:35:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:52:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:63:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:67:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.04 seconds; current allocated memory: 218.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 224.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 228.043 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:106) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 254.883 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:30:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:27:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:24:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:104:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:109:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:111:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:113:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:114:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:115:22)
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.69 seconds; current allocated memory: 895.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 899.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 899.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 899.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 899.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 902.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 902.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 904.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 904.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 905.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 905.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 907.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 907.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 909.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 909.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 910.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 910.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 912.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 912.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 914.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 914.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 914.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 914.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 914.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 914.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 915.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 915.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 916.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 916.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 916.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 916.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 917.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 917.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 917.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 917.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 918.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 918.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 919.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 919.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 919.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 919.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 919.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 919.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 920.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 921.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 921.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 921.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 922.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 922.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 922.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 922.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 923.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 923.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 923.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 924.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 924.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 925.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 925.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 926.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 926.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 926.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 927.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 927.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 928.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 928.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 928.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 928.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 928.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 928.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 929.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 929.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 930.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 930.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 930.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 931.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 931.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 931.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 931.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 932.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 932.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 933.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 933.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 933.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 933.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 934.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 934.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 935.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 935.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 935.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 935.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 936.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 936.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 936.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 936.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 937.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 937.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 937.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 937.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 938.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 938.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 938.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 939.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 939.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 940.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 940.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 940.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 941.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 941.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 942.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 942.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 942.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 942.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 942.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 943.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 943.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 943.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 944.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 946.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 948.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 954.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 959.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 964.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 969.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 975.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 980.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 985.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 990.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 992.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 994.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 996.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 999.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1001.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1003.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1005.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1008.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1010.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1013.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1013.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1014.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1015.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1018.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1019.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1020.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1021.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.87 seconds. Elapsed time: 2.92 seconds; current allocated memory: 217.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.71 seconds. Elapsed time: 2.2 seconds; current allocated memory: 217.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3][3], float*, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:69:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.273 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.74 seconds. Elapsed time: 2.18 seconds; current allocated memory: 217.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:8:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file conv.cc
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.76 seconds. Elapsed time: 2.18 seconds; current allocated memory: 217.375 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:83:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:37:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:54:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:65:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:37:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:54:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:65:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:69:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.96 seconds; current allocated memory: 218.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 218.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 225.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 229.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'convolutional_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:110) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_5_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_6_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_7_proc' to a process function for dataflow in function 'convolutional_layer'.
INFO: [XFORM 203-721] Changing loop 'Loop_8_proc' to a process function for dataflow in function 'convolutional_layer'.
ERROR: [HLS 200-779] Non-shared array 'weight_buf' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_1_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_convolutional_layer_load-store-loop30.i.exit_proc' (conv.cc:79:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_2_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split26_proc' (conv.cc:80:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_3_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split23_proc' (conv.cc:81:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_4_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split20_proc' (conv.cc:82:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_5_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split17_proc' (conv.cc:83:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_6_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split14_proc' (conv.cc:84:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_7_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split11_proc' (conv.cc:85:2).
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Loop_8_proc'.
INFO: [HLS 200-992] Argument 'weight_buf' has read operations in process function 'convolutional_layer_Block_memcpy-split_proc' (conv.cc:86:17).
ERROR: [HLS 200-979] Variable 'weight_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Loop_1_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Block_convolutional_layer_load-store-loop30.i.exit_proc' (conv.cc:79:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Loop_1_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_0' has write operations in process function 'convolutional_layer_Block_convolutional_layer_load-store-loop30.i.exit_proc' (conv.cc:79:2).
INFO: [HLS 200-992] Variable 'weight_buf_0' has read operations in process function 'convolution' (conv.cc:6:9) (around conv.cc:103).
ERROR: [HLS 200-979] Variable 'weight_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Loop_2_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Block_memcpy-split26_proc' (conv.cc:80:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Loop_2_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_1' has write operations in process function 'convolutional_layer_Block_memcpy-split26_proc' (conv.cc:80:2).
INFO: [HLS 200-992] Variable 'weight_buf_1' has read operations in process function 'convolution.1' (conv.cc:6:9) (around conv.cc:104).
ERROR: [HLS 200-979] Variable 'weight_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Loop_3_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Block_memcpy-split23_proc' (conv.cc:81:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Loop_3_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_2' has write operations in process function 'convolutional_layer_Block_memcpy-split23_proc' (conv.cc:81:2).
INFO: [HLS 200-992] Variable 'weight_buf_2' has read operations in process function 'convolution.2' (conv.cc:6:9) (around conv.cc:105).
ERROR: [HLS 200-979] Variable 'weight_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Loop_4_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Block_memcpy-split20_proc' (conv.cc:82:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Loop_4_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_3' has write operations in process function 'convolutional_layer_Block_memcpy-split20_proc' (conv.cc:82:2).
INFO: [HLS 200-992] Variable 'weight_buf_3' has read operations in process function 'convolution.3' (conv.cc:6:9) (around conv.cc:106).
ERROR: [HLS 200-979] Variable 'weight_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Loop_5_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Block_memcpy-split17_proc' (conv.cc:83:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Loop_5_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_4' has write operations in process function 'convolutional_layer_Block_memcpy-split17_proc' (conv.cc:83:2).
INFO: [HLS 200-992] Variable 'weight_buf_4' has read operations in process function 'convolution.4' (conv.cc:6:9) (around conv.cc:107).
ERROR: [HLS 200-979] Variable 'weight_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Loop_6_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Block_memcpy-split14_proc' (conv.cc:84:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Loop_6_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_5' has write operations in process function 'convolutional_layer_Block_memcpy-split14_proc' (conv.cc:84:2).
INFO: [HLS 200-992] Variable 'weight_buf_5' has read operations in process function 'convolution.5' (conv.cc:6:9) (around conv.cc:108).
ERROR: [HLS 200-979] Variable 'weight_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Loop_7_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Block_memcpy-split11_proc' (conv.cc:85:2).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Loop_7_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_6' has write operations in process function 'convolutional_layer_Block_memcpy-split11_proc' (conv.cc:85:2).
INFO: [HLS 200-992] Variable 'weight_buf_6' has read operations in process function 'convolution.6' (conv.cc:6:9) (around conv.cc:109).
ERROR: [HLS 200-979] Variable 'weight_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Loop_8_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Block_memcpy-split_proc' (conv.cc:86:17).
ERROR: [HLS 200-779] Non-shared array 'weight_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Loop_8_proc'.
INFO: [HLS 200-992] Variable 'weight_buf_7' has write operations in process function 'convolutional_layer_Block_memcpy-split_proc' (conv.cc:86:17).
INFO: [HLS 200-992] Variable 'weight_buf_7' has read operations in process function 'convolution.7' (conv.cc:6:9) (around conv.cc:110).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.71 seconds. Elapsed time: 2.16 seconds; current allocated memory: 217.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.53 seconds; current allocated memory: 218.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 226.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 229.625 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 256.430 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.72 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.230 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.73 seconds. Elapsed time: 2.24 seconds; current allocated memory: 217.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:168:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:167:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:166:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:165:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:164:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:163:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:162:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:161:2)
INFO: [HLS 214-291] Loop 'clone_for_rows' is marked as complete unroll implied by the pipeline pragma (cnn.cc:146:3)
INFO: [HLS 214-291] Loop 'clone_for_cols' is marked as complete unroll implied by the pipeline pragma (cnn.cc:148:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:89:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:85:53)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:74:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (cnn.cc:51:3)
INFO: [HLS 214-291] Loop 'dense_soft_max_for_digits' is marked as complete unroll implied by the pipeline pragma (dense.cc:31:3)
INFO: [HLS 214-291] Loop 'dense_soft_max_for_dense_size' is marked as complete unroll implied by the pipeline pragma (dense.cc:17:3)
INFO: [HLS 214-291] Loop 'dense_soft_max_for_filters' is marked as complete unroll implied by the pipeline pragma (dense.cc:22:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (dense.cc:60:20)
INFO: [HLS 214-291] Loop 'dense_for_flat' is marked as complete unroll implied by the pipeline pragma (dense.cc:49:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (dense.cc:46:9)
INFO: [HLS 214-291] Loop 'flat_for_rows' is marked as complete unroll implied by the pipeline pragma (flat.cc:11:3)
INFO: [HLS 214-291] Loop 'flat_for_cols' is marked as complete unroll implied by the pipeline pragma (flat.cc:14:5)
INFO: [HLS 214-291] Loop 'pool_for_rows' is marked as complete unroll implied by the pipeline pragma (pool.cc:15:3)
INFO: [HLS 214-291] Loop 'pool_for_cols' is marked as complete unroll implied by the pipeline pragma (pool.cc:18:5)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'conv_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:25:3)
INFO: [HLS 214-291] Loop 'conv_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:28:5)
INFO: [HLS 214-291] Loop 'win_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:31:7)
INFO: [HLS 214-291] Loop 'win_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:33:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-291] Loop 'pad_for_rows' is marked as complete unroll implied by the pipeline pragma (utils.cc:16:3)
INFO: [HLS 214-291] Loop 'pad_for_cols' is marked as complete unroll implied by the pipeline pragma (utils.cc:18:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:168:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:167:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:166:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:165:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:164:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:163:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:162:3) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:161:2) in function 'cnn' completely with a factor of 9 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'clone_for_rows' (cnn.cc:146:3) in function 'cnn' completely with a factor of 30 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'clone_for_cols' (cnn.cc:148:5) in function 'cnn' completely with a factor of 30 (cnn.cc:103:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:89:26) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:85:53) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:74:3) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (cnn.cc:51:3) in function 'dataflow_section' completely with a factor of 8 (cnn.cc:43:0)
INFO: [HLS 214-186] Unrolling loop 'dense_soft_max_for_digits' (dense.cc:31:3) in function 'dense_layer_soft_max' completely with a factor of 10 (dense.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'dense_soft_max_for_dense_size' (dense.cc:17:3) in function 'dense_layer_soft_max' completely with a factor of 10 (dense.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:22:5) in function 'dense_layer_soft_max' completely with a factor of 8 (dense.cc:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (dense.cc:60:20) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'dense_for_flat' (dense.cc:49:3) in function 'dense' completely with a factor of 196 (dense.cc:44:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'dense_for_flat' (dense.cc:49:3) in function 'dense' has been removed because the loop is unrolled completely (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (dense.cc:46:9) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'flat_for_rows' (flat.cc:11:3) in function 'flattening' completely with a factor of 14 (flat.cc:9:0)
INFO: [HLS 214-186] Unrolling loop 'flat_for_cols' (flat.cc:14:5) in function 'flattening' completely with a factor of 14 (flat.cc:9:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_rows' (pool.cc:15:3) in function 'max_pooling' completely with a factor of 14 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_cols' (pool.cc:18:5) in function 'max_pooling' completely with a factor of 14 (pool.cc:11:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'pool_for_cols' (pool.cc:18:5) in function 'max_pooling' has been removed because the loop is unrolled completely (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'conv_for_rows' (conv.cc:25:3) in function 'convolution' completely with a factor of 14 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'conv_for_cols' (conv.cc:28:5) in function 'convolution' completely with a factor of 14 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'win_for_rows' (conv.cc:31:7) in function 'convolution' completely with a factor of 2 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'win_for_cols' (conv.cc:33:9) in function 'convolution' completely with a factor of 2 (conv.cc:21:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'win_for_cols' (conv.cc:33:9) in function 'convolution' has been removed because the loop is unrolled completely (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'pad_for_rows' (utils.cc:16:3) in function 'normalization_and_padding' completely with a factor of 30 (utils.cc:14:0)
INFO: [HLS 214-186] Unrolling loop 'pad_for_cols' (utils.cc:18:5) in function 'normalization_and_padding' completely with a factor of 30 (utils.cc:14:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 113.73 seconds. CPU system time: 0.91 seconds. Elapsed time: 114.68 seconds; current allocated memory: 266.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 266.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 12.48 seconds; current allocated memory: 513.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 63.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 63.09 seconds; current allocated memory: 746.324 MB.
INFO: [XFORM 203-102] Partitioning array 'img_out.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'img_out.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.28' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.29' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img' (cnn.cc:106) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1' (cnn.cc:117) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2' (cnn.cc:118) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3' (cnn.cc:119) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4' (cnn.cc:120) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5' (cnn.cc:121) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6' (cnn.cc:122) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7' (cnn.cc:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0' (cnn.cc:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1' (cnn.cc:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2' (cnn.cc:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3' (cnn.cc:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4' (cnn.cc:129) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5' (cnn.cc:130) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6' (cnn.cc:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7' (cnn.cc:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.0' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.1' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.2' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.3' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.4' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.5' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.6' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.7' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.8' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.9' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.10' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.11' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.12' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.13' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.14' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.15' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.16' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.17' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.18' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.19' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.20' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.21' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.22' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.23' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.24' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.25' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.26' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.27' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.28' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img.29' (cnn.cc:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.0' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.1' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.2' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.3' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.4' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.5' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.6' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.7' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.8' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.9' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.10' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.11' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.12' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.13' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.14' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.15' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.16' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.17' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.18' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.19' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.20' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.21' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.22' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.23' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.24' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.25' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.26' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.27' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.28' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img1.29' (cnn.cc:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.0' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.1' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.2' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.3' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.4' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.5' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.6' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.7' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.8' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.9' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.10' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.11' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.12' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.13' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.14' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.15' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.16' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.17' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.18' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.19' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.20' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.21' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.22' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.23' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.24' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.25' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.26' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.27' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.28' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img2.29' (cnn.cc:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.0' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.1' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.2' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.3' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.4' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.5' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.6' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.7' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.8' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.9' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.10' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.11' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.12' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.13' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.14' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.15' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.16' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.17' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.18' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.19' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.20' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.21' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.22' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.23' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.24' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.25' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.26' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.27' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.28' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img3.29' (cnn.cc:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.0' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.1' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.2' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.3' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.4' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.5' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.6' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.7' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.8' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.9' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.10' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.11' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.12' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.13' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.14' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.15' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.16' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.17' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.18' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.19' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.20' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.21' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.22' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.23' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.24' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.25' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.26' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.27' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.28' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img4.29' (cnn.cc:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.0' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.1' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.2' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.3' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.4' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.5' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.6' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.7' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.8' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.9' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.10' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.11' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.12' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.13' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.14' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.15' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.16' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.17' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.18' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.19' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.20' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.21' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.22' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.23' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.24' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.25' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.26' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.27' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.28' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img5.29' (cnn.cc:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.0' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.1' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.2' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.3' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.4' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.5' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.6' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.7' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.8' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.9' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.10' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.11' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.12' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.13' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.14' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.15' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.16' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.17' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.18' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.19' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.20' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.21' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.22' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.23' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.24' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.25' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.26' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.27' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.28' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img6.29' (cnn.cc:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.0' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.1' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.2' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.3' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.4' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.5' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.6' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.7' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.8' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.9' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.10' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.11' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.12' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.13' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.14' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.15' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.16' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.17' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.18' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.19' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.20' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.21' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.22' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.23' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.24' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.25' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.26' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.27' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.28' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'pad_img7.29' (cnn.cc:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.0' (cnn.cc:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.1' (cnn.cc:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_0.2' (cnn.cc:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.0' (cnn.cc:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.1' (cnn.cc:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_1.2' (cnn.cc:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.0' (cnn.cc:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.1' (cnn.cc:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_2.2' (cnn.cc:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.0' (cnn.cc:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.1' (cnn.cc:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_3.2' (cnn.cc:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.0' (cnn.cc:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.1' (cnn.cc:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_4.2' (cnn.cc:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.0' (cnn.cc:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.1' (cnn.cc:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_5.2' (cnn.cc:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.0' (cnn.cc:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.1' (cnn.cc:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_6.2' (cnn.cc:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.0' (cnn.cc:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.1' (cnn.cc:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buf_7.2' (cnn.cc:132) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 395.77 seconds. CPU system time: 0.28 seconds. Elapsed time: 395.95 seconds; current allocated memory: 1016.113 MB.
WARNING: [HLS 200-993] Function 'max_pooling_layer' (pool.cc:9:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:9:9), pipe: (cnn.cc:160:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 118.94 seconds. CPU system time: 0.61 seconds. Elapsed time: 119.53 seconds; current allocated memory: 3.366 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalization_and_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.81 seconds. CPU system time: 0.2 seconds. Elapsed time: 20 seconds; current allocated memory: 3.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 12.98 seconds; current allocated memory: 3.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.12 seconds; current allocated memory: 3.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 3.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 64.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 64.84 seconds; current allocated memory: 3.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 92.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 92.3 seconds; current allocated memory: 3.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 124.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 124.65 seconds; current allocated memory: 3.950 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 91.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 91.79 seconds; current allocated memory: 4.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 123.02 seconds. CPU system time: 0.13 seconds. Elapsed time: 123.19 seconds; current allocated memory: 4.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 91.54 seconds. CPU system time: 0.07 seconds. Elapsed time: 91.65 seconds; current allocated memory: 4.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 122.85 seconds. CPU system time: 0.19 seconds. Elapsed time: 123.06 seconds; current allocated memory: 4.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 90.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 90.55 seconds; current allocated memory: 4.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 117.99 seconds. CPU system time: 0.13 seconds. Elapsed time: 118.12 seconds; current allocated memory: 4.836 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 88.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 88.16 seconds; current allocated memory: 4.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 118.3 seconds. CPU system time: 0.18 seconds. Elapsed time: 118.53 seconds; current allocated memory: 5.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 88.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 88.75 seconds; current allocated memory: 5.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 118.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 118.63 seconds; current allocated memory: 5.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 87.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 88 seconds; current allocated memory: 5.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 117.94 seconds. CPU system time: 0.15 seconds. Elapsed time: 118.12 seconds; current allocated memory: 5.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 87.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 87.89 seconds; current allocated memory: 5.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.3 seconds. CPU system time: 0.15 seconds. Elapsed time: 72.46 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.72 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 22.51 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.3 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.69 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.34 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.92 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.41 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.75 seconds; current allocated memory: 6.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.25 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.78 seconds; current allocated memory: 6.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.25 seconds; current allocated memory: 6.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 33.84 seconds; current allocated memory: 6.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.27 seconds; current allocated memory: 6.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 33.82 seconds; current allocated memory: 6.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.38 seconds; current allocated memory: 6.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 33.82 seconds; current allocated memory: 6.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.39 seconds; current allocated memory: 6.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 19.06 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 28.4 seconds. CPU system time: 0 seconds. Elapsed time: 28.4 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 85.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 85.04 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 60.68 seconds. CPU system time: 0 seconds. Elapsed time: 60.69 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.27 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 78.25 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.29 seconds. CPU system time: 0 seconds. Elapsed time: 22.3 seconds; current allocated memory: 6.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 77.99 seconds; current allocated memory: 6.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.31 seconds; current allocated memory: 6.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 77.26 seconds; current allocated memory: 6.831 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 21.88 seconds; current allocated memory: 6.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 76.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 77.03 seconds; current allocated memory: 6.921 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 21.9 seconds; current allocated memory: 6.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 77.32 seconds; current allocated memory: 7.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 21.95 seconds; current allocated memory: 7.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 77.28 seconds; current allocated memory: 7.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 21.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 22 seconds; current allocated memory: 7.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 77.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 77.54 seconds; current allocated memory: 7.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 22.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.05 seconds; current allocated memory: 7.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.37 seconds; current allocated memory: 7.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 7.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 7.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.4 seconds; current allocated memory: 7.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 248.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 248.35 seconds; current allocated memory: 7.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 34.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 34.38 seconds; current allocated memory: 7.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 93.01 seconds; current allocated memory: 7.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 31.57 seconds; current allocated memory: 7.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalization_and_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'normalization_and_padding' is 50177 from HDL expression: (1'b1 == ap_CS_fsm_state409)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 784 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalization_and_padding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 126.32 seconds. CPU system time: 0.49 seconds. Elapsed time: 126.84 seconds; current allocated memory: 9.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.64 seconds. CPU system time: 0.09 seconds. Elapsed time: 12.8 seconds; current allocated memory: 9.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 37.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 37.61 seconds; current allocated memory: 9.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 124.22 seconds. CPU system time: 0.62 seconds. Elapsed time: 126.53 seconds; current allocated memory: 10.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 121.48 seconds. CPU system time: 0.53 seconds. Elapsed time: 123.88 seconds; current allocated memory: 10.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 121.98 seconds. CPU system time: 0.65 seconds. Elapsed time: 140.62 seconds; current allocated memory: 11.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 120.52 seconds. CPU system time: 0.57 seconds. Elapsed time: 122.77 seconds; current allocated memory: 12.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 121.95 seconds. CPU system time: 0.56 seconds. Elapsed time: 124.56 seconds; current allocated memory: 13.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 122.49 seconds. CPU system time: 0.71 seconds. Elapsed time: 143.7 seconds; current allocated memory: 13.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 120.8 seconds. CPU system time: 0.68 seconds. Elapsed time: 123.22 seconds; current allocated memory: 14.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 91.21 seconds. CPU system time: 0.78 seconds. Elapsed time: 97.09 seconds; current allocated memory: 14.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.14 seconds. CPU system time: 0.56 seconds. Elapsed time: 18.41 seconds; current allocated memory: 15.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.44 seconds. CPU system time: 0.33 seconds. Elapsed time: 44.85 seconds; current allocated memory: 15.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.48 seconds. CPU system time: 0.63 seconds. Elapsed time: 45.18 seconds; current allocated memory: 15.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.56 seconds. CPU system time: 0.62 seconds. Elapsed time: 48.14 seconds; current allocated memory: 16.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.88 seconds. CPU system time: 0.6 seconds. Elapsed time: 54.35 seconds; current allocated memory: 16.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 43.94 seconds. CPU system time: 0.5 seconds. Elapsed time: 45.56 seconds; current allocated memory: 17.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 44.3 seconds. CPU system time: 0.61 seconds. Elapsed time: 75.01 seconds; current allocated memory: 17.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 44.66 seconds. CPU system time: 0.61 seconds. Elapsed time: 46.79 seconds; current allocated memory: 17.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.3 seconds. CPU system time: 0.53 seconds. Elapsed time: 41.03 seconds; current allocated memory: 17.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 90.52 seconds. CPU system time: 0.39 seconds. Elapsed time: 91.47 seconds; current allocated memory: 17.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.76 seconds; current allocated memory: 18.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.57 seconds; current allocated memory: 18.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.3 seconds; current allocated memory: 18.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 18.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.32 seconds; current allocated memory: 18.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 18.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 18.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 18.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.88 seconds; current allocated memory: 18.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.8 seconds. CPU system time: 0.15 seconds. Elapsed time: 28.36 seconds; current allocated memory: 18.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 27.9 seconds. CPU system time: 0.2 seconds. Elapsed time: 28.4 seconds; current allocated memory: 18.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 31.05 seconds; current allocated memory: 18.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.65 seconds. CPU system time: 0.22 seconds. Elapsed time: 29.69 seconds; current allocated memory: 18.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 29.42 seconds; current allocated memory: 19.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.81 seconds. CPU system time: 0.2 seconds. Elapsed time: 29.61 seconds; current allocated memory: 19.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 28.86 seconds. CPU system time: 0.26 seconds. Elapsed time: 30.29 seconds; current allocated memory: 19.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.51 seconds. CPU system time: 0.29 seconds. Elapsed time: 26.25 seconds; current allocated memory: 19.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.49 seconds; current allocated memory: 19.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 217.250 MB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5292] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.94 seconds. Elapsed time: 2.99 seconds; current allocated memory: 217.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.17 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.99 seconds; current allocated memory: 218.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 226.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 229.516 MB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.21' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.17' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.28' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.27' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.26' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.25' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.24' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.23' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.22' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:8:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:9:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.8'
	 'max_pooling.9'
	 'max_pooling.10'
	 'max_pooling.11'
	 'max_pooling.12'
	 'max_pooling.13'
	 'max_pooling.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:10:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.15'
	 'flattening.16'
	 'flattening.17'
	 'flattening.18'
	 'flattening.19'
	 'flattening.20'
	 'flattening.21'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:11:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.22'
	 'dense.23'
	 'dense.24'
	 'dense.25'
	 'dense.26'
	 'dense.27'
	 'dense.28'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:7:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 256.449 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.13'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.21'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.20'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.19'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.16'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.8' to 'max_pooling_8'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.9' to 'max_pooling_9'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.10' to 'max_pooling_10'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.11' to 'max_pooling_11'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.12' to 'max_pooling_12'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.13' to 'max_pooling_13'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.14' to 'max_pooling_14'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.15' to 'flattening_15'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.16' to 'flattening_16'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.17' to 'flattening_17'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.18' to 'flattening_18'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.19' to 'flattening_19'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.20' to 'flattening_20'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.21' to 'flattening_21'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_1' to 'dense_22_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_dense_for_flat' to 'dense_22_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22_Pipeline_VITIS_LOOP_60_2' to 'dense_22_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.22' to 'dense_22'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_1' to 'dense_23_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_dense_for_flat' to 'dense_23_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23_Pipeline_VITIS_LOOP_60_2' to 'dense_23_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.23' to 'dense_23'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_1' to 'dense_24_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_dense_for_flat' to 'dense_24_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24_Pipeline_VITIS_LOOP_60_2' to 'dense_24_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.24' to 'dense_24'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_1' to 'dense_25_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_dense_for_flat' to 'dense_25_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25_Pipeline_VITIS_LOOP_60_2' to 'dense_25_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.25' to 'dense_25'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_1' to 'dense_26_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_dense_for_flat' to 'dense_26_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26_Pipeline_VITIS_LOOP_60_2' to 'dense_26_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.26' to 'dense_26'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_1' to 'dense_27_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_dense_for_flat' to 'dense_27_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27_Pipeline_VITIS_LOOP_60_2' to 'dense_27_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.27' to 'dense_27'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_1' to 'dense_28_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_dense_for_flat' to 'dense_28_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28_Pipeline_VITIS_LOOP_60_2' to 'dense_28_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.28' to 'dense_28'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln17', dense.cc:17) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.31 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_8' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_9' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_10' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_11' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_12' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_13' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_14' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_15' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_16' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_17' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_18' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_19' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_20' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_21' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_22_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_23_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_24_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_25_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_26_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_27_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_28_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.230 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.281 seconds; current allocated memory: 1.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.997 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 7.402 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.819 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.718 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.312 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.636 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.061 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.272 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.601 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.014 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.056 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.644 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.898 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 91 seconds. CPU system time: 6 seconds. Elapsed time: 112.291 seconds; current allocated memory: 52.094 MB.
INFO: [HLS 200-112] Total CPU user time: 93 seconds. Total CPU system time: 7 seconds. Total elapsed time: 113.869 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 12.918 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.962 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 28.465 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.596 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 29.562 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.476 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.974 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.045 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.493 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.858 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.565 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.405 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.845 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.906 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.854 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.93 seconds; current allocated memory: 1.098 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97 seconds. CPU system time: 7 seconds. Elapsed time: 122.93 seconds; current allocated memory: 19.305 MB.
INFO: [HLS 200-112] Total CPU user time: 100 seconds. Total CPU system time: 8 seconds. Total elapsed time: 124.837 seconds; peak allocated memory: 1.103 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.198 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.889 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.506 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 6.293 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.592 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.058 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.545 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 0.395 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.557 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.904 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.572 seconds; peak allocated memory: 1.089 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.614 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.475 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.469 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.825 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.102 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.415 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.748 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.132 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.718 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.862 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.313 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.001 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97 seconds. CPU system time: 7 seconds. Elapsed time: 122.07 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 98 seconds. Total CPU system time: 8 seconds. Total elapsed time: 123.744 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.27 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.201 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.876 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.544 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.809 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.142 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.838 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.903 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.779 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.096 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102 seconds. CPU system time: 6 seconds. Elapsed time: 123.228 seconds; current allocated memory: 16.730 MB.
INFO: [HLS 200-112] Total CPU user time: 104 seconds. Total CPU system time: 7 seconds. Total elapsed time: 125.061 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.284 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 0.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.28 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.326 seconds; current allocated memory: 5.293 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.873 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.294 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.555 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.528 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.854 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.789 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.928 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.61 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.185 seconds; current allocated memory: 1.097 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 100 seconds. CPU system time: 6 seconds. Elapsed time: 122.757 seconds; current allocated memory: 17.312 MB.
INFO: [HLS 200-112] Total CPU user time: 103 seconds. Total CPU system time: 7 seconds. Total elapsed time: 124.576 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.417 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.152 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.813 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:26:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.399 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:50:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:53:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:50:11) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:53:13) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.268.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.269.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.270.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.271.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.272.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.273.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.274.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.261.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.261.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.262.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.262.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.263.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.263.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.264.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.264.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.265.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.265.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.266.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.266.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.267.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.267.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.179 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:76:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.719 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.636 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.210 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.210 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.671 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.906 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.075 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.718 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.157 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.05 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.176 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.154 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.198 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.176 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.202 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.196 seconds; current allocated memory: 1.421 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 14.201 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.237 seconds; current allocated memory: 1.449 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 145 seconds. CPU system time: 7 seconds. Elapsed time: 172.089 seconds; current allocated memory: 379.297 MB.
INFO: [HLS 200-112] Total CPU user time: 147 seconds. Total CPU system time: 8 seconds. Total elapsed time: 173.855 seconds; peak allocated memory: 1.454 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:26:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.31 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:50:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:53:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:50:11) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:53:13) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:29:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.942 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.085 GB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:104:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:104:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.597 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.035 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.121 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.131 seconds; current allocated memory: 1.085 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32 seconds. CPU system time: 2 seconds. Elapsed time: 42.561 seconds; current allocated memory: 0.586 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 3 seconds. Total elapsed time: 44.219 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.573 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.105 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:26:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.282 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:50:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:53:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:50:11) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:53:13) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:29:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.33 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:104:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:104:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.067 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.524 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.259 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.488 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61 seconds. CPU system time: 2 seconds. Elapsed time: 75.161 seconds; current allocated memory: 0.543 MB.
INFO: [HLS 200-112] Total CPU user time: 63 seconds. Total CPU system time: 3 seconds. Total elapsed time: 76.781 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.439 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.961 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:26:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.342 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:50:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:53:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:50:11) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:53:13) in function 'convolution' completely with a factor of 3 (conv.cc:29:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:29:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:103:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.537 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:104:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:104:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:43:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:40:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:37:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.014 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.992 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.594 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.769 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.141 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.148 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.458 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.742 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.498 seconds; current allocated memory: 1.085 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 57 seconds. CPU system time: 2 seconds. Elapsed time: 71.548 seconds; current allocated memory: 0.516 MB.
INFO: [HLS 200-112] Total CPU user time: 59 seconds. Total CPU system time: 3 seconds. Total elapsed time: 73.141 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.626 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.121 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.213 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 0.266 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.174 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 0.277 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.205 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.181 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.719 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 0.562 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.413 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.14 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 0.293 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.088 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.19 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.028 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.548 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.199 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:84:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.898 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:85:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:85:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.587 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.038 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.163 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.938 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32 seconds. CPU system time: 2 seconds. Elapsed time: 42.49 seconds; current allocated memory: 0.691 MB.
INFO: [HLS 200-112] Total CPU user time: 34 seconds. Total CPU system time: 3 seconds. Total elapsed time: 44.073 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.843 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.384 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.692 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.742 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.755 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.032 seconds; current allocated memory: 1.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97 seconds. CPU system time: 6 seconds. Elapsed time: 118.646 seconds; current allocated memory: 28.199 MB.
INFO: [HLS 200-112] Total CPU user time: 99 seconds. Total CPU system time: 7 seconds. Total elapsed time: 120.399 seconds; peak allocated memory: 1.112 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.073 seconds; current allocated memory: 0.289 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.659 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.219 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.379 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.528 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.864 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.538 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.421 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.759 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.799 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.875 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 10.417 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.101 seconds; current allocated memory: 1.107 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 100 seconds. CPU system time: 6 seconds. Elapsed time: 120.768 seconds; current allocated memory: 28.180 MB.
INFO: [HLS 200-112] Total CPU user time: 101 seconds. Total CPU system time: 7 seconds. Total elapsed time: 122.488 seconds; peak allocated memory: 1.111 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.657 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.3 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.875 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.551 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.093 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.202 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.207 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.827 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.394 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.682 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.078 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.109 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.093 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.771 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.846 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.801 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 10.147 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.035 seconds; current allocated memory: 1.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97 seconds. CPU system time: 6 seconds. Elapsed time: 118.423 seconds; current allocated memory: 31.082 MB.
INFO: [HLS 200-112] Total CPU user time: 99 seconds. Total CPU system time: 7 seconds. Total elapsed time: 120.119 seconds; peak allocated memory: 1.112 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn_tb.cc' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'print_pad_img' (cnn_tb.cc:146:7)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.953 seconds; current allocated memory: 0.488 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.495 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn_tb.cc' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'print_pad_img' (cnn_tb.cc:146:7)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 0.527 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.346 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn_tb.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.35 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (cnn_tb.cc:58:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (cnn_tb.cc:58:0)
INFO: [HLS 214-178] Inlining function 'fscanf(_iobuf*, char const*, ...)' into 'read_images(char const*, float (*) [28][28])' (cnn_tb.cc:14:0)
INFO: [HLS 214-178] Inlining function 'fscanf(_iobuf*, char const*, ...)' into 'read_labels(char const*, int*)' (cnn_tb.cc:32:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'main' (cnn_tb.cc:67:0)
INFO: [HLS 214-178] Inlining function 'quantize_data(float, float)' into 'main' (cnn_tb.cc:67:0)
INFO: [HLS 214-178] Inlining function 'read_images(char const*, float (*) [28][28])' into 'main' (cnn_tb.cc:67:0)
INFO: [HLS 214-178] Inlining function 'read_labels(char const*, int*)' into 'main' (cnn_tb.cc:67:0)
ERROR: [HLS 214-194] in function 'main': Undefined function fopen (cnn_tb.cc:17:8)
ERROR: [HLS 214-194] in function 'main': Undefined function __mingw_vfscanf (D:/vivado/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\stdio.h:253:14)
ERROR: [HLS 214-194] in function 'main': Undefined function fclose (cnn_tb.cc:28:10)
ERROR: [HLS 214-194] in function 'main': Undefined function fopen (cnn_tb.cc:35:8)
ERROR: [HLS 214-194] in function 'main': Undefined function fclose (cnn_tb.cc:44:10)
ERROR: [HLS 214-194] in function 'main': Undefined function clock (cnn_tb.cc:133:21)
ERROR: [HLS 214-194] in function 'main': Undefined function clock (cnn_tb.cc:135:19)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 14.109 seconds; current allocated memory: 0.488 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.658 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn_tb.cc' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'print_pad_img' (cnn_tb.cc:146:7)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 0.551 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.334 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.155 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:18:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.178 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:38:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:41:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:38:11) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:41:13) in function 'convolution' completely with a factor of 3 (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:21:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.219 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:58:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:31:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.828 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.543 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.403 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.036 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.713 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.743 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.857 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.813 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 10.235 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.08 seconds; current allocated memory: 1.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 98 seconds. CPU system time: 6 seconds. Elapsed time: 119.146 seconds; current allocated memory: 31.020 MB.
INFO: [HLS 200-112] Total CPU user time: 100 seconds. Total CPU system time: 7 seconds. Total elapsed time: 120.851 seconds; peak allocated memory: 1.114 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.658 seconds; peak allocated memory: 1.089 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.398 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.03 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.719 seconds; current allocated memory: 0.281 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.34 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.551 seconds; current allocated memory: 7.574 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.083 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.23 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.873 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.418 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.121 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.046 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.675 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.297 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.795 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 14.012 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.644 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.144 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.969 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.895 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 37.38 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:27:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.969 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:51:11) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:104:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.847 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:105:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:105:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.416 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.058 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.923 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.061 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.067 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.492 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.934 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.593 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 3 seconds. Elapsed time: 77.027 seconds; current allocated memory: 0.383 MB.
INFO: [HLS 200-112] Total CPU user time: 61 seconds. Total CPU system time: 4 seconds. Total elapsed time: 78.781 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:27:7)
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.328 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:51:11) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_stream' with compact=bit mode in 32-bits (conv.cc:30:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.88 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/biases_buf' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/filter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/conv_to_pool_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'convolution/filter' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'convolution_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolution_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.485 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.062 seconds; current allocated memory: 26.613 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.643 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution convolution 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 39.514 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 41.339 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution convolution 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.345 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution convolution 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.217 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution convolution 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 92 seconds. CPU system time: 2 seconds. Elapsed time: 439.22 seconds; current allocated memory: 12.316 MB.
INFO: [HLS 200-112] Total CPU user time: 94 seconds. Total CPU system time: 3 seconds. Total elapsed time: 440.761 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution convolution 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.429 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolution convolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:27:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.949 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:51:11) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_stream' with compact=bit mode in 32-bits (conv.cc:30:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.478 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.059 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/biases_buf' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/filter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution/conv_to_pool_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'convolution/filter' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'convolution_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolution_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.482 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 27.336 seconds; current allocated memory: 0.340 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 2 seconds. Total elapsed time: 28.94 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:27:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.453 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:51:11) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' has been removed because the loop is unrolled completely (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'dequantize(int, float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.077 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:110:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:110:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.049 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.268 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.246 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.877 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.388 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.087 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.267 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.114 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.294 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.396 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.308 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.719 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.69 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.733 seconds; current allocated memory: 1.085 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 68 seconds. CPU system time: 3 seconds. Elapsed time: 82.873 seconds; current allocated memory: 0.586 MB.
INFO: [HLS 200-112] Total CPU user time: 70 seconds. Total CPU system time: 4 seconds. Total elapsed time: 84.525 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.536 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 0.273 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.264 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:27:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.297 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:196:33)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:199:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:213:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:211:53)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:207:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:209:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:208:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:51:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:54:13)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:51:11) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' completely with a factor of 3 (conv.cc:30:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'krn_for_cols' (conv.cc:54:13) in function 'convolution' has been removed because the loop is unrolled completely (conv.cc:30:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_round.h:189:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'round' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'quantize_data(float, float)' (conv.cc:13:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:30:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (conv.cc:109:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.247.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.248.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.249.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.250.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.251.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.252.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.253.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.475 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'quantize_data' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/rounddouble.cpp:7) automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'convolutional_layer' (conv.cc:110:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:110:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv.cc:13:25) to (conv.cc:14:5) in function 'quantize_data'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.351 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:44:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:41:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:38:11) in function 'convolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolutional_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.033 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantize_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantize_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.115 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.099 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.145 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.012 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/pad_img7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/weight_buf_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/biases_buf_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolutional_layer/conv_to_pool_streams_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolutional_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.423 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'convolutional_layer_quantize_data_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.069 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.498 seconds; current allocated memory: 1.084 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolutional_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for convolutional_layer.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 3 seconds. Elapsed time: 73.057 seconds; current allocated memory: 0.520 MB.
INFO: [HLS 200-112] Total CPU user time: 60 seconds. Total CPU system time: 4 seconds. Total elapsed time: 74.733 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 90 seconds. CPU system time: 2 seconds. Elapsed time: 314.686 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 92 seconds. Total CPU system time: 3 seconds. Total elapsed time: 316.537 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.955 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.613 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.459 seconds; current allocated memory: 92.242 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.075 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.91 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.557 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 41.816 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 43.443 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.001 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 38.604 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 40.742 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 1 seconds. Total elapsed time: 42.298 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 39.829 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 1 seconds. Total elapsed time: 41.331 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 38.564 seconds; current allocated memory: 0.254 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 1 seconds. Total elapsed time: 40.138 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.05 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.71 seconds; current allocated memory: 9.656 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.235 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.641 seconds; current allocated memory: 6.586 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 38.135 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 0.285 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.566 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 3.477 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.096 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.148 seconds; current allocated memory: 0.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.686 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.436 seconds; current allocated memory: 4.574 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.975 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.113 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.658 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: set_directive_top -name convolutional_layer convolutional_layer 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.715 seconds; current allocated memory: 0.262 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.208 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Analyzing design file 'cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'conv.cc' ... 
WARNING: [HLS 207-5287] unused parameter 'filter' (conv.cc:28:7)
INFO: [HLS 200-10] Analyzing design file 'dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'utils.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (dense.cc:53:22)
INFO: [HLS 214-291] Loop 'pool_for_pr' is marked as complete unroll implied by the pipeline pragma (pool.cc:23:7)
INFO: [HLS 214-291] Loop 'pool_for_pc' is marked as complete unroll implied by the pipeline pragma (pool.cc:25:9)
INFO: [HLS 214-291] Loop 'krn_for_rows' is marked as complete unroll implied by the pipeline pragma (conv.cc:52:11)
INFO: [HLS 214-291] Loop 'krn_for_cols' is marked as complete unroll implied by the pipeline pragma (conv.cc:55:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (dense.cc:53:22) in function 'dense' completely with a factor of 10 (dense.cc:44:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pr' (pool.cc:23:7) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'pool_for_pc' (pool.cc:25:9) in function 'max_pooling' completely with a factor of 2 (pool.cc:11:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_rows' (conv.cc:52:11) in function 'convolution' completely with a factor of 3 (conv.cc:31:0)
INFO: [HLS 214-186] Unrolling loop 'krn_for_cols' (conv.cc:55:13) in function 'convolution' completely with a factor of 3 (conv.cc:31:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'krn_for_cols' (conv.cc:55:13) in function 'convolution' has been removed because the loop is unrolled completely (conv.cc:31:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&)' (conv.cc:31:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [30])' into 'cnn(float (*) [28], float*, float (*) [3][3], float*)' (cnn.cc:103:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_to_pool_streams': Complete partitioning on dimension 1. (cnn.cc:51:3)
INFO: [HLS 214-248] Applying array_partition to 'pool_to_flat_streams': Complete partitioning on dimension 1. (cnn.cc:74:3)
INFO: [HLS 214-248] Applying array_partition to 'flat_to_dense_streams': Complete partitioning on dimension 1. (cnn.cc:85:53)
INFO: [HLS 214-248] Applying array_partition to 'dense_to_softmax_streams': Complete partitioning on dimension 1. (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_0' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_1' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_2' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_3' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_4' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_5' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_6' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv_to_pool_streams_7' with compact=bit mode in 32-bits (cnn.cc:51:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_0' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_1' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_2' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_3' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_4' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_5' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_6' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pool_to_flat_streams_7' with compact=bit mode in 32-bits (cnn.cc:74:3)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_0' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_1' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_2' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_3' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_4' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_5' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_6' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'flat_to_dense_streams_7' with compact=bit mode in 32-bits (cnn.cc:85:53)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_0' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_1' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_2' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_3' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_4' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_5' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_6' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dense_to_softmax_streams_7' with compact=bit mode in 32-bits (cnn.cc:89:26)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.22.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.23.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.24.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.25.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.26.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.27.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.28.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'convolution(float (*) [30], float (*) [3], float, int, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.15.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.16.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.17.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.18.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.19.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.20.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.21.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.2.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.3.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.4.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.5.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.6.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.7.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&) (.1.2)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*) (.1)' (D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.644 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (flat.cc:14) in function 'flattening' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (dense.cc:31) in function 'dense_layer_soft_max' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (utils.cc:18) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (cnn.cc:148) in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'cnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (dense.cc:17) in function 'dense_layer_soft_max' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (dense.cc:13) in function 'dense_layer_soft_max' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'convolutional_layer' (conv.cc:86:1), detected/extracted 8 process function(s): 
	 'convolution'
	 'convolution.1'
	 'convolution.2'
	 'convolution.3'
	 'convolution.4'
	 'convolution.5'
	 'convolution.6'
	 'convolution.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'max_pooling_layer' (pool.cc:44:1), detected/extracted 8 process function(s): 
	 'max_pooling'
	 'max_pooling.1'
	 'max_pooling.2'
	 'max_pooling.3'
	 'max_pooling.4'
	 'max_pooling.5'
	 'max_pooling.6'
	 'max_pooling.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'flattening_layer' (flat.cc:28:1), detected/extracted 8 process function(s): 
	 'flattening'
	 'flattening.1'
	 'flattening.2'
	 'flattening.3'
	 'flattening.4'
	 'flattening.5'
	 'flattening.6'
	 'flattening.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dense_layer' (dense.cc:73:1), detected/extracted 8 process function(s): 
	 'dense'
	 'dense.1'
	 'dense.2'
	 'dense.3'
	 'dense.4'
	 'dense.5'
	 'dense.6'
	 'dense.7'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_section' (cnn.cc:54:1), detected/extracted 5 process function(s): 
	 'convolutional_layer'
	 'max_pooling_layer'
	 'flattening_layer'
	 'dense_layer'
	 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (flat.cc:11:11) in function 'flattening'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'win_for_rows' (conv.cc:45:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (conv.cc:42:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (conv.cc:39:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (utils.cc:16:11) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (cnn.cc:146:12) in function 'cnn'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img' (utils.cc:23:23)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (cnn.cc:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (cnn.cc:152:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (cnn.cc:153:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img4' (cnn.cc:154:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img5' (cnn.cc:155:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img6' (cnn.cc:156:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img7' (cnn.cc:157:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buf_7' 
WARNING: [HLS 200-1449] Process dense_layer_soft_max has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.047 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.2' to 'convolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.3' to 'convolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.4' to 'convolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.5' to 'convolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.6' to 'convolution_6'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' to 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.7' to 'convolution_7'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.2' to 'max_pooling_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.3' to 'max_pooling_3'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.4' to 'max_pooling_4'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.5' to 'max_pooling_5'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.6' to 'max_pooling_6'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.7' to 'max_pooling_7'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.1' to 'flattening_1'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.2' to 'flattening_2'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.3' to 'flattening_3'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.4' to 'flattening_4'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.5' to 'flattening_5'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.6' to 'flattening_6'.
WARNING: [SYN 201-103] Legalizing function name 'flattening.7' to 'flattening_7'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_1' to 'dense_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_dense_for_flat' to 'dense_1_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1_Pipeline_VITIS_LOOP_60_2' to 'dense_1_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.1' to 'dense_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_1' to 'dense_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_dense_for_flat' to 'dense_2_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2_Pipeline_VITIS_LOOP_60_2' to 'dense_2_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.2' to 'dense_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_1' to 'dense_3_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_dense_for_flat' to 'dense_3_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3_Pipeline_VITIS_LOOP_60_2' to 'dense_3_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.3' to 'dense_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_1' to 'dense_4_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_dense_for_flat' to 'dense_4_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4_Pipeline_VITIS_LOOP_60_2' to 'dense_4_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.4' to 'dense_4'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_1' to 'dense_5_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_dense_for_flat' to 'dense_5_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5_Pipeline_VITIS_LOOP_60_2' to 'dense_5_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.5' to 'dense_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_1' to 'dense_6_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_dense_for_flat' to 'dense_6_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6_Pipeline_VITIS_LOOP_60_2' to 'dense_6_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.6' to 'dense_6'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_1' to 'dense_7_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_dense_for_flat' to 'dense_7_Pipeline_dense_for_flat'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7_Pipeline_VITIS_LOOP_60_2' to 'dense_7_Pipeline_VITIS_LOOP_60_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense.7' to 'dense_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.187 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pad_img'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 81, loop 'conv_for_rows_win_for_rows_win_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.772 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 23, loop 'dense_for_flat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' (loop 'dense_soft_max_for_dense_size'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('exp_sum_write_ln27', dense.cc:27) of variable 'exp_sum', dense.cc:27 on local variable 'exp_sum' and 'load' operation ('exp_sum_load', dense.cc:27) on local variable 'exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 79, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.569 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_pad_for_rows_pad_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_pad_for_rows_pad_for_cols' pipeline 'pad_for_rows_pad_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_pad_for_rows_pad_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.764 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_clone_for_rows_clone_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_clone_for_rows_clone_for_cols' pipeline 'clone_for_rows_clone_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_clone_for_rows_clone_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.092 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.108 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.129 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols' pipeline 'conv_for_rows_win_for_rows_win_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.175 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolutional_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolutional_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_2' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_3' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_4' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_5' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_6' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_7' pipeline 'pool_for_rows_pool_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_1' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_2' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_3' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_4' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_5' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_6' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'flattening_7' pipeline 'flat_for_rows_flat_for_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flattening_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flattening_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_1_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_2_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_3_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_4_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_5_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_6_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_dense_for_flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_dense_for_flat' pipeline 'dense_for_flat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_dense_for_flat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_7_Pipeline_VITIS_LOOP_60_2' pipeline 'VITIS_LOOP_60_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTO_1R' to 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size' pipeline 'dense_soft_max_for_dense_size' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits' pipeline 'dense_soft_max_for_digits' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_layer_soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_layer_soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/weight_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/biases_buf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.867 seconds; current allocated memory: 1.084 GB.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_dense_array_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_4_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_5_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_6_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_7_U(cnn_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_4_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_5_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_6_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_7_U(cnn_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_4_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_5_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_6_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_7_U(cnn_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pooling_layer_U0_U(cnn_start_for_max_pooling_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_flattening_layer_U0_U(cnn_start_for_flattening_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_layer_U0_U(cnn_start_for_dense_layer_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_pad_img_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_weight_buf_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.591 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.116 seconds; current allocated memory: 1.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102 seconds. CPU system time: 7 seconds. Elapsed time: 124.843 seconds; current allocated memory: 29.215 MB.
INFO: [HLS 200-112] Total CPU user time: 104 seconds. Total CPU system time: 8 seconds. Total elapsed time: 126.592 seconds; peak allocated memory: 1.112 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.417 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.04 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 30.071 seconds; current allocated memory: 0.250 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.682 seconds; peak allocated memory: 1.084 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: set_directive_dataflow dataflow_section 
INFO: [HLS 200-1510] Running: set_directive_dataflow convolutional_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow max_pooling_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow flattening_layer 
INFO: [HLS 200-1510] Running: set_directive_dataflow dense_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 5 convolution/win_for_cols 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 10 dense/dense_for_flat 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 max_pooling/pool_for_cols 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3 seconds; peak allocated memory: 1.084 GB.
