<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/pcieabc78/pcie_cc_gpreg/pcie_cc_gpreg_map</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/pcieabc78/pcie_cc_gpreg/pcie_cc_gpreg_map</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet">PCIE CoreClock Domain GPREG Register Map</h3>
    <p class="ldescdet">This address map contains the complete register set for PCIE CoreClock Domain GPREG Module</p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">AddressMap abc_soc_top/dlnk/pcieabc78/pcie_cc_gpreg/pcie_cc_gpreg_map</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/pcieabc78/pcie_cc_gpreg/pcie_cc_gpreg_map -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24E4FF505D794CC0">pcie_cc_scratch0</a>  </b></td>
        <td class="unboxed sdescmap">Scratch Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CC740259BCAC9D2">pcie_cc_scratch1</a>  </b></td>
        <td class="unboxed sdescmap">Scratch Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0DEA1638F1795F76">pcie_cc_bridge</a>  </b></td>
        <td class="unboxed sdescmap">PCIE PHY Bridge Status Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A294121413E43BF5">pcie_cc_ctl_0_S</a>  </b></td>
        <td class="unboxed sdescmap">CC Control Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D4FA689C8A5E1A1">pcie_cc_ctl_1</a>  </b></td>
        <td class="unboxed sdescmap">CC Control Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B26DE365D66F298A">pcie_cc_ctl_2</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Control 2 Register - Vendor Mesage Gen</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86603FB1282C2B7E">pcie_cc_ctl_3</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Control 3 Register - Vendor Mesage Gen</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF5F159326B259D9">pcie_cc_ctl_4</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Control 4 Register - Vendor Mesage Gen</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59F26A4A367F8FE9">pcie_cc_ctl_5</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Control 5 Register - Vendor Mesage Gen</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2F2FEB623772C976">pcie_cc_ctl_6_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Control 6 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7E23BEEBF9F04C3">pcie_cc_ctl_7</a>  </b></td>
        <td class="unboxed sdescmap">CC Control Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79BE4234ADA78552">pcie_cc_ctl_8</a>  </b></td>
        <td class="unboxed sdescmap">PCIE Control 8 Register - MSI Doorbell</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_709AEE7DF66B4622">pcie_cc_ecc_force_type_S</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Force Error Type Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F5E2FE68324FAAE1">pcie_cc_ecc_force_err_S</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Force Error Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B83DF828828D2158">pcie_cc_ecc_err_clr_S</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Error Clear Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B732CCC47B5232F1">pcie_cc_ecc_cnt_clr_S</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Error Clear Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02C4236285FED12C">pcie_cc_ecc_chk_dis_S</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Check Disable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D41FC74AB18D2D6C">pcie_cc_ecc_gen_dis_S</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Generation Disable Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x0000013c[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38B049FCE4EA6EF6">pcie_cc_wire_sw_shadow_reg_S[22]</a>  </b></td>
        <td class="unboxed sdescmap">Write Access SW Write Shadow register value to Config Space</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr">0x000001ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BB7CB41F94863FC">pcie_cc_ro_0</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 0 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr">0x0000020b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F7EBD14BAF78A9D2">pcie_cc_ro_3</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 3 Register - MSI Doorbell Gen Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_954B21FCF36F4488">pcie_cc_ro_4</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 4 Register - MSI Doorbell Gen</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F866856B769BA9D7">pcie_cc_ro_5</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 5 Register - MSI Doorbell Gen</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F94CEBB1686195DE">pcie_cc_ro_6</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 6 Register - MSI Doorbell Data</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr">0x0000021f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDD9092BBD7E94DB">pcie_cc_ro_8</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 8 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr">0x00000227</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B11DBB6359EE477E">pcie_cc_ro_10</a>  </b></td>
        <td class="unboxed sdescmap">SII General and Vendor Message Reception</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8AAB5B773A10E5BA">pcie_cc_ro_11</a>  </b></td>
        <td class="unboxed sdescmap">SII General and Vendor Message Reception</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D03C09BDF69A23F">pcie_cc_ro_12</a>  </b></td>
        <td class="unboxed sdescmap">SII General and Vendor Message Reception</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05916C3D29D93412">pcie_cc_ro_13</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 13 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr">0x00000243</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD7932433275EBC6">pcie_cc_ro_17</a>  </b></td>
        <td class="unboxed sdescmap">SII Signals: Receive Control/CPL Timeout</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_284A1ECCEEA8DA37">pcie_cc_ro_18</a>  </b></td>
        <td class="unboxed sdescmap">SII Signals: Receive Control/CPL Timeout</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2B8178C1C1AB604">pcie_cc_ro_19</a>  </b></td>
        <td class="unboxed sdescmap">SII Signals: Receive Control/CPL Timeout</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CCE4F7603DA5FF6">pcie_cc_ro_20</a>  </b></td>
        <td class="unboxed sdescmap">CC Monitor 20 Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr">0x0000025f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CF538C912CE388F">pcie_cc_doe_00_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIe Express Extended Capability Header</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51970688AFEAE199">pcie_cc_doe_01_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Capabilities Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56AF6571CB25FF7A">pcie_cc_doe_02_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E854C4C4D1A44D8">pcie_cc_doe_03_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E9FA4A56DF3714B">pcie_cc_doe_04_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Write Mailbox Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4E4F3DC7EE6751DF">pcie_cc_doe_05_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Read Mailbox Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5075C4407C9EF2F8">pcie_cc_doe_06_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Write Mailbox Address Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83700083E4C57C83">pcie_cc_doe_07_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Read Message Length</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9B17000A2F87085">pcie_cc_doe_08_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Read Mailbox Address Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C88BE5D83AFF3AF3">pcie_cc_doe_09_S</a>  </b></td>
        <td class="unboxed sdescmap">Mailbox FIFO Water Mark Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8088CC55E5FD5F67">pcie_cc_doe_10_S</a>  </b></td>
        <td class="unboxed sdescmap">Write MB FIFO Status Secure</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4AFEC1A51EE23D16">pcie_cc_doe_11_S</a>  </b></td>
        <td class="unboxed sdescmap">Read MB FIFO Status Secure</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BAE98890E4B729FF">pcie_cc_doe_12_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Internal Alarm Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAB9ADBA8BDAE0F2">pcie_cc_doe_13_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Write Message Length</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C57834F8CD3DA211">pcie_cc_doe_14_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE AXI Write Request Sent Counter</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2C20475416A18CB">pcie_cc_doe_15_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Write Response Received Counter</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89CBD261B2208E18">pcie_cc_doe_16_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Read Request Counter</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22305DBBE8798F8B">pcie_cc_doe_17_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Read Response Received Counter</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0B6F963B926A5AF">pcie_cc_doe_18_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Write Message Size Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95D0A243A146D831">pcie_cc_doe_19_S</a>  </b></td>
        <td class="unboxed sdescmap">DOE Reserved Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_569E7AE014208D84">pcie_cc_doe_intr_status_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIe DOE Interrupt Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5CD24203E256927">pcie_cc_doe_intr_high_en_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIe DOE High Enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1C87A60222AE8EB">pcie_cc_doe_intr_low_en_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIe DOE Low Enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F88130E426279C3E">pcie_cc_doe_intr_clear_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIe DOE Interrupt Clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A74F4C098E4C8FC6">pcie_cc_doe_intr_force_S</a>  </b></td>
        <td class="unboxed sdescmap">PCIe DOE Interrupt Force</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E141A942FA9ED070">pcie_cc_wire_S</a>  </b></td>
        <td class="unboxed sdescmap">Write Access Control to Config Space</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19301D486338DD8E">pcie_cc_ltssm_S</a>  </b></td>
        <td class="unboxed sdescmap">LTSSM SW Enable</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BDA14DCF90108599">pcie_cc_ecc_sbe</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Single Bit Error - SBE</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CED8C34D1B80E786">pcie_cc_ecc_dbe</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Double Bit Error - DBE</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E30AF2D9142321E3">pcie_cc_ecc_sbe_cnt_ovfl</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Single Bit Error Count Overflow - SBE</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000002d8[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC15AD04C3719A25">pcie_cc_ecc_sbe_cnt_0[4]</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Single Bit Error Counter</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000002e8[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F53217CE6521AFD2">pcie_cc_ecc_err_addr_0[14]</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Error Address</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000320[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_812A1AA4421700BE">pcie_cc_ecc_err_syndrome_0[14]</a>  </b></td>
        <td class="unboxed sdescmap">Memory ECC Error Syndrome</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr">0x000003ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_542EF8D706386C25">pcie_cc_intr0_status</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Status 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_274641DD2CBF9A48">pcie_cc_intr0_high_en</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt High EN 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3313A9D55ADEFE8D">pcie_cc_intr0_low_en</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Low EN 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58752F5E744223CB">pcie_cc_intr0_clear</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Clear 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3CD451E9C77F6AA3">pcie_cc_intr0_force</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Force 0</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr">0x0000041f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF3FDA58B071A01B">pcie_cc_intr1_status</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Status 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31D642229BF89FD7">pcie_cc_intr1_high_en</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt High EN 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77398FCAB15B4F67">pcie_cc_intr1_low_en</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Low EN 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2561EE9B0E4F5289">pcie_cc_intr1_clear</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Clear 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_953F67BEA99D97E9">pcie_cc_intr1_force</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Force 1</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr">0x0000043f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000440</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9561609DA1FF48B">pcie_cc_intr2_status_S</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Status 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000444</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_28C44449FA0A3D03">pcie_cc_intr2_high_en_S</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt High EN 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE2D13C2ECE90162">pcie_cc_intr2_low_en_S</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Low EN 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F01BCB76C97EC632">pcie_cc_intr2_clear_S</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Clear 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DCCCCF3FA37A960">pcie_cc_intr2_force_S</a>  </b></td>
        <td class="unboxed sdescmap">CC Interrupt Force 2</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/pcieabc78/pcie_cc_gpreg/pcie_cc_gpreg_map</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_24E4FF505D794CC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) pcie_cc_scratch0</span><br/>
      <span class="sdescdet">Scratch Register</span><br/>
      <span class="ldescdet">Scratch Register for SW
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01000</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">scratch</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">scratch</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratch Regiser - Has no functionality in RTL</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CC740259BCAC9D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) pcie_cc_scratch1</span><br/>
      <span class="sdescdet">Scratch Register</span><br/>
      <span class="ldescdet">Scratch Register for SW
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01004</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">scratch</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">scratch</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratch Regiser - Has no functionality in RTL</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0DEA1638F1795F76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) pcie_cc_bridge</span><br/>
      <span class="sdescdet">PCIE PHY Bridge Status Register</span><br/>
      <span class="ldescdet">PCIE PHY Bridge Status Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01008</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00c10000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">apb_ack_timeout</td>
        <td class="fldnorm" colspan="1">apb_ack_err</td>
        <td class="fldnorm" colspan="1">apb_ack_unsol</td>
        <td class="fldnorm" colspan="1">sw_lock_ctrl</td>
        <td class="fldnorm" colspan="8">revision</td>
        <td class="fldnorm" colspan="20">timeout_value</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1S/V/L</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb_ack_timeout</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Request timeout occurred</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb_ack_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Request acknowledge had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apb_ack_unsol</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received an unsolicited acknowledge</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/1S/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sw_lock_ctrl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lock control bit that will prevent writes to the timeout value when set(1'b1). The lock bit is clear on reset and once it has been set it can only be cleared by a block reset.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">revision</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Module Revision Number[27:20] = SERID Value[0-5]</span></p>
          <p><b>Reset: </b>hex:0x0c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timeout_value</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Timeout value in core_clk cycles</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
    <p><b>Locked by:</b> pcie_cc_bridge.sw_lock_ctrl; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A294121413E43BF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) pcie_cc_ctl_0_S</span><br/>
      <span class="sdescdet">CC Control Register 0</span><br/>
      <span class="ldescdet">PCIE Control 0 Register - SECURE
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01100</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">app_dbi_ro_wr_disable</td>
        <td class="fldnorm" colspan="4">device_type</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_dbi_ro_wr_disable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MISC_CONTROL_1_OFF. 1=DBI_RO_WR_EN register field is forced to 0 and is read-only; 0=field is RW </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">device_type</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">EP=4'b0000, RC=4'b0100 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D4FA689C8A5E1A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) pcie_cc_ctl_1</span><br/>
      <span class="sdescdet">CC Control Register 1</span><br/>
      <span class="ldescdet">PCIE Control 1 Register 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01104</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">reserved29</td>
        <td class="fldnorm" colspan="5">rcs_msi_intr_vector</td>
        <td class="fldnorm" colspan="8">radm_vendor_msg_val_mask</td>
        <td class="fldnorm" colspan="10">reserved6</td>
        <td class="fldnorm" colspan="2">pei3_radm_msg_payload_snap_ctl</td>
        <td class="fldnorm" colspan="2">trgt_timeout_cpl_snap_ctl</td>
        <td class="fldnorm" colspan="2">pei3_sii_snap_ctl</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="10">RO</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved29</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rcs_msi_intr_vector</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI Vector Value for Hardware Generation of RCS interrupt going from low -&gt; high </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_vendor_msg_val_mask</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Alarm masked when value set to 1: [br]radm_vendor_msg[7] [br]radm_msg_unlock[6] [br]radm_nonfatal_err[5] [br]radm_fatal_err[4] [br]radm_correctable_err[3] [br]radm_pm_pme[2] [br]radm_pm_to_ack[1] [br]radm_pm_turnoff[0] </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pei3_radm_msg_payload_snap_ctl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">See Description in [1:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trgt_timeout_cpl_snap_ctl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">See Description in [1:0]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pei3_sii_snap_ctl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">[0]=0, Continuous Capture, [0]=1, snap shot - [1] 0 -&gt; 1 re-trigger capture, ignore in continous capture mode. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B26DE365D66F298A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) pcie_cc_ctl_2</span><br/>
      <span class="sdescdet">PCIE Control 2 Register - Vendor Mesage Gen</span><br/>
      <span class="ldescdet">PCIE Control 2 Register - Vendor Mesage Gen
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01108</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">ven_msg_req</td>
        <td class="fldnorm" colspan="1">reserved30</td>
        <td class="fldnorm" colspan="10">ven_msg_len</td>
        <td class="fldnorm" colspan="2">reserved18</td>
        <td class="fldnorm" colspan="2">ven_msg_attr</td>
        <td class="fldnorm" colspan="1">reserved15</td>
        <td class="fldnorm" colspan="5">ven_msg_type</td>
        <td class="fldnorm" colspan="3">ven_msg_tc</td>
        <td class="fldnorm" colspan="3">ven_msg_func_num</td>
        <td class="fldnorm" colspan="1">ven_msg_ep</td>
        <td class="fldnorm" colspan="1">ven_msg_td</td>
        <td class="fldnorm" colspan="2">ven_msg_fmt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_req</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Vendor Message Request - 0-&gt;1 transiton will cause the core to generate the message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_len</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Length field for the vendor-defined Message TLP (indicates length of data payload in dwords). Should be set to 0</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_attr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Attributes field for the vendor-defined Message TLP. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_type</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Type field for the vendor-defined Message TLP </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_tc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Traffic Class field for the vendor-defined Message TLP. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_func_num</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Function Number for the vendor-defined Message TLP. Function numbering starts at '0'. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_ep</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Poisoned TLP (EP) bit for the vendor-defined Message TLP. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_td</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The TLP Digest (TD) bit for the vendor-defined Message TLP. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_fmt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Format field for the vendor-defined Message TLP. Should be set to 0x1. </span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86603FB1282C2B7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) pcie_cc_ctl_3</span><br/>
      <span class="sdescdet">PCIE Control 3 Register - Vendor Mesage Gen</span><br/>
      <span class="ldescdet">PCIE Control 3 Register - Vendor Mesage Gen
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0110c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">reserved20</td>
        <td class="fldnorm" colspan="8">ven_msg_code</td>
        <td class="fldnorm" colspan="2">reserved10</td>
        <td class="fldnorm" colspan="10">ven_msg_tag</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_code</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Message Code for the vendor-defined Message TLP.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_tag</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tag for the vendor-defined Message TLP</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF5F159326B259D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) pcie_cc_ctl_4</span><br/>
      <span class="sdescdet">PCIE Control 4 Register - Vendor Mesage Gen</span><br/>
      <span class="ldescdet">PCIE Control 4 Register - Vendor Mesage Gen
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01110</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">ven_msg_data_low</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_data_low</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Fourth dword of the Vendor Defined Message header where: Bytes 12-15 (fourth header dword) =ven_msg_data[31:0], where ven_msg_data[7:0] =byte 15</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59F26A4A367F8FE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) pcie_cc_ctl_5</span><br/>
      <span class="sdescdet">PCIE Control 5 Register - Vendor Mesage Gen</span><br/>
      <span class="ldescdet">PCIE Control 5 Register - Vendor Mesage Gen
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01114</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">ven_msg_data_high</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msg_data_high</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Third dword of the Vendor Defined Message header where: Bytes 8-11 (third header dword) = ven_msg_data[63:32] </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2F2FEB623772C976" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) pcie_cc_ctl_6_S</span><br/>
      <span class="sdescdet">PCIE Control 6 Register</span><br/>
      <span class="ldescdet">PCIE Control 6 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01118</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x80000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">app_tdi_state_pf</td>
        <td class="fldnorm" colspan="2">reserved26</td>
        <td class="fldnorm" colspan="2">app_send_stream_to_insecure</td>
        <td class="fldnorm" colspan="2">reserved22</td>
        <td class="fldnorm" colspan="1">tx_lane_flip_en</td>
        <td class="fldnorm" colspan="1">rx_lane_flip_en</td>
        <td class="fldnorm" colspan="1">reserved19</td>
        <td class="fldnorm" colspan="3">diag_ctrl_bus</td>
        <td class="fldnorm" colspan="16">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[30:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_tdi_state_pf</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates if the TDI State represented by the PF. Each state is 3bits wide, so for example the TDI state of PF2 is app_tdi_state_pf[2*3+:3] Encoding as: - 3'b0xx: NON-TEE Function (bound to Legacy VM),<br/>                TDISP additional checks have no effect for inbound TLPs matching this Function - 3'b100: CONFIG_UNLOCKED - 3'b101: CONFIG_LOCKED - 3'b110: RUN - 3'b111: ERROR. Valid only for Endpoints<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_send_stream_to_insecure</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Pulse to force a Stream to Insecure state. Selective Streams, if present, are represented by the least significant bits of this signal. Link Streams are concatenated in order after the Selective Streams.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">tx_lane_flip_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Performs manual lane reversal for transmit lanes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rx_lane_flip_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Performs manual lane reversal for receive lanes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">diag_ctrl_bus</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Diagnostic Control Bus: [br]x01: Insert LCRC error by inverting the LSB of LCRC [br]x10: Insert ECRC error by inverting the LSB of ECRC [br]The rising edge of these two signals ([1:0]) enable the core to assert an LCRC or ECRC to the packet that it currently being transferred. When LCRC or ECRC error packets are transmitted by the core, the core asserts diag_status_bus[lcrc_err_asserted] or diag_status_bus[ecrc_err_asserted] to report that the requested action has been completed. This handshake between control and status allows your application to control a specific packet being injected with an CRC or ECRC error. The LCRC and ECRC errors are generated by simply inverting the last bit of the LCRC or ECRC value. [br]1xx: Select Fast Link Mode. Sets all internal timers to Fast Mode for speeding up simulation purposes. Forces the LTSSM training (link initialization) to use shorter timeouts and to link up faster. The scaling factor is 1024 for all internal timers. Fast Link Mode can also be activated by setting the Fast Link Mode bit of the Port Link Control Register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7E23BEEBF9F04C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) pcie_cc_ctl_7</span><br/>
      <span class="sdescdet">CC Control Register 7</span><br/>
      <span class="ldescdet">PCIE Control 7 Register 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0111c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">app_bus_num</td>
        <td class="fldnorm" colspan="3">reserved21</td>
        <td class="fldnorm" colspan="5">app_dev_num</td>
        <td class="fldnorm" colspan="6">reserved10</td>
        <td class="fldnorm" colspan="1">apps_pm_xmt_pme</td>
        <td class="fldnorm" colspan="1">app_unlock_msg</td>
        <td class="fldnorm" colspan="1">apps_pm_xmt_turnoff</td>
        <td class="fldnorm" colspan="7">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="6">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="7">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_bus_num</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Bus Number in requester ID</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_dev_num</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Device Number in requester ID </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apps_pm_xmt_pme</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wake Up. Used by application logic to wake up the PMC state machine from a D1, D2 or D3 power state. Upon wake-up, the core sends a PM_PME Message.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_unlock_msg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Request from your application to generate an Unlock message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">apps_pm_xmt_turnoff</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Request from your application to generate a PM_Turn_Off message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79BE4234ADA78552" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) pcie_cc_ctl_8</span><br/>
      <span class="sdescdet">PCIE Control 8 Register - MSI Doorbell</span><br/>
      <span class="ldescdet">PCIE Control 8 Register - MSI Doorbell
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01120</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">gp_req</td>
        <td class="fldnorm" colspan="1">gp_clr_pending</td>
        <td class="fldnorm" colspan="1">reserved29</td>
        <td class="fldnorm" colspan="5">gp_pf</td>
        <td class="fldnorm" colspan="8">reserved16</td>
        <td class="fldnorm" colspan="1">reserved15</td>
        <td class="fldnorm" colspan="3">gp_tc</td>
        <td class="fldnorm" colspan="2">reserved10</td>
        <td class="fldnorm" colspan="2">gp_reset</td>
        <td class="fldnorm" colspan="3">reserved5</td>
        <td class="fldnorm" colspan="5">gp_vector</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_req</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Send Request (0 -&gt; 1)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_clr_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear Associated Pending Bit</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved29</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_pf</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Physical Function Number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_tc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TC value </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Toggle value 2'b11-&gt;2'b00 to reset the module</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_vector</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Interrupt Vector Value </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_709AEE7DF66B4622" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) pcie_cc_ecc_force_type_S</span><br/>
      <span class="sdescdet">Memory ECC Force Error Type Register</span><br/>
      <span class="ldescdet">Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01124</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_force_type_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_force_type_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_force_type_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_force_type_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).  <br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_force_type_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).  <br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_force_type_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).  <br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F5E2FE68324FAAE1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) pcie_cc_ecc_force_err_S</span><br/>
      <span class="sdescdet">Memory ECC Force Error Register</span><br/>
      <span class="ldescdet">Force Error. When set to 1, this bit enables to insert one ECC error determined by FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01128</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_force_err_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_force_err_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_force_err_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_force_err_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error. When set to 1, this bit enables to insert one ECC error determined by FORCE_TYPE. SW write this bit to zero and then write it to a one to generate another error.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_force_err_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error. When set to 1, this bit enables to insert one ECC error determined by FORCE_TYPE. SW write this bit to zero and then write it to a one to generate another error.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_force_err_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error. When set to 1, this bit enables to insert one ECC error determined by FORCE_TYPE. SW write this bit to zero and then write it to a one to generate another error.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B83DF828828D2158" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) pcie_cc_ecc_err_clr_S</span><br/>
      <span class="sdescdet">Memory ECC Error Clear Register</span><br/>
      <span class="ldescdet">Error Clear. Writing this bit to 1 clears SBE, DBE, ERR_ADDR and ERR_SYNDROME status and information of the correponding memory slice. This bit retains the last written value.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0112c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_err_clr_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_err_clr_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_err_clr_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_clr_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Error Clear. Writing this bit to 1 clears SBE, DBE, ERR_ADDR and ERR_SYNDROME status and information of the correponding memory slice. This bit retains the last written value.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_clr_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Error Clear. Writing this bit to 1 clears SBE, DBE, ERR_ADDR and ERR_SYNDROME status and information of the correponding memory slice. This bit retains the last written value.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_clr_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Error Clear. Writing this bit to 1 clears SBE, DBE, ERR_ADDR and ERR_SYNDROME status and information of the correponding memory slice. This bit retains the last written value.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B732CCC47B5232F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) pcie_cc_ecc_cnt_clr_S</span><br/>
      <span class="sdescdet">Memory ECC Error Clear Register</span><br/>
      <span class="ldescdet">Count Clear. Writing this bit to 1 clears SBE_COUNT and SBE_CNT_OVFL status and information of the corresponding memory slice. This bit retains the last written value.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01130</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_cnt_clr_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_cnt_clr_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_cnt_clr_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_cnt_clr_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count Clear. Writing this bit to 1 clears SBE_COUNT and SBE_CNT_OVFL status and information of the corresponding memory slice. This bit retains the last written value.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_cnt_clr_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count Clear. Writing this bit to 1 clears SBE_COUNT and SBE_CNT_OVFL status and information of the corresponding memory slice. This bit retains the last written value.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_cnt_clr_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count Clear. Writing this bit to 1 clears SBE_COUNT and SBE_CNT_OVFL status and information of the corresponding memory slice. This bit retains the last written value.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02C4236285FED12C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) pcie_cc_ecc_chk_dis_S</span><br/>
      <span class="sdescdet">Memory ECC Check Disable Register</span><br/>
      <span class="ldescdet">Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01134</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_chk_dis_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_chk_dis_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_chk_dis_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_chk_dis_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">heck and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_chk_dis_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">heck and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_chk_dis_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">heck and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D41FC74AB18D2D6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) pcie_cc_ecc_gen_dis_S</span><br/>
      <span class="sdescdet">Memory ECC Generation Disable Register</span><br/>
      <span class="ldescdet">Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01138</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_gen_dis_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_gen_dis_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_gen_dis_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_gen_dis_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_gen_dis_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_gen_dis_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38B049FCE4EA6EF6" class="boxed tabrbd"><span class="regname">+<span class="addr">0x0000013c[+=0x4]</span> Register(32 bit) pcie_cc_wire_sw_shadow_reg_S[22]</span><br/>
      <span class="sdescdet">Write Access SW Write Shadow register value to Config Space</span><br/>
      <span class="ldescdet">Shadow Registers for wire side disable write values.<br/>          Control	Address  Reg Name<br/>          0xXXX=CfgAddr Reg Name (DBI Address) Shadow Register Mapping<br/>              - [1] 0x004-STATUS_COMMAND_REG - SW_SHADDOW_VALUE[0]<br/>              - [2]	    <br/>                    -0x010 BAR0_REG - SW_SHADDOW_VALUE[1],<br/>                    -0x014 BAR1_REG - SW_SHADDOW_VALUE[2],<br/>                    -0x018 BAR2_REG - SW_SHADDOW_VALUE[3],<br/>                    -0x01c BAR3_REG - SW_SHADDOW_VALUE[4],<br/>                    -0x020 BAR4_REG - SW_SHADDOW_VALUE[5],<br/>                    -0x024 BAR5_REG	- SW_SHADDOW_VALUE[6],<br/>              - [3] 0x044 CON_STATUS_REG - SW_SHADDOW_VALUE[7]<br/>              - [4] 0x078 DEVICE_CONTROL_DEVICE_STATUSi - SW_SHADDOW_VALUE[8]<br/>              - [5] 0x11c HDR_LOG_0_OFF<br/>                    - 0x120 HDR_LOG_1_OFF - Tied to zero  RO registers<br/>                    - 0x124 HDR_LOG_2_OFF - Tied to zero  RO registers<br/>                    - 0x128 HDR_LOG_3_OFF - Tied to zero  RO registers<br/>                    - 0x138 TLP_PREFIX_LOG_1_OFF - Tied to zero  RO registers<br/>                    - 0x13c TLP_PREFIX_LOG_2_OFF - Tied to zero  RO registers<br/>                    - 0x140 TLP_PREFIX_LOG_3_OFF - Tied to zero  RO registers<br/>                    - 0x144 TLP_PREFIX_LOG_4_OFF - Tied to zero  RO registers<br/>             - [6] 0x184 MARGIN_LANE_CNTRL_STATUS0_REG - SW_SHADDOW_VALUE[9]<br/>             - [7] 0x194 PL32G_CONTROL_REG - SW_SHADDOW_VALUE[10]<br/>             - [8]  <br/>                    - 0x1b8 EVENT_COUNTER_CONTROL_REG - SW_SHADDOW_VALUE[11],<br/>                    - 0x1bc EVENT_COUNTER_DATA_REG - 32d0  RO Register<br/>             - [9]<br/>                    - 0x250 SD_CONTROL1_REG - Tied to zero  Disabled<br/>                    - 0x254 SD_CONTROL2_REG - Tied to zero  Disabled<br/>                    - 0x260 SD_STATUS_L1LANE_REG - Tied to zero  Disabled<br/>                    - 0x264 SD_STATUS_L1LTSSM_REG - Tied to zero  Disabled<br/>                    - 0x268 SD_STATUS_PM_REG - Tied to zero  Disabled<br/>                    - 0x26c SD_STATUS_L2_REG - Tied to zero  Disabled<br/>                    - 0x270 SD_STATUS_L3FC_REG - Tied to zero  Disabled<br/>                    - 0x274 SD_STATUS_L3_REG - Tied to zero  Disabled<br/>                    - 0x280 SD_EQ_CONTROL1_REG - Tied to zero  Disabled<br/>                    - 0x284 SD_EQ_CONTROL2_REG - Tied to zero  Disabled<br/>                    - 0x288 SD_EQ_CONTROL3_REG - Tied to zero  Disabled<br/>                    - 0x290 SD_EQ_STATUS1_REG - Tied to zero  Disabled<br/>                    - 0x294 SD_EQ_STATUS2_REG - Tied to zero  Disabled<br/>                    - 0x298 SD_EQ_STATUS3_REG	- Tied to zero  Disabled<br/>            - [10]<br/>                    - 0x2d4 IDE_CAP (0x2004) - SW_SHADDOW_VALUE[12],<br/>                    - 0x2d8 IDE_CTRL (0x2008) - SW_SHADDOW_VALUE[13],<br/>                    - 0x2dc IDE_LINK_STREAM_CTRL_0 (0x200c) - SW_SHADDOW_VALUE[14],<br/>                    - 0x2e0 IDE_SLCT_IDE_STREAM_CTRL_0 (0x2018) - SW_SHADDOW_VALUE[15],<br/>                    - 0x2e4 IDE_RID_ASSOS_REG1_0 (0x2020) - SW_SHADDOW_VALUE[16],<br/>                    - 0x2e8 IDE_RID_ASSOS_REG2_0 (0x2024) - SW_SHADDOW_VALUE[17],<br/>                    - 0x2ec IDE_ADDR_ASSOS_REG1_0_0 (0x2028) - SW_SHADDOW_VALUE[18],<br/>                    - 0x2f0 IDE_ADDR_ASSOS_REG2_0_0 (0x202c) - SW_SHADDOW_VALUE[19],<br/>                    - 0x2f4 IDE_ADDR_ASSOS_REG3_0_0 (0x2030) - SW_SHADDOW_VALUE[20]<br/>             - [11]	0x0080 LINK_CONTROL_LINK_STATUS_REG - SW_SHADDOW_VALUE[21]<br/>      
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=22, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0113c[+=0x4]</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">wire_access_shadow_value</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_shadow_value</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SW must update the associated values with the value written to the associated register value, this value will be used when a write from the wire is attempted and the register is protected.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BB7CB41F94863FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) pcie_cc_ro_0</span><br/>
      <span class="sdescdet">CC Monitor 0 Register</span><br/>
      <span class="ldescdet">CC Monitor 0 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01200</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffe00e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffe00e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="5">cfg_pcie_cap_int_msg_num</td>
        <td class="fldnorm" colspan="4">device_type_sync</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">app_sris_mode_sync</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[12:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pcie_cap_int_msg_num</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Assertion of hp_msi or cfg_pme_msi along with a value cfg_pcie_cap_int_msg_num is equivalent to the core receiving an MSI with the cfg_pcie_cap_int_msg_num value as the MSI vector.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">device_type_sync</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Device/port type 0:PCIE Express Endpoint; 1=Legacy Endpoint; 4=RC Mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_sris_mode_sync</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Top Level Fuse value to set SRIS mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F7EBD14BAF78A9D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) pcie_cc_ro_3</span><br/>
      <span class="sdescdet">CC Monitor 3 Register - MSI Doorbell Gen Status</span><br/>
      <span class="ldescdet">CC Monitor 3 Register - MSI Doorbell Gen Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0120c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000123</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">msi_st</td>
        <td class="fldnorm" colspan="4">gp_pf_sent</td>
        <td class="fldnorm" colspan="9">reserved15</td>
        <td class="fldnorm" colspan="1">intr_rcs_sync</td>
        <td class="fldnorm" colspan="1">ven_msi_req_nxt</td>
        <td class="fldnorm" colspan="1">reserved12</td>
        <td class="fldnorm" colspan="3">gp_multi_msi_en</td>
        <td class="fldnorm" colspan="1">gp_msi_64</td>
        <td class="fldnorm" colspan="1">gp_msi_mask</td>
        <td class="fldnorm" colspan="1">gp_msi_en</td>
        <td class="fldnorm" colspan="1">gp_f_dis</td>
        <td class="fldnorm" colspan="1">gp_f_flr</td>
        <td class="fldnorm" colspan="1">reserved3</td>
        <td class="fldnorm" colspan="1">gp_pending</td>
        <td class="fldnorm" colspan="1">gp_sent</td>
        <td class="fldnorm" colspan="1">gp_rdy</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="9">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">msi_st</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI Pending Clear State Machine: [br] MSI_IDLE = 0 [br] MSI_PF_SEND = 1 [br] MSI_PF_WAIT = 2 [br] MSI_DONE = 3 [br] MSI_DONE2 = 4 [br] MSI_ERROR = 5 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_pf_sent</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PF value from MSI Doorbell Register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_rcs_sync</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Value of RCS External Interrupt - Active High </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ven_msi_req_nxt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Debug Signal </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_multi_msi_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">From MSI Capability value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_msi_64</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">From MSI Capability value</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_msi_mask</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Mask value of selected gp_pf_sent or gp_vf_sent value </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_msi_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI Enable value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_f_dis</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Inverted value of the gp_msi_en signal</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_f_flr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selected Function Level Reset value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Pending value of selected gp_pf_sent or gp_vf_sent value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_sent</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI TLP sent - inverted value of selected gp_pending bit</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">gp_rdy</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Ready: 1 when logic can accept a new SW doorbell message , 0 when logic is sending a MSI message</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_954B21FCF36F4488" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) pcie_cc_ro_4</span><br/>
      <span class="sdescdet">CC Monitor 4 Register - MSI Doorbell Gen</span><br/>
      <span class="ldescdet">CC Monitor 4 Register - MSI Doorbell Gen
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01210</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">msi_doorbell_addr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">msi_doorbell_addr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI Lower Address</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F866856B769BA9D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) pcie_cc_ro_5</span><br/>
      <span class="sdescdet">CC Monitor 5 Register - MSI Doorbell Gen</span><br/>
      <span class="ldescdet">CC Monitor 5 Register - MSI Doorbell Gen
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01214</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">msi_doorbell_addr_upper</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">msi_doorbell_addr_upper</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI Upper Address</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F94CEBB1686195DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) pcie_cc_ro_6</span><br/>
      <span class="sdescdet">CC Monitor 6 Register - MSI Doorbell Data</span><br/>
      <span class="ldescdet">CC Monitor 6 Register - MSI Doorbell Data
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01218</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">msi_doorbell_data</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">msi_doorbell_data</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI Doorbell Data - Valid only when gp_vfActive=0</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDD9092BBD7E94DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) pcie_cc_ro_8</span><br/>
      <span class="sdescdet">CC Monitor 8 Register</span><br/>
      <span class="ldescdet">CC Monitor 8 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01220</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc78ec08</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc78ec08</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">pm_linkst_in_l2</td>
        <td class="fldnorm" colspan="1">pm_linkst_in_l1</td>
        <td class="fldnorm" colspan="1">pm_linkst_in_l0s</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="3">pm_dstate</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">smlh_link_up</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="6">smlh_ltssm_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">pm_curnt_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="6">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_linkst_in_l2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Power management is in L2 state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_linkst_in_l1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Power management is in L1 state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_linkst_in_l0s</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Power management is in L0s state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_dstate</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The current power management D-state of the function: - 000b: D0 - 001b: D1 - 010b: D2 - 011b: D3 - 100b: Uninitialized - Other values: Not applicable</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smlh_link_up</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PHY Link up/down indicator</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smlh_ltssm_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Current state of the LTSSM. Encoding is defined as follows: - 6'h00: S_DETECT_QUIET - 6'h01: S_DETECT_ACT - 6'h02: S_POLL_ACTIVE - 6'h03: S_POLL_COMPLIANCE - 6'h04: S_POLL_CONFIG - 6'h05: S_PRE_DETECT_QUIET - 6'h06: S_DETECT_WAIT - 6'h07: S_CFG_LINKWD_START - 6'h08: S_CFG_LINKWD_ACEPT - 6'h09: S_CFG_LANENUM_WAI - 6'h0A: S_CFG_LANENUM_ACEPT - 6'h0B: S_CFG_COMPLETE - 6'h0C: S_CFG_IDLE - 6'h0D: S_RCVRY_LOCK - 6'h0E: S_RCVRY_SPEED - 6'h0F: S_RCVRY_RCVRCFG - 6'h10: S_RCVRY_IDLE - 6'h11: S_L0 - 6'h12: S_L0S - 6'h13: S_L123_SEND_EIDLE - 6'h14: S_L1_IDLE - 6'h15: S_L2_IDLE - 6'h16: S_L2_WAKE - 6'h17: S_DISABLED_ENTRY - 6'h18: S_DISABLED_IDLE - 6'h19: S_DISABLED - 6'h1A: S_LPBK_ENTRY - 6'h1B: S_LPBK_ACTIVE - 6'h1C: S_LPBK_EXIT - 6'h1D: S_LPBK_EXIT_TIMEOUT - 6'h1E: S_HOT_RESET_ENTRY - 6'h1F: S_HOT_RESET - 6'h20: S_RCVRY_EQ0 - 6'h21: S_RCVRY_EQ1 - 6'h22: S_RCVRY_EQ2 - 6'h23: S_RCVRY_EQ3 </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_curnt_state</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the current power state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B11DBB6359EE477E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) pcie_cc_ro_10</span><br/>
      <span class="sdescdet">SII General and Vendor Message Reception</span><br/>
      <span class="ldescdet">SII Received Message Header Information bits [31:0] - updated when any of the following alarms occur: [br]  - radm_vendor_msg - Data captured is valid [br]  - radm_msg_unlock - Ignore Captured data [br]  - radm_nonfatal_err - Ignore Captured data [br]  - radm_fatal_err - Ignore Captured data [br]  - radm_correctable_err - Ignore Captured data [br]  - radm_pm_pme - Ignore Captured data [br]  - radm_pm_to_ack - Ignore Captured data [br]  - radm_pm_turnoff - Ignore Captured data [br] [br] Associated snap control register is pei3_radm_msg_payload_snap_ctl[5:4]. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01228</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">radm_msg_payload_lo</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_msg_payload_lo</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received message header information. Using the example of radm_vendor_msg, it is mapped to the TLP header dwords as follows: [br]When RX_TLP =1 [br][31:0] =bytes 12-15 (4th dword), where [7:0]=byte 15 [br][63:32] =bytes 8-11 (3rd dword) </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8AAB5B773A10E5BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) pcie_cc_ro_11</span><br/>
      <span class="sdescdet">SII General and Vendor Message Reception</span><br/>
      <span class="ldescdet">SII Received Message Header Information bits [63:32] - updated when any of the following alarms occur: [br]  - radm_vendor_msg - Data captured is valid [br]  - radm_msg_unlock - Ignore Captured data [br]  - radm_nonfatal_err - Ignore Captured data [br]  - radm_fatal_err - Ignore Captured data [br]  - radm_correctable_err - Ignore Captured data [br]  - radm_pm_pme - Ignore Captured data [br]  - radm_pm_to_ack - Ignore Captured data [br]  - radm_pm_turnoff - Ignore Captured data [br] [br] Associated snap control register is pei3_radm_msg_payload_snap_ctl[5:4]. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0122c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">radm_msg_payload_hi</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_msg_payload_hi</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received message header information. Using the example of radm_vendor_msg, it is mapped to the TLP header dwords as follows: [br]When RX_TLP =1 [br][31:0] =bytes 12-15 (4th dword), where [7:0]=byte 15 [br][63:32] =bytes 8-11 (3rd dword)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D03C09BDF69A23F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) pcie_cc_ro_12</span><br/>
      <span class="sdescdet">SII General and Vendor Message Reception</span><br/>
      <span class="ldescdet">SII Received Message requester ID value - - updated when any of the following alarms occur: [br]  - radm_vendor_msg - Data captured is valid [br]  - radm_msg_unlock - Data captured is valid [br]  - radm_nonfatal_err - Data captured is valid [br]  - radm_fatal_err - Data captured is valid [br]  - radm_correctable_err - Data captured is valid [br]  - radm_pm_pme - Data captured is valid [br]  - radm_pm_to_ack - Data captured is valid [br]  - radm_pm_turnoff - Data captured is valid [br] [br] Associated snap control register is pei3_radm_msg_payload_snap_ctl[5:4]. 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01230</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00ff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00ff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">radm_msg_req_en</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="16">radm_msg_req_id</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="16">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_msg_req_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Message Type Captured: [br]  - radm_vendor_msg [br]  - radm_msg_unlock [br]  - radm_nonfatal_err [br]  - radm_fatal_err [br]  - radm_correctable_err [br]  - radm_pm_pme [br]  - radm_pm_to_ack [br]  - radm_pm_turnoff </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_msg_req_id</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The requester ID of the received Message. [br][15:8]: Bus number [br][7:3]: Device number [br][2:0]: Function number </span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05916C3D29D93412" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) pcie_cc_ro_13</span><br/>
      <span class="sdescdet">CC Monitor 13 Register</span><br/>
      <span class="ldescdet">CC Monitor 13 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01234</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="fldnorm" colspan="1">radm_q_not_empty</td>
        <td class="fldnorm" colspan="1">radm_xfer_pending</td>
        <td class="fldnorm" colspan="1">edma_xfer_pending</td>
        <td class="fldnorm" colspan="1">brdg_dbi_xfer_pending</td>
        <td class="fldnorm" colspan="1">brdg_slv_xfer_pending</td>
        <td class="fldnorm" colspan="1">xdlh_retrybuf_not_empty</td>
        <td class="fldnorm" colspan="1">rdlh_link_up</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="25">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_q_not_empty</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Level indicating that the receive queues contain TLP header/data</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_xfer_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Receive request pending status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edma_xfer_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">eDMA transfer pending status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">brdg_dbi_xfer_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Secondary DBI transfer pending status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">brdg_slv_xfer_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Secondary non-DBI transfer pending status.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">xdlh_retrybuf_not_empty</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Retry Buffer not empty indication</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rdlh_link_up</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Data link layer up/down indicator: Data link layer is ready to transmit and receive packets.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD7932433275EBC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) pcie_cc_ro_17</span><br/>
      <span class="sdescdet">SII Signals: Receive Control/CPL Timeout</span><br/>
      <span class="ldescdet">SII Mon 1 - Indicates that the completion TLP for a request has not been received within the expected time window. [br] Control register is pei3_sii_snap_ctl[1:0]
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01244</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00c00c80</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00c00c80</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">radm_timeout_cpl_len</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="10">radm_timeout_cpl_tag</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">radm_timeout_cpl_attr</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">radm_timeout_cpl_tc</td>
        <td class="fldnorm" colspan="3">radm_timeout_func_num</td>
        <td class="fldnorm" colspan="1">radm_cpl_timeout</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="10">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_timeout_cpl_len</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Length (in bytes) of the timed out completion. For a split completion, it indicates the number of bytes remaining to be delivered when the completion timed out.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_timeout_cpl_tag</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Tag field of the timed out completion. </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_timeout_cpl_attr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Attributes field of the timed out completion. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_timeout_cpl_tc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Traffic Class of the timed out completion </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_timeout_func_num</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The function Number of the timed out completion. Function numbering starts at '0'. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_cpl_timeout</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that the completion TLP for a request has not been received within the expected time window.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_284A1ECCEEA8DA37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) pcie_cc_ro_18</span><br/>
      <span class="sdescdet">SII Signals: Receive Control/CPL Timeout</span><br/>
      <span class="ldescdet">SII Mon 2: Indicates that the completion TLP for a request has not been received within the expected time window. [br] - Control register is pei3_sii_snap_ctl[1:0]
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01248</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffceff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffceff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="1">radm_msg_payload_snap_pending</td>
        <td class="fldnorm" colspan="1">trgt_timeout_cpl_snap_pending</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">sii_rx_ctl_01_snap_pending</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">radm_timeout_cpl_len</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_msg_payload_snap_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">radm_msg_payload pending indication: 1=Snap Pending, 0=Snap Complete</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trgt_timeout_cpl_snap_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">trgt_timeout_cpl pending indication: 1=Snap Pending, 0=Snap Complete</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">sii_rx_ctl_01_snap_pending</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">sii_rx_ctl01 pending indication: 1=Snap Pending, 0=Snap Complete</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_timeout_cpl_len</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Length (in bytes) of the timed out completion. For a split completion, it indicates the number of bytes remaining to be delivered when the completion timed out. Bits[11:8]</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2B8178C1C1AB604" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) pcie_cc_ro_19</span><br/>
      <span class="sdescdet">SII Signals: Receive Control/CPL Timeout</span><br/>
      <span class="ldescdet">Indicates that the application has not generated a completion for an incoming request within the required time interval. Information about the timed out completion is available the trgt_timeout_* outputs listed later. When a completion timeout occurs, the core clears the corresponding entry from the completion lookup table. The default completion timeout value is approximately 10 ms. It can be modified by changing the values of CX_CPL_BASE_TIMER_TW, CX_TIMEOUT_GRANULARITY, and CX_CPL_BASE_TIMER_VALUE in adm_defs.vh. [br]Control register is trgt_timeout_cpl_snap_ctl[3:2] 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0124c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">trgt_timeout_cpl_bus</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trgt_timeout_cpl_bus</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Target Values for the timed out completion. [br]trgt_timeout_cpl_tc[2:0], // [31:29] [br]4'd0, // [28:25] [br]trgt_timeout_cpl_func_num, // [24:22] [br]trgt_timeout_cpl_attr[1:0], // [21:20] [br]trgt_timeout_cpl_len[11:0], // [19:8] [br]trgt_timeout_lookup_id[7:0] // [7:0] </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CCE4F7603DA5FF6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) pcie_cc_ro_20</span><br/>
      <span class="sdescdet">CC Monitor 20 Register</span><br/>
      <span class="ldescdet">CC Monitor 20 Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01250</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="1">cfg_uncor_internal_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_rcvr_overflow_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_fc_protocol_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_mlf_tlp_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_surprise_down_er_sts</td>
        <td class="fldnorm" colspan="1">cfg_dl_protocol_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_ecrc_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_corrected_internal_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_replay_number_rollover_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_replay_timer_timeout_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_bad_dllp_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_bad_tlp_err_sts</td>
        <td class="fldnorm" colspan="1">cfg_rcvr_err_sts</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_uncor_internal_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller has detected an Uncorrectable Internal Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rcvr_overflow_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller has detected an Receiver Overflow Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_fc_protocol_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Data Link Protocol Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_mlf_tlp_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Malformed TLP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_surprise_down_er_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Surprise Down Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_dl_protocol_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Data Link Protocol Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_ecrc_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an ECRC Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_corrected_internal_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Corrected Internal Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_replay_number_rollover_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an REPLAY_NUMBER Rollover Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_replay_timer_timeout_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Replay Timer Timeout.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bad_dllp_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Bad DLLP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_bad_tlp_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Bad TLP Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rcvr_err_sts</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indication from the controller that the controller detected an Receiver Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CF538C912CE388F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) pcie_cc_doe_00_S</span><br/>
      <span class="sdescdet">PCIe Express Extended Capability Header</span><br/>
      <span class="ldescdet">Data Object Exchange Extended Capability - Header
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01260</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0001002e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">PCI_DOE_NXT_CAP_OFFSET_REG</td>
        <td class="fldnorm" colspan="4">PCI_DOE_CAP_VER_REG</td>
        <td class="fldnorm" colspan="16">PCI_DOE_CAP_ID_NEXT_CTRL_REG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_NXT_CAP_OFFSET_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_CAP_VER_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_CAP_ID_NEXT_CTRL_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability</span></p>
          <p><b>Reset: </b>hex:0x002e;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51970688AFEAE199" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) pcie_cc_doe_01_S</span><br/>
      <span class="sdescdet">DOE Capabilities Register</span><br/>
      <span class="ldescdet">DOE Capabilities Reg
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01264</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">reserved</td>
        <td class="fldnorm" colspan="11">PCI_DOE_INTR_MSG_NUM_REG</td>
        <td class="fldnorm" colspan="1">PCI_DOE_INTR_SUPPORT_REG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_INTR_MSG_NUM_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When the Interrupt Support bit is Set, this field indicates which MSI/MSI-X vector is used for the interrupt message generated in association with DOE.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_INTR_SUPPORT_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, this bit indicates DOE support for using MSI/MSI-X to indicate the availability of a data object</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56AF6571CB25FF7A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) pcie_cc_doe_02_S</span><br/>
      <span class="sdescdet">DOE Control Register</span><br/>
      <span class="ldescdet">DOE Control Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01268</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">PCI_DOE_GO_REG</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="28">reserved</td>
        <td class="fldnorm" colspan="1">DOE_INTR_EN_REG</td>
        <td class="fldnorm" colspan="1">PCI_DOE_ABORT_REG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_GO_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write of 1b to this bit indicates to the DOE instance that it can start consuming the data object transferred through the DOE Write Data Mailbox register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DOE_INTR_EN_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, and MSI/MSI-X is enabled, the DOE instance must issue an MSI/MSI-X interrupt as defined in Section 6.xx.3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_ABORT_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write of 1b to this bit must cause all data object transfer operations associated with this DOE instance to be aborted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E854C4C4D1A44D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) pcie_cc_doe_03_S</span><br/>
      <span class="sdescdet">DOE Status Register</span><br/>
      <span class="ldescdet">DOE Status Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0126c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">PCI_DOE_DATA_OBJECT_READY_REG</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="27">reserved</td>
        <td class="fldnorm" colspan="1">PCI_DOE_ERROR_REG</td>
        <td class="fldnorm" colspan="1">PCI_DOE_INTR_STATUS_REG</td>
        <td class="fldnorm" colspan="1">PCI_DOE_BUSY_REG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="27">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_DATA_OBJECT_READY_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> When Set, this bit indicates the DOE instance has a data object available to be read by system firmware/software.<br/>                 If there is no additional data object ready for transfer, the DOE instance must clear this bit after the entire data object has been transferred, <br/>                 as indicated by software writing to the DOE Read Data Mailbox register after reading the final DW of the data object.  <br/>           </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_ERROR_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit, when Set, indicates that there has been an internal error associated with data object received, or that a data object has been received for which the DOE instance is unable to provide a response. Cleared <br/>                by writing to the abort bit only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_INTR_STATUS_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"> This bit must be Set when an interrupt is generated to indicate that the Data Object Ready bit or the DOE Error bit has been Set or that the DOE Busy bit has been Cleared.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_BUSY_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, this bit indicates the DOE instance is temporarily unable to receive a new data object through the DOE Write Data Mailbox register.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E9FA4A56DF3714B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) pcie_cc_doe_04_S</span><br/>
      <span class="sdescdet">DOE Write Mailbox Register</span><br/>
      <span class="ldescdet">DOE Write Mailbox Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01270</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">PCI_DOE_WRITE_MAILBOX_REG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_WRITE_MAILBOX_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4E4F3DC7EE6751DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) pcie_cc_doe_05_S</span><br/>
      <span class="sdescdet">DOE Read Mailbox Register</span><br/>
      <span class="ldescdet">DOE_Read Mailbox Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01274</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">PCI_DOE_READ_MAILBOX_REG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCI_DOE_READ_MAILBOX_REG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This shaddow register allows reading of the currently read data from the Read Mailbox FIFO </span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5075C4407C9EF2F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) pcie_cc_doe_06_S</span><br/>
      <span class="sdescdet">DOE Write Mailbox Address Register</span><br/>
      <span class="ldescdet">DOE Write Mailbox Address Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01278</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">doe_write_mailbox_addr</td>
        <td class="fldnorm" colspan="2">reserved</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_write_mailbox_addr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Base Address for Write mailbox</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83700083E4C57C83" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) pcie_cc_doe_07_S</span><br/>
      <span class="sdescdet">DOE Read Message Length</span><br/>
      <span class="ldescdet">DOE Read Message Length
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0127c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="14">reserved</td>
        <td class="fldnorm" colspan="18">doe_read_msg_length</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="14">RO</td>
        <td class="accno" colspan="18">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_read_msg_length</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Length (DW-32 bits) of Response Messge being read through read mailbox. </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9B17000A2F87085" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) pcie_cc_doe_08_S</span><br/>
      <span class="sdescdet">DOE Read Mailbox Address Register</span><br/>
      <span class="ldescdet">DOE Read Mailbox Address Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01280</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">doe_read_mailbox_addr_reg</td>
        <td class="fldnorm" colspan="2">reserved</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RW</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_read_mailbox_addr_reg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Base Address of Read Mesage</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C88BE5D83AFF3AF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) pcie_cc_doe_09_S</span><br/>
      <span class="sdescdet">Mailbox FIFO Water Mark Register</span><br/>
      <span class="ldescdet">Mailbox FIFO Water Mark Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01284</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x3f000e01</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">reserved30</td>
        <td class="fldnorm" colspan="6">doe_error_set_en</td>
        <td class="fldnorm" colspan="11">reserved13</td>
        <td class="fldnorm" colspan="5">doe_mailbox_fifo_high_wm</td>
        <td class="fldnorm" colspan="3">reserved5</td>
        <td class="fldnorm" colspan="5">doe_mailbox_fifo_low_wm</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_error_set_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Failure Enables (Active high to allow contribution to error indication): Contribution<br/>                doe_intr_status_set[5] - Disable all contributions to the Interrupt Status Bit; <br/>                doe_error_set:poisioned_cfg_write_err[4] - CfgWr Poisioned Error;          <br/>                doe_error_set:wr_lbc_push_err[3] - DOE Write while FIFO full;          <br/>                doe_error_set:rd_lbc_pop_err[2] - DOE Read while FIFO Empty;          <br/>                doe_error_set:write_mailbox_write_err[1] - Write to DOE Write Mailbox without all write strobes active ;          <br/>                doe_error_set:read_mailbox_write_err[0] - Write to DOE Read Mailbox without all write strobes active ;          <br/>          </span></p>
          <p><b>Reset: </b>hex:0x3f;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_mailbox_fifo_high_wm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read/Write Mailbox FIFO High Watermark </span></p>
          <p><b>Reset: </b>hex:0x0e;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_mailbox_fifo_low_wm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read/Write Mailbox FIFO Low Watermark </span></p>
          <p><b>Reset: </b>hex:0x01;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8088CC55E5FD5F67" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) pcie_cc_doe_10_S</span><br/>
      <span class="sdescdet">Write MB FIFO Status Secure</span><br/>
      <span class="ldescdet">Write Mailbox FIFO Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01288</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000030</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">doe_write_mailbox_fifo_status</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_write_mailbox_fifo_status</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"><br/>          The fifo_status output is defined in the aw_fifo_status_t structure:<br/>          [31:13]:  0<br/>          [12:8]:  FIFO depth<br/>          [7]:      FIFO full         (FIFO depth == FIFO size)<br/>          [6]:      FIFO almost full  (FIFO depth greater than or equal to the high watermark)<br/>          [5]:      FIFO almost empty (FIFO depth less than or equal low to the watermark)<br/>          [4]:      FIFO empty        (FIFO depth == 0)<br/>          [3]:      RESERVED<br/>          [2]:      FIFO parity error (always 0)<br/>          [1]:      FIFO overflow     (push while FIFO full)<br/>          [0]:      FIFO underflow    (pop  while FIFO empty)<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000030;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4AFEC1A51EE23D16" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) pcie_cc_doe_11_S</span><br/>
      <span class="sdescdet">Read MB FIFO Status Secure</span><br/>
      <span class="ldescdet">Read Mailbox FIFO Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0128c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000030</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">doe_read_mailbox_fifo_status</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_read_mailbox_fifo_status</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet"><br/>          The fifo_status output is defined in the aw_fifo_status_t structure:<br/>          [31:13]:  0<br/>          [12:8]:  FIFO depth<br/>          [7]:      FIFO full         (FIFO depth == FIFO size)<br/>          [6]:      FIFO almost full  (FIFO depth greater than or equal to the high watermark)<br/>          [5]:      FIFO almost empty (FIFO depth less than or equal low to the low  watermark)<br/>          [4]:      FIFO empty        (FIFO depth == 0)<br/>          [3]:      RESERVED<br/>          [2]:      FIFO parity error (always 0)<br/>          [1]:      FIFO overflow     (push while FIFO full)<br/>          [0]:      FIFO underflow    (pop  while FIFO empty)<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000030;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BAE98890E4B729FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) pcie_cc_doe_12_S</span><br/>
      <span class="sdescdet">DOE Internal Alarm Register</span><br/>
      <span class="ldescdet">DOE Response Error Values
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01290</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved19</td>
        <td class="fldnorm" colspan="3">cfg_req_sm_debug</td>
        <td class="fldnorm" colspan="1">reserved15</td>
        <td class="fldnorm" colspan="3">cfg_resp_sm_debug</td>
        <td class="fldnorm" colspan="1">reserved11</td>
        <td class="fldnorm" colspan="3">cfg_wresp_err_val</td>
        <td class="fldnorm" colspan="1">reserved7</td>
        <td class="fldnorm" colspan="3">cfg_rdresp_err_val</td>
        <td class="fldnorm" colspan="1">reserved3</td>
        <td class="fldnorm" colspan="3">cfg_rsv_resp_err_val</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_req_sm_debug</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DOE AXI Request StateMachine: POWERUP=3'b000; START=3'b001; DOE_WR_FIFO_POP_DATA=3'b010; DOE_RD_FIFO_PUSH_DATA=3'b011; DOE_REQ_ABORT=3'b100; </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_resp_sm_debug</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DOE AXI Response StateMachine: IDLE_RESP= 3'b000; WRITE_RESP_OK  = 3'b001; WRITE_RESP_ERR = 3'b010; READ_RESP_OK= 3'b011; READ_RESP_ERR= 3'b100; RSV_RESP_ERR= 3'b101; ABORT_RESP= 3'b110; </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wresp_err_val</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write Response value: RESP_OK_W     = 3'b001; RESP_SLVERR_W = 3'b101; RESP_DECERR_W = 3'b111; </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rdresp_err_val</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response value: RESP_OK_R=3'b000; RESP_SLVERR_R=3'b100; RESP_DECERR_R=3'b110; </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rsv_resp_err_val</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved Response value: RESP_RSV_2=3'b010; RESP_RSV_3=3'b011 </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAB9ADBA8BDAE0F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) pcie_cc_doe_13_S</span><br/>
      <span class="sdescdet">DOE Write Message Length</span><br/>
      <span class="ldescdet">DOE Write Message Length
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01294</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved18</td>
        <td class="fldnorm" colspan="19">wr_lbc_push_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="19">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wr_lbc_push_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count the number of writes to the DOE Write Mailbox between doe_go signal going active (0 -&gt; 1)</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C57834F8CD3DA211" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) pcie_cc_doe_14_S</span><br/>
      <span class="sdescdet">DOE AXI Write Request Sent Counter</span><br/>
      <span class="ldescdet">DOE Write Request Sent Counter
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01298</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved18</td>
        <td class="fldnorm" colspan="19">cfg_wr_req_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="19">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_req_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count the number of AXI write requests</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2C20475416A18CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) pcie_cc_doe_15_S</span><br/>
      <span class="sdescdet">DOE Write Response Received Counter</span><br/>
      <span class="ldescdet">DOE Write Response Received Counter
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0129c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved18</td>
        <td class="fldnorm" colspan="19">cfg_wr_resp_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="19">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_resp_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count the number of AXI Write Responses</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89CBD261B2208E18" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) pcie_cc_doe_16_S</span><br/>
      <span class="sdescdet">DOE Read Request Counter</span><br/>
      <span class="ldescdet">DOE Read Request Counter
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012a0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved18</td>
        <td class="fldnorm" colspan="19">cfg_rd_req_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="19">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_req_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count the number of AXI Read Requests</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22305DBBE8798F8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) pcie_cc_doe_17_S</span><br/>
      <span class="sdescdet">DOE Read Response Received Counter</span><br/>
      <span class="ldescdet">DOE AXI Read Response Received Count
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012a4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved18</td>
        <td class="fldnorm" colspan="19">cfg_rd_resp_cnt</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="19">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_resp_cnt</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count the number of AXI Read Responses</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0B6F963B926A5AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) pcie_cc_doe_18_S</span><br/>
      <span class="sdescdet">DOE Write Message Size Register</span><br/>
      <span class="ldescdet">DOE Write Message size captured from write DW #2 of Message
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012a8</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00040000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">reserved</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="18">cfg_cap_doe_write_msg_size</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="18">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_cap_doe_write_msg_size</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DOE Write Message size captured from DW #2 of message</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95D0A243A146D831" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) pcie_cc_doe_19_S</span><br/>
      <span class="sdescdet">DOE Reserved Register</span><br/>
      <span class="ldescdet">Reserved
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012ac</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">reserved</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_569E7AE014208D84" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) pcie_cc_doe_intr_status_S</span><br/>
      <span class="sdescdet">PCIe DOE Interrupt Status</span><br/>
      <span class="ldescdet">DOE CoreClk (CC) Interrupt Status - This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012b0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved16</td>
        <td class="fldnorm" colspan="1">poisioned_cfg_write_err_alm</td>
        <td class="fldnorm" colspan="1">wr_lbc_push_err_alm</td>
        <td class="fldnorm" colspan="1">rd_lbc_pop_err_alm</td>
        <td class="fldnorm" colspan="1">write_mailbox_write_err_alm</td>
        <td class="fldnorm" colspan="1">read_mailbox_write_err_alm</td>
        <td class="fldnorm" colspan="1">rd_lbc_read_mailbox_write_alm</td>
        <td class="fldnorm" colspan="1">doe_abort_alm</td>
        <td class="fldnorm" colspan="1">doe_go_alm</td>
        <td class="fldnorm" colspan="1">reserved7</td>
        <td class="fldnorm" colspan="1">cfg_rd_msg_resp_done_alm</td>
        <td class="fldnorm" colspan="1">cfg_wr_msg_resp_done_alm</td>
        <td class="fldnorm" colspan="1">cfg_wresp_err_alm</td>
        <td class="fldnorm" colspan="1">cfg_rdresp_err_alm</td>
        <td class="fldnorm" colspan="1">cfg_rd_id_err_alm</td>
        <td class="fldnorm" colspan="1">cfg_wr_id_err_alm</td>
        <td class="fldnorm" colspan="1">cfg_rsv_resp_err_alm</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">poisioned_cfg_write_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Poisioned CfgWr was received to the DOE Read/Write Mailboxes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wr_lbc_push_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Write to the DOE Write Mailbox occured while the FIFO was full (overflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_pop_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A read to the DOE Read Mailbox occured while the FIFO was empty (underflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">write_mailbox_write_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Write Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">read_mailbox_write_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_read_mailbox_write_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured, indicates entire message sent </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_abort_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The DOE Abort bit was written to a 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_go_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The doe go bit was written to a 1. Indicating the complete DOE message was written to the Write Mailbox</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_msg_resp_done_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Loaded entire response message to Read Mailbox FIFO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_msg_resp_done_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received entire write response messages and doe_go bit is high </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wresp_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Write Response Error Value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rdresp_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with Error value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_id_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with invalid RID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_id_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write Response with invalid WID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rsv_resp_err_alm</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received Reserved Response value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5CD24203E256927" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) pcie_cc_doe_intr_high_en_S</span><br/>
      <span class="sdescdet">PCIe DOE High Enable</span><br/>
      <span class="ldescdet">DOE CC Interrupt High EN - This register enables the interrupts to trigger High interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the high interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012b4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved16</td>
        <td class="fldnorm" colspan="1">poisioned_cfg_write_err_high_en</td>
        <td class="fldnorm" colspan="1">wr_lbc_push_err_high_en</td>
        <td class="fldnorm" colspan="1">rd_lbc_pop_err_high_en</td>
        <td class="fldnorm" colspan="1">write_mailbox_write_err_high_en</td>
        <td class="fldnorm" colspan="1">read_mailbox_write_err_high_en</td>
        <td class="fldnorm" colspan="1">rd_lbc_read_mailbox_write_high_en</td>
        <td class="fldnorm" colspan="1">doe_abort_high_en</td>
        <td class="fldnorm" colspan="1">doe_go_high_en</td>
        <td class="fldnorm" colspan="1">reserved7</td>
        <td class="fldnorm" colspan="1">cfg_rd_msg_resp_done_high_en</td>
        <td class="fldnorm" colspan="1">cfg_wr_msg_resp_done_high_en</td>
        <td class="fldnorm" colspan="1">cfg_wresp_err_high_en</td>
        <td class="fldnorm" colspan="1">cfg_rdresp_err_high_en</td>
        <td class="fldnorm" colspan="1">cfg_rd_id_err_high_en</td>
        <td class="fldnorm" colspan="1">cfg_wr_id_err_high_en</td>
        <td class="fldnorm" colspan="1">cfg_rsv_resp_err_high_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">poisioned_cfg_write_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Poisioned CfgWr was received to the DOE Read/Write Mailboxes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wr_lbc_push_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Write to the DOE Write Mailbox occured while the FIFO was full (overflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_pop_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A read to the DOE Read Mailbox occured while the FIFO was empty (underflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">write_mailbox_write_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Write Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">read_mailbox_write_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_read_mailbox_write_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured, indicates entire message sent </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_abort_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The DOE Abort bit was written to a 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_go_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The doe go bit was written to a 1. Indicating the complete DOE message was written to the Write Mailbox</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_msg_resp_done_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Loaded entire response message to Read Mailbox FIFO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_msg_resp_done_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received entire write message, Host wrote DOE go bit </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wresp_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Write Response Error Value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rdresp_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with Error value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_id_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with invalid RID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_id_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write Response with invalid WID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rsv_resp_err_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received Reserved Response value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1C87A60222AE8EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) pcie_cc_doe_intr_low_en_S</span><br/>
      <span class="sdescdet">PCIe DOE Low Enable</span><br/>
      <span class="ldescdet">DOE CC Interrupt Low EN - This register enables the interrupts to trigger Low priority interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the low priority interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012b8</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved16</td>
        <td class="fldnorm" colspan="1">poisioned_cfg_write_err_low_en</td>
        <td class="fldnorm" colspan="1">wr_lbc_push_err_low_en</td>
        <td class="fldnorm" colspan="1">rd_lbc_pop_err_low_en</td>
        <td class="fldnorm" colspan="1">write_mailbox_write_err_low_en</td>
        <td class="fldnorm" colspan="1">read_mailbox_write_err_low_en</td>
        <td class="fldnorm" colspan="1">rd_lbc_read_mailbox_write_low_en</td>
        <td class="fldnorm" colspan="1">doe_abort_low_en</td>
        <td class="fldnorm" colspan="1">doe_go_low_en</td>
        <td class="fldnorm" colspan="1">reserved7</td>
        <td class="fldnorm" colspan="1">cfg_rd_msg_resp_done_low_en</td>
        <td class="fldnorm" colspan="1">cfg_wr_msg_resp_done_low_en</td>
        <td class="fldnorm" colspan="1">cfg_wresp_err_low_en</td>
        <td class="fldnorm" colspan="1">cfg_rdresp_err_low_en</td>
        <td class="fldnorm" colspan="1">cfg_rd_id_err_low_en</td>
        <td class="fldnorm" colspan="1">cfg_wr_id_err_low_en</td>
        <td class="fldnorm" colspan="1">cfg_rsv_resp_err_low_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">poisioned_cfg_write_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Poisioned CfgWr was received to the DOE Read/Write Mailboxes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wr_lbc_push_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Write to the DOE Write Mailbox occured while the FIFO was full (overflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_pop_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A read to the DOE Read Mailbox occured while the FIFO was empty (underflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">write_mailbox_write_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Write Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">read_mailbox_write_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_read_mailbox_write_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured, indicates entire message sent </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_abort_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The DOE Abort bit was written to a 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_go_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The doe go bit was written to a 1. Indicating the complete DOE message was written to the Write Mailbox</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_msg_resp_done_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Loaded entire response message to Read Mailbox FIFO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_msg_resp_done_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received entire write message, Host wrote DOE go bit </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wresp_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Write Response Error Value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rdresp_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with Error value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_id_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with invalid RID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_id_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write Response with invalid WID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rsv_resp_err_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received Reserved Response value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F88130E426279C3E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) pcie_cc_doe_intr_clear_S</span><br/>
      <span class="sdescdet">PCIe DOE Interrupt Clear</span><br/>
      <span class="ldescdet">DOE CC Interrupt Clear - This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012bc</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved16</td>
        <td class="fldnorm" colspan="1">poisioned_cfg_write_err_clr</td>
        <td class="fldnorm" colspan="1">wr_lbc_push_err_clr</td>
        <td class="fldnorm" colspan="1">rd_lbc_pop_err_clr</td>
        <td class="fldnorm" colspan="1">write_mailbox_write_err_clr</td>
        <td class="fldnorm" colspan="1">read_mailbox_write_err_clr</td>
        <td class="fldnorm" colspan="1">rd_lbc_read_mailbox_write_clr</td>
        <td class="fldnorm" colspan="1">doe_abort_clr</td>
        <td class="fldnorm" colspan="1">doe_go_clr</td>
        <td class="fldnorm" colspan="1">reserved7</td>
        <td class="fldnorm" colspan="1">cfg_rd_msg_resp_done_clr</td>
        <td class="fldnorm" colspan="1">cfg_wr_msg_resp_done_clr</td>
        <td class="fldnorm" colspan="1">cfg_wresp_err_clr</td>
        <td class="fldnorm" colspan="1">cfg_rdresp_err_clr</td>
        <td class="fldnorm" colspan="1">cfg_rd_id_err_clr</td>
        <td class="fldnorm" colspan="1">cfg_wr_id_err_clr</td>
        <td class="fldnorm" colspan="1">cfg_rsv_resp_err_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">poisioned_cfg_write_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Poisioned CfgWr was received to the DOE Read/Write Mailboxes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wr_lbc_push_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Write to the DOE Write Mailbox occured while the FIFO was full (overflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_pop_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A read to the DOE Read Mailbox occured while the FIFO was empty (underflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">write_mailbox_write_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Write Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">read_mailbox_write_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_read_mailbox_write_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured, indicates entire message sent </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_abort_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The DOE Abort bit was written to a 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_go_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The doe go bit was written to a 1. Indicating the complete DOE message was written to the Write Mailbox</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_msg_resp_done_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Loaded entire response message to Read Mailbox FIFO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_msg_resp_done_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received entire write message, Host wrote DOE go bit </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wresp_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Write Response Error Value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rdresp_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with Error value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_id_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with invalid RID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_id_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write Response with invalid WID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rsv_resp_err_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received Reserved Response value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A74F4C098E4C8FC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) pcie_cc_doe_intr_force_S</span><br/>
      <span class="sdescdet">PCIe DOE Interrupt Force</span><br/>
      <span class="ldescdet">DOE CC Interrupt Force - This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012c0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">reserved16</td>
        <td class="fldnorm" colspan="1">poisioned_cfg_write_err_frc</td>
        <td class="fldnorm" colspan="1">wr_lbc_push_err_frc</td>
        <td class="fldnorm" colspan="1">rd_lbc_pop_err_frc</td>
        <td class="fldnorm" colspan="1">write_mailbox_write_err_frc</td>
        <td class="fldnorm" colspan="1">read_mailbox_write_err_frc</td>
        <td class="fldnorm" colspan="1">rd_lbc_read_mailbox_write_frc</td>
        <td class="fldnorm" colspan="1">doe_abort_frc</td>
        <td class="fldnorm" colspan="1">doe_go_frc</td>
        <td class="fldnorm" colspan="1">reserved7</td>
        <td class="fldnorm" colspan="1">cfg_rd_msg_resp_done_frc</td>
        <td class="fldnorm" colspan="1">cfg_wr_msg_resp_done_frc</td>
        <td class="fldnorm" colspan="1">cfg_wresp_err_frc</td>
        <td class="fldnorm" colspan="1">cfg_rdresp_err_frc</td>
        <td class="fldnorm" colspan="1">cfg_rd_id_err_frc</td>
        <td class="fldnorm" colspan="1">cfg_wr_id_err_frc</td>
        <td class="fldnorm" colspan="1">cfg_rsv_resp_err_frc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">poisioned_cfg_write_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Poisioned CfgWr was received to the DOE Read/Write Mailboxes</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wr_lbc_push_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A Write to the DOE Write Mailbox occured while the FIFO was full (overflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_pop_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A read to the DOE Read Mailbox occured while the FIFO was empty (underflow)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">write_mailbox_write_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Write Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">read_mailbox_write_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured without all the write strobes active</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rd_lbc_read_mailbox_write_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">A write to the DOE Read Mailbox occured, indicates entire message sent </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_abort_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The DOE Abort bit was written to a 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">doe_go_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The doe go bit was written to a 1. Indicating the complete DOE message was written to the Write Mailbox</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_msg_resp_done_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Loaded entire response message to Read Mailbox FIFO</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_msg_resp_done_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received entire write message, Host wrote DOE go bit </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wresp_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI Write Response Error Value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rdresp_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with Error value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rd_id_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Read Response with invalid RID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_wr_id_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Write Response with invalid WID value Alarm</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_rsv_resp_err_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Received Reserved Response value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E141A942FA9ED070" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) pcie_cc_wire_S</span><br/>
      <span class="sdescdet">Write Access Control to Config Space</span><br/>
      <span class="ldescdet">Wire Access Disable Registers
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012c4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf000f001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf000f001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">wire_access_disable_link_access_alarm_clr</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">wire_access_disable_link_control_link_status</td>
        <td class="fldnorm" colspan="1">wire_access_disable_ide</td>
        <td class="fldnorm" colspan="1">wire_access_disable_sd</td>
        <td class="fldnorm" colspan="1">wire_access_disable_event_counter</td>
        <td class="fldnorm" colspan="1">wire_access_disable_pl32g</td>
        <td class="fldnorm" colspan="1">wire_access_disable_margin_lane</td>
        <td class="fldnorm" colspan="1">wire_access_disable_hdr_log</td>
        <td class="fldnorm" colspan="1">wire_access_disable_dc_ds</td>
        <td class="fldnorm" colspan="1">wire_access_disable_con_status</td>
        <td class="fldnorm" colspan="1">wire_access_disable_bar</td>
        <td class="fldnorm" colspan="1">wire_access_disable_status</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RW/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="fldgap" colspan="1">-</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:16]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_link_access_alarm_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Alarm Clear per disable region - (0-&gt;1).  </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_link_control_link_status</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to <br/>                +0x00000080Register(32 bit) LINK_CONTROL_LINK_STATUS_REG<br/>          when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_ide</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to <br/>                +0x00002004Register(32 bit) IDE_CAP,<br/>                +0x00002008Register(32 bit) IDE_CTRL,<br/>                +0x0000200cRegister(32 bit) IDE_LINK_STREAM_CTRL_0,<br/>                +0x00002018Register(32 bit) IDE_SLCT_IDE_STREAM_CTRL_0,<br/>                +0x00002020Register(32 bit) IDE_RID_ASSOS_REG1_0,<br/>                +0x00002024Register(32 bit) IDE_RID_ASSOS_REG2_0,<br/>                +0x00002028Register(32 bit) IDE_ADDR_ASSOS_REG1_0_0,<br/>                +0x0000202cRegister(32 bit) IDE_ADDR_ASSOS_REG2_0_0,<br/>                +0x00002030Register(32 bit) IDE_ADDR_ASSOS_REG3_0_0,<br/>          when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_sd</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to <br/>                +0x00000250Register(32 bit) SD_CONTROL1_REG,<br/>                +0x00000254Register(32 bit) SD_CONTROL2_REG,<br/>                +0x00000260Register(32 bit) SD_STATUS_L1LANE_REG,<br/>                +0x00000264Register(32 bit) SD_STATUS_L1LTSSM_REG,<br/>                +0x00000268Register(32 bit) SD_STATUS_PM_REG,<br/>                +0x0000026cRegister(32 bit) SD_STATUS_L2_REG,<br/>                +0x00000270Register(32 bit) SD_STATUS_L3FC_REG,<br/>                +0x00000274Register(32 bit) SD_STATUS_L3_REG,<br/>                +0x00000280Register(32 bit) SD_EQ_CONTROL1_REG,<br/>                +0x00000284Register(32 bit) SD_EQ_CONTROL2_REG,<br/>                +0x00000288Register(32 bit) SD_EQ_CONTROL3_REG,<br/>                +0x00000290Register(32 bit) SD_EQ_STATUS1_REG,<br/>                +0x00000294Register(32 bit) SD_EQ_STATUS2_REG,<br/>                +0x00000298Register(32 bit) SD_EQ_STATUS3_REG,<br/>          when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_event_counter</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to +0x000001b8Register(32 bit) EVENT_COUNTER_CONTROL_REG, +0x000001bcRegister(32 bit) EVENT_COUNTER_DATA_REG when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_pl32g</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to +0x00000194Register(32 bit) PL32G_CONTROL_REG when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_margin_lane</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to +0x00000184Register(32 bit) MARGIN_LANE_CNTRL_STATUS0_REG when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_hdr_log</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to <br/>                +0x0000011c Register(32 bit) HDR_LOG_0_OFF,<br/>                +0x00000120 Register(32 bit) HDR_LOG_1_OFF,<br/>                +0x00000124 Register(32 bit) HDR_LOG_2_OFF,<br/>                +0x00000128 Register(32 bit) HDR_LOG_3_OFF,<br/>                +0x00000138 Register(32 bit) TLP_PREFIX_LOG_1_OFF,<br/>                +0x0000013c Register(32 bit) TLP_PREFIX_LOG_2_OFF,<br/>                +0x00000140 Register(32 bit) TLP_PREFIX_LOG_3_OFF,<br/>                +0x00000144 Register(32 bit) TLP_PREFIX_LOG_4_OFF,<br/>          when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_dc_ds</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to +0x00000078 DEVICE_CONTROL_DEVICE_STATUS  when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_con_status</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to +0x00000044 Register(32 bit) CON_STATUS_REG when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_bar</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to<br/>                +0x00000010 Register(32 bit) BAR0_REG,<br/>                +0x00000014 Register(32 bit) BAR1_REG,<br/>                +0x00000018 Register(32 bit) BAR2_REG,<br/>                +0x0000001c Register(32 bit) BAR3_REG,<br/>                +0x00000020 Register(32 bit) BAR4_REG,<br/>                +0x00000024 Register(32 bit) BAR5_REG,<br/>                 Value will clean when PCIe Controller is hot reset<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_disable_status</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Limit wire access to +0x00000004 STATUS_COMMAND_REG  when active (1), Value will clean when PCIe Controller is hot reset</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19301D486338DD8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) pcie_cc_ltssm_S</span><br/>
      <span class="sdescdet">LTSSM SW Enable</span><br/>
      <span class="ldescdet">Wire Access Disable Registers
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012c8</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">app_ltssm_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">app_ltssm_enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When your application has finished initializing the core configuration registers, it asserts app_ltssm_enable to allow the LTSSM to continue link establishment.<br/>                This bit will clear when a hot reset of the controller occurs.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BDA14DCF90108599" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) pcie_cc_ecc_sbe</span><br/>
      <span class="sdescdet">Memory ECC Single Bit Error - SBE</span><br/>
      <span class="ldescdet">ECC Single Bit Error.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012cc</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_sbe_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_sbe_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_sbe_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. Each bit is for an ECC protected memory slice in a TPCIe Controller, and when high, indicates an ECC single bit error was detected, and can be cleared by the associated ERR_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. Each bit is for an ECC protected memory slice in a TPCIe Controller, and when high, indicates an ECC single bit error was detected, and can be cleared by the associated ERR_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. Each bit is for an ECC protected memory slice in a TPCIe Controller, and when high, indicates an ECC single bit error was detected, and can be cleared by the associated ERR_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CED8C34D1B80E786" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) pcie_cc_ecc_dbe</span><br/>
      <span class="sdescdet">Memory ECC Double Bit Error - DBE</span><br/>
      <span class="ldescdet">ECC Double Bit Error.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012d0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_dbe_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_dbe_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_dbe_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_dbe_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double Bit Error. Each bit is for an ECC protected memory slice in a TPCIe Controller, and when high, indicates an ECC double bit error was detected, and can be cleared by the associated ERR_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_dbe_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double Bit Error. Each bit is for an ECC protected memory slice in a TPCIe Controller, and when high, indicates an ECC double bit error was detected, and can be cleared by the associated ERR_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_dbe_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double Bit Error. Each bit is for an ECC protected memory slice in a TPCIe Controller, and when high, indicates an ECC double bit error was detected, and can be cleared by the associated ERR_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E30AF2D9142321E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) pcie_cc_ecc_sbe_cnt_ovfl</span><br/>
      <span class="sdescdet">Memory ECC Single Bit Error Count Overflow - SBE</span><br/>
      <span class="ldescdet">ECC Single Bit Error Counter Overflow.<br/>       - Mem Instance # - Memory Name - Comments<br/>       - 0  - u_ib_mcpl_sb_ram  <br/>       - 1  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - u_ib_rreq_ordr_ram  <br/>       - 3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - u_ob_npdcmp_ram  <br/>       - 7  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - u_ob_pdcmp_data_ram  <br/>       - 9  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - u_cplBuffer_ram  <br/>       - 12 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - u3_ram_radm_qbuffer_data  <br/>       - 25 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - ram_1p_rbuf <br/>       - 27 - ram_2p_sotbuf <br/>      
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012d4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf00000b8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="20">ecc_sbr_cnt_ovfl_m27t8</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">ecc_sbr_cnt_ovfl_m6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="3">ecc_sbr_cnt_ovfl_m2t0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="20">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbr_cnt_ovfl_m27t8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count Overflow. Each bit is for an ECC protected memory, and when high, indicates the SBE_COUNT[3:0] is overflowed. It can be cleared by CNT_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbr_cnt_ovfl_m6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count Overflow. Each bit is for an ECC protected memory, and when high, indicates the SBE_COUNT[3:0] is overflowed. It can be cleared by CNT_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbr_cnt_ovfl_m2t0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count Overflow. Each bit is for an ECC protected memory, and when high, indicates the SBE_COUNT[3:0] is overflowed. It can be cleared by CNT_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC15AD04C3719A25" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000002d8[+=0x4]</span> Register(32 bit) pcie_cc_ecc_sbe_cnt_0[4]</span><br/>
      <span class="sdescdet">Memory ECC Single Bit Error Counter</span><br/>
      <span class="ldescdet">ECC Single Bit Error Counter.<br/>       - Mem Instance # - Register # -Memory Name - Comments<br/>       - 0  - R0 - u_ib_mcpl_sb_ram  <br/>       - 1  - R0 - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - R0 - u_ib_rreq_ordr_ram  <br/>       - 3  - R0 -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  - R0 -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  - R0 -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - R0 - u_ob_npdcmp_ram  <br/>       - 7  - R0 -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - R1 - u_ob_pdcmp_data_ram  <br/>       - 9  - R1 - u_ob_pdcmp_hdr_ram  <br/>       - 10 - R1 - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - R1 - u_cplBuffer_ram  <br/>       - 12 - R1 - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - R1 - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - R1 - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - R1 - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - R2 - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - R2 - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - R2 - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - R2 - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - R2 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - R2 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - R2 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - R2 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - R3 - u3_ram_radm_qbuffer_data  <br/>       - 25 - R3 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - R3 - ram_1p_rbuf <br/>       - 27 - R3 - ram_2p_sotbuf <br/>      
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012d8[+=0x4]</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_7</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_6</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_5</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_4</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_3</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_2</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_1</td>
        <td class="fldnorm" colspan="4">ecc_sbe_cnt_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>         </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_sbe_cnt_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by the associated CNT_CLR bit.<br/>          </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F53217CE6521AFD2" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000002e8[+=0x4]</span> Register(32 bit) pcie_cc_ecc_err_addr_0[14]</span><br/>
      <span class="sdescdet">Memory ECC Error Address</span><br/>
      <span class="ldescdet">ECC Error Address. This is the captured ECC Addressof the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE Address. It can be cleared by the associated ERR_CLR bit.<br/>       - Mem Instance # - Register # -Memory Name - Comments<br/>       - 0  - R0  - u_ib_mcpl_sb_ram  <br/>       - 1  - R0  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - R1  - u_ib_rreq_ordr_ram  <br/>       - 3  - R1  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  - R2  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  - R2  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - R3  - u_ob_npdcmp_ram  <br/>       - 7  - R3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - R4  - u_ob_pdcmp_data_ram  <br/>       - 9  - R4  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - R5  - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - R5  - u_cplBuffer_ram  <br/>       - 12 - R6  - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - R6  - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - R7  - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - R7  - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - R8  - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - R8  - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - R9  - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - R9  - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - R10 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - R10 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - R11 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - R11 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - R12 - u3_ram_radm_qbuffer_data  <br/>       - 25 - R12 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - R13 - ram_1p_rbuf <br/>       - 27 - R13 - ram_2p_sotbuf <br/>      
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=14, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a012e8[+=0x4]</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800f800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800f800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">ecc_err_addr_1</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">ecc_err_addr_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RO/V</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_addr_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Address.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_addr_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Address.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_812A1AA4421700BE" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000320[+=0x4]</span> Register(32 bit) pcie_cc_ecc_err_syndrome_0[14]</span><br/>
      <span class="sdescdet">Memory ECC Error Syndrome</span><br/>
      <span class="ldescdet">ECC Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by the associated ERR_CLR bit.<br/>       - Mem Instance # - Register # -Memory Name - Comments<br/>       - 0  - R0  - u_ib_mcpl_sb_ram  <br/>       - 1  - R0  - u_ib_mcpl_a2c_cdc_ram <br/>       - 2  - R1  - u_ib_rreq_ordr_ram  <br/>       - 3  - R1  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 4  - R2  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 5  - R2  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 6  - R3  - u_ob_npdcmp_ram  <br/>       - 7  - R3  -                            - ** Control in pcie_axi_gpreg_map **<br/>       - 8  - R4  - u_ob_pdcmp_data_ram  <br/>       - 9  - R4  - u_ob_pdcmp_hdr_ram  <br/>       - 10 - R5  - u_ram_cdm_rasdes_ec_reg    - ** No ECC  - Alarms/Status Always zero<br/>       - 11 - R5  - u_cplBuffer_ram  <br/>       - 12 - R6  - u_edmapfRdEng_c2w_lut_ram  <br/>       - 13 - R6  - u_edmapfRdEng_ctrl_ll_ram  - ** No ECC - Alarms/Status Always zero<br/>       - 14 - R7  - u_edmapfRdEng_llq_ovrl_ram  <br/>       - 15 - R7  - u_edmapfRdEng_msi_ram      - ** No ECC  - Alarms/Status Always zero<br/>       - 16 - R8  - u_edmapfRdEng_stsh_lut_ram  <br/>       - 17 - R8  - u_edmapfWrEng_c2w_lut_ram  <br/>       - 18 - R9  - u_edmapfWrEng_ctrl_ll_ram  - ** No ECC  - Alarms/Status Always zero<br/>       - 19 - R9  - u_edmapfWrEng_llq_ovrl_ram  <br/>       - 20 - R10 - u_edmapfWrEng_msi_ram      -  ** No ECC  - Alarms/Status Always zero<br/>       - 21 - R10 - u_edmapfWrEng_stsh_lut_ram <br/>       - 22 - R11 - u_pba_ram                  -  ** No ECC  - Alarms/Status Always zero<br/>       - 23 - R11 - u_table_ram                -  ** No ECC  - Alarms/Status Always zero<br/>       - 24 - R12 - u3_ram_radm_qbuffer_data  <br/>       - 25 - R12 - u0_ram_radm_qbuffer_hdr <br/>       - 26 - R13 - ram_1p_rbuf <br/>       - 27 - R13 - ram_2p_sotbuf <br/>      
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=14, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01320[+=0x4]</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc00fc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc00fc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="10">ecc_err_syndrome_1</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="10">ecc_err_syndrome_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="10">RO/V</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="10">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_syndrome_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Syndrome</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ecc_err_syndrome_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Syndrome</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_542EF8D706386C25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) pcie_cc_intr0_status</span><br/>
      <span class="sdescdet">CC Interrupt Status 0</span><br/>
      <span class="ldescdet">CC Interrupt Status - This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01400</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf920000c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf920000c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">smlh_req_rst_not</td>
        <td class="fldnorm" colspan="1">trgt_cpl_timeout</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cfg_pme_msi</td>
        <td class="fldnorm" colspan="1">cfg_aer_rc_err_msi</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cfg_X_err_sts_OR</td>
        <td class="fldnorm" colspan="1">cfg_send_f_err</td>
        <td class="fldnorm" colspan="1">cfg_send_nf_err</td>
        <td class="fldnorm" colspan="1">cfg_send_cor_err</td>
        <td class="fldnorm" colspan="1">radm_vendor_msg</td>
        <td class="fldnorm" colspan="1">radm_qoverflow</td>
        <td class="fldnorm" colspan="1">pm_linkst_in_l2</td>
        <td class="fldnorm" colspan="1">radm_pm_turnoff</td>
        <td class="fldnorm" colspan="1">radm_pm_to_ack</td>
        <td class="fldnorm" colspan="1">radm_pm_pme</td>
        <td class="fldnorm" colspan="1">radm_fatal_err</td>
        <td class="fldnorm" colspan="1">radm_nonfatal_err</td>
        <td class="fldnorm" colspan="1">radm_correctable_err</td>
        <td class="fldnorm" colspan="1">radm_msg_unlock</td>
        <td class="fldnorm" colspan="1">cfg_sys_err_rc</td>
        <td class="fldnorm" colspan="1">hp_msi</td>
        <td class="fldnorm" colspan="1">hp_pme</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">radm_inta_deasserted</td>
        <td class="fldnorm" colspan="1">radm_inta_asserted</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smlh_req_rst_not</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Early version of the link_req_rst_not signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">trgt_cpl_timeout</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">application has not generated a completion for an incoming request within required time</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pme_msi</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI/MSI-x enable,</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_aer_rc_err_msi</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">MSI/MSI-x enable, A reported error condition causes a bit to be set in the Root Error Status register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_X_err_sts_OR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">internal error Reporting Signals</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_send_f_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sent Fatal Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_send_nf_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sent Non-Fatal Error</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_send_cor_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Sent Correctable Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_vendor_msg</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received a vendor-defined message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_qoverflow</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">one or more of the P/NP/CPL receive queues have overflowed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_linkst_in_l2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">In L2 mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_pm_turnoff</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">One-clock-cycle pulse that indicates that the controller received a PME Turnoff message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_pm_to_ack</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received a PME_TO_Ack message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_pm_pme</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received a PM_PME message </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_fatal_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received an ERR_FATAL message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_nonfatal_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received an ERR_NONFATAL message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_correctable_err</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received an ERR_COR message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_msg_unlock</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core received an UNLOCK message</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_sys_err_rc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">System error detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">hp_msi</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">hp_msi (MSI or MSI-X is enabled.)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">hp_pme</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The controller asserts hp_pme when all of the following conditions are true: - The PME Enable bit in the Power Management Control and Status register is set to 1. - Any bit in the Slot Status register transitions from 0 to 1 and the associated event notification is enabled in the Slot Control register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_inta_deasserted</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">the controller received an Deassert_INTA Message from the downstream device</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">radm_inta_asserted</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">the controller received an Assert_INTA Message from the downstream device</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_274641DD2CBF9A48" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) pcie_cc_intr0_high_en</span><br/>
      <span class="sdescdet">CC Interrupt High EN 0</span><br/>
      <span class="ldescdet">CC Interrupt High EN - This register enables the interrupts to trigger High interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the high interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01404</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">reserved27</td>
        <td class="fldnorm" colspan="1">intr_high_en_26</td>
        <td class="fldnorm" colspan="1">intr_high_en_25</td>
        <td class="fldnorm" colspan="1">reserved24</td>
        <td class="fldnorm" colspan="1">intr_high_en_23</td>
        <td class="fldnorm" colspan="1">intr_high_en_22</td>
        <td class="fldnorm" colspan="1">reserved21</td>
        <td class="fldnorm" colspan="1">intr_high_en_20</td>
        <td class="fldnorm" colspan="1">intr_high_en_19</td>
        <td class="fldnorm" colspan="1">intr_high_en_18</td>
        <td class="fldnorm" colspan="1">intr_high_en_17</td>
        <td class="fldnorm" colspan="1">intr_high_en_16</td>
        <td class="fldnorm" colspan="1">intr_high_en_15</td>
        <td class="fldnorm" colspan="1">intr_high_en_14</td>
        <td class="fldnorm" colspan="1">intr_high_en_13</td>
        <td class="fldnorm" colspan="1">intr_high_en_12</td>
        <td class="fldnorm" colspan="1">intr_high_en_11</td>
        <td class="fldnorm" colspan="1">intr_high_en_10</td>
        <td class="fldnorm" colspan="1">intr_high_en_9</td>
        <td class="fldnorm" colspan="1">intr_high_en_8</td>
        <td class="fldnorm" colspan="1">intr_high_en_7</td>
        <td class="fldnorm" colspan="1">intr_high_en_6</td>
        <td class="fldnorm" colspan="1">intr_high_en_5</td>
        <td class="fldnorm" colspan="1">intr_high_en_4</td>
        <td class="fldnorm" colspan="1">reserved3</td>
        <td class="fldnorm" colspan="1">reserved2</td>
        <td class="fldnorm" colspan="1">intr_high_en_1</td>
        <td class="fldnorm" colspan="1">intr_high_en_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 26</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 25</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 23</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 22</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 20</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 19</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 17</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 16</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 15</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 14</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3313A9D55ADEFE8D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) pcie_cc_intr0_low_en</span><br/>
      <span class="sdescdet">CC Interrupt Low EN 0</span><br/>
      <span class="ldescdet">CC Interrupt Low EN - This register enables the interrupts to trigger Low priority interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the low priority interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01408</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">reserved27</td>
        <td class="fldnorm" colspan="1">intr_low_en_26</td>
        <td class="fldnorm" colspan="1">intr_low_en_25</td>
        <td class="fldnorm" colspan="1">reserved24</td>
        <td class="fldnorm" colspan="1">intr_low_en_23</td>
        <td class="fldnorm" colspan="1">intr_low_en_22</td>
        <td class="fldnorm" colspan="1">reserved21</td>
        <td class="fldnorm" colspan="1">intr_low_en_20</td>
        <td class="fldnorm" colspan="1">intr_low_en_19</td>
        <td class="fldnorm" colspan="1">intr_low_en_18</td>
        <td class="fldnorm" colspan="1">intr_low_en_17</td>
        <td class="fldnorm" colspan="1">intr_low_en_16</td>
        <td class="fldnorm" colspan="1">intr_low_en_15</td>
        <td class="fldnorm" colspan="1">intr_low_en_14</td>
        <td class="fldnorm" colspan="1">intr_low_en_13</td>
        <td class="fldnorm" colspan="1">intr_low_en_12</td>
        <td class="fldnorm" colspan="1">intr_low_en_11</td>
        <td class="fldnorm" colspan="1">intr_low_en_10</td>
        <td class="fldnorm" colspan="1">intr_low_en_9</td>
        <td class="fldnorm" colspan="1">intr_low_en_8</td>
        <td class="fldnorm" colspan="1">intr_low_en_7</td>
        <td class="fldnorm" colspan="1">intr_low_en_6</td>
        <td class="fldnorm" colspan="1">intr_low_en_5</td>
        <td class="fldnorm" colspan="1">intr_low_en_4</td>
        <td class="fldnorm" colspan="1">reserved3</td>
        <td class="fldnorm" colspan="1">reserved2</td>
        <td class="fldnorm" colspan="1">intr_low_en_1</td>
        <td class="fldnorm" colspan="1">intr_low_en_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 26</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 25</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 23</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 22</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 20</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 19</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 17</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 16</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 15</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 14</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58752F5E744223CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) pcie_cc_intr0_clear</span><br/>
      <span class="sdescdet">CC Interrupt Clear 0</span><br/>
      <span class="ldescdet">CC Interrupt Clear - This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0140c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">reserved27</td>
        <td class="fldnorm" colspan="1">intr_clear_26</td>
        <td class="fldnorm" colspan="1">intr_clear_25</td>
        <td class="fldnorm" colspan="1">reserved24</td>
        <td class="fldnorm" colspan="1">intr_clear_23</td>
        <td class="fldnorm" colspan="1">intr_clear_22</td>
        <td class="fldnorm" colspan="1">reserved21</td>
        <td class="fldnorm" colspan="1">intr_clear_20</td>
        <td class="fldnorm" colspan="1">intr_clear_19</td>
        <td class="fldnorm" colspan="1">intr_clear_18</td>
        <td class="fldnorm" colspan="1">intr_clear_17</td>
        <td class="fldnorm" colspan="1">intr_clear_16</td>
        <td class="fldnorm" colspan="1">intr_clear_15</td>
        <td class="fldnorm" colspan="1">intr_clear_14</td>
        <td class="fldnorm" colspan="1">intr_clear_13</td>
        <td class="fldnorm" colspan="1">intr_clear_12</td>
        <td class="fldnorm" colspan="1">intr_clear_11</td>
        <td class="fldnorm" colspan="1">intr_clear_10</td>
        <td class="fldnorm" colspan="1">intr_clear_9</td>
        <td class="fldnorm" colspan="1">intr_clear_8</td>
        <td class="fldnorm" colspan="1">intr_clear_7</td>
        <td class="fldnorm" colspan="1">intr_clear_6</td>
        <td class="fldnorm" colspan="1">intr_clear_5</td>
        <td class="fldnorm" colspan="1">intr_clear_4</td>
        <td class="fldnorm" colspan="1">reserved3</td>
        <td class="fldnorm" colspan="1">reserved2</td>
        <td class="fldnorm" colspan="1">intr_clear_1</td>
        <td class="fldnorm" colspan="1">intr_clear_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 26</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 25</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 23</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 22</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 20</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 19</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 17</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 16</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 15</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 14</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3CD451E9C77F6AA3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) pcie_cc_intr0_force</span><br/>
      <span class="sdescdet">CC Interrupt Force 0</span><br/>
      <span class="ldescdet">CC Interrupt Force - This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01410</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">reserved27</td>
        <td class="fldnorm" colspan="1">intr_force_26</td>
        <td class="fldnorm" colspan="1">intr_force_25</td>
        <td class="fldnorm" colspan="1">reserved24</td>
        <td class="fldnorm" colspan="1">intr_force_23</td>
        <td class="fldnorm" colspan="1">intr_force_22</td>
        <td class="fldnorm" colspan="1">reserved21</td>
        <td class="fldnorm" colspan="1">intr_force_20</td>
        <td class="fldnorm" colspan="1">intr_force_19</td>
        <td class="fldnorm" colspan="1">intr_force_18</td>
        <td class="fldnorm" colspan="1">intr_force_17</td>
        <td class="fldnorm" colspan="1">intr_force_16</td>
        <td class="fldnorm" colspan="1">intr_force_15</td>
        <td class="fldnorm" colspan="1">intr_force_14</td>
        <td class="fldnorm" colspan="1">intr_force_13</td>
        <td class="fldnorm" colspan="1">intr_force_12</td>
        <td class="fldnorm" colspan="1">intr_force_11</td>
        <td class="fldnorm" colspan="1">intr_force_10</td>
        <td class="fldnorm" colspan="1">intr_force_9</td>
        <td class="fldnorm" colspan="1">intr_force_8</td>
        <td class="fldnorm" colspan="1">intr_force_7</td>
        <td class="fldnorm" colspan="1">intr_force_6</td>
        <td class="fldnorm" colspan="1">intr_force_5</td>
        <td class="fldnorm" colspan="1">intr_force_4</td>
        <td class="fldnorm" colspan="1">reserved3</td>
        <td class="fldnorm" colspan="1">reserved2</td>
        <td class="fldnorm" colspan="1">intr_force_1</td>
        <td class="fldnorm" colspan="1">intr_force_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 26</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 25</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 23</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 22</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 20</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 19</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 17</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 16</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 15</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 14</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 4</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF3FDA58B071A01B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) pcie_cc_intr1_status</span><br/>
      <span class="sdescdet">CC Interrupt Status 1</span><br/>
      <span class="ldescdet">CC Interrupt Status - This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01420</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff80000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="1">mem_ecc_sbe_cnt_ovfl</td>
        <td class="fldnorm" colspan="1">mem_ecc_dbe</td>
        <td class="fldnorm" colspan="1">mem_ecc_sbe</td>
        <td class="fldnorm" colspan="2">reserved14</td>
        <td class="fldnorm" colspan="1">msi_ctrl_int</td>
        <td class="fldnorm" colspan="4">edma_int</td>
        <td class="fldnorm" colspan="1">cfg_2nd_reset</td>
        <td class="fldnorm" colspan="1">cfg_X_err_sts_OR</td>
        <td class="fldnorm" colspan="1">pm_linkst_in_l2</td>
        <td class="fldnorm" colspan="1">cfg_link_eq_req_int</td>
        <td class="fldnorm" colspan="1">reserved4</td>
        <td class="fldnorm" colspan="1">hp_int</td>
        <td class="fldnorm" colspan="1">cfg_pme_int</td>
        <td class="fldnorm" colspan="1">cfg_aer_rc_err_int</td>
        <td class="fldnorm" colspan="1">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_ecc_sbe_cnt_ovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Counter Overflow Error - ORing of [27:8],[6],[2:0] SBE Counter overflow from pcie_axi_ecc_cnt_ovfl register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_ecc_dbe</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DBE Error - ORing of [27:8],[6],[2:0] DBE errors from pcie_axi_ecc_dbe register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mem_ecc_sbe</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Error - ORing of [27:8],[6],[2:0] SBE errors from pcie_axi_ecc_sbe register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">msi_ctrl_int</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DSP (RC) AXI MSI Interrupt Detected.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">edma_int</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DMA Interrupt per Channel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_2nd_reset</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hot Reset occured</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_X_err_sts_OR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Oring of Internal Error Indications</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">pm_linkst_in_l2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">In L2 mode</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_link_eq_req_int</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The Link Equalization Request bit in the Link Status 2 Register has been set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">hp_int</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hot-Plug interrupts are enabled in the Slot Control register. Any bit in the Slot Status register is equal to 1, and the associated event notification is enabled in the Slot Control register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_pme_int</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The core asserts cfg_pme_int </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cfg_aer_rc_err_int</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Asserted when reported error causes a bit to be set in the Root Error Status register</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31D642229BF89FD7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) pcie_cc_intr1_high_en</span><br/>
      <span class="sdescdet">CC Interrupt High EN 1</span><br/>
      <span class="ldescdet">CC Interrupt High EN - This register enables the interrupts to trigger High interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the high interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01424</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="3">intr_high_en_16t18</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">intr_high_en_13</td>
        <td class="fldnorm" colspan="1">intr_high_en_12</td>
        <td class="fldnorm" colspan="1">intr_high_en_11</td>
        <td class="fldnorm" colspan="1">intr_high_en_10</td>
        <td class="fldnorm" colspan="1">intr_high_en_9</td>
        <td class="fldnorm" colspan="1">intr_high_en_8</td>
        <td class="fldnorm" colspan="1">intr_high_en_7</td>
        <td class="fldnorm" colspan="1">intr_high_en_6</td>
        <td class="fldnorm" colspan="1">intr_high_en_5</td>
        <td class="fldnorm" colspan="1">reserved4</td>
        <td class="fldnorm" colspan="1">intr_high_en_3</td>
        <td class="fldnorm" colspan="1">intr_high_en_2</td>
        <td class="fldnorm" colspan="1">intr_high_en_1</td>
        <td class="fldnorm" colspan="1">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_16t18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 16 to 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_high_en_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Interrupt Enable for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77398FCAB15B4F67" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) pcie_cc_intr1_low_en</span><br/>
      <span class="sdescdet">CC Interrupt Low EN 1</span><br/>
      <span class="ldescdet">CC Interrupt Low EN - This register enables the interrupts to trigger Low priority interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the low priority interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01428</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="3">intr_low_en_16t18</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">intr_low_en_13</td>
        <td class="fldnorm" colspan="1">intr_low_en_12</td>
        <td class="fldnorm" colspan="1">intr_low_en_11</td>
        <td class="fldnorm" colspan="1">intr_low_en_10</td>
        <td class="fldnorm" colspan="1">intr_low_en_9</td>
        <td class="fldnorm" colspan="1">intr_low_en_8</td>
        <td class="fldnorm" colspan="1">intr_low_en_7</td>
        <td class="fldnorm" colspan="1">intr_low_en_6</td>
        <td class="fldnorm" colspan="1">intr_low_en_5</td>
        <td class="fldnorm" colspan="1">reserved4</td>
        <td class="fldnorm" colspan="1">intr_low_en_3</td>
        <td class="fldnorm" colspan="1">intr_low_en_2</td>
        <td class="fldnorm" colspan="1">intr_low_en_1</td>
        <td class="fldnorm" colspan="1">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_16t18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 16 to 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_low_en_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Interrupt Enable for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2561EE9B0E4F5289" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) pcie_cc_intr1_clear</span><br/>
      <span class="sdescdet">CC Interrupt Clear 1</span><br/>
      <span class="ldescdet">CC Interrupt Clear - This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0142c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="3">intr_clear_en_16t18</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">intr_clear_13</td>
        <td class="fldnorm" colspan="1">intr_clear_12</td>
        <td class="fldnorm" colspan="1">intr_clear_11</td>
        <td class="fldnorm" colspan="1">intr_clear_10</td>
        <td class="fldnorm" colspan="1">intr_clear_9</td>
        <td class="fldnorm" colspan="1">intr_clear_8</td>
        <td class="fldnorm" colspan="1">intr_clear_7</td>
        <td class="fldnorm" colspan="1">intr_clear_6</td>
        <td class="fldnorm" colspan="1">intr_clear_5</td>
        <td class="fldnorm" colspan="1">reserved4</td>
        <td class="fldnorm" colspan="1">intr_clear_3</td>
        <td class="fldnorm" colspan="1">intr_clear_2</td>
        <td class="fldnorm" colspan="1">intr_clear_1</td>
        <td class="fldnorm" colspan="1">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_en_16t18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 16 to 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_clear_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Clear for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_953F67BEA99D97E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) pcie_cc_intr1_force</span><br/>
      <span class="sdescdet">CC Interrupt Force 1</span><br/>
      <span class="ldescdet">CC Interrupt Force - This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01430</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff8c000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="fldnorm" colspan="3">intr_force_16t18</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">intr_force_13</td>
        <td class="fldnorm" colspan="1">intr_force_12</td>
        <td class="fldnorm" colspan="1">intr_force_11</td>
        <td class="fldnorm" colspan="1">intr_force_10</td>
        <td class="fldnorm" colspan="1">intr_force_9</td>
        <td class="fldnorm" colspan="1">intr_force_8</td>
        <td class="fldnorm" colspan="1">intr_force_7</td>
        <td class="fldnorm" colspan="1">intr_force_6</td>
        <td class="fldnorm" colspan="1">intr_force_5</td>
        <td class="fldnorm" colspan="1">reserved4</td>
        <td class="fldnorm" colspan="1">intr_force_3</td>
        <td class="fldnorm" colspan="1">intr_force_2</td>
        <td class="fldnorm" colspan="1">intr_force_1</td>
        <td class="fldnorm" colspan="1">reserved0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="13">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_16t18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 16 to 18</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 13</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 12</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 11</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 10</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 9</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 8</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 7</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 6</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 5</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 3</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 2</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intr_force_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force for Status Bit 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">reserved0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9561609DA1FF48B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000440</span> Register(32 bit) pcie_cc_intr2_status_S</span><br/>
      <span class="sdescdet">CC Interrupt Status 2</span><br/>
      <span class="ldescdet">CC Interrupt Status - This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01440</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">wire_access_status</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_status</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wire Access Selected Region<br/>          </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_28C44449FA0A3D03" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000444</span> Register(32 bit) pcie_cc_intr2_high_en_S</span><br/>
      <span class="sdescdet">CC Interrupt High EN 2</span><br/>
      <span class="ldescdet">CC Interrupt High EN - This register enables the interrupts to trigger High interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the high interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01444</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">wire_access_status_high_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_status_high_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wire Access Selected Region High enable<br/>          </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE2D13C2ECE90162" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) pcie_cc_intr2_low_en_S</span><br/>
      <span class="sdescdet">CC Interrupt Low EN 2</span><br/>
      <span class="ldescdet">CC Interrupt Low EN - This register enables the interrupts to trigger Low priority interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the low priority interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01448</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">wire_access_status_low_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_status_low_en</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wire Access Selected Region Low EN<br/>          </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F01BCB76C97EC632" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) pcie_cc_intr2_clear_S</span><br/>
      <span class="sdescdet">CC Interrupt Clear 2</span><br/>
      <span class="ldescdet">CC Interrupt Clear - This register clears the interrupt. Setting to 1 clears the associated status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0144c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">wire_access_status_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_status_clr</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wire Access Selected Region Clear<br/>          </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DCCCCF3FA37A960" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) pcie_cc_intr2_force_S</span><br/>
      <span class="sdescdet">CC Interrupt Force 2</span><br/>
      <span class="ldescdet">CC Interrupt Force - This register forces the interrupt. Setting to 1 forces the associated interrupt status to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a01450</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">wire_access_status_frc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">wire_access_status_frc</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Wire Access Selected Region Force<br/>          </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_pcie_cc_gpreg_pcie_cc_gpreg_map">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
