$date
	Sat Oct 22 23:53:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1039562
b1 &
b1 %
1$
b1 !
1"
#1039563
0"
#1039566
1#
#1039570
b0 &
b0 %
0#
0$
#2038832
b1100 !
1"
#2038834
b1100 &
b1100 %
1$
#2038835
0"
#2038838
b110 &
b110 %
#2038842
b11 &
b11 %
#2038846
b1010 &
b1010 %
#2038850
b101 &
b101 %
#2038854
b10000 &
b10000 %
#2038858
b1000 &
b1000 %
#2038862
b100 &
b100 %
#2038866
b10 &
b10 %
#2038870
b1 &
1#
b1 %
#2038874
b0 &
b0 %
0#
0$
#3014917
b10010 !
1"
#3014918
b10010 &
b10010 %
1$
#3014919
0"
#3014922
b1001 &
b1001 %
#3014926
b11100 &
b11100 %
#3014930
b1110 &
b1110 %
#3014934
b111 &
b111 %
#3014938
b10110 &
b10110 %
#3014942
b1011 &
b1011 %
#3014946
b100010 &
b100010 %
#3014950
b10001 &
b10001 %
#3014954
b110100 &
b110100 %
#3014958
b11010 &
b11010 %
#3014962
b1101 &
b1101 %
#3014966
b101000 &
b101000 %
#3014970
b10100 &
b10100 %
#3014974
b1010 &
b1010 %
#3014978
b101 &
b101 %
#3014982
b10000 &
b10000 %
#3014986
b1000 &
b1000 %
#3014990
b100 &
b100 %
#3014994
b10 &
b10 %
#3014998
b1 &
1#
b1 %
#3015002
b0 &
b0 %
0#
0$
#4500012
