#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Mar  7 16:53:43 2018
# Process ID: 3568
# Current directory: C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Four_Bit_QuAd_1111_synth_1
# Command line: vivado.exe -log RCA_Adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RCA_Adder.tcl
# Log file: C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Four_Bit_QuAd_1111_synth_1/RCA_Adder.vds
# Journal file: C:/Users/s3081701/Documents/Diplomarbeit/Git-Repo/VHDL_source_files/Reconfig_Adders/Reconfig_Adders.runs/Four_Bit_QuAd_1111_synth_1\vivado.jou
#-----------------------------------------------------------
source RCA_Adder.tcl -notrace
