<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="DDR3_MC" device_def="Ti60F225" location="F:\Project\yls\Project\test4\efinity_project" version="2023.1.150.5.11" db_version="20231999" last_change_date="Thu Nov  2 22:24:24 2023" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="1A_MODE_SEL"/>
            <efxpt:iobank name="1B" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="1B_MODE_SEL"/>
            <efxpt:iobank name="2A" iostd="1.2 V LVCMOS" is_dyn_voltage="false" mode_sel_name="2A_MODE_SEL"/>
            <efxpt:iobank name="2B" iostd="1.2 V LVCMOS" is_dyn_voltage="false" mode_sel_name="2B_MODE_SEL"/>
            <efxpt:iobank name="3A" iostd="1.8 V LVCMOS" is_dyn_voltage="false" mode_sel_name="3A_MODE_SEL"/>
            <efxpt:iobank name="3B" iostd="1.5 V LVCMOS" is_dyn_voltage="false" mode_sel_name="3B_MODE_SEL"/>
            <efxpt:iobank name="4A" iostd="1.5 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4A_MODE_SEL"/>
            <efxpt:iobank name="4B" iostd="1.5 V LVCMOS" is_dyn_voltage="false" mode_sel_name="4B_MODE_SEL"/>
            <efxpt:iobank name="BL" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="BL_MODE_SEL"/>
            <efxpt:iobank name="BR" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="BR_MODE_SEL"/>
            <efxpt:iobank name="TL" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="TL_MODE_SEL"/>
            <efxpt:iobank name="TR" iostd="3.3 V LVCMOS" is_dyn_voltage="false" mode_sel_name="TR_MODE_SEL"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
        <efxpt:seu_info>
            <efxpt:seu name="seu" block_def="CONFIG_SEU0" mode="auto" ena_detect="false" wait_interval="0">
                <efxpt:gen_pin>
                    <efxpt:pin name="seu_START" type_name="START" is_bus="false"/>
                    <efxpt:pin name="seu_INJECT_ERROR" type_name="INJECT_ERROR" is_bus="false"/>
                    <efxpt:pin name="seu_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="seu_CONFIG" type_name="CONFIG" is_bus="false"/>
                    <efxpt:pin name="seu_ERROR" type_name="ERROR" is_bus="false"/>
                    <efxpt:pin name="seu_DONE" type_name="DONE" is_bus="false"/>
                </efxpt:gen_pin>
            </efxpt:seu>
        </efxpt:seu_info>
        <efxpt:clkmux_info>
            <efxpt:clkmux name="CLKMUX_B" block_def="CLKMUX_B" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="CLKMUX_L" block_def="CLKMUX_L" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="CLKMUX_R" block_def="CLKMUX_R" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
            <efxpt:clkmux name="CLKMUX_T" block_def="CLKMUX_T" is_mux_bot0_dyn="false" is_mux_bot7_dyn="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="" type_name="ROUTE0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_7" is_bus="true"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_7" is_bus="false"/>
                    <efxpt:pin name="" type_name="ROUTE1" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE2" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="ROUTE3" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_OUT_0" is_bus="false"/>
                    <efxpt:pin name="" type_name="DYN_MUX_SEL_0" is_bus="true"/>
                </efxpt:gen_pin>
            </efxpt:clkmux>
        </efxpt:clkmux_info>
    </efxpt:device_info>
    <efxpt:gpio_info>
        <efxpt:comp_gpio name="FPGA_HDMI_SCL" gpio_def="GPIOR_P_14" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="FPGA_HDMI_SCL_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="FPGA_HDMI_SCL_PULL_UP_ENA" dyn_delay_en_name="FPGA_HDMI_SCL_DLY_ENA" dyn_delay_reset_name="FPGA_HDMI_SCL_DLY_RST" dyn_delay_ctrl_name="FPGA_HDMI_SCL_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="FPGA_HDMI_SCL_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="FPGA_HDMI_SCL_OE" is_register="false" clock_name="" is_clock_inverted="false" name_oen="FPGA_HDMI_SCL_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="FPGA_HDMI_SDA" gpio_def="GPIOR_N_14" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="FPGA_HDMI_SDA_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="FPGA_HDMI_SDA_PULL_UP_ENA" dyn_delay_en_name="FPGA_HDMI_SDA_DLY_ENA" dyn_delay_reset_name="FPGA_HDMI_SDA_DLY_RST" dyn_delay_ctrl_name="FPGA_HDMI_SDA_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="FPGA_HDMI_SDA_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="FPGA_HDMI_SDA_OE" is_register="false" clock_name="" is_clock_inverted="false" name_oen="FPGA_HDMI_SDA_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="HDMI_5V_N" gpio_def="GPIOR_P_15" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="HDMI_5V_N" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="HDMI_5V_N_PULL_UP_ENA" dyn_delay_en_name="HDMI_5V_N_DLY_ENA" dyn_delay_reset_name="HDMI_5V_N_DLY_RST" dyn_delay_ctrl_name="HDMI_5V_N_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="HPD_N" gpio_def="GPIOR_N_15" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="HPD_N" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="LCD_POWER" gpio_def="GPIOR_20" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="LCD_POWER" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[0]" gpio_def="GPIOR_N_05" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[0]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[10]" gpio_def="GPIOR_P_08" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[10]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[11]" gpio_def="GPIOR_N_03" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[11]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[12]" gpio_def="GPIOR_P_01" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[12]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[13]" gpio_def="GPIOR_N_04" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[13]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[14]" gpio_def="GPIOR_P_06" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[14]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[15]" gpio_def="GPIOB_N_11" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[15]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[1]" gpio_def="GPIOR_N_01" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[1]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[2]" gpio_def="GPIOR_P_04" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[2]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[3]" gpio_def="GPIOB_N_04" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[3]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[4]" gpio_def="GPIOR_P_00" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[4]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[5]" gpio_def="GPIOB_P_11" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[5]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[6]" gpio_def="GPIOR_P_03" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[6]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[7]" gpio_def="GPIOR_N_06" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[7]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[8]" gpio_def="GPIOR_N_00" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[8]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="addr[9]" gpio_def="GPIOR_N_07" mode="output" bus_name="addr" io_standard="1.5 V SSTL">
            <efxpt:output_config name="addr[9]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="b_led[0]" gpio_def="GPIOR_21" mode="output" bus_name="b_led" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="b_led[0]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="b_led[1]" gpio_def="GPIOR_22" mode="output" bus_name="b_led" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="b_led[1]" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="ba[0]" gpio_def="GPIOB_N_06" mode="output" bus_name="ba" io_standard="1.5 V SSTL">
            <efxpt:output_config name="ba[0]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="ba[1]" gpio_def="GPIOB_N_10" mode="output" bus_name="ba" io_standard="1.5 V SSTL">
            <efxpt:output_config name="ba[1]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="ba[2]" gpio_def="GPIOR_P_07" mode="output" bus_name="ba" io_standard="1.5 V SSTL">
            <efxpt:output_config name="ba[2]" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="cas" gpio_def="GPIOR_N_02" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="cas" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="cke" gpio_def="GPIOB_N_09" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="cke" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="clk_25m" gpio_def="GPIOL_P_08" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="clk_25m" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="clk_25m_PULL_UP_ENA" dyn_delay_en_name="clk_25m_DLY_ENA" dyn_delay_reset_name="clk_25m_DLY_RST" dyn_delay_ctrl_name="clk_25m_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="clk_p" gpio_def="GPIOR_P_09" mode="clkout" bus_name="" io_standard="1.5 V Differential SSTL">
            <efxpt:output_config name="" name_ddio_lo="" register_option="none" clock_name="tdqss_clk" is_clock_inverted="true" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="12" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="cs" gpio_def="GPIOB_N_08" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="cs" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dm[0]" gpio_def="GPIOB_P_10" mode="output" bus_name="dm" io_standard="1.5 V SSTL">
            <efxpt:output_config name="o_dm_hi[0]" name_ddio_lo="o_dm_lo[0]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dm[1]" gpio_def="GPIOB_P_07" mode="output" bus_name="dm" io_standard="1.5 V SSTL">
            <efxpt:output_config name="o_dm_hi[1]" name_ddio_lo="o_dm_lo[1]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[0]" gpio_def="GPIOB_P_12" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[0]" name_ddio_lo="i_dq_lo[0]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[0]" dyn_delay_en_name="dq[0]_DLY_ENA" dyn_delay_reset_name="dq[0]_DLY_RST" dyn_delay_ctrl_name="dq[0]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[0]" name_ddio_lo="o_dq_lo[0]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[0]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[10]" gpio_def="GPIOB_P_01" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[10]" name_ddio_lo="i_dq_lo[10]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[10]" dyn_delay_en_name="dq[10]_DLY_ENA" dyn_delay_reset_name="dq[10]_DLY_RST" dyn_delay_ctrl_name="dq[10]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[10]" name_ddio_lo="o_dq_lo[10]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[10]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[11]" gpio_def="GPIOB_P_08" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[11]" name_ddio_lo="i_dq_lo[11]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[11]" dyn_delay_en_name="dq[11]_DLY_ENA" dyn_delay_reset_name="dq[11]_DLY_RST" dyn_delay_ctrl_name="dq[11]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[11]" name_ddio_lo="o_dq_lo[11]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[11]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[12]" gpio_def="GPIOB_N_01" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[12]" name_ddio_lo="i_dq_lo[12]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[12]" dyn_delay_en_name="dq[12]_DLY_ENA" dyn_delay_reset_name="dq[12]_DLY_RST" dyn_delay_ctrl_name="dq[12]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[12]" name_ddio_lo="o_dq_lo[12]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[12]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[13]" gpio_def="GPIOB_P_03" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[13]" name_ddio_lo="i_dq_lo[13]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[13]" dyn_delay_en_name="dq[13]_DLY_ENA" dyn_delay_reset_name="dq[13]_DLY_RST" dyn_delay_ctrl_name="dq[13]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[13]" name_ddio_lo="o_dq_lo[13]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[13]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[14]" gpio_def="GPIOB_P_00" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[14]" name_ddio_lo="i_dq_lo[14]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[14]" dyn_delay_en_name="dq[14]_DLY_ENA" dyn_delay_reset_name="dq[14]_DLY_RST" dyn_delay_ctrl_name="dq[14]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[14]" name_ddio_lo="o_dq_lo[14]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[14]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[15]" gpio_def="GPIOB_N_00" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[15]" name_ddio_lo="i_dq_lo[15]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="1" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[15]" dyn_delay_en_name="dq[15]_DLY_ENA" dyn_delay_reset_name="dq[15]_DLY_RST" dyn_delay_ctrl_name="dq[15]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[15]" name_ddio_lo="o_dq_lo[15]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[15]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[1]" gpio_def="GPIOB_N_13" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[1]" name_ddio_lo="i_dq_lo[1]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[1]" dyn_delay_en_name="dq[1]_DLY_ENA" dyn_delay_reset_name="dq[1]_DLY_RST" dyn_delay_ctrl_name="dq[1]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[1]" name_ddio_lo="o_dq_lo[1]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[1]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[2]" gpio_def="GPIOB_P_14" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[2]" name_ddio_lo="i_dq_lo[2]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[2]" dyn_delay_en_name="dq[2]_DLY_ENA" dyn_delay_reset_name="dq[2]_DLY_RST" dyn_delay_ctrl_name="dq[2]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[2]" name_ddio_lo="o_dq_lo[2]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[2]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[3]" gpio_def="GPIOB_N_12" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[3]" name_ddio_lo="i_dq_lo[3]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[3]" dyn_delay_en_name="dq[3]_DLY_ENA" dyn_delay_reset_name="dq[3]_DLY_RST" dyn_delay_ctrl_name="dq[3]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[3]" name_ddio_lo="o_dq_lo[3]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[3]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[4]" gpio_def="GPIOB_N_17" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[4]" name_ddio_lo="i_dq_lo[4]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[4]" dyn_delay_en_name="dq[4]_DLY_ENA" dyn_delay_reset_name="dq[4]_DLY_RST" dyn_delay_ctrl_name="dq[4]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[4]" name_ddio_lo="o_dq_lo[4]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[4]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[5]" gpio_def="GPIOB_P_13" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[5]" name_ddio_lo="i_dq_lo[5]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[5]" dyn_delay_en_name="dq[5]_DLY_ENA" dyn_delay_reset_name="dq[5]_DLY_RST" dyn_delay_ctrl_name="dq[5]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[5]" name_ddio_lo="o_dq_lo[5]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[5]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[6]" gpio_def="GPIOB_N_14" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[6]" name_ddio_lo="i_dq_lo[6]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[6]" dyn_delay_en_name="dq[6]_DLY_ENA" dyn_delay_reset_name="dq[6]_DLY_RST" dyn_delay_ctrl_name="dq[6]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[6]" name_ddio_lo="o_dq_lo[6]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[6]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[7]" gpio_def="GPIOB_P_17" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[7]" name_ddio_lo="i_dq_lo[7]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[7]" dyn_delay_en_name="dq[7]_DLY_ENA" dyn_delay_reset_name="dq[7]_DLY_RST" dyn_delay_ctrl_name="dq[7]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[7]" name_ddio_lo="o_dq_lo[7]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[7]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[8]" gpio_def="GPIOB_N_07" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[8]" name_ddio_lo="i_dq_lo[8]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[8]" dyn_delay_en_name="dq[8]_DLY_ENA" dyn_delay_reset_name="dq[8]_DLY_RST" dyn_delay_ctrl_name="dq[8]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[8]" name_ddio_lo="o_dq_lo[8]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[8]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dq[9]" gpio_def="GPIOB_N_03" mode="inout" bus_name="dq" io_standard="1.5 V SSTL">
            <efxpt:input_config name="i_dq_hi[9]" name_ddio_lo="i_dq_lo[9]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="ddr_dq_PULL_UP_ENA[9]" dyn_delay_en_name="dq[9]_DLY_ENA" dyn_delay_reset_name="dq[9]_DLY_RST" dyn_delay_ctrl_name="dq[9]_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dq_hi[9]" name_ddio_lo="o_dq_lo[9]" register_option="register" clock_name="twd_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dq_oe[9]" is_register="true" clock_name="twd_clk" is_clock_inverted="false" name_oen=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dqs[0]" gpio_def="GPIOB_P_15" mode="inout" bus_name="dqs" io_standard="1.5 V Differential SSTL">
            <efxpt:input_config name="i_dqs_hi[0]" name_ddio_lo="i_dqs_lo[0]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="dqs_PULL_UP_ENA[0]" dyn_delay_en_name="dqs_DLY_ENA[0]" dyn_delay_reset_name="dqs_DLY_RST[0]" dyn_delay_ctrl_name="dqs_DLY_CTRL[0]" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dqs_hi[0]" name_ddio_lo="o_dqs_lo[0]" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dqs_oe[0]" is_register="true" clock_name="tdqss_clk" is_clock_inverted="false" name_oen="o_dqs_n_oe[0]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="dqs[1]" gpio_def="GPIOB_P_02" mode="inout" bus_name="dqs" io_standard="1.5 V Differential SSTL">
            <efxpt:input_config name="i_dqs_hi[1]" name_ddio_lo="i_dqs_lo[1]" conn_type="normal" is_register="true" clock_name="tac_clk" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="dqs_PULL_UP_ENA[1]" dyn_delay_en_name="dqs_DLY_ENA[1]" dyn_delay_reset_name="dqs_DLY_RST[1]" dyn_delay_ctrl_name="dqs_DLY_CTRL[1]" clkmux_buf_name=""/>
            <efxpt:output_config name="o_dqs_hi[1]" name_ddio_lo="o_dqs_lo[1]" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="10" fastclk_name=""/>
            <efxpt:output_enable_config name="o_dqs_oe[1]" is_register="true" clock_name="tdqss_clk" is_clock_inverted="false" name_oen="o_dqs_n_oe[1]"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_clk_n" gpio_def="GPIOR_P_10" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_clk_n_HI" name_ddio_lo="hdmi_tx_clk_n_LO" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_clk_p" gpio_def="GPIOR_N_10" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_clk_p_HI" name_ddio_lo="hdmi_tx_clk_p_LO" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_data_n[0]" gpio_def="GPIOR_P_13" mode="output" bus_name="hdmi_tx_data_n" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_data_n_HI[0]" name_ddio_lo="hdmi_tx_data_n_LO[0]" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_data_n[1]" gpio_def="GPIOR_P_11" mode="output" bus_name="hdmi_tx_data_n" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_data_n_HI[1]" name_ddio_lo="hdmi_tx_data_n_LO[1]" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_data_n[2]" gpio_def="GPIOR_P_12" mode="output" bus_name="hdmi_tx_data_n" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_data_n_HI[2]" name_ddio_lo="hdmi_tx_data_n_LO[2]" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_data_p[0]" gpio_def="GPIOR_N_13" mode="output" bus_name="hdmi_tx_data_p" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_data_p_HI[0]" name_ddio_lo="hdmi_tx_data_p_LO[0]" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_data_p[1]" gpio_def="GPIOR_N_11" mode="output" bus_name="hdmi_tx_data_p" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_data_p_HI[1]" name_ddio_lo="hdmi_tx_data_p_LO[1]" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="hdmi_tx_data_p[2]" gpio_def="GPIOR_N_12" mode="output" bus_name="hdmi_tx_data_p" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="hdmi_tx_data_p_HI[2]" name_ddio_lo="hdmi_tx_data_p_LO[2]" register_option="register" clock_name="hdmi_tx_fast_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="mdc_o" gpio_def="GPIOL_N_11" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="mdc_o_HI" name_ddio_lo="mdc_o_LO" register_option="register" clock_name="clk_10m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="mdc_o1" gpio_def="GPIOL_N_10" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="mdc_o1_HI" name_ddio_lo="mdc_o1_LO" register_option="register" clock_name="clk_10m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="mdio_io" gpio_def="GPIOL_P_11" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="mdio_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="mdio_io_PULL_UP_ENA" dyn_delay_en_name="mdio_io_DLY_ENA" dyn_delay_reset_name="mdio_io_DLY_RST" dyn_delay_ctrl_name="mdio_io_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="mdio_o" name_ddio_lo="" register_option="none" clock_name="clk_10m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="mdio_oe" is_register="false" clock_name="clk_10m" is_clock_inverted="false" name_oen="mdio_io_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="mdio_io1" gpio_def="GPIOL_N_02" mode="inout" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="mdio_io1_IN" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="mdio_io1_PULL_UP_ENA" dyn_delay_en_name="mdio_io1_DLY_ENA" dyn_delay_reset_name="mdio_io1_DLY_RST" dyn_delay_ctrl_name="mdio_io1_DLY_CTRL" clkmux_buf_name=""/>
            <efxpt:output_config name="mdio_io1_OUT" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
            <efxpt:output_enable_config name="mdio_io1_OE" is_register="false" clock_name="" is_clock_inverted="false" name_oen="mdio_io1_OEN"/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="nrst" gpio_def="GPIOR_27" mode="input" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="nrst" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="nrst_PULL_UP_ENA" dyn_delay_en_name="nrst_DLY_ENA" dyn_delay_reset_name="nrst_DLY_RST" dyn_delay_ctrl_name="nrst_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="o_lcd_rstn" gpio_def="GPIOR_18" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="o_lcd_rstn" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="odt" gpio_def="GPIOB_P_06" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="odt" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="phy_rst_n" gpio_def="GPIOL_01" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="phy_rst_n" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="phy_rst_n1" gpio_def="GPIOL_02" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="phy_rst_n1" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="ras" gpio_def="GPIOR_P_02" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="ras" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="reset" gpio_def="GPIOR_N_08" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="reset" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rx_dv" gpio_def="GPIOL_N_08" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rx_dv_HI" name_ddio_lo="rx_dv_LO" conn_type="normal" is_register="true" clock_name="rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="true" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rx_dv_PULL_UP_ENA" dyn_delay_en_name="rx_dv_DLY_ENA" dyn_delay_reset_name="rx_dv_DLY_RST" dyn_delay_ctrl_name="rx_dv_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rx_dv1" gpio_def="GPIOL_N_18" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rx_dv1_HI" name_ddio_lo="rx_dv1_LO" conn_type="normal" is_register="true" clock_name="rxc1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rx_dv1_PULL_UP_ENA" dyn_delay_en_name="rx_dv1_DLY_ENA" dyn_delay_reset_name="rx_dv1_DLY_RST" dyn_delay_ctrl_name="rx_dv1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxc" gpio_def="GPIOL_P_09" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxc" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="15" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxc_PULL_UP_ENA" dyn_delay_en_name="rxc_DLY_ENA" dyn_delay_reset_name="rxc_DLY_RST" dyn_delay_ctrl_name="rxc_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxc1" gpio_def="GPIOL_P_10" mode="input" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxc1" name_ddio_lo="" conn_type="gclk" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="15" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxc1_PULL_UP_ENA" dyn_delay_en_name="rxc1_DLY_ENA" dyn_delay_reset_name="rxc1_DLY_RST" dyn_delay_ctrl_name="rxc1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd1[0]" gpio_def="GPIOL_P_17" mode="input" bus_name="rxd1" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd1_HI[0]" name_ddio_lo="rxd1_LO[0]" conn_type="normal" is_register="true" clock_name="rxc1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd1_PULL_UP_ENA[0]" dyn_delay_en_name="rxd1_DLY_ENA[0]" dyn_delay_reset_name="rxd1_DLY_RST[0]" dyn_delay_ctrl_name="rxd1_DLY_CTRL[0]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd1[1]" gpio_def="GPIOL_N_17" mode="input" bus_name="rxd1" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd1_HI[1]" name_ddio_lo="rxd1_LO[1]" conn_type="normal" is_register="true" clock_name="rxc1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd1_PULL_UP_ENA[1]" dyn_delay_en_name="rxd1_DLY_ENA[1]" dyn_delay_reset_name="rxd1_DLY_RST[1]" dyn_delay_ctrl_name="rxd1_DLY_CTRL[1]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd1[2]" gpio_def="GPIOL_N_16" mode="input" bus_name="rxd1" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd1_HI[2]" name_ddio_lo="rxd1_LO[2]" conn_type="normal" is_register="true" clock_name="rxc1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd1_PULL_UP_ENA[2]" dyn_delay_en_name="rxd1_DLY_ENA[2]" dyn_delay_reset_name="rxd1_DLY_RST[2]" dyn_delay_ctrl_name="rxd1_DLY_CTRL[2]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd1[3]" gpio_def="GPIOL_N_13" mode="input" bus_name="rxd1" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd1_HI[3]" name_ddio_lo="rxd1_LO[3]" conn_type="normal" is_register="true" clock_name="rxc1" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd1_PULL_UP_ENA[3]" dyn_delay_en_name="rxd1_DLY_ENA[3]" dyn_delay_reset_name="rxd1_DLY_RST[3]" dyn_delay_ctrl_name="rxd1_DLY_CTRL[3]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd[0]" gpio_def="GPIOL_N_07" mode="input" bus_name="rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd_hi_i[0]" name_ddio_lo="rxd_lo_i[0]" conn_type="normal" is_register="true" clock_name="rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd_PULL_UP_ENA[0]" dyn_delay_en_name="rxd_DLY_ENA[0]" dyn_delay_reset_name="rxd_DLY_RST[0]" dyn_delay_ctrl_name="rxd_DLY_CTRL[0]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd[1]" gpio_def="GPIOL_N_06" mode="input" bus_name="rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd_hi_i[1]" name_ddio_lo="rxd_lo_i[1]" conn_type="normal" is_register="true" clock_name="rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd_PULL_UP_ENA[1]" dyn_delay_en_name="rxd_DLY_ENA[1]" dyn_delay_reset_name="rxd_DLY_RST[1]" dyn_delay_ctrl_name="rxd_DLY_CTRL[1]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd[2]" gpio_def="GPIOL_P_00" mode="input" bus_name="rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd_hi_i[2]" name_ddio_lo="rxd_lo_i[2]" conn_type="normal" is_register="true" clock_name="rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd_PULL_UP_ENA[2]" dyn_delay_en_name="rxd_DLY_ENA[2]" dyn_delay_reset_name="rxd_DLY_RST[2]" dyn_delay_ctrl_name="rxd_DLY_CTRL[2]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="rxd[3]" gpio_def="GPIOL_N_05" mode="input" bus_name="rxd" io_standard="1.8 V LVCMOS">
            <efxpt:input_config name="rxd_hi_i[3]" name_ddio_lo="rxd_lo_i[3]" conn_type="normal" is_register="true" clock_name="rxc" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="resync" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="rxd_PULL_UP_ENA[3]" dyn_delay_en_name="rxd_DLY_ENA[3]" dyn_delay_reset_name="rxd_DLY_RST[3]" dyn_delay_ctrl_name="rxd_DLY_CTRL[3]" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="tx_en_o" gpio_def="GPIOL_N_00" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="tx_en_o_HI" name_ddio_lo="tx_en_o_LO" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="tx_en_o1" gpio_def="GPIOL_P_13" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="tx_en_o1_HI" name_ddio_lo="tx_en_o1_LO" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txc" gpio_def="GPIOL_P_07" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txc_hi_o" name_ddio_lo="txc_lo_o" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txc1" gpio_def="GPIOL_P_16" mode="output" bus_name="" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txc1_HI" name_ddio_lo="txc1_LO" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd1[0]" gpio_def="GPIOL_P_15" mode="output" bus_name="txd1" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd1_HI[0]" name_ddio_lo="txd1_LO[0]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd1[1]" gpio_def="GPIOL_P_14" mode="output" bus_name="txd1" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd1_HI[1]" name_ddio_lo="txd1_LO[1]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd1[2]" gpio_def="GPIOL_N_14" mode="output" bus_name="txd1" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd1_HI[2]" name_ddio_lo="txd1_LO[2]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd1[3]" gpio_def="GPIOL_N_09" mode="output" bus_name="txd1" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd1_HI[3]" name_ddio_lo="txd1_LO[3]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd[0]" gpio_def="GPIOL_P_06" mode="output" bus_name="txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd_hi_o[0]" name_ddio_lo="txd_lo_o[0]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd[1]" gpio_def="GPIOL_P_05" mode="output" bus_name="txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd_hi_o[1]" name_ddio_lo="txd_lo_o[1]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd[2]" gpio_def="GPIOL_P_12" mode="output" bus_name="txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd_hi_o[2]" name_ddio_lo="txd_lo_o[2]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="txd[3]" gpio_def="GPIOL_N_12" mode="output" bus_name="txd" io_standard="1.8 V LVCMOS">
            <efxpt:output_config name="txd_hi_o[3]" name_ddio_lo="txd_lo_o[3]" register_option="register" clock_name="clk_125m" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="resync" delay="0" is_serial="false" drive_strength="4" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="uart_rx" gpio_def="GPIOR_15" mode="input" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:input_config name="uart_rx" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="uart_rx_PULL_UP_ENA" dyn_delay_en_name="uart_rx_DLY_ENA" dyn_delay_reset_name="uart_rx_DLY_RST" dyn_delay_ctrl_name="uart_rx_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="uart_tx" gpio_def="GPIOR_12" mode="output" bus_name="" io_standard="3.3 V LVCMOS">
            <efxpt:output_config name="uart_tx" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="2" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="verf0" gpio_def="GPIOB_P_09" mode="input" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:input_config name="verf0" name_ddio_lo="" conn_type="vref" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="verf0_PULL_UP_ENA" dyn_delay_en_name="verf0_DLY_ENA" dyn_delay_reset_name="verf0_DLY_RST" dyn_delay_ctrl_name="verf0_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="vref1" gpio_def="GPIOB_P_04" mode="input" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:input_config name="vref1" name_ddio_lo="" conn_type="vref" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none" is_bus_hold="false" delay="0" is_serial="false" is_dyn_delay="false" fastclk_name="" pullup_ena_name="vref1_PULL_UP_ENA" dyn_delay_en_name="vref1_DLY_ENA" dyn_delay_reset_name="vref1_DLY_RST" dyn_delay_ctrl_name="vref1_DLY_CTRL" clkmux_buf_name=""/>
        </efxpt:comp_gpio>
        <efxpt:comp_gpio name="we" gpio_def="GPIOR_P_05" mode="output" bus_name="" io_standard="1.5 V SSTL">
            <efxpt:output_config name="we" name_ddio_lo="" register_option="register" clock_name="tdqss_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" delay="0" is_serial="false" drive_strength="8" fastclk_name=""/>
        </efxpt:comp_gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
        <efxpt:bus name="dqs" mode="inout" msb="1" lsb="0"/>
        <efxpt:bus name="dm" mode="output" msb="1" lsb="0"/>
        <efxpt:bus name="ba" mode="output" msb="2" lsb="0"/>
        <efxpt:bus name="addr" mode="output" msb="15" lsb="0"/>
        <efxpt:bus name="dq" mode="inout" msb="15" lsb="0"/>
        <efxpt:bus name="b_led" mode="output" msb="1" lsb="0"/>
        <efxpt:bus name="hdmi_tx_data_n" mode="output" msb="2" lsb="0"/>
        <efxpt:bus name="hdmi_tx_data_p" mode="output" msb="2" lsb="0"/>
        <efxpt:bus name="rxd" mode="input" msb="3" lsb="0"/>
        <efxpt:bus name="rxd1" mode="input" msb="3" lsb="0"/>
        <efxpt:bus name="txd" mode="output" msb="3" lsb="0"/>
        <efxpt:bus name="txd1" mode="output" msb="3" lsb="0"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="DDR3_PLL" pll_def="PLL_BL0" ref_clock_name="clk_25m" ref_clock_freq="25.0000" multiplier="4" pre_divider="1" post_divider="2" reset_name="DDR3_PLL_RSTN" locked_name="DDR3_PLL_LOCK" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="core" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="DDR3_PLL_CLKOUT4" feedback_mode="core"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="shift_ena" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="shift" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="shift_sel" type_name="SHIFT_SEL" is_bus="false"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="tdqss_clk" number="0" out_divider="4" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="core_clk" number="1" out_divider="8" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="tac_clk" number="2" out_divider="4" is_dyn_phase="true" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="twd_clk" number="3" out_divider="4" is_dyn_phase="false" phase_setting="2" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="DDR3_PLL_CLKOUT4" number="4" out_divider="16" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="SYS_PLL" pll_def="PLL_TL0" ref_clock_name="clk_25m" ref_clock_freq="25.0000" multiplier="4" pre_divider="1" post_divider="4" reset_name="SYS_PLL_RSTN" locked_name="SYS_PLL_LOCK" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="core" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="sys_clk" feedback_mode="core"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="sys_clk" number="0" out_divider="10" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="i_sysclk_div_2" number="3" out_divider="17" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="clk_125m" number="1" out_divider="8" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="clk_10m" number="2" out_divider="100" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="hdmi_rx_pll" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="148.5000" multiplier="2" pre_divider="1" post_divider="1" reset_name="hdmi_rx_pll_RSTN" locked_name="hdmi_rx_pll_LOCKED" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="hdmi_rx_slow_clk_2x" feedback_mode="core"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="hdmi_rx_slow_clk_2x" number="0" out_divider="10" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="hdmi_rx_fast_clk" number="1" out_divider="4" is_dyn_phase="false" phase_setting="1" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="hdmi_tx_fast_clk" number="2" out_divider="4" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="hdmi_rx_slow_clk" number="3" out_divider="20" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
        <efxpt:pll name="mipi_tx_pll" pll_def="PLL_BR0" ref_clock_name="clk_25m" ref_clock_freq="25.0000" multiplier="4" pre_divider="1" post_divider="1" reset_name="o_mipi_pll_rstn" locked_name="i_mipi_tx_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:adv_prop ref_clock_mode="core" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="mipi_fb" feedback_mode="core"/>
            <efxpt:gen_pin>
                <efxpt:pin name="" type_name="SHIFT_ENA" is_bus="false"/>
                <efxpt:pin name="" type_name="DESKEWED" is_bus="false"/>
                <efxpt:pin name="" type_name="SHIFT" is_bus="true"/>
                <efxpt:pin name="" type_name="SHIFT_SEL" is_bus="true"/>
            </efxpt:gen_pin>
            <efxpt:comp_output_clock name="mipi_fb" number="0" out_divider="32" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="i_mipi_txc_sclk" number="1" out_divider="8" is_dyn_phase="false" phase_setting="6" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="i_mipi_txd_sclk" number="2" out_divider="8" is_dyn_phase="false" phase_setting="2" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_output_clock name="i_mipi_tx_pclk" number="3" out_divider="32" is_dyn_phase="false" phase_setting="0" is_inverted="false">
                <efxpt:gen_pin/>
            </efxpt:comp_output_clock>
            <efxpt:comp_prop/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:osc_info>
        <efxpt:osc name="osc_inst1" osc_def="OSC_0" frequency="DIV2">
            <efxpt:gen_pin>
                <efxpt:pin name="osc_clk" type_name="CLKOUT" is_bus="false"/>
                <efxpt:pin name="osc_en" type_name="ENA" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:osc>
    </efxpt:osc_info>
    <efxpt:lvds_info>
        <efxpt:lvds name="hdmi_rx_clk" lvds_def="GPIOR_PN_19" ops_type="rx">
            <efxpt:adv_lrx_info pll_instance="" fast_clock_name="" slow_clock_name="" in_bname="hdmi_rx_clk_RX_DATA" reset_name="hdmi_rx_clk_RX_RST" conn_type="pll_clkin" clkmux_buf_name="" delay="0" delay_mode="static" is_fifo="false" is_half_rate="false" is_serial="false" serial_width="8" is_voc_driver="true" termination="on" is_slvs="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="hdmi_rx_clk_RX_DATA" type_name="IN" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_FIFO_EMPTY" type_name="FIFO_EMPTY" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_LOCK" type_name="LOCK" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_TERM" type_name="TERM" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_ENA" type_name="ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_DLY_RST" type_name="DLY_RST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_RST" type_name="INRST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_DLY_INC" type_name="DLY_INC" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_DLY_ENA" type_name="DLY_ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_FIFO_RD" type_name="FIFO_RD" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_clk_RX_DBG" type_name="DBG" is_bus="true"/>
                    <efxpt:pin name="" type_name="INFASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="FIFOCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="INSLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:adv_lrx_info>
        </efxpt:lvds>
        <efxpt:lvds name="hdmi_rx_d0" lvds_def="GPIOR_PN_16" ops_type="rx">
            <efxpt:adv_lrx_info pll_instance="" fast_clock_name="hdmi_rx_fast_clk" slow_clock_name="hdmi_rx_slow_clk" in_bname="hdmi_rx_d0_RX_DATA" reset_name="hdmi_rx_d0_RX_RST" conn_type="normal" clkmux_buf_name="" delay="16" delay_mode="static" is_fifo="false" is_half_rate="true" is_serial="true" serial_width="10" is_voc_driver="true" termination="on" is_slvs="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="hdmi_rx_d0_RX_DATA" type_name="IN" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_FIFO_EMPTY" type_name="FIFO_EMPTY" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_LOCK" type_name="LOCK" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_TERM" type_name="TERM" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_ENA" type_name="ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_DLY_RST" type_name="DLY_RST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_RST" type_name="INRST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_DLY_INC" type_name="DLY_INC" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_DLY_ENA" type_name="DLY_ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_FIFO_RD" type_name="FIFO_RD" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d0_RX_DBG" type_name="DBG" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_fast_clk" type_name="INFASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="FIFOCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="hdmi_rx_slow_clk" type_name="INSLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:adv_lrx_info>
        </efxpt:lvds>
        <efxpt:lvds name="hdmi_rx_d1" lvds_def="GPIOR_PN_18" ops_type="rx">
            <efxpt:adv_lrx_info pll_instance="" fast_clock_name="hdmi_rx_fast_clk" slow_clock_name="hdmi_rx_slow_clk" in_bname="hdmi_rx_d1_RX_DATA" reset_name="hdmi_rx_d1_RX_RST" conn_type="normal" clkmux_buf_name="" delay="16" delay_mode="static" is_fifo="false" is_half_rate="true" is_serial="true" serial_width="10" is_voc_driver="true" termination="on" is_slvs="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="hdmi_rx_d1_RX_DATA" type_name="IN" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_FIFO_EMPTY" type_name="FIFO_EMPTY" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_LOCK" type_name="LOCK" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_TERM" type_name="TERM" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_ENA" type_name="ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_DLY_RST" type_name="DLY_RST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_RST" type_name="INRST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_DLY_INC" type_name="DLY_INC" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_DLY_ENA" type_name="DLY_ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_FIFO_RD" type_name="FIFO_RD" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d1_RX_DBG" type_name="DBG" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_fast_clk" type_name="INFASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="FIFOCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="hdmi_rx_slow_clk" type_name="INSLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:adv_lrx_info>
        </efxpt:lvds>
        <efxpt:lvds name="hdmi_rx_d2" lvds_def="GPIOR_PN_17" ops_type="rx">
            <efxpt:adv_lrx_info pll_instance="" fast_clock_name="hdmi_rx_fast_clk" slow_clock_name="hdmi_rx_slow_clk" in_bname="hdmi_rx_d2_RX_DATA" reset_name="hdmi_rx_d2_RX_RST" conn_type="normal" clkmux_buf_name="" delay="0" delay_mode="static" is_fifo="false" is_half_rate="true" is_serial="true" serial_width="10" is_voc_driver="true" termination="on" is_slvs="false">
                <efxpt:gen_pin>
                    <efxpt:pin name="hdmi_rx_d2_RX_DATA" type_name="IN" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_FIFO_EMPTY" type_name="FIFO_EMPTY" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_LOCK" type_name="LOCK" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_TERM" type_name="TERM" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_ENA" type_name="ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_DLY_RST" type_name="DLY_RST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_RST" type_name="INRST" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_DLY_INC" type_name="DLY_INC" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_DLY_ENA" type_name="DLY_ENA" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_FIFO_RD" type_name="FIFO_RD" is_bus="false"/>
                    <efxpt:pin name="hdmi_rx_d2_RX_DBG" type_name="DBG" is_bus="true"/>
                    <efxpt:pin name="hdmi_rx_fast_clk" type_name="INFASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="" type_name="FIFOCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="hdmi_rx_slow_clk" type_name="INSLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:adv_lrx_info>
        </efxpt:lvds>
    </efxpt:lvds_info>
    <efxpt:jtag_info>
        <efxpt:jtag name="jtag_inst1" jtag_def="JTAG_USER1">
            <efxpt:gen_pin>
                <efxpt:pin name="jtag_inst1_CAPTURE" type_name="CAPTURE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_DRCK" type_name="DRCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RESET" type_name="RESET" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RUNTEST" type_name="RUNTEST" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SEL" type_name="SEL" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SHIFT" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TCK" type_name="TCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDI" type_name="TDI" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TMS" type_name="TMS" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_UPDATE" type_name="UPDATE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDO" type_name="TDO" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:jtag>
    </efxpt:jtag_info>
    <efxpt:mipi_dphy_info>
        <efxpt:mipi_dphy name="mipi_dp_clk" block_def="GPIOT_PN_09" ops_type="tx">
            <efxpt:tx_info mode="clock lane" is_reversible="false" delay="10">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_dp_clk_HS_OUT" type_name="HS_OUT" is_bus="true"/>
                    <efxpt:pin name="mipi_dp_clk_LP_N_OUT" type_name="LP_N_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_LP_P_OUT" type_name="LP_P_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_LP_P_IN" type_name="LP_P_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_LP_N_IN" type_name="LP_N_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_HS_OE" type_name="HS_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_LP_P_OE" type_name="LP_P_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_clk_LP_N_OE" type_name="LP_N_OE" is_bus="false"/>
                    <efxpt:pin name="i_mipi_txc_sclk" type_name="FASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="i_mipi_tx_pclk" type_name="SLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:tx_info>
        </efxpt:mipi_dphy>
        <efxpt:mipi_dphy name="mipi_dp_data0" block_def="GPIOT_PN_10" ops_type="tx">
            <efxpt:tx_info mode="data lane" is_reversible="false" delay="0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_dp_data0_HS_OUT" type_name="HS_OUT" is_bus="true"/>
                    <efxpt:pin name="mipi_dp_data0_LP_N_OUT" type_name="LP_N_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_LP_P_OUT" type_name="LP_P_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_LP_P_IN" type_name="LP_P_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_LP_N_IN" type_name="LP_N_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_HS_OE" type_name="HS_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_LP_P_OE" type_name="LP_P_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data0_LP_N_OE" type_name="LP_N_OE" is_bus="false"/>
                    <efxpt:pin name="i_mipi_txd_sclk" type_name="FASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="i_mipi_tx_pclk" type_name="SLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:tx_info>
        </efxpt:mipi_dphy>
        <efxpt:mipi_dphy name="mipi_dp_data1" block_def="GPIOT_PN_07" ops_type="tx">
            <efxpt:tx_info mode="data lane" is_reversible="false" delay="0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_dp_data1_HS_OUT" type_name="HS_OUT" is_bus="true"/>
                    <efxpt:pin name="mipi_dp_data1_LP_N_OUT" type_name="LP_N_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_LP_P_OUT" type_name="LP_P_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_LP_P_IN" type_name="LP_P_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_LP_N_IN" type_name="LP_N_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_HS_OE" type_name="HS_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_LP_P_OE" type_name="LP_P_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data1_LP_N_OE" type_name="LP_N_OE" is_bus="false"/>
                    <efxpt:pin name="i_mipi_txd_sclk" type_name="FASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="i_mipi_tx_pclk" type_name="SLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:tx_info>
        </efxpt:mipi_dphy>
        <efxpt:mipi_dphy name="mipi_dp_data2" block_def="GPIOT_PN_11" ops_type="tx">
            <efxpt:tx_info mode="data lane" is_reversible="false" delay="0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_dp_data2_HS_OUT" type_name="HS_OUT" is_bus="true"/>
                    <efxpt:pin name="mipi_dp_data2_LP_N_OUT" type_name="LP_N_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_LP_P_OUT" type_name="LP_P_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_LP_P_IN" type_name="LP_P_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_LP_N_IN" type_name="LP_N_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_HS_OE" type_name="HS_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_LP_P_OE" type_name="LP_P_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data2_LP_N_OE" type_name="LP_N_OE" is_bus="false"/>
                    <efxpt:pin name="i_mipi_txd_sclk" type_name="FASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="i_mipi_tx_pclk" type_name="SLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:tx_info>
        </efxpt:mipi_dphy>
        <efxpt:mipi_dphy name="mipi_dp_data3" block_def="GPIOT_PN_06" ops_type="tx">
            <efxpt:tx_info mode="data lane" is_reversible="false" delay="0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_dp_data3_HS_OUT" type_name="HS_OUT" is_bus="true"/>
                    <efxpt:pin name="mipi_dp_data3_LP_N_OUT" type_name="LP_N_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_LP_P_OUT" type_name="LP_P_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_LP_P_IN" type_name="LP_P_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_LP_N_IN" type_name="LP_N_IN" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_RST" type_name="RST" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_HS_OE" type_name="HS_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_LP_P_OE" type_name="LP_P_OE" is_bus="false"/>
                    <efxpt:pin name="mipi_dp_data3_LP_N_OE" type_name="LP_N_OE" is_bus="false"/>
                    <efxpt:pin name="i_mipi_txd_sclk" type_name="FASTCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="i_mipi_tx_pclk" type_name="SLOWCLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                </efxpt:gen_pin>
            </efxpt:tx_info>
        </efxpt:mipi_dphy>
    </efxpt:mipi_dphy_info>
</efxpt:design_db>
