<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>35</order>
	</message>
	<resource>
		<res_id>5</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>5.8560</delay>
		<module_name>mac_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>31.0000</unit_area>
		<comb_area>31.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>3</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_MuxB_32_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>42</opcode>
		<opcode>43</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>44</opcode>
		<opcode>45</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.8130</delay>
		<module_name>mac_Add_16Ux1U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Sub_32Sx13U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>load_input</thread>
		<op>
			<id>12412</id>
			<opcode>11</opcode>
			<source_loc>18326</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12413</id>
			<opcode>12</opcode>
			<source_loc>18330</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12414</id>
			<opcode>13</opcode>
			<source_loc>18336</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12415</id>
			<opcode>14</opcode>
			<source_loc>18342</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="14">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12416</id>
			<opcode>18</opcode>
			<source_loc>18345</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12417</id>
			<opcode>16</opcode>
			<source_loc>18364</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12418</id>
			<opcode>17</opcode>
			<source_loc>18435</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12419</id>
			<opcode>18</opcode>
			<source_loc>20815</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12420</id>
			<opcode>17</opcode>
			<source_loc>20766</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>12224</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1698,20772</sub_loc>
		</source_loc>
		<op>
			<id>12432</id>
			<opcode>43</opcode>
			<source_loc>12224</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>WE0</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>12226</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1697,20790</sub_loc>
		</source_loc>
		<op>
			<id>12433</id>
			<opcode>45</opcode>
			<source_loc>12226</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>WE0</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12421</id>
			<opcode>19</opcode>
			<source_loc>18505</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12422</id>
			<opcode>20</opcode>
			<source_loc>18396</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12423</id>
			<opcode>17</opcode>
			<source_loc>18558</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12424</id>
			<opcode>22</opcode>
			<source_loc>18561</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12425</id>
			<opcode>13</opcode>
			<source_loc>18336</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12426</id>
			<opcode>19</opcode>
			<source_loc>18215</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12427</id>
			<opcode>23</opcode>
			<source_loc>18326</source_loc>
			<port>
				<name>in2</name>
				<datatype W="17">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>18</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.7600</delay>
		<module_name>mac_Add_13Sx1U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>46</opcode>
		<opcode>47</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>48</opcode>
		<opcode>49</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>34.0000</unit_area>
		<comb_area>34.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.7910</delay>
		<module_name>mac_Equal_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>23.0000</unit_area>
		<comb_area>23.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>50</opcode>
		<opcode>51</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>41</res_id>
		<opcode>52</opcode>
		<opcode>53</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.3550</delay>
		<module_name>mac_N_Mux_32_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Sx2U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>34.0000</unit_area>
		<comb_area>34.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>compute_kernel</thread>
		<op>
			<id>12434</id>
			<opcode>11</opcode>
			<source_loc>18003</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12435</id>
			<opcode>12</opcode>
			<source_loc>18007</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12436</id>
			<opcode>13</opcode>
			<source_loc>18021</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12437</id>
			<opcode>14</opcode>
			<source_loc>18025</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="14">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12438</id>
			<opcode>18</opcode>
			<source_loc>18028</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12439</id>
			<opcode>17</opcode>
			<source_loc>20452</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12440</id>
			<opcode>24</opcode>
			<source_loc>18078</source_loc>
			<port>
				<name>in2</name>
				<datatype W="13">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="13">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12245</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1697,18079</sub_loc>
		</source_loc>
		<op>
			<id>12472</id>
			<opcode>46</opcode>
			<source_loc>12245</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>Q1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12442</id>
			<opcode>24</opcode>
			<source_loc>18089</source_loc>
			<port>
				<name>in2</name>
				<datatype W="13">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="13">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12247</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1698,18090</sub_loc>
		</source_loc>
		<op>
			<id>12473</id>
			<opcode>48</opcode>
			<source_loc>12247</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>Q1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12249</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1697,18074</sub_loc>
		</source_loc>
		<op>
			<id>12474</id>
			<opcode>46</opcode>
			<source_loc>12249</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>Q1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12251</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1698,18085</sub_loc>
		</source_loc>
		<op>
			<id>12475</id>
			<opcode>48</opcode>
			<source_loc>12251</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>Q1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12446</id>
			<opcode>18</opcode>
			<source_loc>20816</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12447</id>
			<opcode>18</opcode>
			<source_loc>20816</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12448</id>
			<opcode>12</opcode>
			<source_loc>18091</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12449</id>
			<opcode>16</opcode>
			<source_loc>18092</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12450</id>
			<opcode>26</opcode>
			<source_loc>18095</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12451</id>
			<opcode>28</opcode>
			<source_loc>18099</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12452</id>
			<opcode>17</opcode>
			<source_loc>20453</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12453</id>
			<opcode>29</opcode>
			<source_loc>20454</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>12253</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1700,18110</sub_loc>
		</source_loc>
		<op>
			<id>12476</id>
			<opcode>51</opcode>
			<source_loc>12253</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>WE0</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12454</id>
			<opcode>29</opcode>
			<source_loc>20454</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>12254</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1699,18105</sub_loc>
		</source_loc>
		<op>
			<id>12477</id>
			<opcode>53</opcode>
			<source_loc>12254</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>WE0</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12455</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20817,18113</sub_loc>
		</source_loc>
		<op>
			<id>12456</id>
			<opcode>30</opcode>
			<source_loc>20817,18113</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12457</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20818,18115</sub_loc>
		</source_loc>
		<op>
			<id>12458</id>
			<opcode>30</opcode>
			<source_loc>20818,18115</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12459</id>
			<opcode>24</opcode>
			<source_loc>17907</source_loc>
			<port>
				<name>in2</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12460</id>
			<opcode>17</opcode>
			<source_loc>18119</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12461</id>
			<opcode>32</opcode>
			<source_loc>18122</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12462</id>
			<opcode>33</opcode>
			<source_loc>18068</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12463</id>
			<opcode>22</opcode>
			<source_loc>18125</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="13">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12464</id>
			<opcode>13</opcode>
			<source_loc>18021</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12465</id>
			<opcode>17</opcode>
			<source_loc>18178</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12466</id>
			<opcode>19</opcode>
			<source_loc>17908</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12467</id>
			<opcode>23</opcode>
			<source_loc>18003</source_loc>
			<port>
				<name>in2</name>
				<datatype W="17">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>29</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.3550</delay>
		<module_name>mac_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>54</opcode>
		<opcode>55</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>43</res_id>
		<opcode>56</opcode>
		<opcode>57</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Sub_32Sx7U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>store_output</thread>
		<op>
			<id>12482</id>
			<opcode>12</opcode>
			<source_loc>17621</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12483</id>
			<opcode>12</opcode>
			<source_loc>17623</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12484</id>
			<opcode>11</opcode>
			<source_loc>17633</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12485</id>
			<opcode>13</opcode>
			<source_loc>17643</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12486</id>
			<opcode>35</opcode>
			<source_loc>17681</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>12487</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17684,17682</sub_loc>
		</source_loc>
		<op>
			<id>12488</id>
			<opcode>36</opcode>
			<source_loc>17684,17682</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12489</id>
			<opcode>16</opcode>
			<source_loc>17703</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12490</id>
			<opcode>17</opcode>
			<source_loc>20883</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>12283</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1699,20916</sub_loc>
		</source_loc>
		<op>
			<id>12502</id>
			<opcode>54</opcode>
			<source_loc>12283</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>Q1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>12285</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1700,20899</sub_loc>
		</source_loc>
		<op>
			<id>12503</id>
			<opcode>56</opcode>
			<source_loc>12285</source_loc>
			<port>
				<name>CLK</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>Q1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12493</id>
			<opcode>18</opcode>
			<source_loc>20931</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12494</id>
			<opcode>17</opcode>
			<source_loc>17815</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12495</id>
			<opcode>19</opcode>
			<source_loc>17824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12496</id>
			<opcode>20</opcode>
			<source_loc>17735</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12497</id>
			<opcode>17</opcode>
			<source_loc>17827</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12498</id>
			<opcode>38</opcode>
			<source_loc>17830</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12499</id>
			<opcode>13</opcode>
			<source_loc>17643</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12500</id>
			<opcode>19</opcode>
			<source_loc>17513</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12501</id>
			<opcode>23</opcode>
			<source_loc>17633</source_loc>
			<port>
				<name>in2</name>
				<datatype W="17">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>33</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>back_method_0</thread>
		<op>
			<id>12505</id>
			<opcode>29</opcode>
			<source_loc>14118</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12506</id>
			<opcode>17</opcode>
			<source_loc>14094</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12507</id>
			<opcode>39</opcode>
			<source_loc>14094</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12508</id>
			<opcode>17</opcode>
			<source_loc>14127</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12509</id>
			<opcode>40</opcode>
			<source_loc>20933</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12510</id>
			<opcode>18</opcode>
			<source_loc>20932</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>35</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>ready_arb</thread>
		<op>
			<id>12513</id>
			<opcode>41</opcode>
			<source_loc>14079</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12514</id>
			<opcode>17</opcode>
			<source_loc>20934</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12515</id>
			<opcode>29</opcode>
			<source_loc>20934</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12516</id>
			<opcode>41</opcode>
			<source_loc>14073</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12517</id>
			<opcode>39</opcode>
			<source_loc>20935</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>process_0</thread>
		<op>
			<id>12522</id>
			<opcode>17</opcode>
			<source_loc>14054</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12523</id>
			<opcode>29</opcode>
			<source_loc>14056</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12524</id>
			<opcode>29</opcode>
			<source_loc>14052</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12525</id>
			<opcode>39</opcode>
			<source_loc>14057</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>back_method_1</thread>
		<op>
			<id>12529</id>
			<opcode>17</opcode>
			<source_loc>14036</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12530</id>
			<opcode>40</opcode>
			<source_loc>20936</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>valid_arb</thread>
		<op>
			<id>12532</id>
			<opcode>41</opcode>
			<source_loc>14002</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12533</id>
			<opcode>17</opcode>
			<source_loc>20937</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12534</id>
			<opcode>29</opcode>
			<source_loc>20937</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>12535</id>
			<opcode>41</opcode>
			<source_loc>13996</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12536</id>
			<opcode>39</opcode>
			<source_loc>20938</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>process_1</thread>
		<op>
			<id>12541</id>
			<opcode>17</opcode>
			<source_loc>13980</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12542</id>
			<opcode>39</opcode>
			<source_loc>13979</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>config_accelerator</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>../src/mac.cpp</source_path>
		<source_line>13</source_line>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>../src/mac.cpp</source_path>
		<source_line>262</source_line>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>../src/mac.cpp</source_path>
		<source_line>134</source_line>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_sync_rcv.h</source_path>
		<source_line>137</source_line>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_can_get_mod.h</source_path>
		<source_line>62</source_line>
		<phase>sched</phase>
		<order>41</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_sync_snd.h</source_path>
		<source_line>123</source_line>
		<phase>sched</phase>
		<order>42</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_can_put_mod.h</source_path>
		<source_line>60</source_line>
		<phase>sched</phase>
		<order>43</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config_proc.i.hpp</source_path>
		<source_line>6</source_line>
		<phase>sched</phase>
		<order>44</order>
	</message>
	<sched_order>
		<thread>config_accelerator</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>ready_arb</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>back_method_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>process_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>load_input</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>valid_arb</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>back_method_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>process_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>store_output</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>compute_kernel</thread>
		<value>10</value>
	</sched_order>
	<source_loc>
		<id>12292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20124,17451</sub_loc>
	</source_loc>
	<source_loc>
		<id>12291</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1652,17469</sub_loc>
	</source_loc>
	<source_loc>
		<id>12293</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20124,17471</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>config_accelerator</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>config_accelerator</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>config_accelerator</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>config_accelerator</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>config_accelerator</thread>
	</pm_ops>
	<sched_ops>
		<thread>config_accelerator</thread>
		<io_op>
			<id>12644</id>
			<source_loc>12292</source_loc>
			<order>1</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done:cfg_done:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12645</id>
			<source_loc>12291</source_loc>
			<order>2</order>
			<sig_name>conf_done</sig_name>
			<label>conf_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>conf_done</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12647</id>
			<source_loc>12293</source_loc>
			<order>3</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12646</id>
			<source_loc>20677</source_loc>
			<order>4</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>2</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>config_accelerator</thread>
	</cdfg>
	<timing_paths>
		<thread>config_accelerator</thread>
		<timing_path>
			<name>config_accelerator_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.4010</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>3.6980</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>cfg_done</port_name>
				<state>11</state>
				<source_loc>12647</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>cfg_done</port_name>
				<state>6</state>
				<source_loc>12644</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>0</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>config_accelerator</thread>
		<timing_path>
			<name>config_accelerator_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>3.5310</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>2.4140</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>cfg_done</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>cfg_done</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
		<timing_path>
			<name>config_accelerator_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>config_accelerator</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>1.6540</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>config_accelerator</thread>
		<timing_path>
			<name>config_accelerator_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>config_accelerator</thread>
			<delay>0.6370</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>12645</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>12646</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>config_accelerator</thread>
		<reg_op>
			<id>12650</id>
			<source_loc>12644</source_loc>
			<name>cfg_done</name>
			<datatype W="1">bool</datatype>
			<livein>1,2</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>cfg_done</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>cfg_done</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12651</id>
			<source_loc>12647</source_loc>
			<name>cfg_done</name>
			<datatype W="1">bool</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>cfg_done</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>cfg_done</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>config_accelerator</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>76</id>
			<thread>config_accelerator</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config_proc.i.hpp</source_path>
			<source_line>18</source_line>
			<source_loc>17457</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
		<loop>
			<id>77</id>
			<thread>config_accelerator</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config_proc.i.hpp</source_path>
			<source_line>32</source_line>
			<source_loc>17473</source_loc>
			<start_cycle>2</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>12.5000</cycle_time>
	<loop>
		<id>1</id>
		<thread>config_accelerator</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>17454</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>76</id>
			<thread>config_accelerator</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>17467</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
		</loop>
		<loop>
			<id>77</id>
			<thread>config_accelerator</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>17479</source_loc>
				<start_cycle>0</start_cycle>
				<latency>3</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12652</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14085,14085</sub_loc>
	</source_loc>
	<source_loc>
		<id>12653</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>18923</opcode>
		<sub_loc>14085,14085</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>ready_arb</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>ready_arb</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>ready_arb</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>ready_arb</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>ready_arb</thread>
	</pm_ops>
	<sched_ops>
		<thread>ready_arb</thread>
		<io_op>
			<id>12661</id>
			<source_loc>14078</source_loc>
			<order>1</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_prev</sig_name>
			<label>dma_read_chnl.sync_rcv.reset_ready_prev:dma_read_chnl_sync_rcv_reset_ready_prev:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12662</id>
			<source_loc>14077</source_loc>
			<order>2</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_curr</sig_name>
			<label>dma_read_chnl.sync_rcv.reset_ready_curr:dma_read_chnl_sync_rcv_reset_ready_curr:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12659</id>
			<source_loc>14072</source_loc>
			<order>3</order>
			<sig_name>dma_read_chnl_sync_rcv_set_ready_prev</sig_name>
			<label>dma_read_chnl.sync_rcv.set_ready_prev:dma_read_chnl_sync_rcv_set_ready_prev:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_sync_rcv_set_ready_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12660</id>
			<source_loc>14071</source_loc>
			<order>4</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>dma_read_chnl.set_ready_curr:dma_read_chnl_set_ready_curr:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>5</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12663</id>
			<source_loc>14083</source_loc>
			<order>5</order>
			<sig_name>dma_read_chnl_sync_rcv_ready_flop</sig_name>
			<label>dma_read_chnl.sync_rcv.ready_flop:dma_read_chnl_sync_rcv_ready_flop:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_sync_rcv_ready_flop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12664</id>
			<source_loc>12513</source_loc>
			<order>6</order>
			<instance_name>mac_Xor_1Ux1U_1U_4_1</instance_name>
			<opcode>41</opcode>
			<label>^</label>
			<op>
				<id>9</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12665</id>
			<source_loc>12514</source_loc>
			<order>7</order>
			<instance_name>mac_Not_1U_1U_4_2</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>10</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12666</id>
			<source_loc>12515</source_loc>
			<order>8</order>
			<instance_name>mac_And_1Ux1U_1U_4_3</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>11</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.7980000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12667</id>
			<source_loc>12516</source_loc>
			<order>9</order>
			<instance_name>mac_Xor_1Ux1U_1U_4_4</instance_name>
			<opcode>41</opcode>
			<label>^</label>
			<op>
				<id>12</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12668</id>
			<source_loc>12517</source_loc>
			<order>10</order>
			<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>39</opcode>
			<label>|</label>
			<op>
				<id>13</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12669</id>
			<source_loc>12653</source_loc>
			<order>11</order>
			<sig_name>dma_read_chnl_ready</sig_name>
			<label>dma_read_chnl.ready:dma_read_chnl_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>14</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_ready</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.6810000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>ready_arb</thread>
	</cdfg>
	<timing_paths>
		<thread>ready_arb</thread>
		<timing_path>
			<name>ready_arb_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_prev</port_name>
				<state>3</state>
				<source_loc>12661</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>3</state>
				<source_loc>12669</source_loc>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
				<state>3</state>
				<source_loc>12662</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>3</state>
				<source_loc>12669</source_loc>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_ready_flop</port_name>
				<state>3</state>
				<source_loc>12663</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>3</state>
				<source_loc>12669</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_set_ready_prev</port_name>
				<state>3</state>
				<source_loc>12659</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>3</state>
				<source_loc>12669</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_set_ready_curr</port_name>
				<state>3</state>
				<source_loc>12660</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>3</state>
				<source_loc>12669</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
				<state>3</state>
				<source_loc>12662</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_prev</port_name>
				<state>3</state>
				<source_loc>12661</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_ready_flop</port_name>
				<state>3</state>
				<source_loc>12663</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_set_ready_curr</port_name>
				<state>3</state>
				<source_loc>12660</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_set_ready_prev</port_name>
				<state>3</state>
				<source_loc>12659</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>ready_arb</thread>
		<timing_path>
			<name>ready_arb_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_prev</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Not_1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Not_1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_ready_flop</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_sync_rcv_set_ready_prev</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_set_ready_curr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_prev</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_ready_flop</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_set_ready_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>ready_arb_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>ready_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_set_ready_prev</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>ready_arb</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>ready_arb</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>66</id>
			<thread>ready_arb</thread>
			<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_sync_rcv.h</source_path>
			<source_line>197</source_line>
			<source_loc>20259</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>ready_arb</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>66</id>
			<thread>ready_arb</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>11471</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12683</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14125,14125</sub_loc>
	</source_loc>
	<source_loc>
		<id>12684</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19192</opcode>
		<sub_loc>14125,14125</sub_loc>
	</source_loc>
	<source_loc>
		<id>12688</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12687</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12696</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>64</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12690</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12685</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14120,14120</sub_loc>
	</source_loc>
	<source_loc>
		<id>12686</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19158</opcode>
		<sub_loc>14120,14120</sub_loc>
	</source_loc>
	<source_loc>
		<id>12697</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>64</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12694</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12693</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12698</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14125</sub_loc>
	</source_loc>
	<source_loc>
		<id>12699</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14120</sub_loc>
	</source_loc>
	<source_loc>
		<id>12700</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14130</sub_loc>
	</source_loc>
	<source_loc>
		<id>12701</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14131</sub_loc>
	</source_loc>
	<source_loc>
		<id>12702</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14126</sub_loc>
	</source_loc>
	<source_loc>
		<id>12703</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14117</sub_loc>
	</source_loc>
	<source_loc>
		<id>12706</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14137</sub_loc>
	</source_loc>
	<source_loc>
		<id>12681</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14134,14134</sub_loc>
	</source_loc>
	<source_loc>
		<id>12682</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19193</opcode>
		<sub_loc>14134,14134</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>back_method_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>back_method_0</thread>
		<value>29</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>back_method_0</thread>
		<value>23</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>back_method_0</thread>
		<value>17</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>back_method_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>back_method_0</thread>
		<io_op>
			<id>12711</id>
			<source_loc>14107</source_loc>
			<order>1</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_curr</sig_name>
			<label>reset_ready_curr:dma_read_chnl_sync_rcv_reset_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_curr</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12713</id>
			<source_loc>14113</source_loc>
			<order>2</order>
			<sig_name>dma_read_chnl_ready_mask</sig_name>
			<label>dma_read_chnl.ready_mask:dma_read_chnl_ready_mask:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_ready_mask</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12709</id>
			<source_loc>14101</source_loc>
			<order>3</order>
			<sig_name>dma_read_chnl_sync_rcv_set_ready_prev</sig_name>
			<label>set_ready_prev:dma_read_chnl_sync_rcv_set_ready_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_set_ready_prev</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12710</id>
			<source_loc>14104</source_loc>
			<order>4</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_prev</sig_name>
			<label>reset_ready_prev:dma_read_chnl_sync_rcv_reset_ready_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_prev</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12712</id>
			<source_loc>14110</source_loc>
			<order>5</order>
			<sig_name>dma_read_chnl_sync_rcv_ready_flop</sig_name>
			<label>ready_flop:dma_read_chnl_sync_rcv_ready_flop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_ready_flop</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12714</id>
			<source_loc>20630</source_loc>
			<order>6</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_curr</sig_name>
			<label>reset_ready_curr:dma_read_chnl_sync_rcv_reset_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_curr</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12715</id>
			<source_loc>12696</source_loc>
			<order>7</order>
			<sig_name>dma_read_chnl_ready_mask</sig_name>
			<label>ready_mask:dma_read_chnl_ready_mask:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_ready_mask</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12716</id>
			<source_loc>12697</source_loc>
			<order>8</order>
			<sig_name>dma_read_chnl_data_buf</sig_name>
			<label>dma_read_chnl.data_buf:dma_read_chnl_data_buf:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_data_buf</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12719</id>
			<source_loc>12700</source_loc>
			<order>9</order>
			<sig_name>back_method_0_dma_read_chnl_ready_mask_prev</sig_name>
			<label>dma_read_chnl.ready_mask:back_method_0_dma_read_chnl_ready_mask_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>back_method_0_dma_read_chnl_ready_mask_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12721</id>
			<source_loc>12702</source_loc>
			<order>10</order>
			<sig_name>back_method_0_dma_read_chnl_sync_rcv_reset_ready_curr_prev</sig_name>
			<label>dma_read_chnl.sync_rcv.reset_ready_curr:back_method_0_dma_read_chnl_sync_rcv_reset_ready_curr_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>back_method_0_dma_read_chnl_sync_rcv_reset_ready_curr_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12717</id>
			<source_loc>12698</source_loc>
			<order>11</order>
			<sig_name>back_method_0_dma_read_chnl_sync_rcv_reset_ready_curr_next</sig_name>
			<label>dma_read_chnl.sync_rcv.reset_ready_curr:back_method_0_dma_read_chnl_sync_rcv_reset_ready_curr_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>back_method_0_dma_read_chnl_sync_rcv_reset_ready_curr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12718</id>
			<source_loc>12699</source_loc>
			<order>12</order>
			<sig_name>back_method_0_dma_read_chnl_data_buf_next</sig_name>
			<label>dma_read_chnl.data_buf:back_method_0_dma_read_chnl_data_buf_next:write</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>back_method_0_dma_read_chnl_data_buf_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12720</id>
			<source_loc>12701</source_loc>
			<order>13</order>
			<sig_name>back_method_0_dma_read_chnl_ready_prev</sig_name>
			<label>dma_read_chnl.ready:back_method_0_dma_read_chnl_ready_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>35</id>
				<op_kind>output</op_kind>
				<object>back_method_0_dma_read_chnl_ready_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12730</id>
			<source_loc>12506</source_loc>
			<order>14</order>
			<instance_name>mac_Not_1U_1U_4_6</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>45</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12733</id>
			<source_loc>12508</source_loc>
			<order>15</order>
			<instance_name>mac_Not_1U_1U_4_7</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>48</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12731</id>
			<source_loc>12507</source_loc>
			<order>16</order>
			<instance_name>mac_Or_1Ux1U_1U_4_8</instance_name>
			<opcode>39</opcode>
			<label>|</label>
			<op>
				<id>46</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12722</id>
			<source_loc>12703</source_loc>
			<order>17</order>
			<sig_name>ioread019</sig_name>
			<label>dma_read_chnl.sync_rcv.back_method:ioread019:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>ioread019</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12723</id>
			<source_loc>14116</source_loc>
			<order>18</order>
			<sig_name>dma_read_chnl_valid</sig_name>
			<label>dma_read_chnl.valid:dma_read_chnl_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>38</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12725</id>
			<source_loc>14121</source_loc>
			<order>19</order>
			<sig_name>dma_read_chnl_data</sig_name>
			<label>dma_read_chnl.data:dma_read_chnl_data:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>40</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12726</id>
			<source_loc>14138</source_loc>
			<order>20</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>set_ready_curr:dma_read_chnl_set_ready_curr:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12727</id>
			<source_loc>14143</source_loc>
			<order>21</order>
			<sig_name>dma_read_chnl_ready_mask</sig_name>
			<label>ready_mask:dma_read_chnl_ready_mask:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>42</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_ready_mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12728</id>
			<source_loc>14140</source_loc>
			<order>22</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_prev</sig_name>
			<label>reset_ready_prev:dma_read_chnl_sync_rcv_reset_ready_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>43</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12729</id>
			<source_loc>12706</source_loc>
			<order>23</order>
			<sig_name>dma_read_chnl_sync_rcv_set_ready_prev</sig_name>
			<label>set_ready_prev:dma_read_chnl_sync_rcv_set_ready_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_set_ready_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12732</id>
			<source_loc>12682</source_loc>
			<order>24</order>
			<sig_name>dma_read_chnl_sync_rcv_ready_flop</sig_name>
			<label>ready_flop:dma_read_chnl_sync_rcv_ready_flop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>47</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_ready_flop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.9890000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12724</id>
			<source_loc>12505</source_loc>
			<order>25</order>
			<instance_name>mac_And_1Ux1U_1U_4_9</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>39</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4460000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12734</id>
			<source_loc>12509</source_loc>
			<order>26</order>
			<instance_name>mac_N_Muxb_1_2_4_4_10</instance_name>
			<opcode>40</opcode>
			<label>MUX(2)</label>
			<op>
				<id>49</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12735</id>
			<source_loc>12684</source_loc>
			<order>27</order>
			<sig_name>dma_read_chnl_sync_rcv_reset_ready_curr</sig_name>
			<label>reset_ready_curr:dma_read_chnl_sync_rcv_reset_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.9890000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12736</id>
			<source_loc>12510</source_loc>
			<order>28</order>
			<instance_name>mac_N_MuxB_32_2_1_4_11</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>51</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7920000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12737</id>
			<source_loc>12686</source_loc>
			<order>29</order>
			<sig_name>dma_read_chnl_data_buf</sig_name>
			<label>data_buf:dma_read_chnl_data_buf:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_data_buf</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.3290000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>back_method_0</thread>
	</cdfg>
	<timing_paths>
		<thread>back_method_0</thread>
		<timing_path>
			<name>back_method_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>12.4000</delay>
				<port_name>dma_read_chnl_valid</port_name>
				<state>5</state>
				<source_loc>12723</source_loc>
			</path_node>
			<delay>12.4000</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>5</state>
				<source_loc>14117</source_loc>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>4</state>
				<source_loc>14131</source_loc>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
				<state>4</state>
				<source_loc>14126</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready_mask</port_name>
				<state>4</state>
				<source_loc>14130</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
				<state>4</state>
				<source_loc>14125</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_set_ready_curr</port_name>
				<state>5</state>
				<source_loc>12726</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_data_buf</port_name>
				<state>4</state>
				<source_loc>14120</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_data_buf</port_name>
				<state>5</state>
				<source_loc>12737</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
				<state>5</state>
				<source_loc>12735</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>back_method_0</thread>
		<timing_path>
			<name>back_method_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>12.4000</delay>
				<port_name>dma_read_chnl_valid</port_name>
			</path_node>
			<delay>12.4000</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready_mask</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_data_buf</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_set_ready_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_data_buf</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_sync_rcv_reset_ready_curr</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>back_method_0</thread>
		<reg_op>
			<id>12748</id>
			<source_loc>12737</source_loc>
			<name>dma_read_chnl_data_buf</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_read_chnl_data_buf</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_data_buf</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12750</id>
			<source_loc>12713</source_loc>
			<name>dma_read_chnl_ready_mask</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_read_chnl_ready_mask</instance_name>
			<op>
				<id>28</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_ready_mask</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12751</id>
			<source_loc>12727</source_loc>
			<name>dma_read_chnl_ready_mask</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_read_chnl_ready_mask</instance_name>
			<op>
				<id>42</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_ready_mask</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12753</id>
			<source_loc>12712</source_loc>
			<name>dma_read_chnl_sync_rcv_ready_flop</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_read_chnl_sync_rcv_ready_flop</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_ready_flop</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12754</id>
			<source_loc>12732</source_loc>
			<name>dma_read_chnl_sync_rcv_ready_flop</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_read_chnl_sync_rcv_ready_flop</instance_name>
			<op>
				<id>47</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_ready_flop</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12756</id>
			<source_loc>12711</source_loc>
			<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_read_chnl_sync_rcv_reset_ready_curr</instance_name>
			<op>
				<id>26</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12757</id>
			<source_loc>12735</source_loc>
			<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_read_chnl_sync_rcv_reset_ready_curr</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12759</id>
			<source_loc>12710</source_loc>
			<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_read_chnl_sync_rcv_reset_ready_prev</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12760</id>
			<source_loc>12728</source_loc>
			<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_read_chnl_sync_rcv_reset_ready_prev</instance_name>
			<op>
				<id>43</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_reset_ready_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12762</id>
			<source_loc>12709</source_loc>
			<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_read_chnl_sync_rcv_set_ready_prev</instance_name>
			<op>
				<id>24</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_set_ready_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12763</id>
			<source_loc>12729</source_loc>
			<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_read_chnl_sync_rcv_set_ready_prev</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_sync_rcv_set_ready_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>back_method_0</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>64</id>
			<thread>back_method_0</thread>
			<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_sync_rcv.h</source_path>
			<source_line>134</source_line>
			<source_loc>20258</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>back_method_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>64</id>
			<thread>back_method_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>11470</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12772</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14053</sub_loc>
	</source_loc>
	<source_loc>
		<id>12770</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14049,14049</sub_loc>
	</source_loc>
	<source_loc>
		<id>12771</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19156</opcode>
		<sub_loc>14049,14049</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>process_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>process_0</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>process_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>process_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>process_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>process_0</thread>
		<io_op>
			<id>12775</id>
			<source_loc>12772</source_loc>
			<order>1</order>
			<sig_name>process_0_dma_read_chnl_ready_prev</sig_name>
			<label>dma_read_chnl.ready:process_0_dma_read_chnl_ready_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>process_0_dma_read_chnl_ready_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12776</id>
			<source_loc>14055</source_loc>
			<order>2</order>
			<sig_name>dma_read_chnl_ready_mask</sig_name>
			<label>ready_mask:dma_read_chnl_ready_mask:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>66</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_ready_mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12777</id>
			<source_loc>14050</source_loc>
			<order>3</order>
			<sig_name>dma_read_chnl_valid</sig_name>
			<label>valid:dma_read_chnl_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>67</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12778</id>
			<source_loc>12522</source_loc>
			<order>4</order>
			<instance_name>mac_Not_1U_1U_4_12</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>68</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12779</id>
			<source_loc>12523</source_loc>
			<order>5</order>
			<instance_name>mac_And_1Ux1U_1U_4_13</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>69</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12780</id>
			<source_loc>12524</source_loc>
			<order>6</order>
			<instance_name>mac_And_1Ux1U_1U_4_14</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>70</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4460000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12781</id>
			<source_loc>12525</source_loc>
			<order>7</order>
			<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			<opcode>39</opcode>
			<label>|</label>
			<op>
				<id>71</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.7980000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12782</id>
			<source_loc>12771</source_loc>
			<order>8</order>
			<sig_name>dma_read_chnl_can_get_sig</sig_name>
			<label>dma_read_chnl.can_get_sig:dma_read_chnl_can_get_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>72</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_can_get_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.3350000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>process_0</thread>
	</cdfg>
	<timing_paths>
		<thread>process_0</thread>
		<timing_path>
			<name>process_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>2</state>
				<source_loc>14053</source_loc>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>process_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.1440</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>2</state>
				<source_loc>14053</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
				<state>2</state>
				<source_loc>12782</source_loc>
			</path_node>
			<delay>3.7190</delay>
		</timing_path>
		<timing_path>
			<name>process_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.1440</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>2</state>
				<source_loc>14053</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
				<state>2</state>
				<source_loc>12782</source_loc>
			</path_node>
			<delay>3.3730</delay>
		</timing_path>
		<timing_path>
			<name>process_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_ready_mask</port_name>
				<state>2</state>
				<source_loc>12776</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
				<state>2</state>
				<source_loc>12782</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>process_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dma_read_chnl_valid</port_name>
				<state>2</state>
				<source_loc>12777</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
				<state>2</state>
				<source_loc>12782</source_loc>
			</path_node>
			<delay>1.3290</delay>
		</timing_path>
		<timing_path>
			<name>process_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.2290</delay>
				<port_name>dma_read_chnl_valid</port_name>
				<state>2</state>
				<source_loc>12777</source_loc>
			</path_node>
			<delay>1.2290</delay>
		</timing_path>
		<timing_path>
			<name>process_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready_mask</port_name>
				<state>2</state>
				<source_loc>12776</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>process_0</thread>
		<timing_path>
			<name>process_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>process_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.1440</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Not_1U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<delay>3.7190</delay>
		</timing_path>
		<timing_path>
			<name>process_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.1440</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<delay>3.3730</delay>
		</timing_path>
		<timing_path>
			<name>process_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_read_chnl_ready_mask</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>process_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dma_read_chnl_valid</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<delay>1.3290</delay>
		</timing_path>
		<timing_path>
			<name>process_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.2290</delay>
				<port_name>dma_read_chnl_valid</port_name>
			</path_node>
			<delay>1.2290</delay>
		</timing_path>
		<timing_path>
			<name>process_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_read_chnl_ready_mask</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>process_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>process_0</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>68</id>
			<thread>process_0</thread>
			<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_can_get_mod.h</source_path>
			<source_line>62</source_line>
			<source_loc>20260</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>process_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>process_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>11473</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1992</code_num>
		<severity>NOTE</severity>
		<message_text>Breaking array dependency associated with 'plm_in_pong',
because a HLS_BREAK_ARRAY_DEPENDENCY directive was specified. </message_text>
		<source_path>../src/mac.cpp</source_path>
		<source_line>102</source_line>
		<phase>sched</phase>
		<order>45</order>
	</message>
	<message>
		<code_num>1992</code_num>
		<severity>NOTE</severity>
		<message_text>Breaking array dependency associated with 'plm_in_ping',
because a HLS_BREAK_ARRAY_DEPENDENCY directive was specified. </message_text>
		<source_path>../src/mac.cpp</source_path>
		<source_line>101</source_line>
		<phase>sched</phase>
		<order>46</order>
	</message>
	<source_loc>
		<id>12208</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,18244</sub_loc>
	</source_loc>
	<source_loc>
		<id>12209</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20046,18263</sub_loc>
	</source_loc>
	<source_loc>
		<id>12210</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20123,18270</sub_loc>
	</source_loc>
	<source_loc>
		<id>12201</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20124,18287</sub_loc>
	</source_loc>
	<source_loc>
		<id>12857</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7767,18287</sub_loc>
	</source_loc>
	<source_loc>
		<id>12858</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1696,12857</sub_loc>
	</source_loc>
	<source_loc>
		<id>12673</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>20123,12660,12726</sub_loc>
	</source_loc>
	<source_loc>
		<id>12833</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>12673,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>12221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20123,18433</sub_loc>
	</source_loc>
	<source_loc>
		<id>12791</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12221,18432</sub_loc>
	</source_loc>
	<source_loc>
		<id>12792</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19145</opcode>
		<sub_loc>12221,18432</sub_loc>
	</source_loc>
	<source_loc>
		<id>12809</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>12673,18333</sub_loc>
	</source_loc>
	<source_loc>
		<id>12835</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12833</sub_loc>
	</source_loc>
	<source_loc>
		<id>12834</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12833</sub_loc>
	</source_loc>
	<source_loc>
		<id>12837</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18204,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>12869</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>18204,18336</sub_loc>
	</source_loc>
	<source_loc>
		<id>12870</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>50</opcode>
		<sub_loc>18204,18336</sub_loc>
	</source_loc>
	<source_loc>
		<id>12839</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12837</sub_loc>
	</source_loc>
	<source_loc>
		<id>12838</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12837</sub_loc>
	</source_loc>
	<source_loc>
		<id>12841</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18205,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>12872</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>18205,18336</sub_loc>
	</source_loc>
	<source_loc>
		<id>12873</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>50</opcode>
		<sub_loc>18205,18336</sub_loc>
	</source_loc>
	<source_loc>
		<id>12843</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12841</sub_loc>
	</source_loc>
	<source_loc>
		<id>12842</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12841</sub_loc>
	</source_loc>
	<source_loc>
		<id>12845</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18206,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>12847</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12845</sub_loc>
	</source_loc>
	<source_loc>
		<id>12846</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12845</sub_loc>
	</source_loc>
	<source_loc>
		<id>12849</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1698,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>12825</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1698,18333</sub_loc>
	</source_loc>
	<source_loc>
		<id>12851</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12849</sub_loc>
	</source_loc>
	<source_loc>
		<id>12850</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12849</sub_loc>
	</source_loc>
	<source_loc>
		<id>12853</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1697,18323</sub_loc>
	</source_loc>
	<source_loc>
		<id>12829</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1697,18333</sub_loc>
	</source_loc>
	<source_loc>
		<id>12855</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12853</sub_loc>
	</source_loc>
	<source_loc>
		<id>12854</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12853</sub_loc>
	</source_loc>
	<source_loc>
		<id>12811</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12809</sub_loc>
	</source_loc>
	<source_loc>
		<id>12810</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12809</sub_loc>
	</source_loc>
	<source_loc>
		<id>12813</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18204,18333</sub_loc>
	</source_loc>
	<source_loc>
		<id>12815</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12813</sub_loc>
	</source_loc>
	<source_loc>
		<id>12814</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12813</sub_loc>
	</source_loc>
	<source_loc>
		<id>12817</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18205,18333</sub_loc>
	</source_loc>
	<source_loc>
		<id>12819</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12817</sub_loc>
	</source_loc>
	<source_loc>
		<id>12818</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12817</sub_loc>
	</source_loc>
	<source_loc>
		<id>12821</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18208,18333</sub_loc>
	</source_loc>
	<source_loc>
		<id>12823</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12821</sub_loc>
	</source_loc>
	<source_loc>
		<id>12822</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12821</sub_loc>
	</source_loc>
	<source_loc>
		<id>12827</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12825</sub_loc>
	</source_loc>
	<source_loc>
		<id>12826</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12825</sub_loc>
	</source_loc>
	<source_loc>
		<id>12831</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12829</sub_loc>
	</source_loc>
	<source_loc>
		<id>12830</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12829</sub_loc>
	</source_loc>
	<source_loc>
		<id>6930</id>
		<loc_kind>DECL</loc_kind>
		<label>dma_info</label>
		<file_id>1</file_id>
		<line>74</line>
		<col>28</col>
	</source_loc>
	<source_loc>
		<id>11851</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17440,6930,1585</sub_loc>
	</source_loc>
	<source_loc>
		<id>12216</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11851,18353</sub_loc>
	</source_loc>
	<source_loc>
		<id>12217</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20046,18376</sub_loc>
	</source_loc>
	<source_loc>
		<id>12202</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20042,18379</sub_loc>
	</source_loc>
	<source_loc>
		<id>12218</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20046,18388</sub_loc>
	</source_loc>
	<source_loc>
		<id>12793</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>12673,18393</sub_loc>
	</source_loc>
	<source_loc>
		<id>12795</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12793</sub_loc>
	</source_loc>
	<source_loc>
		<id>12794</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12793</sub_loc>
	</source_loc>
	<source_loc>
		<id>12797</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18211,18393</sub_loc>
	</source_loc>
	<source_loc>
		<id>12799</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12797</sub_loc>
	</source_loc>
	<source_loc>
		<id>12798</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12797</sub_loc>
	</source_loc>
	<source_loc>
		<id>12801</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1698,18393</sub_loc>
	</source_loc>
	<source_loc>
		<id>12803</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12801</sub_loc>
	</source_loc>
	<source_loc>
		<id>12802</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12801</sub_loc>
	</source_loc>
	<source_loc>
		<id>12805</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1697,18393</sub_loc>
	</source_loc>
	<source_loc>
		<id>12807</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12805</sub_loc>
	</source_loc>
	<source_loc>
		<id>12806</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12805</sub_loc>
	</source_loc>
	<source_loc>
		<id>12203</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20131,18428</sub_loc>
	</source_loc>
	<source_loc>
		<id>12863</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10598,18428</sub_loc>
	</source_loc>
	<source_loc>
		<id>12864</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1650,12863</sub_loc>
	</source_loc>
	<source_loc>
		<id>12789</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10628,18432</sub_loc>
	</source_loc>
	<source_loc>
		<id>12790</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1650,12789</sub_loc>
	</source_loc>
	<source_loc>
		<id>12866</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12790</sub_loc>
	</source_loc>
	<source_loc>
		<id>12204</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20050,18439</sub_loc>
	</source_loc>
	<source_loc>
		<id>12206</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20132,18443</sub_loc>
	</source_loc>
	<source_loc>
		<id>12205</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20051,18441</sub_loc>
	</source_loc>
	<source_loc>
		<id>12227</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,18533</sub_loc>
	</source_loc>
	<source_loc>
		<id>12207</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20201,18536</sub_loc>
	</source_loc>
	<source_loc>
		<id>12228</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,18548</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>load_input</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>load_input</thread>
		<value>77</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>load_input</thread>
		<value>45</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>load_input</thread>
		<value>32</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>load_input</thread>
	</pm_ops>
	<sched_ops>
		<thread>load_input</thread>
		<wire_op>
			<id>12885</id>
			<source_loc>18596</source_loc>
			<order>1</order>
			<sig_name>lping</sig_name>
			<label>load_input::ping:lping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>lping</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12887</id>
			<source_loc>18598</source_loc>
			<order>2</order>
			<sig_name>lb</sig_name>
			<label>load_input::b:lb:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>lb</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12886</id>
			<source_loc>18597</source_loc>
			<order>3</order>
			<sig_name>loffset</sig_name>
			<label>load_input::offset:loffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
				<object>loffset</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12877</id>
			<source_loc>12210</source_loc>
			<order>4</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>set_ready_curr:dma_read_chnl_set_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>84</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12875</id>
			<source_loc>12208</source_loc>
			<order>5</order>
			<sig_name>input_ready_channel_ready</sig_name>
			<label>input_ready.__channel.ready:input_ready_channel_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>82</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12876</id>
			<source_loc>12209</source_loc>
			<order>6</order>
			<sig_name>dma_read_ctrl_valid</sig_name>
			<label>dma_read_ctrl.valid:dma_read_ctrl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>dma_read_ctrl_valid</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12878</id>
			<source_loc>12201</source_loc>
			<order>7</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>85</id>
				<op_kind>input</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12880</id>
			<source_loc>12858</source_loc>
			<order>8</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>87</id>
				<op_kind>input</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12884</id>
			<source_loc>20056</source_loc>
			<order>9</order>
			<sig_name>conf_info_mac_n</sig_name>
			<label>conf_info.mac_n:conf_info_mac_n:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>91</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_n</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12882</id>
			<source_loc>20058</source_loc>
			<order>10</order>
			<sig_name>conf_info_mac_len</sig_name>
			<label>conf_info.mac_len:conf_info_mac_len:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>89</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_len</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12883</id>
			<source_loc>20057</source_loc>
			<order>11</order>
			<sig_name>conf_info_mac_vec</sig_name>
			<label>conf_info.mac_vec:conf_info_mac_vec:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>90</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_vec</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12888</id>
			<source_loc>12412</source_loc>
			<order>12</order>
			<instance_name>mac_LessThan_2Sx32S_1U_4_16</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>95</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12956</id>
			<source_loc>12839</source_loc>
			<order>13</order>
			<sig_name>lp_ctrl</sig_name>
			<label>load_input::ping.load_input:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>160</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12890</id>
			<source_loc>12833</source_loc>
			<order>14</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>set_ready_curr:dma_read_chnl_set_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>97</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12891</id>
			<source_loc>12837</source_loc>
			<order>15</order>
			<sig_name>lping</sig_name>
			<label>load_input::ping:lping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>lping</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12892</id>
			<source_loc>12841</source_loc>
			<order>16</order>
			<sig_name>loffset</sig_name>
			<label>load_input::offset:loffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>loffset</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12893</id>
			<source_loc>12845</source_loc>
			<order>17</order>
			<sig_name>lb_u0</sig_name>
			<label>load_input::b:lb_u0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>100</id>
				<op_kind>wire</op_kind>
				<object>lb_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12894</id>
			<source_loc>12849</source_loc>
			<order>18</order>
			<sig_name>plm_in_pong</sig_name>
			<label>plm_in_pong:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>101</id>
				<op_kind>wire</op_kind>
				<object>plm_in_pong</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12895</id>
			<source_loc>12853</source_loc>
			<order>19</order>
			<sig_name>plm_in_ping</sig_name>
			<label>plm_in_ping:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>102</id>
				<op_kind>wire</op_kind>
				<object>plm_in_ping</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>12896</id>
			<source_loc>12413</source_loc>
			<order>20</order>
			<instance_name>mac_Mul_32Ux32U_32U_4_17</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>103</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>6.6160000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12947</id>
			<source_loc>12426</source_loc>
			<order>21</order>
			<instance_name>mac_Add_16Ux1U_16U_4_18</instance_name>
			<opcode>19</opcode>
			<label>+</label>
			<op>
				<id>154</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>2.6900000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12897</id>
			<source_loc>12414</source_loc>
			<order>22</order>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_19</instance_name>
			<opcode>13</opcode>
			<label>&gt;</label>
			<op>
				<id>104</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12958</id>
			<source_loc>12815</source_loc>
			<order>23</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>load_input::ping.load_input:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>162</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12899</id>
			<source_loc>12809</source_loc>
			<order>24</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>set_ready_curr.load_input:dma_read_chnl_set_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>106</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12900</id>
			<source_loc>12813</source_loc>
			<order>25</order>
			<sig_name>lping_u0</sig_name>
			<label>load_input::ping:lping_u0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>107</id>
				<op_kind>wire</op_kind>
				<object>lping_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12901</id>
			<source_loc>12817</source_loc>
			<order>26</order>
			<sig_name>loffset_u0</sig_name>
			<label>load_input::offset:loffset_u0:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
				<object>loffset_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12902</id>
			<source_loc>12821</source_loc>
			<order>27</order>
			<sig_name>lrem_u0</sig_name>
			<label>load_input::rem:lrem_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>109</id>
				<op_kind>wire</op_kind>
				<object>lrem_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12903</id>
			<source_loc>12825</source_loc>
			<order>28</order>
			<sig_name>plm_in_pong</sig_name>
			<label>plm_in_pong:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>plm_in_pong</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12904</id>
			<source_loc>12829</source_loc>
			<order>29</order>
			<sig_name>plm_in_ping</sig_name>
			<label>plm_in_ping:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>plm_in_ping</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>12905</id>
			<source_loc>12415</source_loc>
			<order>30</order>
			<instance_name>mac_GreaterThan_32Sx14S_1U_4_20</instance_name>
			<opcode>14</opcode>
			<label>&gt;</label>
			<op>
				<id>112</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>2.6810000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12906</id>
			<source_loc>12416</source_loc>
			<order>31</order>
			<instance_name>mac_N_MuxB_32_2_1_4_21</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>113</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>3.0270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12944</id>
			<source_loc>12424</source_loc>
			<order>32</order>
			<instance_name>mac_Sub_32Sx13U_32S_4_22</instance_name>
			<opcode>22</opcode>
			<label>-</label>
			<op>
				<id>151</id>
				<op_kind>sub</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>2.9920000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12907</id>
			<source_loc>12216</source_loc>
			<order>33</order>
			<sig_name>ldma_info_index</sig_name>
			<label>load_input::dma_info.index:ldma_info_index:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>ldma_info_index</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>12908</id>
			<source_loc>12417</source_loc>
			<order>34</order>
			<instance_name>mac_Add_32Ux32U_32U_4_23</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>115</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12909</id>
			<source_loc>20061</source_loc>
			<order>35</order>
			<sig_name>dma_read_ctrl_data_size</sig_name>
			<label>dma_read_ctrl.data.size:dma_read_ctrl_data_size:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>116</id>
				<op_kind>output</op_kind>
				<object>dma_read_ctrl_data_size</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12910</id>
			<source_loc>20060</source_loc>
			<order>36</order>
			<sig_name>dma_read_ctrl_data_length</sig_name>
			<label>dma_read_ctrl.data.length:dma_read_ctrl_data_length:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>dma_read_ctrl_data_length</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12911</id>
			<source_loc>20059</source_loc>
			<order>37</order>
			<sig_name>dma_read_ctrl_data_index</sig_name>
			<label>dma_read_ctrl.data.index:dma_read_ctrl_data_index:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>dma_read_ctrl_data_index</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12912</id>
			<source_loc>12217</source_loc>
			<order>38</order>
			<sig_name>dma_read_ctrl_valid</sig_name>
			<label>dma_read_ctrl.valid.load_input::reset_put:dma_read_ctrl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>dma_read_ctrl_valid</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12913</id>
			<source_loc>12202</source_loc>
			<order>39</order>
			<sig_name>dma_read_ctrl_ready</sig_name>
			<label>dma_read_ctrl.ready:dma_read_ctrl_ready:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>120</id>
				<op_kind>input</op_kind>
				<object>dma_read_ctrl_ready</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12916</id>
			<source_loc>18624</source_loc>
			<order>40</order>
			<sig_name>li</sig_name>
			<label>load_input::i:li:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>123</id>
				<op_kind>wire</op_kind>
				<object>li</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12915</id>
			<source_loc>12218</source_loc>
			<order>41</order>
			<sig_name>dma_read_ctrl_valid</sig_name>
			<label>dma_read_ctrl.valid.load_input::reset_put:dma_read_ctrl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>dma_read_ctrl_valid</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12960</id>
			<source_loc>12799</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>load_input::i.load_input:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>164</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12918</id>
			<source_loc>12793</source_loc>
			<order>43</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>set_ready_curr.load_input:dma_read_chnl_set_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>125</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12922</id>
			<source_loc>12203</source_loc>
			<order>44</order>
			<sig_name>dma_read_chnl_can_get_sig</sig_name>
			<label>can_get_sig:dma_read_chnl_can_get_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>129</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_can_get_sig</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>3.1820000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12919</id>
			<source_loc>12797</source_loc>
			<order>45</order>
			<sig_name>li_u0</sig_name>
			<label>load_input::i:li_u0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>li_u0</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12920</id>
			<source_loc>12801</source_loc>
			<order>46</order>
			<sig_name>plm_in_pong</sig_name>
			<label>plm_in_pong:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>plm_in_pong</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12921</id>
			<source_loc>12805</source_loc>
			<order>47</order>
			<sig_name>plm_in_ping</sig_name>
			<label>plm_in_ping:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>plm_in_ping</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>12936</id>
			<source_loc>12421</source_loc>
			<order>48</order>
			<instance_name>mac_Add_16Ux1U_16U_4_24</instance_name>
			<opcode>19</opcode>
			<label>+</label>
			<op>
				<id>143</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>2.6900000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12924</id>
			<source_loc>12864</source_loc>
			<order>49</order>
			<sig_name>dma_read_chnl_can_get_sig</sig_name>
			<label>can_get_sig:dma_read_chnl_can_get_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>131</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_can_get_sig</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>3.1820000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12929</id>
			<source_loc>18439</source_loc>
			<order>50</order>
			<sig_name>amtmp001</sig_name>
			<label>load_input::get:amtmp001:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>136</id>
				<op_kind>output</op_kind>
				<object>amtmp001</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12930</id>
			<source_loc>12205</source_loc>
			<order>51</order>
			<sig_name>dma_read_chnl_data</sig_name>
			<label>data:dma_read_chnl_data:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>137</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_data</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12931</id>
			<source_loc>12206</source_loc>
			<order>52</order>
			<sig_name>dma_read_chnl_data_buf</sig_name>
			<label>data_buf:dma_read_chnl_data_buf:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>138</id>
				<op_kind>input</op_kind>
				<object>dma_read_chnl_data_buf</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12926</id>
			<source_loc>12866</source_loc>
			<order>53</order>
			<sig_name>dma_read_chnl_set_ready_curr_1</sig_name>
			<label>set_ready_curr:dma_read_chnl_set_ready_curr_1:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>133</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_set_ready_curr_1</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12932</id>
			<source_loc>12419</source_loc>
			<order>54</order>
			<instance_name>mac_N_MuxB_32_2_1_4_25</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>139</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>12927</id>
			<source_loc>12418</source_loc>
			<order>55</order>
			<instance_name>mac_Not_1U_1U_4_26</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>134</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12928</id>
			<source_loc>12792</source_loc>
			<order>56</order>
			<sig_name>dma_read_chnl_set_ready_curr</sig_name>
			<label>set_ready_curr.load_input:dma_read_chnl_set_ready_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>135</id>
				<op_kind>output</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>1.6430000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12933</id>
			<source_loc>12420</source_loc>
			<order>57</order>
			<instance_name>mac_Not_1U_1U_4_27</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>140</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>12937</id>
			<source_loc>12422</source_loc>
			<order>58</order>
			<instance_name>mac_LessThan_16Ux32U_1U_4_28</instance_name>
			<opcode>20</opcode>
			<label>&lt;</label>
			<op>
				<id>144</id>
				<op_kind>lt</op_kind>
				<in_widths>16 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>12934</id>
			<source_loc>12432</source_loc>
			<order>59</order>
			<instance_name>plm_in_pong</instance_name>
			<opcode>43</opcode>
			<label>plm_in_pong:write</label>
			<op>
				<id>141</id>
				<op_kind>array_write</op_kind>
				<object>plm_in_pong</object>
				<in_widths>16 32 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>9</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.8199999987</chain_time>
			<guard>(not (= 141 #b0))</guard>
		</op>
		<op>
			<id>12935</id>
			<source_loc>12433</source_loc>
			<order>60</order>
			<instance_name>plm_in_ping</instance_name>
			<opcode>45</opcode>
			<label>plm_in_ping:write</label>
			<op>
				<id>142</id>
				<op_kind>array_write</op_kind>
				<object>plm_in_ping</object>
				<in_widths>16 32 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>9</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.8199999987</chain_time>
			<guard>(not (= 142 #b0))</guard>
		</op>
		<wire_op>
			<id>12961</id>
			<source_loc>12798</source_loc>
			<order>61</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>load_input::i.load_input:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>165</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>12939</id>
			<source_loc>12227</source_loc>
			<order>62</order>
			<sig_name>input_ready_channel_ready</sig_name>
			<label>input_ready.__channel.ready.load_input::reset_load_input::reset_req::reset_get:input_ready_channel_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>146</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>12940</id>
			<source_loc>12207</source_loc>
			<order>63</order>
			<sig_name>input_ready_channel_valid</sig_name>
			<label>input_ready.__channel.valid:input_ready_channel_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>147</id>
				<op_kind>input</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>12945</id>
			<source_loc>12425</source_loc>
			<order>64</order>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_29</instance_name>
			<opcode>13</opcode>
			<label>&gt;</label>
			<op>
				<id>152</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>10</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>12943</id>
			<source_loc>12423</source_loc>
			<order>65</order>
			<instance_name>mac_Not_1U_1U_4_30</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>150</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>10</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>12942</id>
			<source_loc>12228</source_loc>
			<order>66</order>
			<sig_name>input_ready_channel_ready</sig_name>
			<label>input_ready.__channel.ready.load_input::reset_load_input::reset_req::reset_get:input_ready_channel_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>149</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<cycle_id>10</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>12871</id>
			<source_loc>12870</source_loc>
			<order>67</order>
			<sig_name>lping</sig_name>
			<label>load_input::ping:lping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
				<object>lping</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12951</id>
			<source_loc>12870</source_loc>
			<order>68</order>
			<sig_name>lping</sig_name>
			<label>load_input::ping:lping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>157</id>
				<op_kind>wire</op_kind>
				<object>lping</object>
			</op>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>12871</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12874</id>
			<source_loc>12873</source_loc>
			<order>69</order>
			<sig_name>loffset</sig_name>
			<label>load_input::offset:loffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
				<object>loffset</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12953</id>
			<source_loc>12873</source_loc>
			<order>70</order>
			<sig_name>loffset</sig_name>
			<label>load_input::offset:loffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>158</id>
				<op_kind>wire</op_kind>
				<object>loffset</object>
			</op>
			<cycle_id>10</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>12874</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12959</id>
			<source_loc>12814</source_loc>
			<order>71</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>load_input::ping.load_input:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>163</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>10</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>12948</id>
			<source_loc>12427</source_loc>
			<order>72</order>
			<instance_name>mac_LessThan_17Sx32S_1U_4_31</instance_name>
			<opcode>23</opcode>
			<label>&lt;</label>
			<op>
				<id>155</id>
				<op_kind>lt</op_kind>
				<in_widths>16 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>12957</id>
			<source_loc>12838</source_loc>
			<order>73</order>
			<sig_name>lp_ctrl</sig_name>
			<label>load_input::ping.load_input:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>161</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12879</id>
			<source_loc>20313</source_loc>
			<order>74</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12881</id>
			<source_loc>20310</source_loc>
			<order>75</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12889</id>
			<source_loc>20393</source_loc>
			<order>76</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12898</id>
			<source_loc>20387</source_loc>
			<order>77</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12914</id>
			<source_loc>20321</source_loc>
			<order>78</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>121</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12917</id>
			<source_loc>20379</source_loc>
			<order>79</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12923</id>
			<source_loc>20337</source_loc>
			<order>80</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>3.1820000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12925</id>
			<source_loc>20333</source_loc>
			<order>81</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>3.1820000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12938</id>
			<source_loc>20356</source_loc>
			<order>82</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12941</id>
			<source_loc>20364</source_loc>
			<order>83</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>148</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12946</id>
			<source_loc>20383</source_loc>
			<order>84</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>153</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>12949</id>
			<source_loc>20390</source_loc>
			<order>85</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>156</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>10</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>load_input</thread>
	</cdfg>
	<timing_paths>
		<thread>load_input</thread>
		<timing_path>
			<name>load_input_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
				<state>39</state>
				<source_loc>12204</source_loc>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>load_input_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.3180</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
				<state>36</state>
				<source_loc>12924</source_loc>
			</path_node>
			<delay>9.3180</delay>
		</timing_path>
		<timing_path>
			<name>load_input_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.3180</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
				<state>32</state>
				<source_loc>12922</source_loc>
			</path_node>
			<delay>9.3180</delay>
		</timing_path>
		<timing_path>
			<name>load_input_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>7.1530</delay>
		</timing_path>
		<timing_path>
			<name>load_input_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>7.1530</delay>
		</timing_path>
		<timing_path>
			<name>load_input_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.4520</delay>
		</timing_path>
		<timing_path>
			<name>load_input_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.4520</delay>
		</timing_path>
		<timing_path>
			<name>load_input_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.4010</delay>
				<number_inputs>2</number_inputs>
				<state>24</state>
				<source_loc>12902</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>4.8480</delay>
		</timing_path>
		<timing_path>
			<name>load_input_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>3.5180</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>4.8150</delay>
		</timing_path>
		<timing_path>
			<name>load_input_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>3.5180</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>4.8150</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>load_input</thread>
		<timing_path>
			<name>load_input_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_read_chnl_ready</port_name>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>load_input_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.3180</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<delay>9.3180</delay>
		</timing_path>
		<timing_path>
			<name>load_input_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.3180</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<delay>9.3180</delay>
		</timing_path>
		<timing_path>
			<name>load_input_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1820</delay>
				<port_name>dma_read_chnl_can_get_sig</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.4624</delay>
		</timing_path>
		<timing_path>
			<name>load_input_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.2700</delay>
		</timing_path>
		<timing_path>
			<name>load_input_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.2700</delay>
		</timing_path>
		<timing_path>
			<name>load_input_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1397</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>7.8084</delay>
		</timing_path>
		<timing_path>
			<name>load_input_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_LessThan_17Sx32S_1U_4_31</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.8444</delay>
		</timing_path>
		<timing_path>
			<name>load_input_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_LessThan_17Sx32S_1U_4_31</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.8444</delay>
		</timing_path>
		<timing_path>
			<name>load_input_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>load_input</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx2S_1U_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>11</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.8444</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>load_input</thread>
		<timing_path>
			<name>load_input_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>7.1530</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>12896</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.7190</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1820</delay>
				<source_loc>12922</source_loc>
				<state>32</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>12923</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.7190</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1820</delay>
				<source_loc>12924</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>12925</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.5640</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>12902</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>12905</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>12906</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.2270</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>12893</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8130</delay>
				<source_loc>12947</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.2180</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>12897</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>12871</source_loc>
				<state>22</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>12891</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.2180</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>12897</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>12874</source_loc>
				<state>22</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>12892</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>3.0270</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>12929</source_loc>
				<state>39</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>12932</source_loc>
				<state>39</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>2.7600</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>12943</source_loc>
				<state>47</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>12900</source_loc>
				<state>24</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>load_input_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>load_input</thread>
			<delay>2.4670</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>12916</source_loc>
				<state>27</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>12919</source_loc>
				<state>32</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8130</delay>
				<source_loc>12936</source_loc>
				<state>32</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>load_input</thread>
		<reg_op>
			<id>12972</id>
			<source_loc>12877</source_loc>
			<name>dma_read_chnl_set_ready_curr</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>dma_read_chnl_set_ready_curr</instance_name>
			<op>
				<id>84</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12973</id>
			<source_loc>12928</source_loc>
			<name>dma_read_chnl_set_ready_curr</name>
			<datatype W="1">bool</datatype>
			<livein>6,7,9,10</livein>
			<liveout>6,7,9,10</liveout>
			<reg_deffed>6,7,9</reg_deffed>
			<instance_name>dma_read_chnl_set_ready_curr</instance_name>
			<op>
				<id>135</id>
				<op_kind>reg</op_kind>
				<object>dma_read_chnl_set_ready_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12975</id>
			<source_loc>12911</source_loc>
			<name>dma_read_ctrl_data_index</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,9,10</livein>
			<liveout>5,6,7,9,10</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>dma_read_ctrl_data_index</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>dma_read_ctrl_data_index</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12977</id>
			<source_loc>12910</source_loc>
			<name>dma_read_ctrl_data_length</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,9,10</livein>
			<liveout>5,6,7,9,10</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>dma_read_ctrl_data_length</instance_name>
			<op>
				<id>117</id>
				<op_kind>reg</op_kind>
				<object>dma_read_ctrl_data_length</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12979</id>
			<source_loc>12909</source_loc>
			<name>dma_read_ctrl_data_size</name>
			<datatype W="3">sc_uint</datatype>
			<livein>5,6,7,9,10</livein>
			<liveout>5,6,7,9,10</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>dma_read_ctrl_data_size</instance_name>
			<op>
				<id>116</id>
				<op_kind>reg</op_kind>
				<object>dma_read_ctrl_data_size</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12981</id>
			<source_loc>12876</source_loc>
			<name>dma_read_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>dma_read_ctrl_valid</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>dma_read_ctrl_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12982</id>
			<source_loc>12912</source_loc>
			<name>dma_read_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>dma_read_ctrl_valid</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>dma_read_ctrl_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12983</id>
			<source_loc>12915</source_loc>
			<name>dma_read_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,6,7,9,10,11</livein>
			<liveout>3,4,6,7,9,10,11</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>dma_read_ctrl_valid</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>dma_read_ctrl_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12985</id>
			<source_loc>12875</source_loc>
			<name>input_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>input_ready_channel_ready</instance_name>
			<op>
				<id>82</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12986</id>
			<source_loc>12939</source_loc>
			<name>input_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<livein>6,9,10</livein>
			<liveout>6,9,10</liveout>
			<reg_deffed>6,9</reg_deffed>
			<instance_name>input_ready_channel_ready</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12987</id>
			<source_loc>12942</source_loc>
			<name>input_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,5,6,10,11</livein>
			<liveout>3,4,5,6,10,11</liveout>
			<reg_deffed>10</reg_deffed>
			<instance_name>input_ready_channel_ready</instance_name>
			<op>
				<id>149</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>12989</id>
			<source_loc>12885</source_loc>
			<name>lping_mi0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,10</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_1</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>s_reg_1</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12990</id>
			<source_loc>12891</source_loc>
			<name>lping_mi20</name>
			<datatype W="1">bool</datatype>
			<livein>4,10</livein>
			<liveout>3,4,10</liveout>
			<reg_deffed>3,4,10</reg_deffed>
			<instance_name>s_reg_1</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_1</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12992</id>
			<source_loc>12901</source_loc>
			<name>loffset_u0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>4,10</liveout>
			<reg_deffed>4,10</reg_deffed>
			<instance_name>s_reg_10</instance_name>
			<op>
				<id>108</id>
				<op_kind>reg</op_kind>
				<object>s_reg_10</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12994</id>
			<source_loc>12906</source_loc>
			<name>llen</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,9</livein>
			<liveout>4,5,6,7,9,10</liveout>
			<reg_deffed>4,10</reg_deffed>
			<instance_name>s_reg_11</instance_name>
			<op>
				<id>113</id>
				<op_kind>reg</op_kind>
				<object>s_reg_11</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12996</id>
			<source_loc>12907</source_loc>
			<name>ldma_info_index</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>4,10</liveout>
			<reg_deffed>4,10</reg_deffed>
			<instance_name>s_reg_12</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_12</object>
			</op>
		</reg_op>
		<reg_op>
			<id>12998</id>
			<source_loc>12919</source_loc>
			<name>li_u0</name>
			<datatype W="16">sc_uint</datatype>
			<livein>6,7,9</livein>
			<liveout>6,7,9</liveout>
			<reg_deffed>6,9</reg_deffed>
			<instance_name>s_reg_13</instance_name>
			<op>
				<id>126</id>
				<op_kind>reg</op_kind>
				<object>s_reg_13</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13000</id>
			<source_loc>12936</source_loc>
			<name>li_mi32</name>
			<datatype W="16">sc_uint</datatype>
			<livein>6,7,9</livein>
			<liveout>6,7,9</liveout>
			<reg_deffed>6,9</reg_deffed>
			<instance_name>s_reg_14</instance_name>
			<op>
				<id>143</id>
				<op_kind>reg</op_kind>
				<object>s_reg_14</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13002</id>
			<source_loc>12932</source_loc>
			<name>u_l_947</name>
			<datatype W="32">sc_uint</datatype>
			<livein>9</livein>
			<liveout>6,7,9</liveout>
			<reg_deffed>6,7,9</reg_deffed>
			<instance_name>s_reg_15</instance_name>
			<op>
				<id>139</id>
				<op_kind>reg</op_kind>
				<object>s_reg_15</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13004</id>
			<source_loc>12887</source_loc>
			<name>lb_mi0</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1,2,3,4,10</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_2</instance_name>
			<op>
				<id>94</id>
				<op_kind>reg</op_kind>
				<object>s_reg_2</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13005</id>
			<source_loc>12947</source_loc>
			<name>lb_mi20</name>
			<datatype W="16">sc_uint</datatype>
			<livein>4,5,6,7,9,10</livein>
			<liveout>3,4,5,6,7,9,10</liveout>
			<reg_deffed>3,4,10</reg_deffed>
			<instance_name>s_reg_2</instance_name>
			<op>
				<id>154</id>
				<op_kind>reg</op_kind>
				<object>s_reg_2</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13007</id>
			<source_loc>12886</source_loc>
			<name>loffset_mi0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1,2,3,4,10</livein>
			<liveout>1,2,3</liveout>
			<reg_deffed/>
			<instance_name>s_reg_3</instance_name>
			<op>
				<id>93</id>
				<op_kind>reg</op_kind>
				<object>s_reg_3</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13008</id>
			<source_loc>12892</source_loc>
			<name>loffset_mi20</name>
			<datatype W="32">sc_uint</datatype>
			<livein>4,10</livein>
			<liveout>3,4,10</liveout>
			<reg_deffed>3,4,10</reg_deffed>
			<instance_name>s_reg_3</instance_name>
			<op>
				<id>99</id>
				<op_kind>reg</op_kind>
				<object>s_reg_3</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13009</id>
			<source_loc>12908</source_loc>
			<name>loffset_mi25</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,9,10</livein>
			<liveout>5,6,7,9,10</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>s_reg_3</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>s_reg_3</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13011</id>
			<source_loc>12884</source_loc>
			<name>lconfig_mac_n</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,5,6,7,9,10</livein>
			<liveout>1,2,3,4,5,6,7,9,10</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_4</instance_name>
			<op>
				<id>91</id>
				<op_kind>reg</op_kind>
				<object>s_reg_4</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13013</id>
			<source_loc>12882</source_loc>
			<name>lconfig_mac_len</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,5,6,7,9,10</livein>
			<liveout>1,2,3,4,5,6,7,9,10</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_5</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>s_reg_5</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13015</id>
			<source_loc>12883</source_loc>
			<name>lconfig_mac_vec</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,5,6,7,9,10</livein>
			<liveout>1,2,3,4,5,6,7,9,10</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_6</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>s_reg_6</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13017</id>
			<source_loc>12896</source_loc>
			<name>lrem_mi20</name>
			<datatype W="32">sc_int</datatype>
			<livein>4,10</livein>
			<liveout>3,4,10</liveout>
			<reg_deffed>3,4,10</reg_deffed>
			<instance_name>s_reg_7</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>s_reg_7</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13018</id>
			<source_loc>12944</source_loc>
			<name>lrem_mi24</name>
			<datatype W="32">sc_int</datatype>
			<livein>5,6,7,9,10</livein>
			<liveout>4,5,6,7,9,10</liveout>
			<reg_deffed>4,10</reg_deffed>
			<instance_name>s_reg_7</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>s_reg_7</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13020</id>
			<source_loc>12897</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5,6,7,9,10</livein>
			<liveout>4,5,6,7,9,10</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>s_reg_8</instance_name>
			<op>
				<id>104</id>
				<op_kind>reg</op_kind>
				<object>s_reg_8</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13022</id>
			<source_loc>12900</source_loc>
			<name>lping_u0</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7,9,10</livein>
			<liveout>4,5,6,7,9,10</liveout>
			<reg_deffed>4,10</reg_deffed>
			<instance_name>s_reg_9</instance_name>
			<op>
				<id>107</id>
				<op_kind>reg</op_kind>
				<object>s_reg_9</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>4</res_id>
		<opcode>9</opcode>
		<opcode>10</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>load_input</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>10</id>
			<thread>load_input</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config_proc.i.hpp</source_path>
			<source_line>44</source_line>
			<source_loc>18285</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
		<loop>
			<id>23</id>
			<thread>load_input</thread>
			<source_path>../src/mac.cpp</source_path>
			<source_line>56</source_line>
			<source_loc>18323</source_loc>
			<start_cycle>3</start_cycle>
			<max_path>6</max_path>
			<latency>6</latency>
			<loop>
				<id>22</id>
				<thread>load_input</thread>
				<source_path>../src/mac.cpp</source_path>
				<source_line>65</source_line>
				<source_loc>18333</source_loc>
				<start_cycle>1</start_cycle>
				<max_path>5</max_path>
				<latency>5</latency>
				<loop>
					<id>12</id>
					<thread>load_input</thread>
					<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_blocking_put.h</source_path>
					<source_line>271</source_line>
					<source_loc>18378</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>1</max_path>
					<latency>1</latency>
				</loop>
				<loop>
					<id>18</id>
					<thread>load_input</thread>
					<source_path>../src/mac.cpp</source_path>
					<source_line>114</source_line>
					<source_loc>18393</source_loc>
					<start_cycle>2</start_cycle>
					<max_path>2</max_path>
					<latency>2</latency>
					<loop>
						<id>15</id>
						<thread>load_input</thread>
						<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_may_block_get.h</source_path>
						<source_line>371</source_line>
						<source_loc>18427</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>1</max_path>
						<latency>1</latency>
					</loop>
				</loop>
				<loop>
					<id>19</id>
					<thread>load_input</thread>
					<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_blocking_get.h</source_path>
					<source_line>288</source_line>
					<source_loc>18535</source_loc>
					<start_cycle>4</start_cycle>
					<max_path>1</max_path>
					<latency>1</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>25</id>
			<thread>load_input</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/core/accelerators/esp_accelerator.i.hpp</source_path>
			<source_line>52</source_line>
			<source_loc>18568</source_loc>
			<start_cycle>9</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>12.5000</cycle_time>
	<loop>
		<id>1</id>
		<thread>load_input</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>18281</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<cycle>
			<cycle_id>3</cycle_id>
			<cyn_protocol/>
			<source_loc>18316</source_loc>
			<start_cycle>2</start_cycle>
			<latency>3</latency>
		</cycle>
		<loop>
			<id>10</id>
			<thread>load_input</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>18298</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
		</loop>
		<loop>
			<id>23</id>
			<thread>load_input</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>4</cycle_id>
				<cyn_protocol/>
				<source_loc>18328</source_loc>
				<start_cycle>0</start_cycle>
				<latency>4</latency>
			</cycle>
			<loop>
				<id>22</id>
				<thread>load_input</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>18338</source_loc>
					<start_cycle>0</start_cycle>
					<latency>5</latency>
				</cycle>
				<loop>
					<id>12</id>
					<thread>load_input</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>6</cycle_id>
						<cyn_protocol/>
						<source_loc>18386</source_loc>
						<start_cycle>0</start_cycle>
						<latency>6</latency>
					</cycle>
				</loop>
				<loop>
					<id>18</id>
					<thread>load_input</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>9</cycle_id>
						<cyn_protocol/>
						<source_loc>18449</source_loc>
						<start_cycle>1</start_cycle>
						<latency>8</latency>
					</cycle>
					<loop>
						<id>15</id>
						<thread>load_input</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>7</cycle_id>
							<cyn_protocol/>
							<source_loc>18431</source_loc>
							<start_cycle>0</start_cycle>
							<latency>7</latency>
						</cycle>
					</loop>
				</loop>
				<loop>
					<id>19</id>
					<thread>load_input</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>10</cycle_id>
						<cyn_protocol/>
						<source_loc>18543</source_loc>
						<start_cycle>0</start_cycle>
						<latency>9</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>25</id>
			<thread>load_input</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>11</cycle_id>
				<cyn_protocol/>
				<source_loc>18578</source_loc>
				<start_cycle>0</start_cycle>
				<latency>10</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13073</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14008,14008</sub_loc>
	</source_loc>
	<source_loc>
		<id>13074</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>18906</opcode>
		<sub_loc>14008,14008</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>valid_arb</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>valid_arb</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>valid_arb</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>valid_arb</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>valid_arb</thread>
	</pm_ops>
	<sched_ops>
		<thread>valid_arb</thread>
		<io_op>
			<id>13082</id>
			<source_loc>14001</source_loc>
			<order>1</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_prev</sig_name>
			<label>dma_write_chnl.sync_snd.reset_valid_prev:dma_write_chnl_sync_snd_reset_valid_prev:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>246</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13083</id>
			<source_loc>14000</source_loc>
			<order>2</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_curr</sig_name>
			<label>dma_write_chnl.sync_snd.reset_valid_curr:dma_write_chnl_sync_snd_reset_valid_curr:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>247</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13080</id>
			<source_loc>13995</source_loc>
			<order>3</order>
			<sig_name>dma_write_chnl_sync_snd_set_valid_prev</sig_name>
			<label>dma_write_chnl.sync_snd.set_valid_prev:dma_write_chnl_sync_snd_set_valid_prev:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>244</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_sync_snd_set_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13081</id>
			<source_loc>13994</source_loc>
			<order>4</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>dma_write_chnl.set_valid_curr:dma_write_chnl_set_valid_curr:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>245</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13084</id>
			<source_loc>14006</source_loc>
			<order>5</order>
			<sig_name>dma_write_chnl_sync_snd_valid_flop</sig_name>
			<label>dma_write_chnl.sync_snd.valid_flop:dma_write_chnl_sync_snd_valid_flop:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>248</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_sync_snd_valid_flop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13085</id>
			<source_loc>12532</source_loc>
			<order>6</order>
			<instance_name>mac_Xor_1Ux1U_1U_4_32</instance_name>
			<opcode>41</opcode>
			<label>^</label>
			<op>
				<id>249</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13086</id>
			<source_loc>12533</source_loc>
			<order>7</order>
			<instance_name>mac_Not_1U_1U_4_33</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>250</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13087</id>
			<source_loc>12534</source_loc>
			<order>8</order>
			<instance_name>mac_And_1Ux1U_1U_4_34</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>251</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.7980000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13088</id>
			<source_loc>12535</source_loc>
			<order>9</order>
			<instance_name>mac_Xor_1Ux1U_1U_4_35</instance_name>
			<opcode>41</opcode>
			<label>^</label>
			<op>
				<id>252</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13089</id>
			<source_loc>12536</source_loc>
			<order>10</order>
			<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			<opcode>39</opcode>
			<label>|</label>
			<op>
				<id>253</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13090</id>
			<source_loc>13074</source_loc>
			<order>11</order>
			<sig_name>dma_write_chnl_valid</sig_name>
			<label>dma_write_chnl.valid:dma_write_chnl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>254</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.6810000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>valid_arb</thread>
	</cdfg>
	<timing_paths>
		<thread>valid_arb</thread>
		<timing_path>
			<name>valid_arb_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_prev</port_name>
				<state>3</state>
				<source_loc>13082</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>3</state>
				<source_loc>13090</source_loc>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
				<state>3</state>
				<source_loc>13083</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>3</state>
				<source_loc>13090</source_loc>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_valid_flop</port_name>
				<state>3</state>
				<source_loc>13084</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>3</state>
				<source_loc>13090</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_set_valid_prev</port_name>
				<state>3</state>
				<source_loc>13080</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>3</state>
				<source_loc>13090</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_set_valid_curr</port_name>
				<state>3</state>
				<source_loc>13081</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>3</state>
				<source_loc>13090</source_loc>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
				<state>3</state>
				<source_loc>13083</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_prev</port_name>
				<state>3</state>
				<source_loc>13082</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_valid_flop</port_name>
				<state>3</state>
				<source_loc>13084</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_set_valid_curr</port_name>
				<state>3</state>
				<source_loc>13081</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_set_valid_prev</port_name>
				<state>3</state>
				<source_loc>13080</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>valid_arb</thread>
		<timing_path>
			<name>valid_arb_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_prev</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Not_1U_1U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_34</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Not_1U_1U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_34</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>2.6810</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_valid_flop</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_And_1Ux1U_1U_4_34</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_sync_snd_set_valid_prev</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_35</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7600</delay>
				<port_name>dma_write_chnl_set_valid_curr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Xor_1Ux1U_1U_4_35</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>1.9890</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_prev</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_valid_flop</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_set_valid_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>valid_arb_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>valid_arb</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_set_valid_prev</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>valid_arb</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>valid_arb</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>72</id>
			<thread>valid_arb</thread>
			<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_sync_snd.h</source_path>
			<source_line>163</source_line>
			<source_loc>20262</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>valid_arb</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>72</id>
			<thread>valid_arb</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>11476</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13102</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14034,14034</sub_loc>
	</source_loc>
	<source_loc>
		<id>13103</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19210</opcode>
		<sub_loc>14034,14034</sub_loc>
	</source_loc>
	<source_loc>
		<id>13105</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13104</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>20652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13107</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14034</sub_loc>
	</source_loc>
	<source_loc>
		<id>13108</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14041</sub_loc>
	</source_loc>
	<source_loc>
		<id>13109</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14035</sub_loc>
	</source_loc>
	<source_loc>
		<id>13111</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14043</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>back_method_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>back_method_1</thread>
		<value>16</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>back_method_1</thread>
		<value>14</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>back_method_1</thread>
		<value>1</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>back_method_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>back_method_1</thread>
		<io_op>
			<id>13115</id>
			<source_loc>14026</source_loc>
			<order>1</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_curr</sig_name>
			<label>reset_valid_curr:dma_write_chnl_sync_snd_reset_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>266</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_curr</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13113</id>
			<source_loc>14020</source_loc>
			<order>2</order>
			<sig_name>dma_write_chnl_sync_snd_set_valid_prev</sig_name>
			<label>set_valid_prev:dma_write_chnl_sync_snd_set_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>264</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_set_valid_prev</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13114</id>
			<source_loc>14023</source_loc>
			<order>3</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_prev</sig_name>
			<label>reset_valid_prev:dma_write_chnl_sync_snd_reset_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>265</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_prev</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13116</id>
			<source_loc>14029</source_loc>
			<order>4</order>
			<sig_name>dma_write_chnl_sync_snd_valid_flop</sig_name>
			<label>valid_flop:dma_write_chnl_sync_snd_valid_flop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>267</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_valid_flop</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13117</id>
			<source_loc>20652</source_loc>
			<order>5</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_curr</sig_name>
			<label>reset_valid_curr:dma_write_chnl_sync_snd_reset_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>268</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_curr</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13120</id>
			<source_loc>13109</source_loc>
			<order>6</order>
			<sig_name>back_method_1_dma_write_chnl_sync_snd_reset_valid_curr_prev</sig_name>
			<label>dma_write_chnl.sync_snd.reset_valid_curr:back_method_1_dma_write_chnl_sync_snd_reset_valid_curr_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>271</id>
				<op_kind>output</op_kind>
				<object>back_method_1_dma_write_chnl_sync_snd_reset_valid_curr_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13118</id>
			<source_loc>13107</source_loc>
			<order>7</order>
			<sig_name>back_method_1_dma_write_chnl_sync_snd_reset_valid_curr_next</sig_name>
			<label>dma_write_chnl.sync_snd.reset_valid_curr:back_method_1_dma_write_chnl_sync_snd_reset_valid_curr_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>269</id>
				<op_kind>output</op_kind>
				<object>back_method_1_dma_write_chnl_sync_snd_reset_valid_curr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13119</id>
			<source_loc>13108</source_loc>
			<order>8</order>
			<sig_name>back_method_1_dma_write_chnl_valid_prev</sig_name>
			<label>dma_write_chnl.valid:back_method_1_dma_write_chnl_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>270</id>
				<op_kind>output</op_kind>
				<object>back_method_1_dma_write_chnl_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13126</id>
			<source_loc>12529</source_loc>
			<order>9</order>
			<instance_name>mac_Not_1U_1U_4_37</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>277</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13121</id>
			<source_loc>14032</source_loc>
			<order>10</order>
			<sig_name>dma_write_chnl_ready</sig_name>
			<label>dma_write_chnl.ready:dma_write_chnl_ready:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>272</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_ready</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13122</id>
			<source_loc>14044</source_loc>
			<order>11</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>set_valid_curr:dma_write_chnl_set_valid_curr:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>273</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13123</id>
			<source_loc>14046</source_loc>
			<order>12</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_prev</sig_name>
			<label>reset_valid_prev:dma_write_chnl_sync_snd_reset_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>274</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13124</id>
			<source_loc>13111</source_loc>
			<order>13</order>
			<sig_name>dma_write_chnl_sync_snd_set_valid_prev</sig_name>
			<label>set_valid_prev:dma_write_chnl_sync_snd_set_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>275</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_set_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13125</id>
			<source_loc>14040</source_loc>
			<order>14</order>
			<sig_name>dma_write_chnl_sync_snd_valid_flop</sig_name>
			<label>valid_flop:dma_write_chnl_sync_snd_valid_flop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>276</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_valid_flop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13127</id>
			<source_loc>12530</source_loc>
			<order>15</order>
			<instance_name>mac_N_Muxb_1_2_4_4_38</instance_name>
			<opcode>40</opcode>
			<label>MUX(2)</label>
			<op>
				<id>278</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13128</id>
			<source_loc>13103</source_loc>
			<order>16</order>
			<sig_name>dma_write_chnl_sync_snd_reset_valid_curr</sig_name>
			<label>reset_valid_curr:dma_write_chnl_sync_snd_reset_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>279</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_curr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.9890000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>back_method_1</thread>
	</cdfg>
	<timing_paths>
		<thread>back_method_1</thread>
		<timing_path>
			<name>back_method_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>12.4000</delay>
				<port_name>dma_write_chnl_ready</port_name>
				<state>5</state>
				<source_loc>13121</source_loc>
			</path_node>
			<delay>12.4000</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>4</state>
				<source_loc>14041</source_loc>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
				<state>4</state>
				<source_loc>14035</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
				<state>4</state>
				<source_loc>14034</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_set_valid_curr</port_name>
				<state>5</state>
				<source_loc>13122</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
				<state>5</state>
				<source_loc>13128</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_valid_flop</port_name>
				<state>5</state>
				<source_loc>13125</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_set_valid_prev</port_name>
				<state>5</state>
				<source_loc>13124</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_prev</port_name>
				<state>5</state>
				<source_loc>13123</source_loc>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
				<state>3</state>
				<source_loc>13106</source_loc>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>back_method_1</thread>
		<timing_path>
			<name>back_method_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>12.4000</delay>
				<port_name>dma_write_chnl_ready</port_name>
			</path_node>
			<delay>12.4000</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_set_valid_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_valid_flop</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_set_valid_prev</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_prev</port_name>
			</path_node>
			<delay>1.2970</delay>
		</timing_path>
		<timing_path>
			<name>back_method_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>back_method_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_sync_snd_reset_valid_curr</port_name>
			</path_node>
			<delay>0.5370</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>back_method_1</thread>
		<reg_op>
			<id>13134</id>
			<source_loc>13115</source_loc>
			<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_write_chnl_sync_snd_reset_valid_curr</instance_name>
			<op>
				<id>266</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13135</id>
			<source_loc>13128</source_loc>
			<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_write_chnl_sync_snd_reset_valid_curr</instance_name>
			<op>
				<id>279</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13137</id>
			<source_loc>13114</source_loc>
			<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_write_chnl_sync_snd_reset_valid_prev</instance_name>
			<op>
				<id>265</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13138</id>
			<source_loc>13123</source_loc>
			<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_write_chnl_sync_snd_reset_valid_prev</instance_name>
			<op>
				<id>274</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_reset_valid_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13140</id>
			<source_loc>13113</source_loc>
			<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_write_chnl_sync_snd_set_valid_prev</instance_name>
			<op>
				<id>264</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_set_valid_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13141</id>
			<source_loc>13124</source_loc>
			<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_write_chnl_sync_snd_set_valid_prev</instance_name>
			<op>
				<id>275</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_set_valid_prev</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13143</id>
			<source_loc>13116</source_loc>
			<name>dma_write_chnl_sync_snd_valid_flop</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dma_write_chnl_sync_snd_valid_flop</instance_name>
			<op>
				<id>267</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_valid_flop</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13144</id>
			<source_loc>13125</source_loc>
			<name>dma_write_chnl_sync_snd_valid_flop</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dma_write_chnl_sync_snd_valid_flop</instance_name>
			<op>
				<id>276</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_sync_snd_valid_flop</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>back_method_1</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>70</id>
			<thread>back_method_1</thread>
			<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_sync_snd.h</source_path>
			<source_line>120</source_line>
			<source_loc>20261</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>back_method_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>70</id>
			<thread>back_method_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>11475</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13149</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13976</sub_loc>
	</source_loc>
	<source_loc>
		<id>13147</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13975,13975</sub_loc>
	</source_loc>
	<source_loc>
		<id>13148</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19186</opcode>
		<sub_loc>13975,13975</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>process_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>process_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>process_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>process_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>process_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>process_1</thread>
		<io_op>
			<id>13151</id>
			<source_loc>13149</source_loc>
			<order>1</order>
			<sig_name>process_1_dma_write_chnl_valid_prev</sig_name>
			<label>dma_write_chnl.valid:process_1_dma_write_chnl_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>284</id>
				<op_kind>output</op_kind>
				<object>process_1_dma_write_chnl_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>2.1440000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13152</id>
			<source_loc>13977</source_loc>
			<order>2</order>
			<sig_name>dma_write_chnl_ready</sig_name>
			<label>ready:dma_write_chnl_ready:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>285</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_ready</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13153</id>
			<source_loc>12541</source_loc>
			<order>3</order>
			<instance_name>mac_Not_1U_1U_4_39</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>286</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13154</id>
			<source_loc>12542</source_loc>
			<order>4</order>
			<instance_name>mac_Or_1Ux1U_1U_4_40</instance_name>
			<opcode>39</opcode>
			<label>|</label>
			<op>
				<id>287</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4520000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13155</id>
			<source_loc>13148</source_loc>
			<order>5</order>
			<sig_name>dma_write_chnl_can_put_sig</sig_name>
			<label>dma_write_chnl.can_put_sig:dma_write_chnl_can_put_sig:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>288</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_can_put_sig</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.9890000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>process_1</thread>
	</cdfg>
	<timing_paths>
		<thread>process_1</thread>
		<timing_path>
			<name>process_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>2</state>
				<source_loc>13976</source_loc>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>process_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.1440</delay>
				<port_name>dma_write_chnl_valid</port_name>
				<state>2</state>
				<source_loc>13976</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
				<state>2</state>
				<source_loc>13155</source_loc>
			</path_node>
			<delay>3.3730</delay>
		</timing_path>
		<timing_path>
			<name>process_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dma_write_chnl_ready</port_name>
				<state>2</state>
				<source_loc>13152</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
				<state>2</state>
				<source_loc>13155</source_loc>
			</path_node>
			<delay>0.9830</delay>
		</timing_path>
		<timing_path>
			<name>process_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8830</delay>
				<port_name>dma_write_chnl_ready</port_name>
				<state>2</state>
				<source_loc>13152</source_loc>
			</path_node>
			<delay>0.8830</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>process_1</thread>
		<timing_path>
			<name>process_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>10.3560</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<delay>10.3560</delay>
		</timing_path>
		<timing_path>
			<name>process_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.1440</delay>
				<port_name>dma_write_chnl_valid</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Not_1U_1U_4_39</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
			</path_node>
			<delay>3.3730</delay>
		</timing_path>
		<timing_path>
			<name>process_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dma_write_chnl_ready</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_Or_1Ux1U_1U_4_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5370</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
			</path_node>
			<delay>0.9830</delay>
		</timing_path>
		<timing_path>
			<name>process_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>process_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8830</delay>
				<port_name>dma_write_chnl_ready</port_name>
			</path_node>
			<delay>0.8830</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>process_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>process_1</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>74</id>
			<thread>process_1</thread>
			<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_can_put_mod.h</source_path>
			<source_line>60</source_line>
			<source_loc>20263</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>process_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>process_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>11478</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12268</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20206,17539</sub_loc>
	</source_loc>
	<source_loc>
		<id>12269</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1653,17546</sub_loc>
	</source_loc>
	<source_loc>
		<id>12270</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20041,17564</sub_loc>
	</source_loc>
	<source_loc>
		<id>12271</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20149,17571</sub_loc>
	</source_loc>
	<source_loc>
		<id>12264</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20124,17588</sub_loc>
	</source_loc>
	<source_loc>
		<id>13228</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7767,17588</sub_loc>
	</source_loc>
	<source_loc>
		<id>13229</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1696,13228</sub_loc>
	</source_loc>
	<source_loc>
		<id>13094</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>20149,13081,13122</sub_loc>
	</source_loc>
	<source_loc>
		<id>13204</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>13094,17630</sub_loc>
	</source_loc>
	<source_loc>
		<id>12287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20149,17813</sub_loc>
	</source_loc>
	<source_loc>
		<id>13162</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12287,17812</sub_loc>
	</source_loc>
	<source_loc>
		<id>13163</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>19177</opcode>
		<sub_loc>12287,17812</sub_loc>
	</source_loc>
	<source_loc>
		<id>13180</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>13094,17640</sub_loc>
	</source_loc>
	<source_loc>
		<id>13206</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13204</sub_loc>
	</source_loc>
	<source_loc>
		<id>13205</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13204</sub_loc>
	</source_loc>
	<source_loc>
		<id>13208</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17501,17630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13240</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17501,17643</sub_loc>
	</source_loc>
	<source_loc>
		<id>13241</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>48</opcode>
		<sub_loc>17501,17643</sub_loc>
	</source_loc>
	<source_loc>
		<id>13210</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13208</sub_loc>
	</source_loc>
	<source_loc>
		<id>13209</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13208</sub_loc>
	</source_loc>
	<source_loc>
		<id>13212</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17503,17630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13243</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17503,17643</sub_loc>
	</source_loc>
	<source_loc>
		<id>13244</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>48</opcode>
		<sub_loc>17503,17643</sub_loc>
	</source_loc>
	<source_loc>
		<id>13214</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13212</sub_loc>
	</source_loc>
	<source_loc>
		<id>13213</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13212</sub_loc>
	</source_loc>
	<source_loc>
		<id>13216</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17504,17630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13218</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13216</sub_loc>
	</source_loc>
	<source_loc>
		<id>13217</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13216</sub_loc>
	</source_loc>
	<source_loc>
		<id>13220</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1699,17630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13196</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1699,17640</sub_loc>
	</source_loc>
	<source_loc>
		<id>13172</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1699,17732</sub_loc>
	</source_loc>
	<source_loc>
		<id>13222</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13220</sub_loc>
	</source_loc>
	<source_loc>
		<id>13221</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13220</sub_loc>
	</source_loc>
	<source_loc>
		<id>13224</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1700,17630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13200</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1700,17640</sub_loc>
	</source_loc>
	<source_loc>
		<id>13176</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1700,17732</sub_loc>
	</source_loc>
	<source_loc>
		<id>13226</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13224</sub_loc>
	</source_loc>
	<source_loc>
		<id>13225</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13224</sub_loc>
	</source_loc>
	<source_loc>
		<id>13182</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13180</sub_loc>
	</source_loc>
	<source_loc>
		<id>13181</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13180</sub_loc>
	</source_loc>
	<source_loc>
		<id>13184</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17501,17640</sub_loc>
	</source_loc>
	<source_loc>
		<id>13186</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13184</sub_loc>
	</source_loc>
	<source_loc>
		<id>13185</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13184</sub_loc>
	</source_loc>
	<source_loc>
		<id>13188</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17503,17640</sub_loc>
	</source_loc>
	<source_loc>
		<id>13190</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13188</sub_loc>
	</source_loc>
	<source_loc>
		<id>13189</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13188</sub_loc>
	</source_loc>
	<source_loc>
		<id>13192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17506,17640</sub_loc>
	</source_loc>
	<source_loc>
		<id>13194</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13192</sub_loc>
	</source_loc>
	<source_loc>
		<id>13193</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13192</sub_loc>
	</source_loc>
	<source_loc>
		<id>13198</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13196</sub_loc>
	</source_loc>
	<source_loc>
		<id>13197</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13196</sub_loc>
	</source_loc>
	<source_loc>
		<id>13202</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13200</sub_loc>
	</source_loc>
	<source_loc>
		<id>13201</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13200</sub_loc>
	</source_loc>
	<source_loc>
		<id>12276</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20207,17658</sub_loc>
	</source_loc>
	<source_loc>
		<id>12277</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20206,17660</sub_loc>
	</source_loc>
	<source_loc>
		<id>12265</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20208,17663</sub_loc>
	</source_loc>
	<source_loc>
		<id>12278</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20206,17672</sub_loc>
	</source_loc>
	<source_loc>
		<id>7188</id>
		<loc_kind>DECL</loc_kind>
		<label>dma_info</label>
		<file_id>1</file_id>
		<line>202</line>
		<col>28</col>
	</source_loc>
	<source_loc>
		<id>11861</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17438,7188,1585</sub_loc>
	</source_loc>
	<source_loc>
		<id>12279</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11861,17692</sub_loc>
	</source_loc>
	<source_loc>
		<id>12280</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20041,17715</sub_loc>
	</source_loc>
	<source_loc>
		<id>12266</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20037,17718</sub_loc>
	</source_loc>
	<source_loc>
		<id>12281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20041,17727</sub_loc>
	</source_loc>
	<source_loc>
		<id>13164</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>13094,17732</sub_loc>
	</source_loc>
	<source_loc>
		<id>13166</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13164</sub_loc>
	</source_loc>
	<source_loc>
		<id>13165</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13164</sub_loc>
	</source_loc>
	<source_loc>
		<id>13168</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17509,17732</sub_loc>
	</source_loc>
	<source_loc>
		<id>13170</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13168</sub_loc>
	</source_loc>
	<source_loc>
		<id>13169</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13168</sub_loc>
	</source_loc>
	<source_loc>
		<id>13174</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13172</sub_loc>
	</source_loc>
	<source_loc>
		<id>13173</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13172</sub_loc>
	</source_loc>
	<source_loc>
		<id>13178</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13176</sub_loc>
	</source_loc>
	<source_loc>
		<id>13177</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13176</sub_loc>
	</source_loc>
	<source_loc>
		<id>12267</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20158,17808</sub_loc>
	</source_loc>
	<source_loc>
		<id>13234</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10845,17808</sub_loc>
	</source_loc>
	<source_loc>
		<id>13235</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1661,13234</sub_loc>
	</source_loc>
	<source_loc>
		<id>13160</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10871,17812</sub_loc>
	</source_loc>
	<source_loc>
		<id>13161</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1661,13160</sub_loc>
	</source_loc>
	<source_loc>
		<id>13237</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13161</sub_loc>
	</source_loc>
	<source_loc>
		<id>12272</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20035,17819</sub_loc>
	</source_loc>
	<source_loc>
		<id>12289</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1653,17839</sub_loc>
	</source_loc>
	<source_loc>
		<id>12290</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1653,17844</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>store_output</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>store_output</thread>
		<value>80</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>store_output</thread>
		<value>47</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>store_output</thread>
		<value>32</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>store_output</thread>
	</pm_ops>
	<sched_ops>
		<thread>store_output</thread>
		<wire_op>
			<id>13260</id>
			<source_loc>18754</source_loc>
			<order>1</order>
			<sig_name>sb_i0</sig_name>
			<label>store_output::b:sb_i0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>308</id>
				<op_kind>wire</op_kind>
				<object>sb_i0</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13257</id>
			<source_loc>18746</source_loc>
			<order>2</order>
			<sig_name>sping</sig_name>
			<label>store_output::ping:sping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>305</id>
				<op_kind>wire</op_kind>
				<object>sping</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13249</id>
			<source_loc>12271</source_loc>
			<order>3</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>set_valid_curr:dma_write_chnl_set_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>297</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13246</id>
			<source_loc>12268</source_loc>
			<order>4</order>
			<sig_name>output_ready_channel_valid</sig_name>
			<label>output_ready.__channel.valid:output_ready_channel_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>294</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13247</id>
			<source_loc>12269</source_loc>
			<order>5</order>
			<sig_name>acc_done</sig_name>
			<label>acc_done:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>295</id>
				<op_kind>output</op_kind>
				<object>acc_done</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13248</id>
			<source_loc>12270</source_loc>
			<order>6</order>
			<sig_name>dma_write_ctrl_valid</sig_name>
			<label>dma_write_ctrl.valid:dma_write_ctrl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>296</id>
				<op_kind>output</op_kind>
				<object>dma_write_ctrl_valid</object>
			</op>
			<cycle_id>36</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13250</id>
			<source_loc>12264</source_loc>
			<order>7</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>298</id>
				<op_kind>input</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13252</id>
			<source_loc>13229</source_loc>
			<order>8</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>300</id>
				<op_kind>input</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13255</id>
			<source_loc>20066</source_loc>
			<order>9</order>
			<sig_name>conf_info_mac_vec</sig_name>
			<label>mac_vec:conf_info_mac_vec:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>303</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_vec</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13256</id>
			<source_loc>20065</source_loc>
			<order>10</order>
			<sig_name>conf_info_mac_n</sig_name>
			<label>mac_n:conf_info_mac_n:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>304</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_n</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13254</id>
			<source_loc>20067</source_loc>
			<order>11</order>
			<sig_name>conf_info_mac_len</sig_name>
			<label>mac_len:conf_info_mac_len:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>302</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_len</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13258</id>
			<source_loc>12482</source_loc>
			<order>12</order>
			<instance_name>mac_Mul_32Ux32U_32U_4_41</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>306</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>5.9560000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13259</id>
			<source_loc>12483</source_loc>
			<order>13</order>
			<instance_name>mac_Mul_32Ux32U_32U_4_42</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>307</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>11.8120000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13261</id>
			<source_loc>12484</source_loc>
			<order>14</order>
			<instance_name>mac_LessThan_2Sx32S_1U_4_43</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>309</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13333</id>
			<source_loc>13210</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl</sig_name>
			<label>store_output::ping.store_output:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>377</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13263</id>
			<source_loc>13204</source_loc>
			<order>17</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>set_valid_curr:dma_write_chnl_set_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>311</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13264</id>
			<source_loc>13208</source_loc>
			<order>18</order>
			<sig_name>sping</sig_name>
			<label>store_output::ping:sping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>312</id>
				<op_kind>wire</op_kind>
				<object>sping</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13265</id>
			<source_loc>13212</source_loc>
			<order>19</order>
			<sig_name>soffset</sig_name>
			<label>store_output::offset:soffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>313</id>
				<op_kind>wire</op_kind>
				<object>soffset</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13266</id>
			<source_loc>13216</source_loc>
			<order>20</order>
			<sig_name>sb_i0_u0</sig_name>
			<label>store_output::b:sb_i0_u0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>314</id>
				<op_kind>wire</op_kind>
				<object>sb_i0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13267</id>
			<source_loc>13220</source_loc>
			<order>21</order>
			<sig_name>plm_out_ping</sig_name>
			<label>plm_out_ping:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>315</id>
				<op_kind>wire</op_kind>
				<object>plm_out_ping</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13268</id>
			<source_loc>13224</source_loc>
			<order>22</order>
			<sig_name>plm_out_pong</sig_name>
			<label>plm_out_pong:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>316</id>
				<op_kind>wire</op_kind>
				<object>plm_out_pong</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13319</id>
			<source_loc>12500</source_loc>
			<order>23</order>
			<instance_name>mac_Add_16Ux1U_16U_4_44</instance_name>
			<opcode>19</opcode>
			<label>+</label>
			<op>
				<id>367</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>2.6900000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13269</id>
			<source_loc>18760</source_loc>
			<order>24</order>
			<sig_name>srem</sig_name>
			<label>store_output::rem:srem:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>317</id>
				<op_kind>wire</op_kind>
				<object>srem</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13270</id>
			<source_loc>12485</source_loc>
			<order>25</order>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_45</instance_name>
			<opcode>13</opcode>
			<label>&gt;</label>
			<op>
				<id>318</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13335</id>
			<source_loc>13186</source_loc>
			<order>26</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>store_output::ping.store_output:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>379</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13272</id>
			<source_loc>13180</source_loc>
			<order>27</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>set_valid_curr.store_output:dma_write_chnl_set_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>320</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13278</id>
			<source_loc>12276</source_loc>
			<order>28</order>
			<sig_name>output_ready_channel_data</sig_name>
			<label>output_ready.__channel.data:output_ready_channel_data:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>326</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_data</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13279</id>
			<source_loc>12277</source_loc>
			<order>29</order>
			<sig_name>output_ready_channel_valid</sig_name>
			<label>output_ready.__channel.valid.store_output::reset_store_output::reset_ack::reset_put:output_ready_channel_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>327</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13273</id>
			<source_loc>13184</source_loc>
			<order>30</order>
			<sig_name>sping_u0</sig_name>
			<label>store_output::ping:sping_u0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>321</id>
				<op_kind>wire</op_kind>
				<object>sping_u0</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13274</id>
			<source_loc>13188</source_loc>
			<order>31</order>
			<sig_name>soffset_u0</sig_name>
			<label>store_output::offset:soffset_u0:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>322</id>
				<op_kind>wire</op_kind>
				<object>soffset_u0</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13275</id>
			<source_loc>13192</source_loc>
			<order>32</order>
			<sig_name>srem_u0</sig_name>
			<label>store_output::rem:srem_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>323</id>
				<op_kind>wire</op_kind>
				<object>srem_u0</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13276</id>
			<source_loc>13196</source_loc>
			<order>33</order>
			<sig_name>plm_out_ping</sig_name>
			<label>plm_out_ping:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>324</id>
				<op_kind>wire</op_kind>
				<object>plm_out_ping</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13277</id>
			<source_loc>13200</source_loc>
			<order>34</order>
			<sig_name>plm_out_pong</sig_name>
			<label>plm_out_pong:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>325</id>
				<op_kind>wire</op_kind>
				<object>plm_out_pong</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13283</id>
			<source_loc>12486</source_loc>
			<order>35</order>
			<instance_name>mac_GreaterThan_32Sx8S_1U_4_46</instance_name>
			<opcode>35</opcode>
			<label>&gt;</label>
			<op>
				<id>331</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>2.6810000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13284</id>
			<source_loc>12488</source_loc>
			<order>36</order>
			<instance_name>mac_N_Mux_32_2_3_4_47</instance_name>
			<opcode>36</opcode>
			<label>MUX(2)</label>
			<op>
				<id>332</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>3.0360000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13316</id>
			<source_loc>12498</source_loc>
			<order>37</order>
			<instance_name>mac_Sub_32Sx7U_32S_4_48</instance_name>
			<opcode>38</opcode>
			<label>-</label>
			<op>
				<id>364</id>
				<op_kind>sub</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>2.9920000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13285</id>
			<source_loc>12279</source_loc>
			<order>38</order>
			<sig_name>sdma_info_index</sig_name>
			<label>store_output::dma_info.index:sdma_info_index:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>333</id>
				<op_kind>wire</op_kind>
				<object>sdma_info_index</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13280</id>
			<source_loc>12265</source_loc>
			<order>39</order>
			<sig_name>output_ready_channel_ready</sig_name>
			<label>output_ready.__channel.ready:output_ready_channel_ready:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>328</id>
				<op_kind>input</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13315</id>
			<source_loc>12497</source_loc>
			<order>40</order>
			<instance_name>mac_Not_1U_1U_4_49</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>363</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13286</id>
			<source_loc>12489</source_loc>
			<order>41</order>
			<instance_name>mac_Add_32Ux32U_32U_4_50</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>334</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13282</id>
			<source_loc>12278</source_loc>
			<order>42</order>
			<sig_name>output_ready_channel_valid</sig_name>
			<label>output_ready.__channel.valid.store_output::reset_store_output::reset_ack::reset_put:output_ready_channel_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>330</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13287</id>
			<source_loc>20070</source_loc>
			<order>43</order>
			<sig_name>dma_write_ctrl_data_size</sig_name>
			<label>dma_write_ctrl.data.size:dma_write_ctrl_data_size:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>335</id>
				<op_kind>output</op_kind>
				<object>dma_write_ctrl_data_size</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13288</id>
			<source_loc>20069</source_loc>
			<order>44</order>
			<sig_name>dma_write_ctrl_data_length</sig_name>
			<label>dma_write_ctrl.data.length:dma_write_ctrl_data_length:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>336</id>
				<op_kind>output</op_kind>
				<object>dma_write_ctrl_data_length</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13289</id>
			<source_loc>20068</source_loc>
			<order>45</order>
			<sig_name>dma_write_ctrl_data_index</sig_name>
			<label>dma_write_ctrl.data.index:dma_write_ctrl_data_index:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>337</id>
				<op_kind>output</op_kind>
				<object>dma_write_ctrl_data_index</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>1.2970000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13290</id>
			<source_loc>12280</source_loc>
			<order>46</order>
			<sig_name>dma_write_ctrl_valid</sig_name>
			<label>dma_write_ctrl.valid.store_output::reset_put:dma_write_ctrl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>338</id>
				<op_kind>output</op_kind>
				<object>dma_write_ctrl_valid</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13291</id>
			<source_loc>12266</source_loc>
			<order>47</order>
			<sig_name>dma_write_ctrl_ready</sig_name>
			<label>dma_write_ctrl.ready:dma_write_ctrl_ready:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>339</id>
				<op_kind>input</op_kind>
				<object>dma_write_ctrl_ready</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13294</id>
			<source_loc>18780</source_loc>
			<order>48</order>
			<sig_name>si</sig_name>
			<label>store_output::i:si:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>342</id>
				<op_kind>wire</op_kind>
				<object>si</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13293</id>
			<source_loc>12281</source_loc>
			<order>49</order>
			<sig_name>dma_write_ctrl_valid</sig_name>
			<label>dma_write_ctrl.valid.store_output::reset_put:dma_write_ctrl_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>341</id>
				<op_kind>output</op_kind>
				<object>dma_write_ctrl_valid</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13337</id>
			<source_loc>13170</source_loc>
			<order>50</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>store_output::i.store_output:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>381</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13300</id>
			<source_loc>12490</source_loc>
			<order>51</order>
			<instance_name>mac_Not_1U_1U_4_51</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>348</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13296</id>
			<source_loc>13164</source_loc>
			<order>52</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>set_valid_curr.store_output:dma_write_chnl_set_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>344</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13297</id>
			<source_loc>13168</source_loc>
			<order>53</order>
			<sig_name>si_u0</sig_name>
			<label>store_output::i:si_u0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>345</id>
				<op_kind>wire</op_kind>
				<object>si_u0</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13298</id>
			<source_loc>13172</source_loc>
			<order>54</order>
			<sig_name>plm_out_ping</sig_name>
			<label>plm_out_ping:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>346</id>
				<op_kind>wire</op_kind>
				<object>plm_out_ping</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13299</id>
			<source_loc>13176</source_loc>
			<order>55</order>
			<sig_name>plm_out_pong</sig_name>
			<label>plm_out_pong:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>347</id>
				<op_kind>wire</op_kind>
				<object>plm_out_pong</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13312</id>
			<source_loc>12495</source_loc>
			<order>56</order>
			<instance_name>mac_Add_16Ux1U_16U_4_52</instance_name>
			<opcode>19</opcode>
			<label>+</label>
			<op>
				<id>360</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>2.6900000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13304</id>
			<source_loc>12267</source_loc>
			<order>57</order>
			<sig_name>dma_write_chnl_can_put_sig</sig_name>
			<label>can_put_sig:dma_write_chnl_can_put_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>352</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_can_put_sig</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>2.8360000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13301</id>
			<source_loc>12502</source_loc>
			<order>58</order>
			<instance_name>plm_out_ping</instance_name>
			<opcode>54</opcode>
			<label>plm_out_ping:read</label>
			<op>
				<id>349</id>
				<op_kind>array_read</op_kind>
				<object>plm_out_ping</object>
				<in_widths>16 1 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>1.9369999987</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13302</id>
			<source_loc>12503</source_loc>
			<order>59</order>
			<instance_name>plm_out_pong</instance_name>
			<opcode>56</opcode>
			<label>plm_out_pong:read</label>
			<op>
				<id>350</id>
				<op_kind>array_read</op_kind>
				<object>plm_out_pong</object>
				<in_widths>16 1 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>1.9369999987</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13303</id>
			<source_loc>12493</source_loc>
			<order>60</order>
			<instance_name>mac_N_MuxB_32_2_1_4_53</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>351</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13306</id>
			<source_loc>13235</source_loc>
			<order>61</order>
			<sig_name>dma_write_chnl_can_put_sig</sig_name>
			<label>can_put_sig:dma_write_chnl_can_put_sig:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>354</id>
				<op_kind>input</op_kind>
				<object>dma_write_chnl_can_put_sig</object>
			</op>
			<cycle_id>9</cycle_id>
			<chain_time>2.8360000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13313</id>
			<source_loc>12496</source_loc>
			<order>62</order>
			<instance_name>mac_LessThan_16Ux32U_1U_4_54</instance_name>
			<opcode>20</opcode>
			<label>&lt;</label>
			<op>
				<id>361</id>
				<op_kind>lt</op_kind>
				<in_widths>16 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13308</id>
			<source_loc>13237</source_loc>
			<order>63</order>
			<sig_name>dma_write_chnl_set_valid_curr_1</sig_name>
			<label>set_valid_curr:dma_write_chnl_set_valid_curr_1:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>356</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_set_valid_curr_1</object>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.5200000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13311</id>
			<source_loc>12272</source_loc>
			<order>64</order>
			<sig_name>dma_write_chnl_data</sig_name>
			<label>dma_write_chnl.data:dma_write_chnl_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>359</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_data</object>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.6430000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13309</id>
			<source_loc>12494</source_loc>
			<order>65</order>
			<instance_name>mac_Not_1U_1U_4_55</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>357</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13310</id>
			<source_loc>13163</source_loc>
			<order>66</order>
			<sig_name>dma_write_chnl_set_valid_curr</sig_name>
			<label>set_valid_curr.store_output:dma_write_chnl_set_valid_curr:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>358</id>
				<op_kind>output</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.6430000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13338</id>
			<source_loc>13169</source_loc>
			<order>67</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>store_output::i.store_output:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>382</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13317</id>
			<source_loc>12499</source_loc>
			<order>68</order>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_56</instance_name>
			<opcode>13</opcode>
			<label>&gt;</label>
			<op>
				<id>365</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13242</id>
			<source_loc>13241</source_loc>
			<order>69</order>
			<sig_name>sping</sig_name>
			<label>store_output::ping:sping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>sping</object>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13326</id>
			<source_loc>13241</source_loc>
			<order>70</order>
			<sig_name>sping</sig_name>
			<label>store_output::ping:sping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>373</id>
				<op_kind>wire</op_kind>
				<object>sping</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>13242</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13245</id>
			<source_loc>13244</source_loc>
			<order>71</order>
			<sig_name>soffset</sig_name>
			<label>store_output::offset:soffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>soffset</object>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13328</id>
			<source_loc>13244</source_loc>
			<order>72</order>
			<sig_name>soffset</sig_name>
			<label>store_output::offset:soffset:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>374</id>
				<op_kind>wire</op_kind>
				<object>soffset</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>13245</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13336</id>
			<source_loc>13185</source_loc>
			<order>73</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>store_output::ping.store_output:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>380</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13320</id>
			<source_loc>12501</source_loc>
			<order>74</order>
			<instance_name>mac_LessThan_17Sx32S_1U_4_57</instance_name>
			<opcode>23</opcode>
			<label>&lt;</label>
			<op>
				<id>368</id>
				<op_kind>lt</op_kind>
				<in_widths>16 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13334</id>
			<source_loc>13209</source_loc>
			<order>75</order>
			<sig_name>lp_ctrl</sig_name>
			<label>store_output::ping.store_output:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>378</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13322</id>
			<source_loc>12289</source_loc>
			<order>76</order>
			<sig_name>acc_done</sig_name>
			<label>acc_done.store_output::reset_store_output::reset_accelerator_done:acc_done:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>370</id>
				<op_kind>output</op_kind>
				<object>acc_done</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13323</id>
			<source_loc>12290</source_loc>
			<order>77</order>
			<sig_name>acc_done</sig_name>
			<label>acc_done.store_output::reset_store_output::reset_accelerator_done:acc_done:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>371</id>
				<op_kind>output</op_kind>
				<object>acc_done</object>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13251</id>
			<source_loc>20532</source_loc>
			<order>78</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>299</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13253</id>
			<source_loc>20529</source_loc>
			<order>79</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>301</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13262</id>
			<source_loc>20606</source_loc>
			<order>80</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>310</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13271</id>
			<source_loc>20600</source_loc>
			<order>81</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>319</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13281</id>
			<source_loc>20541</source_loc>
			<order>82</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>329</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13292</id>
			<source_loc>20553</source_loc>
			<order>83</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>340</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13295</id>
			<source_loc>20593</source_loc>
			<order>84</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>343</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13305</id>
			<source_loc>20575</source_loc>
			<order>85</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>353</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>2.8360000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13307</id>
			<source_loc>20571</source_loc>
			<order>86</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>355</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>9</cycle_id>
			<chain_time>2.8360000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13314</id>
			<source_loc>20587</source_loc>
			<order>87</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>362</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13318</id>
			<source_loc>20596</source_loc>
			<order>88</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>366</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13321</id>
			<source_loc>20603</source_loc>
			<order>89</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>369</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>5</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>8</cycle_id>
			<cycle_id>9</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>store_output</thread>
	</cdfg>
	<timing_paths>
		<thread>store_output</thread>
		<timing_path>
			<name>store_output_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6640</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
				<state>39</state>
				<source_loc>13306</source_loc>
			</path_node>
			<delay>9.6640</delay>
		</timing_path>
		<timing_path>
			<name>store_output_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6640</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
				<state>35</state>
				<source_loc>13304</source_loc>
			</path_node>
			<delay>9.6640</delay>
		</timing_path>
		<timing_path>
			<name>store_output_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_vec</port_name>
				<state>13</state>
				<source_loc>13255</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>12.3490</delay>
		</timing_path>
		<timing_path>
			<name>store_output_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_len</port_name>
				<state>13</state>
				<source_loc>13254</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>12.3490</delay>
		</timing_path>
		<timing_path>
			<name>store_output_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_n</port_name>
				<state>13</state>
				<source_loc>13256</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.4930</delay>
		</timing_path>
		<timing_path>
			<name>store_output_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.4520</delay>
		</timing_path>
		<timing_path>
			<name>store_output_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>5.4520</delay>
		</timing_path>
		<timing_path>
			<name>store_output_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.4010</delay>
				<number_inputs>2</number_inputs>
				<state>23</state>
				<source_loc>13275</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3550</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>4.8570</delay>
		</timing_path>
		<timing_path>
			<name>store_output_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>3.5180</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>4.8150</delay>
		</timing_path>
		<timing_path>
			<name>store_output_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>3.5180</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>4.8150</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>store_output</thread>
		<timing_path>
			<name>store_output_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_vec</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_41</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>13.4660</delay>
		</timing_path>
		<timing_path>
			<name>store_output_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_len</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_41</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>13.4660</delay>
		</timing_path>
		<timing_path>
			<name>store_output_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6640</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
			</path_node>
			<delay>9.6640</delay>
		</timing_path>
		<timing_path>
			<name>store_output_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.6640</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
			</path_node>
			<delay>9.6640</delay>
		</timing_path>
		<timing_path>
			<name>store_output_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8360</delay>
				<port_name>dma_write_chnl_can_put_sig</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3785</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.1232</delay>
		</timing_path>
		<timing_path>
			<name>store_output_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1397</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3785</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>7.8152</delay>
		</timing_path>
		<timing_path>
			<name>store_output_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_n</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>7.6100</delay>
		</timing_path>
		<timing_path>
			<name>store_output_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_LessThan_17Sx32S_1U_4_57</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3785</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.8512</delay>
		</timing_path>
		<timing_path>
			<name>store_output_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_LessThan_17Sx32S_1U_4_57</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3785</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.8512</delay>
		</timing_path>
		<timing_path>
			<name>store_output_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>store_output</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx2S_1U_4_56</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3717</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.3785</delay>
				<number_inputs>12</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>6.8512</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>store_output</thread>
		<timing_path>
			<name>store_output_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>12.3490</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>13255</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13258</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13259</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>12.3490</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>13254</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13258</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13259</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>3.5730</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13275</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>13283</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3550</delay>
				<source_loc>13284</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>3.3730</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8360</delay>
				<source_loc>13304</source_loc>
				<state>35</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>13305</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>3.3730</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8360</delay>
				<source_loc>13306</source_loc>
				<state>39</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>13307</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>3.2270</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13266</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8130</delay>
				<source_loc>13319</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>3.2180</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>13270</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>13242</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13264</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>3.2180</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>13270</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>13245</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13265</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>2.4670</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13294</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13297</source_loc>
				<state>34</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8130</delay>
				<source_loc>13312</source_loc>
				<state>34</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>store_output_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>store_output</thread>
			<delay>2.4120</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
				<source_loc>13286</source_loc>
				<state>27</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>store_output</thread>
		<reg_op>
			<id>13347</id>
			<source_loc>13247</source_loc>
			<name>acc_done</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>acc_done</instance_name>
			<op>
				<id>295</id>
				<op_kind>reg</op_kind>
				<object>acc_done</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13348</id>
			<source_loc>13322</source_loc>
			<name>acc_done</name>
			<datatype W="1">bool</datatype>
			<livein>11</livein>
			<liveout>4,5,7,8,9</liveout>
			<reg_deffed>4,5,7,8,9</reg_deffed>
			<instance_name>acc_done</instance_name>
			<op>
				<id>370</id>
				<op_kind>reg</op_kind>
				<object>acc_done</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13349</id>
			<source_loc>13323</source_loc>
			<name>acc_done</name>
			<datatype W="1">bool</datatype>
			<livein>11,12</livein>
			<liveout>11,12</liveout>
			<reg_deffed>11</reg_deffed>
			<instance_name>acc_done</instance_name>
			<op>
				<id>371</id>
				<op_kind>reg</op_kind>
				<object>acc_done</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13351</id>
			<source_loc>13311</source_loc>
			<name>dma_write_chnl_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>4,5,6,7,8,9,11,12</livein>
			<liveout>4,5,6,7,8,9,11,12</liveout>
			<reg_deffed>8,9</reg_deffed>
			<instance_name>dma_write_chnl_data</instance_name>
			<op>
				<id>359</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13353</id>
			<source_loc>13249</source_loc>
			<name>dma_write_chnl_set_valid_curr</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>dma_write_chnl_set_valid_curr</instance_name>
			<op>
				<id>297</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13354</id>
			<source_loc>13310</source_loc>
			<name>dma_write_chnl_set_valid_curr</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6,7,8,9,11,12</livein>
			<liveout>4,5,6,7,8,9,11,12</liveout>
			<reg_deffed>8,9</reg_deffed>
			<instance_name>dma_write_chnl_set_valid_curr</instance_name>
			<op>
				<id>358</id>
				<op_kind>reg</op_kind>
				<object>dma_write_chnl_set_valid_curr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13356</id>
			<source_loc>13289</source_loc>
			<name>dma_write_ctrl_data_index</name>
			<datatype W="32">sc_uint</datatype>
			<livein>4,5,6,7,8,9,11</livein>
			<liveout>4,5,6,7,8,9</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>dma_write_ctrl_data_index</instance_name>
			<op>
				<id>337</id>
				<op_kind>reg</op_kind>
				<object>dma_write_ctrl_data_index</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13358</id>
			<source_loc>13288</source_loc>
			<name>dma_write_ctrl_data_length</name>
			<datatype W="32">sc_uint</datatype>
			<livein>4,5,6,7,8,9,11</livein>
			<liveout>4,5,6,7,8,9</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>dma_write_ctrl_data_length</instance_name>
			<op>
				<id>336</id>
				<op_kind>reg</op_kind>
				<object>dma_write_ctrl_data_length</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13360</id>
			<source_loc>13287</source_loc>
			<name>dma_write_ctrl_data_size</name>
			<datatype W="3">sc_uint</datatype>
			<livein>4,5,6,7,8,9,11</livein>
			<liveout>4,5,6,7,8,9</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>dma_write_ctrl_data_size</instance_name>
			<op>
				<id>335</id>
				<op_kind>reg</op_kind>
				<object>dma_write_ctrl_data_size</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13362</id>
			<source_loc>13248</source_loc>
			<name>dma_write_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>dma_write_ctrl_valid</instance_name>
			<op>
				<id>296</id>
				<op_kind>reg</op_kind>
				<object>dma_write_ctrl_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13363</id>
			<source_loc>13290</source_loc>
			<name>dma_write_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<livein>6,7</livein>
			<liveout>6,7</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>dma_write_ctrl_valid</instance_name>
			<op>
				<id>338</id>
				<op_kind>reg</op_kind>
				<object>dma_write_ctrl_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13364</id>
			<source_loc>13293</source_loc>
			<name>dma_write_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6,7,8,9,11,12</livein>
			<liveout>4,5,6,7,8,9,11,12</liveout>
			<reg_deffed>7</reg_deffed>
			<instance_name>dma_write_ctrl_valid</instance_name>
			<op>
				<id>341</id>
				<op_kind>reg</op_kind>
				<object>dma_write_ctrl_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13366</id>
			<source_loc>13278</source_loc>
			<name>output_ready_channel_data</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>output_ready_channel_data</instance_name>
			<op>
				<id>326</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13368</id>
			<source_loc>13246</source_loc>
			<name>output_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,2</liveout>
			<reg_deffed/>
			<instance_name>output_ready_channel_valid</instance_name>
			<op>
				<id>294</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13369</id>
			<source_loc>13279</source_loc>
			<name>output_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>output_ready_channel_valid</instance_name>
			<op>
				<id>327</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13370</id>
			<source_loc>13282</source_loc>
			<name>output_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6,7,8,9,11</livein>
			<liveout>4,5,6,7,8,9</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>output_ready_channel_valid</instance_name>
			<op>
				<id>330</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13372</id>
			<source_loc>13260</source_loc>
			<name>sb_i0_mi0</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1,2,3,4,5,7,8,9</livein>
			<liveout>1,2,3,4</liveout>
			<reg_deffed/>
			<instance_name>s_reg_16</instance_name>
			<op>
				<id>308</id>
				<op_kind>reg</op_kind>
				<object>s_reg_16</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13373</id>
			<source_loc>13319</source_loc>
			<name>sb_i0_mi19</name>
			<datatype W="16">sc_uint</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>4,5,6,7,8,9</liveout>
			<reg_deffed>4,5,7,8,9</reg_deffed>
			<instance_name>s_reg_16</instance_name>
			<op>
				<id>367</id>
				<op_kind>reg</op_kind>
				<object>s_reg_16</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13375</id>
			<source_loc>13257</source_loc>
			<name>sping_mi0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,5,7,8,9</livein>
			<liveout>1,2,3,4</liveout>
			<reg_deffed/>
			<instance_name>s_reg_17</instance_name>
			<op>
				<id>305</id>
				<op_kind>reg</op_kind>
				<object>s_reg_17</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13376</id>
			<source_loc>13264</source_loc>
			<name>sping_mi19</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>4,5,7,8,9</liveout>
			<reg_deffed>4,5,7,8,9</reg_deffed>
			<instance_name>s_reg_17</instance_name>
			<op>
				<id>312</id>
				<op_kind>reg</op_kind>
				<object>s_reg_17</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13377</id>
			<source_loc>13315</source_loc>
			<name>sping_mi25</name>
			<datatype W="1">bool</datatype>
			<livein>6,7,8,9</livein>
			<liveout>6,7,8,9</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>s_reg_17</instance_name>
			<op>
				<id>363</id>
				<op_kind>reg</op_kind>
				<object>s_reg_17</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13379</id>
			<source_loc>13255</source_loc>
			<name>sconfig_mac_vec</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,5,6,7,8,9</livein>
			<liveout>1,2,3,4,5,6,7,8,9</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_18</instance_name>
			<op>
				<id>303</id>
				<op_kind>reg</op_kind>
				<object>s_reg_18</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13381</id>
			<source_loc>13256</source_loc>
			<name>sconfig_mac_n</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,5,6,7,8,9</livein>
			<liveout>1,2,3,4,5,6,7,8,9</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>304</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13383</id>
			<source_loc>13259</source_loc>
			<name>soffset_mi13</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1,2,3,4,5,7,8,9</livein>
			<liveout>1,2,3,4</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>307</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13384</id>
			<source_loc>13265</source_loc>
			<name>soffset_mi19</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>4,5,7,8,9</liveout>
			<reg_deffed>4,5,7,8,9</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>313</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13385</id>
			<source_loc>13286</source_loc>
			<name>soffset_mi27</name>
			<datatype W="32">sc_uint</datatype>
			<livein>6,7,8,9</livein>
			<liveout>6,7,8,9</liveout>
			<reg_deffed>6</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>334</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13387</id>
			<source_loc>13269</source_loc>
			<name>srem_mi19</name>
			<datatype W="32">sc_int</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>4,5,7,8,9</liveout>
			<reg_deffed>4,5,7,8,9</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>317</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13388</id>
			<source_loc>13316</source_loc>
			<name>srem_mi23</name>
			<datatype W="32">sc_int</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>364</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13390</id>
			<source_loc>13270</source_loc>
			<name>condvar_012</name>
			<datatype W="1">sc_uint</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>318</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13392</id>
			<source_loc>13273</source_loc>
			<name>sping_u0</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>321</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13394</id>
			<source_loc>13274</source_loc>
			<name>soffset_u0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>322</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13396</id>
			<source_loc>13284</source_loc>
			<name>slen</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>332</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13398</id>
			<source_loc>13285</source_loc>
			<name>sdma_info_index</name>
			<datatype W="32">sc_uint</datatype>
			<livein>5,6,7,8,9</livein>
			<liveout>5,6,7,8,9</liveout>
			<reg_deffed>5,7,8,9</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>333</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13400</id>
			<source_loc>13300</source_loc>
			<name>guard_009</name>
			<datatype W="1">sc_uint</datatype>
			<livein>8</livein>
			<liveout>7,8,9</liveout>
			<reg_deffed>7,8,9</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>348</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13402</id>
			<source_loc>13297</source_loc>
			<name>si_u0</name>
			<datatype W="16">sc_uint</datatype>
			<livein>8</livein>
			<liveout>7,8,9</liveout>
			<reg_deffed>7,8,9</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>345</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13404</id>
			<source_loc>13312</source_loc>
			<name>si_mi34</name>
			<datatype W="16">sc_uint</datatype>
			<livein>8,9</livein>
			<liveout>7,8,9</liveout>
			<reg_deffed>7,8,9</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>360</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13406</id>
			<source_loc>13303</source_loc>
			<name>sdataBv</name>
			<datatype W="32">sc_uint</datatype>
			<livein>7,8,9</livein>
			<liveout>7,8,9</liveout>
			<reg_deffed>8</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>351</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>2</res_id>
		<opcode>4</opcode>
		<opcode>5</opcode>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma32</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>store_output</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>46</id>
			<thread>store_output</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config_proc.i.hpp</source_path>
			<source_line>44</source_line>
			<source_loc>17586</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
		<loop>
			<id>59</id>
			<thread>store_output</thread>
			<source_path>../src/mac.cpp</source_path>
			<source_line>182</source_line>
			<source_loc>17630</source_loc>
			<start_cycle>4</start_cycle>
			<max_path>5</max_path>
			<latency>5</latency>
			<loop>
				<id>58</id>
				<thread>store_output</thread>
				<source_path>../src/mac.cpp</source_path>
				<source_line>191</source_line>
				<source_loc>17640</source_loc>
				<start_cycle>1</start_cycle>
				<max_path>4</max_path>
				<latency>4</latency>
				<loop>
					<id>48</id>
					<thread>store_output</thread>
					<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_blocking_put.h</source_path>
					<source_line>271</source_line>
					<source_loc>17662</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>1</latency>
				</loop>
				<loop>
					<id>51</id>
					<thread>store_output</thread>
					<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_blocking_put.h</source_path>
					<source_line>271</source_line>
					<source_loc>17717</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>1</max_path>
					<latency>1</latency>
				</loop>
				<loop>
					<id>57</id>
					<thread>store_output</thread>
					<source_path>../src/mac.cpp</source_path>
					<source_line>244</source_line>
					<source_loc>17732</source_loc>
					<start_cycle>2</start_cycle>
					<max_path>2</max_path>
					<latency>2</latency>
					<loop>
						<id>55</id>
						<thread>store_output</thread>
						<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_may_block_put.h</source_path>
						<source_line>333</source_line>
						<source_loc>17807</source_loc>
						<start_cycle>1</start_cycle>
						<max_path>1</max_path>
						<latency>1</latency>
					</loop>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>62</id>
			<thread>store_output</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/core/accelerators/esp_accelerator.i.hpp</source_path>
			<source_line>52</source_line>
			<source_loc>17852</source_loc>
			<start_cycle>10</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>12.5000</cycle_time>
	<loop>
		<id>1</id>
		<thread>store_output</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>17582</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<cycle>
			<cycle_id>3</cycle_id>
			<cyn_protocol/>
			<source_loc>17617</source_loc>
			<start_cycle>2</start_cycle>
			<latency>3</latency>
		</cycle>
		<cycle>
			<cycle_id>4</cycle_id>
			<cyn_protocol/>
			<source_loc>17627</source_loc>
			<start_cycle>3</start_cycle>
			<latency>4</latency>
		</cycle>
		<cycle>
			<cycle_id>11</cycle_id>
			<cyn_protocol/>
			<source_loc>17842</source_loc>
			<start_cycle>9</start_cycle>
			<latency>10</latency>
		</cycle>
		<loop>
			<id>46</id>
			<thread>store_output</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>17599</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
		</loop>
		<loop>
			<id>59</id>
			<thread>store_output</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>17635</source_loc>
				<start_cycle>0</start_cycle>
				<latency>5</latency>
			</cycle>
			<loop>
				<id>58</id>
				<thread>store_output</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>48</id>
					<thread>store_output</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>6</cycle_id>
						<cyn_protocol/>
						<source_loc>17670</source_loc>
						<start_cycle>0</start_cycle>
						<latency>6</latency>
					</cycle>
				</loop>
				<loop>
					<id>51</id>
					<thread>store_output</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>7</cycle_id>
						<cyn_protocol/>
						<source_loc>17725</source_loc>
						<start_cycle>0</start_cycle>
						<latency>7</latency>
					</cycle>
				</loop>
				<loop>
					<id>57</id>
					<thread>store_output</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>8</cycle_id>
						<cyn_protocol/>
						<source_loc>17738</source_loc>
						<start_cycle>0</start_cycle>
						<latency>8</latency>
					</cycle>
					<loop>
						<id>55</id>
						<thread>store_output</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>9</cycle_id>
							<cyn_protocol/>
							<source_loc>17811</source_loc>
							<start_cycle>0</start_cycle>
							<latency>9</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>62</id>
			<thread>store_output</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>12</cycle_id>
				<cyn_protocol/>
				<source_loc>17862</source_loc>
				<start_cycle>0</start_cycle>
				<latency>11</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>12234</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20201,17935</sub_loc>
	</source_loc>
	<source_loc>
		<id>12235</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20208,17955</sub_loc>
	</source_loc>
	<source_loc>
		<id>12231</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20124,17969</sub_loc>
	</source_loc>
	<source_loc>
		<id>13560</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7767,17969</sub_loc>
	</source_loc>
	<source_loc>
		<id>13561</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1696,13560</sub_loc>
	</source_loc>
	<source_loc>
		<id>13530</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17895,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13583</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17895,18021</sub_loc>
	</source_loc>
	<source_loc>
		<id>13584</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>35</opcode>
		<sub_loc>17895,18021</sub_loc>
	</source_loc>
	<source_loc>
		<id>13532</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13530</sub_loc>
	</source_loc>
	<source_loc>
		<id>13531</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13530</sub_loc>
	</source_loc>
	<source_loc>
		<id>13534</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17896,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13534</sub_loc>
	</source_loc>
	<source_loc>
		<id>13535</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13534</sub_loc>
	</source_loc>
	<source_loc>
		<id>13538</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17898,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13540</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13538</sub_loc>
	</source_loc>
	<source_loc>
		<id>13539</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13538</sub_loc>
	</source_loc>
	<source_loc>
		<id>13542</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1697,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13514</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1697,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1697,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13544</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13542</sub_loc>
	</source_loc>
	<source_loc>
		<id>13543</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13542</sub_loc>
	</source_loc>
	<source_loc>
		<id>13548</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1698,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13518</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1698,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13482</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1698,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13550</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13548</sub_loc>
	</source_loc>
	<source_loc>
		<id>13549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13548</sub_loc>
	</source_loc>
	<source_loc>
		<id>13552</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1700,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13522</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1700,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13552</sub_loc>
	</source_loc>
	<source_loc>
		<id>13553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13552</sub_loc>
	</source_loc>
	<source_loc>
		<id>13556</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1699,18000</sub_loc>
	</source_loc>
	<source_loc>
		<id>13526</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1699,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13558</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13556</sub_loc>
	</source_loc>
	<source_loc>
		<id>13557</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13556</sub_loc>
	</source_loc>
	<source_loc>
		<id>13494</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17895,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13571</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17895,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13572</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>17895,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13494</sub_loc>
	</source_loc>
	<source_loc>
		<id>13495</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13494</sub_loc>
	</source_loc>
	<source_loc>
		<id>13498</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17901,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13574</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17901,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13575</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>17901,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13498</sub_loc>
	</source_loc>
	<source_loc>
		<id>13499</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13498</sub_loc>
	</source_loc>
	<source_loc>
		<id>13502</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17902,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13577</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17902,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13578</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>17902,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13504</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13502</sub_loc>
	</source_loc>
	<source_loc>
		<id>13503</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13502</sub_loc>
	</source_loc>
	<source_loc>
		<id>13506</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17903,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13580</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17903,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13581</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>32</opcode>
		<sub_loc>17903,18697</sub_loc>
	</source_loc>
	<source_loc>
		<id>13508</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13506</sub_loc>
	</source_loc>
	<source_loc>
		<id>13507</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13506</sub_loc>
	</source_loc>
	<source_loc>
		<id>13510</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17904,18018</sub_loc>
	</source_loc>
	<source_loc>
		<id>13512</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13510</sub_loc>
	</source_loc>
	<source_loc>
		<id>13511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13510</sub_loc>
	</source_loc>
	<source_loc>
		<id>13516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13514</sub_loc>
	</source_loc>
	<source_loc>
		<id>13515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13514</sub_loc>
	</source_loc>
	<source_loc>
		<id>13520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13518</sub_loc>
	</source_loc>
	<source_loc>
		<id>13519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13518</sub_loc>
	</source_loc>
	<source_loc>
		<id>13524</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13522</sub_loc>
	</source_loc>
	<source_loc>
		<id>13523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13522</sub_loc>
	</source_loc>
	<source_loc>
		<id>13528</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13526</sub_loc>
	</source_loc>
	<source_loc>
		<id>13527</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13526</sub_loc>
	</source_loc>
	<source_loc>
		<id>12241</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20202,18043</sub_loc>
	</source_loc>
	<source_loc>
		<id>12242</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20201,18045</sub_loc>
	</source_loc>
	<source_loc>
		<id>12232</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20203,18048</sub_loc>
	</source_loc>
	<source_loc>
		<id>12243</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20201,18057</sub_loc>
	</source_loc>
	<source_loc>
		<id>13458</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17895,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13460</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13458</sub_loc>
	</source_loc>
	<source_loc>
		<id>13459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13458</sub_loc>
	</source_loc>
	<source_loc>
		<id>13462</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17901,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13464</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13462</sub_loc>
	</source_loc>
	<source_loc>
		<id>13463</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13462</sub_loc>
	</source_loc>
	<source_loc>
		<id>13466</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17902,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13468</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13466</sub_loc>
	</source_loc>
	<source_loc>
		<id>13467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13466</sub_loc>
	</source_loc>
	<source_loc>
		<id>13470</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17903,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13472</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13470</sub_loc>
	</source_loc>
	<source_loc>
		<id>13471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13470</sub_loc>
	</source_loc>
	<source_loc>
		<id>13474</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17906,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13476</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13474</sub_loc>
	</source_loc>
	<source_loc>
		<id>13475</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13474</sub_loc>
	</source_loc>
	<source_loc>
		<id>13480</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13478</sub_loc>
	</source_loc>
	<source_loc>
		<id>13479</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13478</sub_loc>
	</source_loc>
	<source_loc>
		<id>13484</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13482</sub_loc>
	</source_loc>
	<source_loc>
		<id>13483</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13482</sub_loc>
	</source_loc>
	<source_loc>
		<id>13486</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1700,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13488</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13486</sub_loc>
	</source_loc>
	<source_loc>
		<id>13487</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13486</sub_loc>
	</source_loc>
	<source_loc>
		<id>13490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1699,18065</sub_loc>
	</source_loc>
	<source_loc>
		<id>13492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13490</sub_loc>
	</source_loc>
	<source_loc>
		<id>13491</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13490</sub_loc>
	</source_loc>
	<source_loc>
		<id>12260</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20208,18153</sub_loc>
	</source_loc>
	<source_loc>
		<id>12233</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20206,18156</sub_loc>
	</source_loc>
	<source_loc>
		<id>12261</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>20208,18168</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>compute_kernel</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>compute_kernel</thread>
		<value>95</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>compute_kernel</thread>
		<value>46</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>compute_kernel</thread>
		<value>80</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>compute_kernel</thread>
	</pm_ops>
	<sched_ops>
		<thread>compute_kernel</thread>
		<wire_op>
			<id>13598</id>
			<source_loc>18676</source_loc>
			<order>1</order>
			<sig_name>cout_ping</sig_name>
			<label>compute_kernel::out_ping:cout_ping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>476</id>
				<op_kind>wire</op_kind>
				<object>cout_ping</object>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13597</id>
			<source_loc>18675</source_loc>
			<order>2</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>475</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13599</id>
			<source_loc>18677</source_loc>
			<order>3</order>
			<sig_name>cb_i0</sig_name>
			<label>compute_kernel::b:cb_i0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>477</id>
				<op_kind>wire</op_kind>
				<object>cb_i0</object>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13586</id>
			<source_loc>12234</source_loc>
			<order>4</order>
			<sig_name>input_ready_channel_valid</sig_name>
			<label>input_ready.__channel.valid.load_input::get:input_ready_channel_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>466</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13587</id>
			<source_loc>12235</source_loc>
			<order>5</order>
			<sig_name>output_ready_channel_ready</sig_name>
			<label>output_ready.__channel.ready.store_output::store_compute_handshake::ack::put:output_ready_channel_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>467</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<cycle_id>21</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13588</id>
			<source_loc>12231</source_loc>
			<order>6</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>468</id>
				<op_kind>input</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13592</id>
			<source_loc>13561</source_loc>
			<order>7</order>
			<sig_name>cfg_done</sig_name>
			<label>cfg.done.config_accelerator:cfg_done:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>470</id>
				<op_kind>input</op_kind>
				<object>cfg_done</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13594</id>
			<source_loc>20064</source_loc>
			<order>8</order>
			<sig_name>conf_info_mac_len</sig_name>
			<label>mac_len:conf_info_mac_len:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>472</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_len</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13595</id>
			<source_loc>20063</source_loc>
			<order>9</order>
			<sig_name>conf_info_mac_vec</sig_name>
			<label>mac_vec:conf_info_mac_vec:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>473</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_vec</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13596</id>
			<source_loc>20062</source_loc>
			<order>10</order>
			<sig_name>conf_info_mac_n</sig_name>
			<label>mac_n:conf_info_mac_n:read</label>
			<datatype W="32">sc_int</datatype>
			<input_read/>
			<op>
				<id>474</id>
				<op_kind>input</op_kind>
				<object>conf_info_mac_n</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13600</id>
			<source_loc>12434</source_loc>
			<order>11</order>
			<instance_name>mac_LessThan_2Sx32S_1U_4_58</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>478</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.9040000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13696</id>
			<source_loc>13532</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl</sig_name>
			<label>compute_kernel::ping.compute_kernel:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>565</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13602</id>
			<source_loc>13530</source_loc>
			<order>13</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>480</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13603</id>
			<source_loc>13534</source_loc>
			<order>14</order>
			<sig_name>cout_ping_u0</sig_name>
			<label>compute_kernel::out_ping:cout_ping_u0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>481</id>
				<op_kind>wire</op_kind>
				<object>cout_ping_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13604</id>
			<source_loc>13538</source_loc>
			<order>15</order>
			<sig_name>cb_i0_u0</sig_name>
			<label>compute_kernel::b:cb_i0_u0:wire</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>482</id>
				<op_kind>wire</op_kind>
				<object>cb_i0_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13605</id>
			<source_loc>13542</source_loc>
			<order>16</order>
			<sig_name>plm_in_ping</sig_name>
			<label>plm_in_ping:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>483</id>
				<op_kind>wire</op_kind>
				<object>plm_in_ping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13606</id>
			<source_loc>13548</source_loc>
			<order>17</order>
			<sig_name>plm_in_pong</sig_name>
			<label>plm_in_pong:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>484</id>
				<op_kind>wire</op_kind>
				<object>plm_in_pong</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13607</id>
			<source_loc>13552</source_loc>
			<order>18</order>
			<sig_name>plm_out_pong</sig_name>
			<label>plm_out_pong:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>485</id>
				<op_kind>wire</op_kind>
				<object>plm_out_pong</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13608</id>
			<source_loc>13556</source_loc>
			<order>19</order>
			<sig_name>plm_out_ping</sig_name>
			<label>plm_out_ping:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>486</id>
				<op_kind>wire</op_kind>
				<object>plm_out_ping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13612</id>
			<source_loc>12435</source_loc>
			<order>20</order>
			<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>490</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>5.9560000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13613</id>
			<source_loc>12436</source_loc>
			<order>21</order>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_60</instance_name>
			<opcode>13</opcode>
			<label>&gt;</label>
			<op>
				<id>491</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>6.7600000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13675</id>
			<source_loc>12466</source_loc>
			<order>22</order>
			<instance_name>mac_Add_16Ux1U_16U_4_61</instance_name>
			<opcode>19</opcode>
			<label>+</label>
			<op>
				<id>553</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>2.6900000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13609</id>
			<source_loc>18685</source_loc>
			<order>23</order>
			<sig_name>cvector_index</sig_name>
			<label>compute_kernel::vector_index:cvector_index:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>487</id>
				<op_kind>wire</op_kind>
				<object>cvector_index</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13610</id>
			<source_loc>18686</source_loc>
			<order>24</order>
			<sig_name>cvector_number</sig_name>
			<label>compute_kernel::vector_number:cvector_number:wire</label>
			<datatype W="7">sc_uint</datatype>
			<op>
				<id>488</id>
				<op_kind>wire</op_kind>
				<object>cvector_number</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13611</id>
			<source_loc>18687</source_loc>
			<order>25</order>
			<sig_name>cacc</sig_name>
			<label>compute_kernel::acc:cacc:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>489</id>
				<op_kind>wire</op_kind>
				<object>cacc</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0125000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13698</id>
			<source_loc>13496</source_loc>
			<order>26</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>compute_kernel::ping.compute_kernel:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>567</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13615</id>
			<source_loc>13494</source_loc>
			<order>27</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>493</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>2.9940000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13616</id>
			<source_loc>13498</source_loc>
			<order>28</order>
			<sig_name>cvector_index</sig_name>
			<label>compute_kernel::vector_index:cvector_index:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>494</id>
				<op_kind>wire</op_kind>
				<object>cvector_index</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.1295000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13617</id>
			<source_loc>13502</source_loc>
			<order>29</order>
			<sig_name>cvector_number</sig_name>
			<label>compute_kernel::vector_number:cvector_number:wire</label>
			<datatype W="7">sc_uint</datatype>
			<op>
				<id>495</id>
				<op_kind>wire</op_kind>
				<object>cvector_number</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.1295000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13618</id>
			<source_loc>13506</source_loc>
			<order>30</order>
			<sig_name>cacc</sig_name>
			<label>compute_kernel::acc:cacc:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>496</id>
				<op_kind>wire</op_kind>
				<object>cacc</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.1295000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13619</id>
			<source_loc>13510</source_loc>
			<order>31</order>
			<sig_name>cin_rem_u0</sig_name>
			<label>compute_kernel::in_rem:cin_rem_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>497</id>
				<op_kind>wire</op_kind>
				<object>cin_rem_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>7.0730000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13620</id>
			<source_loc>13514</source_loc>
			<order>32</order>
			<sig_name>plm_in_ping</sig_name>
			<label>plm_in_ping:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>498</id>
				<op_kind>wire</op_kind>
				<object>plm_in_ping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13621</id>
			<source_loc>13518</source_loc>
			<order>33</order>
			<sig_name>plm_in_pong</sig_name>
			<label>plm_in_pong:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>499</id>
				<op_kind>wire</op_kind>
				<object>plm_in_pong</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13622</id>
			<source_loc>13522</source_loc>
			<order>34</order>
			<sig_name>plm_out_pong</sig_name>
			<label>plm_out_pong:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>500</id>
				<op_kind>wire</op_kind>
				<object>plm_out_pong</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13623</id>
			<source_loc>13526</source_loc>
			<order>35</order>
			<sig_name>plm_out_ping</sig_name>
			<label>plm_out_ping:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>501</id>
				<op_kind>wire</op_kind>
				<object>plm_out_ping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13624</id>
			<source_loc>12437</source_loc>
			<order>36</order>
			<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			<opcode>14</opcode>
			<label>&gt;</label>
			<op>
				<id>502</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>7.8770000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13625</id>
			<source_loc>12438</source_loc>
			<order>37</order>
			<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>503</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>8.2230000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13667</id>
			<source_loc>12463</source_loc>
			<order>38</order>
			<instance_name>mac_Sub_32Sx13U_32S_4_64</instance_name>
			<opcode>22</opcode>
			<label>-</label>
			<op>
				<id>545</id>
				<op_kind>sub</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>8.1880000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13626</id>
			<source_loc>12241</source_loc>
			<order>39</order>
			<sig_name>input_ready_channel_data</sig_name>
			<label>input_ready.__channel.data:input_ready_channel_data:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>504</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13627</id>
			<source_loc>12242</source_loc>
			<order>40</order>
			<sig_name>input_ready_channel_valid</sig_name>
			<label>input_ready.__channel.valid.load_input::get:input_ready_channel_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>505</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13628</id>
			<source_loc>12232</source_loc>
			<order>41</order>
			<sig_name>input_ready_channel_ready</sig_name>
			<label>input_ready.__channel.ready.load_input::reset_load_input::reset_req::reset_get:input_ready_channel_ready:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>506</id>
				<op_kind>input</op_kind>
				<object>input_ready_channel_ready</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13631</id>
			<source_loc>18696</source_loc>
			<order>42</order>
			<sig_name>ci</sig_name>
			<label>compute_kernel::i:ci:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>509</id>
				<op_kind>wire</op_kind>
				<object>ci</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13630</id>
			<source_loc>12243</source_loc>
			<order>43</order>
			<sig_name>input_ready_channel_valid</sig_name>
			<label>input_ready.__channel.valid.load_input::get:input_ready_channel_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>508</id>
				<op_kind>output</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13702</id>
			<source_loc>13460</source_loc>
			<order>44</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>compute_kernel::ping.compute_kernel:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>569</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13633</id>
			<source_loc>13458</source_loc>
			<order>45</order>
			<sig_name>cping_u0</sig_name>
			<label>compute_kernel::ping:cping_u0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>511</id>
				<op_kind>wire</op_kind>
				<object>cping_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13634</id>
			<source_loc>13462</source_loc>
			<order>46</order>
			<sig_name>cvector_index_u1</sig_name>
			<label>compute_kernel::vector_index:cvector_index_u1:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>512</id>
				<op_kind>wire</op_kind>
				<object>cvector_index_u1</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13635</id>
			<source_loc>13466</source_loc>
			<order>47</order>
			<sig_name>cvector_number_u0</sig_name>
			<label>compute_kernel::vector_number:cvector_number_u0:wire</label>
			<datatype W="7">sc_uint</datatype>
			<op>
				<id>513</id>
				<op_kind>wire</op_kind>
				<object>cvector_number_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13636</id>
			<source_loc>13470</source_loc>
			<order>48</order>
			<sig_name>cacc_u1</sig_name>
			<label>compute_kernel::acc:cacc_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>514</id>
				<op_kind>wire</op_kind>
				<object>cacc_u1</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13637</id>
			<source_loc>13474</source_loc>
			<order>49</order>
			<sig_name>ci_u0</sig_name>
			<label>compute_kernel::i:ci_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>515</id>
				<op_kind>wire</op_kind>
				<object>ci_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13638</id>
			<source_loc>13478</source_loc>
			<order>50</order>
			<sig_name>plm_in_ping</sig_name>
			<label>plm_in_ping:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>516</id>
				<op_kind>wire</op_kind>
				<object>plm_in_ping</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13639</id>
			<source_loc>13482</source_loc>
			<order>51</order>
			<sig_name>plm_in_pong</sig_name>
			<label>plm_in_pong:wire</label>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>517</id>
				<op_kind>wire</op_kind>
				<object>plm_in_pong</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13640</id>
			<source_loc>13486</source_loc>
			<order>52</order>
			<sig_name>plm_out_pong</sig_name>
			<label>plm_out_pong:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>518</id>
				<op_kind>wire</op_kind>
				<object>plm_out_pong</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13641</id>
			<source_loc>13490</source_loc>
			<order>53</order>
			<sig_name>plm_out_ping</sig_name>
			<label>plm_out_ping:wire</label>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>519</id>
				<op_kind>wire</op_kind>
				<object>plm_out_ping</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13653</id>
			<source_loc>12450</source_loc>
			<order>54</order>
			<instance_name>mac_Add_32Ux2U_32U_4_65</instance_name>
			<opcode>26</opcode>
			<label>+</label>
			<op>
				<id>531</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>2.9020000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13642</id>
			<source_loc>12439</source_loc>
			<order>55</order>
			<instance_name>mac_Not_1U_1U_4_66</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>520</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>2.2230000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13643</id>
			<source_loc>12440</source_loc>
			<order>56</order>
			<instance_name>mac_Add_13Sx1U_13S_4_67</instance_name>
			<opcode>24</opcode>
			<label>+</label>
			<op>
				<id>521</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>13</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>2.6370000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13645</id>
			<source_loc>12442</source_loc>
			<order>57</order>
			<instance_name>mac_Add_13Sx1U_13S_4_68</instance_name>
			<opcode>24</opcode>
			<label>+</label>
			<op>
				<id>523</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>13</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>2.6370000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13655</id>
			<source_loc>12452</source_loc>
			<order>58</order>
			<instance_name>mac_Not_1U_1U_4_69</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>533</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13654</id>
			<source_loc>12451</source_loc>
			<order>59</order>
			<instance_name>mac_Equal_32Ux32U_1U_4_70</instance_name>
			<opcode>28</opcode>
			<label>==</label>
			<op>
				<id>532</id>
				<op_kind>eq</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13644</id>
			<source_loc>12472</source_loc>
			<order>60</order>
			<instance_name>plm_in_ping</instance_name>
			<opcode>46</opcode>
			<label>plm_in_ping:read</label>
			<op>
				<id>522</id>
				<op_kind>array_read</op_kind>
				<object>plm_in_ping</object>
				<in_widths>13 1 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>2.6969999987</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13646</id>
			<source_loc>12473</source_loc>
			<order>61</order>
			<instance_name>plm_in_pong</instance_name>
			<opcode>48</opcode>
			<label>plm_in_pong:read</label>
			<op>
				<id>524</id>
				<op_kind>array_read</op_kind>
				<object>plm_in_pong</object>
				<in_widths>13 1 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>2.6969999987</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13649</id>
			<source_loc>12446</source_loc>
			<order>62</order>
			<instance_name>mac_N_MuxB_32_2_1_4_71</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>527</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13656</id>
			<source_loc>12453</source_loc>
			<order>63</order>
			<instance_name>mac_And_1Ux1U_1U_4_72</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>534</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13662</id>
			<source_loc>12459</source_loc>
			<order>64</order>
			<instance_name>mac_Add_13Sx1U_13S_4_73</instance_name>
			<opcode>24</opcode>
			<label>+</label>
			<op>
				<id>540</id>
				<op_kind>add</op_kind>
				<in_widths>7 1</in_widths>
				<out_widths>7</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13663</id>
			<source_loc>12460</source_loc>
			<order>65</order>
			<instance_name>mac_Not_1U_1U_4_74</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>541</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13658</id>
			<source_loc>12454</source_loc>
			<order>66</order>
			<instance_name>mac_And_1Ux1U_1U_4_75</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>536</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13664</id>
			<source_loc>12461</source_loc>
			<order>67</order>
			<instance_name>mac_Add_32Sx2U_32S_4_76</instance_name>
			<opcode>32</opcode>
			<label>+</label>
			<op>
				<id>542</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13647</id>
			<source_loc>12474</source_loc>
			<order>68</order>
			<instance_name>plm_in_ping</instance_name>
			<opcode>46</opcode>
			<label>plm_in_ping:read</label>
			<op>
				<id>525</id>
				<op_kind>array_read</op_kind>
				<object>plm_in_ping</object>
				<in_widths>32 1 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.8199999987</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13648</id>
			<source_loc>12475</source_loc>
			<order>69</order>
			<instance_name>plm_in_pong</instance_name>
			<opcode>48</opcode>
			<label>plm_in_pong:read</label>
			<op>
				<id>526</id>
				<op_kind>array_read</op_kind>
				<object>plm_in_pong</object>
				<in_widths>32 1 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.8199999987</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13650</id>
			<source_loc>12447</source_loc>
			<order>70</order>
			<instance_name>mac_N_MuxB_32_2_1_4_77</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>528</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>1.1060000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13651</id>
			<source_loc>12448</source_loc>
			<order>71</order>
			<instance_name>mac_Mul_32Ux32U_32U_4_78</instance_name>
			<opcode>12</opcode>
			<label>*</label>
			<op>
				<id>529</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>6.9620000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13652</id>
			<source_loc>12449</source_loc>
			<order>72</order>
			<instance_name>mac_Add_32Ux32U_32U_4_79</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>530</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>8.0770000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13665</id>
			<source_loc>12462</source_loc>
			<order>73</order>
			<instance_name>mac_LessThan_32Ux32U_1U_4_80</instance_name>
			<opcode>33</opcode>
			<label>&lt;</label>
			<op>
				<id>543</id>
				<op_kind>lt</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>17</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13661</id>
			<source_loc>12458</source_loc>
			<order>74</order>
			<instance_name>mac_N_Mux_32_2_2_4_81</instance_name>
			<opcode>30</opcode>
			<label>MUX(2)</label>
			<op>
				<id>539</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>17</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13660</id>
			<source_loc>12456</source_loc>
			<order>75</order>
			<instance_name>mac_N_Mux_32_2_2_4_82</instance_name>
			<opcode>30</opcode>
			<label>MUX(2)</label>
			<op>
				<id>538</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>17</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13657</id>
			<source_loc>12476</source_loc>
			<order>76</order>
			<instance_name>plm_out_pong</instance_name>
			<opcode>51</opcode>
			<label>plm_out_pong:write</label>
			<op>
				<id>535</id>
				<op_kind>array_write</op_kind>
				<object>plm_out_pong</object>
				<in_widths>7 32 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>8.1369999987</chain_time>
			<guard>(not (= 535 #b0))</guard>
		</op>
		<op>
			<id>13659</id>
			<source_loc>12477</source_loc>
			<order>77</order>
			<instance_name>plm_out_ping</instance_name>
			<opcode>53</opcode>
			<label>plm_out_ping:write</label>
			<op>
				<id>537</id>
				<op_kind>array_write</op_kind>
				<object>plm_out_ping</object>
				<in_widths>7 32 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>8.1369999987</chain_time>
			<guard>(not (= 537 #b0))</guard>
		</op>
		<wire_op>
			<id>13573</id>
			<source_loc>13572</source_loc>
			<order>78</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>461</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13679</id>
			<source_loc>13572</source_loc>
			<order>79</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>556</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>13573</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13576</id>
			<source_loc>13575</source_loc>
			<order>80</order>
			<sig_name>cvector_index</sig_name>
			<label>compute_kernel::vector_index:cvector_index:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>462</id>
				<op_kind>wire</op_kind>
				<object>cvector_index</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13681</id>
			<source_loc>13575</source_loc>
			<order>81</order>
			<sig_name>cvector_index</sig_name>
			<label>compute_kernel::vector_index:cvector_index:wire</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>557</id>
				<op_kind>wire</op_kind>
				<object>cvector_index</object>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>13576</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13579</id>
			<source_loc>13578</source_loc>
			<order>82</order>
			<sig_name>cvector_number</sig_name>
			<label>compute_kernel::vector_number:cvector_number:wire</label>
			<datatype W="7">sc_uint</datatype>
			<op>
				<id>463</id>
				<op_kind>wire</op_kind>
				<object>cvector_number</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13683</id>
			<source_loc>13578</source_loc>
			<order>83</order>
			<sig_name>cvector_number</sig_name>
			<label>compute_kernel::vector_number:cvector_number:wire</label>
			<datatype W="7">sc_uint</datatype>
			<op>
				<id>558</id>
				<op_kind>wire</op_kind>
				<object>cvector_number</object>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>13579</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13582</id>
			<source_loc>13581</source_loc>
			<order>84</order>
			<sig_name>cacc</sig_name>
			<label>compute_kernel::acc:cacc:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>464</id>
				<op_kind>wire</op_kind>
				<object>cacc</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13685</id>
			<source_loc>13581</source_loc>
			<order>85</order>
			<sig_name>cacc</sig_name>
			<label>compute_kernel::acc:cacc:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>559</id>
				<op_kind>wire</op_kind>
				<object>cacc</object>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>1.8770000000</chain_time>
			<original_op>13582</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13703</id>
			<source_loc>13459</source_loc>
			<order>86</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>compute_kernel::ping.compute_kernel:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>570</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>17</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13668</id>
			<source_loc>12464</source_loc>
			<order>87</order>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_83</instance_name>
			<opcode>13</opcode>
			<label>&gt;</label>
			<op>
				<id>546</id>
				<op_kind>gt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13585</id>
			<source_loc>13584</source_loc>
			<order>88</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>465</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13687</id>
			<source_loc>13584</source_loc>
			<order>89</order>
			<sig_name>cping</sig_name>
			<label>compute_kernel::ping:cping:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>560</id>
				<op_kind>wire</op_kind>
				<object>cping</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>2.9940000000</chain_time>
			<original_op>13585</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13701</id>
			<source_loc>13495</source_loc>
			<order>90</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>compute_kernel::ping.compute_kernel:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>568</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13670</id>
			<source_loc>12260</source_loc>
			<order>91</order>
			<sig_name>output_ready_channel_ready</sig_name>
			<label>output_ready.__channel.ready.store_output::store_compute_handshake::ack::put:output_ready_channel_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>548</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13671</id>
			<source_loc>12233</source_loc>
			<order>92</order>
			<sig_name>output_ready_channel_valid</sig_name>
			<label>output_ready.__channel.valid.store_output::reset_store_output::reset_ack::reset_put:output_ready_channel_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>549</id>
				<op_kind>input</op_kind>
				<object>output_ready_channel_valid</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13674</id>
			<source_loc>12465</source_loc>
			<order>93</order>
			<instance_name>mac_Not_1U_1U_4_84</instance_name>
			<opcode>17</opcode>
			<label>!</label>
			<op>
				<id>552</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13676</id>
			<source_loc>12467</source_loc>
			<order>94</order>
			<instance_name>mac_LessThan_17Sx32S_1U_4_85</instance_name>
			<opcode>23</opcode>
			<label>&lt;</label>
			<op>
				<id>554</id>
				<op_kind>lt</op_kind>
				<in_widths>16 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13673</id>
			<source_loc>12261</source_loc>
			<order>95</order>
			<sig_name>output_ready_channel_ready</sig_name>
			<label>output_ready.__channel.ready.store_output::store_compute_handshake::ack::put:output_ready_channel_ready:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>551</id>
				<op_kind>output</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.5495000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13697</id>
			<source_loc>13531</source_loc>
			<order>96</order>
			<sig_name>lp_ctrl</sig_name>
			<label>compute_kernel::ping.compute_kernel:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>566</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13589</id>
			<source_loc>20436</source_loc>
			<order>97</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>469</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13593</id>
			<source_loc>20433</source_loc>
			<order>98</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>471</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13601</id>
			<source_loc>18000</source_loc>
			<order>99</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>479</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.9040000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13614</id>
			<source_loc>20488</source_loc>
			<order>100</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>492</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>2</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>6.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13629</id>
			<source_loc>20443</source_loc>
			<order>101</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>507</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13632</id>
			<source_loc>20463</source_loc>
			<order>102</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>510</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13666</id>
			<source_loc>20458</source_loc>
			<order>103</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>544</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13669</id>
			<source_loc>20466</source_loc>
			<order>104</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>547</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>17</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13672</id>
			<source_loc>20474</source_loc>
			<order>105</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>550</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13677</id>
			<source_loc>20492</source_loc>
			<order>106</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>555</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.7600000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>compute_kernel</thread>
	</cdfg>
	<timing_paths>
		<thread>compute_kernel</thread>
		<timing_path>
			<name>compute_kernel_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_vec</port_name>
				<state>13</state>
				<source_loc>13595</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>10.6480</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_len</port_name>
				<state>13</state>
				<source_loc>13594</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>2.2340</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>10.6480</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<delay>9.2540</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<delay>9.2540</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<delay>8.9080</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<delay>8.9080</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_vec</port_name>
				<state>13</state>
				<source_loc>13595</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
				<state>20</state>
				<source_loc>13619</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.7600</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_len</port_name>
				<state>13</state>
				<source_loc>13594</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
				<state>20</state>
				<source_loc>13619</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.7600</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_vec</port_name>
				<state>13</state>
				<source_loc>13595</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
				<state>20</state>
				<source_loc>13619</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.7250</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_len</port_name>
				<state>13</state>
				<source_loc>13594</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
				<state>20</state>
				<source_loc>13619</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>8.7250</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>compute_kernel</thread>
		<timing_path>
			<name>compute_kernel_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>14.6692</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>14.6692</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>14.6692</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>14.6692</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_len</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>14.0092</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>conf_info_mac_vec</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8040</delay>
				<instance_name>mac_GreaterThan_32Sx14S_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>14.0092</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>13.8652</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>13.8652</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>13.8652</delay>
		</timing_path>
		<timing_path>
			<name>compute_kernel_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>compute_kernel</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.8560</delay>
				<instance_name>mac_Mul_32Ux32U_32U_4_59</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>1.1170</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3460</delay>
				<instance_name>mac_N_MuxB_32_2_1_4_63</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>4.1322</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
			<delay>13.8652</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>compute_kernel</thread>
		<timing_path>
			<name>compute_kernel_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>8.7600</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>13594</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13612</source_loc>
				<state>17</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13619</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>13624</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13625</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>8.7600</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>13595</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13612</source_loc>
				<state>17</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13619</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8040</delay>
				<source_loc>13624</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13625</source_loc>
				<state>20</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>7.5770</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2000</delay>
				<source_loc>13648</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13650</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13651</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
				<source_loc>13652</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>13659</source_loc>
				<state>29</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>7.5770</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2000</delay>
				<source_loc>13647</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13650</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13651</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
				<source_loc>13652</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>13659</source_loc>
				<state>29</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>7.5770</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2000</delay>
				<source_loc>13648</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13650</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13651</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
				<source_loc>13652</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>13657</source_loc>
				<state>29</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>7.5770</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2000</delay>
				<source_loc>13647</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13650</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.8560</delay>
				<source_loc>13651</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1150</delay>
				<source_loc>13652</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>13657</source_loc>
				<state>29</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>3.7940</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3550</delay>
				<source_loc>13661</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13634</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.0250</delay>
				<source_loc>13653</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>3.2270</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13604</source_loc>
				<state>17</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8130</delay>
				<source_loc>13675</source_loc>
				<state>17</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.5370</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>2.2830</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13633</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3460</delay>
				<source_loc>13642</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>13646</source_loc>
				<state>29</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>compute_kernel_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>compute_kernel</thread>
			<delay>2.2830</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.7600</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13631</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>1.1170</delay>
				<source_loc>13637</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.7600</delay>
				<source_loc>13645</source_loc>
				<state>29</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
				<source_loc>13646</source_loc>
				<state>29</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>compute_kernel</thread>
		<reg_op>
			<id>13707</id>
			<source_loc>13626</source_loc>
			<name>input_ready_channel_data</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,14,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>input_ready_channel_data</instance_name>
			<op>
				<id>504</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13709</id>
			<source_loc>13586</source_loc>
			<name>input_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,5,17</livein>
			<liveout>1,2,3,4,5,17</liveout>
			<reg_deffed/>
			<instance_name>input_ready_channel_valid</instance_name>
			<op>
				<id>466</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13710</id>
			<source_loc>13627</source_loc>
			<name>input_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>input_ready_channel_valid</instance_name>
			<op>
				<id>505</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13711</id>
			<source_loc>13630</source_loc>
			<name>input_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,5,14,15,17</livein>
			<liveout>1,2,3,4,5,14,17</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>input_ready_channel_valid</instance_name>
			<op>
				<id>508</id>
				<op_kind>reg</op_kind>
				<object>input_ready_channel_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13713</id>
			<source_loc>13587</source_loc>
			<name>output_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,5,17</livein>
			<liveout>1,2,3,4,5,17</liveout>
			<reg_deffed/>
			<instance_name>output_ready_channel_ready</instance_name>
			<op>
				<id>467</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13714</id>
			<source_loc>13670</source_loc>
			<name>output_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>output_ready_channel_ready</instance_name>
			<op>
				<id>548</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13715</id>
			<source_loc>13673</source_loc>
			<name>output_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,5,14,17</livein>
			<liveout>1,2,3,4,5,17</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>output_ready_channel_ready</instance_name>
			<op>
				<id>551</id>
				<op_kind>reg</op_kind>
				<object>output_ready_channel_ready</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13717</id>
			<source_loc>13598</source_loc>
			<name>cout_ping_mi0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,4</livein>
			<liveout>1,2,4</liveout>
			<reg_deffed/>
			<instance_name>s_reg_31</instance_name>
			<op>
				<id>476</id>
				<op_kind>reg</op_kind>
				<object>s_reg_31</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13719</id>
			<source_loc>13585</source_loc>
			<name>cping_mux_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,4</reg_deffed>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>465</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13720</id>
			<source_loc>13597</source_loc>
			<name>cping_mi0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,4</livein>
			<liveout>1,2,4</liveout>
			<reg_deffed/>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>475</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13722</id>
			<source_loc>13599</source_loc>
			<name>cb_i0_mi0</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1,2,4</livein>
			<liveout>1,2,4</liveout>
			<reg_deffed/>
			<instance_name>s_reg_33</instance_name>
			<op>
				<id>477</id>
				<op_kind>reg</op_kind>
				<object>s_reg_33</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13723</id>
			<source_loc>13675</source_loc>
			<name>cb_i0_mi17</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2,4</reg_deffed>
			<instance_name>s_reg_33</instance_name>
			<op>
				<id>553</id>
				<op_kind>reg</op_kind>
				<object>s_reg_33</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13725</id>
			<source_loc>13594</source_loc>
			<name>cconfig_mac_len</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_34</instance_name>
			<op>
				<id>472</id>
				<op_kind>reg</op_kind>
				<object>s_reg_34</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13727</id>
			<source_loc>13595</source_loc>
			<name>cconfig_mac_vec</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_35</instance_name>
			<op>
				<id>473</id>
				<op_kind>reg</op_kind>
				<object>s_reg_35</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13731</id>
			<source_loc>13596</source_loc>
			<name>cconfig_mac_n</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2</reg_deffed>
			<instance_name>s_reg_36</instance_name>
			<op>
				<id>474</id>
				<op_kind>reg</op_kind>
				<object>s_reg_36</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13733</id>
			<source_loc>13603</source_loc>
			<name>cout_ping_u0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2,4</reg_deffed>
			<instance_name>s_reg_37</instance_name>
			<op>
				<id>481</id>
				<op_kind>reg</op_kind>
				<object>s_reg_37</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13735</id>
			<source_loc>13613</source_loc>
			<name>condvar_007</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2,4</reg_deffed>
			<instance_name>s_reg_38</instance_name>
			<op>
				<id>491</id>
				<op_kind>reg</op_kind>
				<object>s_reg_38</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13737</id>
			<source_loc>13615</source_loc>
			<name>cping_mi20</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>s_reg_39</instance_name>
			<op>
				<id>493</id>
				<op_kind>reg</op_kind>
				<object>s_reg_39</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13738</id>
			<source_loc>13663</source_loc>
			<name>cping_mi29</name>
			<datatype W="1">bool</datatype>
			<livein>16,17</livein>
			<liveout>15,16,17</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>s_reg_39</instance_name>
			<op>
				<id>541</id>
				<op_kind>reg</op_kind>
				<object>s_reg_39</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13740</id>
			<source_loc>13616</source_loc>
			<name>cvector_index_mi20</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>s_reg_40</instance_name>
			<op>
				<id>494</id>
				<op_kind>reg</op_kind>
				<object>s_reg_40</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13742</id>
			<source_loc>13617</source_loc>
			<name>cvector_number_mi20</name>
			<datatype W="7">sc_uint</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>s_reg_41</instance_name>
			<op>
				<id>495</id>
				<op_kind>reg</op_kind>
				<object>s_reg_41</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13743</id>
			<source_loc>13662</source_loc>
			<name>cvector_number_mi29</name>
			<datatype W="7">sc_uint</datatype>
			<livein>16,17</livein>
			<liveout>15,16,17</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>s_reg_41</instance_name>
			<op>
				<id>540</id>
				<op_kind>reg</op_kind>
				<object>s_reg_41</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13745</id>
			<source_loc>13618</source_loc>
			<name>cacc_mi20</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,17</livein>
			<liveout>1,2,3,4,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>s_reg_42</instance_name>
			<op>
				<id>496</id>
				<op_kind>reg</op_kind>
				<object>s_reg_42</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13746</id>
			<source_loc>13636</source_loc>
			<name>cacc_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>14,15,16</livein>
			<liveout>3,14,15,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_42</instance_name>
			<op>
				<id>514</id>
				<op_kind>reg</op_kind>
				<object>s_reg_42</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13748</id>
			<source_loc>13625</source_loc>
			<name>cin_len</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>s_reg_43</instance_name>
			<op>
				<id>503</id>
				<op_kind>reg</op_kind>
				<object>s_reg_43</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13750</id>
			<source_loc>13667</source_loc>
			<name>cin_rem_mi20</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,4,14,15,16,17</livein>
			<liveout>1,2,3,4,14,15,16,17</liveout>
			<reg_deffed>1,2,3,4,17</reg_deffed>
			<instance_name>s_reg_44</instance_name>
			<op>
				<id>545</id>
				<op_kind>reg</op_kind>
				<object>s_reg_44</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13752</id>
			<source_loc>13633</source_loc>
			<name>cping_u0</name>
			<datatype W="1">bool</datatype>
			<livein>14,15,16</livein>
			<liveout>3,14,15,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_45</instance_name>
			<op>
				<id>511</id>
				<op_kind>reg</op_kind>
				<object>s_reg_45</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13754</id>
			<source_loc>13635</source_loc>
			<name>cvector_number_u0</name>
			<datatype W="7">sc_uint</datatype>
			<livein>14,15,16,17</livein>
			<liveout>3,14,15,16,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_46</instance_name>
			<op>
				<id>513</id>
				<op_kind>reg</op_kind>
				<object>s_reg_46</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13756</id>
			<source_loc>13637</source_loc>
			<name>ci_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>14,15,16</livein>
			<liveout>3,14,15,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_47</instance_name>
			<op>
				<id>515</id>
				<op_kind>reg</op_kind>
				<object>s_reg_47</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13758</id>
			<source_loc>13653</source_loc>
			<name>cvector_index_u0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>14,15,16,17</livein>
			<liveout>3,14,15,16,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_48</instance_name>
			<op>
				<id>531</id>
				<op_kind>reg</op_kind>
				<object>s_reg_48</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13760</id>
			<source_loc>13642</source_loc>
			<name>guard_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>14,15,16</livein>
			<liveout>3,14,15,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_49</instance_name>
			<op>
				<id>520</id>
				<op_kind>reg</op_kind>
				<object>s_reg_49</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13762</id>
			<source_loc>13643</source_loc>
			<name>CynTemp_0</name>
			<datatype W="13">sc_uint</datatype>
			<livein>14</livein>
			<liveout>3,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_50</instance_name>
			<op>
				<id>521</id>
				<op_kind>reg</op_kind>
				<object>s_reg_50</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13764</id>
			<source_loc>13645</source_loc>
			<name>CynTemp_2</name>
			<datatype W="13">sc_uint</datatype>
			<livein>14</livein>
			<liveout>3,17</liveout>
			<reg_deffed>3,17</reg_deffed>
			<instance_name>s_reg_51</instance_name>
			<op>
				<id>523</id>
				<op_kind>reg</op_kind>
				<object>s_reg_51</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13766</id>
			<source_loc>13655</source_loc>
			<name>CynTemp_15</name>
			<datatype W="1">sc_uint</datatype>
			<livein>15</livein>
			<liveout>14</liveout>
			<reg_deffed>14</reg_deffed>
			<instance_name>s_reg_52</instance_name>
			<op>
				<id>533</id>
				<op_kind>reg</op_kind>
				<object>s_reg_52</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13768</id>
			<source_loc>13654</source_loc>
			<name>amtmp005</name>
			<datatype W="1">sc_uint</datatype>
			<livein>15,16,17</livein>
			<liveout>14,15,16,17</liveout>
			<reg_deffed>14</reg_deffed>
			<instance_name>s_reg_53</instance_name>
			<op>
				<id>532</id>
				<op_kind>reg</op_kind>
				<object>s_reg_53</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13770</id>
			<source_loc>13649</source_loc>
			<name>CynTemp_12</name>
			<datatype W="32">sc_uint</datatype>
			<livein>15,16</livein>
			<liveout>14,15</liveout>
			<reg_deffed>14</reg_deffed>
			<instance_name>s_reg_54</instance_name>
			<op>
				<id>527</id>
				<op_kind>reg</op_kind>
				<object>s_reg_54</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13772</id>
			<source_loc>13656</source_loc>
			<name>guard_005</name>
			<datatype W="1">sc_uint</datatype>
			<livein>16,17</livein>
			<liveout>15,16,17</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>s_reg_55</instance_name>
			<op>
				<id>534</id>
				<op_kind>reg</op_kind>
				<object>s_reg_55</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13774</id>
			<source_loc>13658</source_loc>
			<name>guard_006</name>
			<datatype W="1">sc_uint</datatype>
			<livein>17</livein>
			<liveout>16,17</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>s_reg_56</instance_name>
			<op>
				<id>536</id>
				<op_kind>reg</op_kind>
				<object>s_reg_56</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13776</id>
			<source_loc>13664</source_loc>
			<name>ci_mi29</name>
			<datatype W="32">sc_int</datatype>
			<livein>17</livein>
			<liveout>16,17</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>s_reg_57</instance_name>
			<op>
				<id>542</id>
				<op_kind>reg</op_kind>
				<object>s_reg_57</object>
			</op>
		</reg_op>
		<reg_op>
			<id>13778</id>
			<source_loc>13652</source_loc>
			<name>cacc_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>17</livein>
			<liveout>16,17</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>s_reg_58</instance_name>
			<op>
				<id>530</id>
				<op_kind>reg</op_kind>
				<object>s_reg_58</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>compute_kernel</thread>
		<source_path>/software/cadence-Mar2020/STRATUS192/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>11444</source_loc>
		<loop>
			<id>30</id>
			<thread>compute_kernel</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config_proc.i.hpp</source_path>
			<source_line>44</source_line>
			<source_loc>17967</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
		<loop>
			<id>40</id>
			<thread>compute_kernel</thread>
			<source_path>../src/mac.cpp</source_path>
			<source_line>300</source_line>
			<source_loc>18000</source_loc>
			<start_cycle>2</start_cycle>
			<max_path>6</max_path>
			<latency>6</latency>
			<loop>
				<id>36</id>
				<thread>compute_kernel</thread>
				<source_path>../src/mac.cpp</source_path>
				<source_line>309</source_line>
				<source_loc>18018</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>5</max_path>
				<latency>5</latency>
				<loop>
					<id>32</id>
					<thread>compute_kernel</thread>
					<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_blocking_put.h</source_path>
					<source_line>271</source_line>
					<source_loc>18047</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>1</latency>
				</loop>
				<loop>
					<id>35</id>
					<thread>compute_kernel</thread>
					<source_path>../src/mac.cpp</source_path>
					<source_line>328</source_line>
					<source_loc>18065</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>4</max_path>
					<latency>4</latency>
				</loop>
			</loop>
			<loop>
				<id>37</id>
				<thread>compute_kernel</thread>
				<source_path>/software/cadence-Mar2020/STRATUS192/share/stratus/include/cynw_put_get_channels/cynw_blocking_get.h</source_path>
				<source_line>288</source_line>
				<source_loc>18155</source_loc>
				<start_cycle>5</start_cycle>
				<max_path>1</max_path>
				<latency>1</latency>
			</loop>
		</loop>
		<loop>
			<id>41</id>
			<thread>compute_kernel</thread>
			<source_path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/core/accelerators/esp_accelerator.i.hpp</source_path>
			<source_line>52</source_line>
			<source_loc>18185</source_loc>
			<start_cycle>8</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>12.5000</cycle_time>
	<loop>
		<id>1</id>
		<thread>compute_kernel</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>17963</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>30</id>
			<thread>compute_kernel</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>17980</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
		</loop>
		<loop>
			<id>40</id>
			<thread>compute_kernel</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>36</id>
				<thread>compute_kernel</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>32</id>
					<thread>compute_kernel</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>18055</source_loc>
						<start_cycle>0</start_cycle>
						<latency>3</latency>
					</cycle>
				</loop>
				<loop>
					<id>35</id>
					<thread>compute_kernel</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>14</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>4</latency>
					</cycle>
					<cycle>
						<cycle_id>15</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5</latency>
					</cycle>
					<cycle>
						<cycle_id>16</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6</latency>
					</cycle>
					<cycle>
						<cycle_id>17</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>7</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>37</id>
				<thread>compute_kernel</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>18163</source_loc>
					<start_cycle>0</start_cycle>
					<latency>8</latency>
				</cycle>
			</loop>
		</loop>
		<loop>
			<id>41</id>
			<thread>compute_kernel</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>18195</source_loc>
				<start_cycle>0</start_cycle>
				<latency>9</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>input_ready_channel_ready</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_ctrl_valid</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_set_ready_curr</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>cfg_done</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>conf_info_mac_len</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>conf_info_mac_len</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>conf_info_mac_vec</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>conf_info_mac_vec</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>conf_info_mac_n</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>conf_info_mac_n</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dma_read_ctrl_data_size</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_ctrl_data_length</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_ctrl_data_index</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_ctrl_ready</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dma_read_ctrl_ready</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>plm_in_pong</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>plm_in_ping</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_can_get_sig</name>
		<time> 3.182</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_ready</name>
		<time> 2.144</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_data</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dma_read_chnl_data</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dma_read_chnl_data_buf</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>input_ready_channel_valid</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>output_ready_channel_ready</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>output_ready_channel_valid</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>acc_done</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_ctrl_valid</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_set_valid_curr</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_ctrl_data_size</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_ctrl_data_length</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_ctrl_data_index</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_ctrl_ready</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dma_write_ctrl_ready</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dma_write_chnl_can_put_sig</name>
		<time> 2.836</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_data</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_sync_rcv_ready_flop</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_ready_mask</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_read_chnl_valid</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dma_read_chnl_valid</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dma_write_chnl_sync_snd_set_valid_prev</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_sync_snd_valid_flop</name>
		<time> 0.760</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_valid</name>
		<time> 2.144</time>
	</stable_time>
	<stable_time>
		<name>dma_write_chnl_ready</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dma_write_chnl_ready</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>conf_done</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>conf_done</name>
		<time> 0.100</time>
	</input_delay>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 10 threads, 355 ops.</summary>
	</phase_summary>
</tool_log>
