-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	-- Program Selector
	0	:	00000000000000000000000000010011; -- NOP
	1	:	00001110000000000010111110100011; -- back: SW x0 x0 255
	2	:	00001111111100000010000010000011; -- prog_select: LW x1 x0 255
	3	:	00010000000000001111000100010011; -- ANDI x2 x1 256
	4	:	11111110001000000000110011100011; -- BEQ x2 x0 prog_select (-8)
	5	:	00001111111100000010000010000011; -- prog_select_go: LW x1 x0 255
	6	:	00010000000000001111000100010011; -- ANDI x2 x1 256
	7	:	11111110001000000001110011100011; -- BNE x2 x0 prog_select_go (-8)
	8	:	00001111111100001111000010010011; -- ANDI x1 x1 255
	9	:	00000000000100001111000100010011; -- ANDI x2 x1 1
	10	:	00000100001000000001110001100011; -- BNE x2 x0 prog1 (88)
	11	:	00000000001000001111000100010011; -- ANDI x2 x1 2
	12	:	00000000000000000000000000010011; -- BNE x2 x0 prog2
	13	:	00000000010000001111000100010011; -- ANDI x2 x1 4
	14	:	00000000000000000000000000010011; -- BNE x2 x0 prog3
	15	:	00000000100000001111000100010011; -- ANDI x2 x1 8
	16	:	00000000000000000000000000010011; -- BNE x2 x0 prog4
	17	:	00000001000000001111000100010011; -- ANDI x2 x1 16
	18	:	00000000000000000000000000010011; -- BNE x2 x0 prog5
	19	:	00000010000000001111000100010011; -- ANDI x2 x1 32
	20	:	00000000000000000000000000010011; -- BNE x2 x0 prog6
	21	:	00000100000000001111000100010011; -- ANDI x2 x1 64
	22	:	00000000000000000000000000010011; -- BNE x2 x0 prog7
	23	:	00001000000000001111000100010011; -- ANDI x2 x1 128
	24	:	00000000000000000000000000010011; -- BNE x2 x0 prog8
	25	:	11111010000111111111000001101111; -- JAL x0 -96
	26	:	00000000000000000000000000010011; -- NOP
	27	:	00000000000000000000000000010011; -- NOP
	28	:	00000000000000000000000000010011; -- NOP
	29	:	00000000000000000000000000010011; -- NOP
	30	:	00000000000000000000000000010011; -- NOP
	31	:	00000000000000000000000000010011; -- NOP
	
	-- Program 1
	32	:	00001110000100000010111110100011; -- SW x1 x0 255
	33	:	00000000000000000000000001100111; -- JALR x0 0 
	[34..255]  :   00000000000000000000000000010011; -- NOP
END;
