LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY zam_sim IS
END zam_sim;
 
ARCHITECTURE behavior OF zam_sim IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT zam
    PORT(
         clk : IN  std_logic;
         ce : IN  std_logic;
         reset : IN  std_logic;
         error : OUT  std_logic;
         cislo : IN  std_logic_vector(3 downto 0);
         zamek : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal clk : std_logic := '0';
   signal ce : std_logic := '0';
   signal reset : std_logic := '0';
   signal cislo : std_logic_vector(3 downto 0) := (others => '0');

 	--Outputs
   signal error : std_logic;
   signal zamek : std_logic;

   -- Clock period definitions
   constant clk_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: zam PORT MAP (
          clk => clk,
          ce => ce,
          reset => reset,
          error => error,
          cislo => cislo,
          zamek => zamek
        );

   -- Clock process definitions
   clk_process :process
   begin
		clk <= '0';
		wait for clk_period/2;
		clk <= '1';
		wait for clk_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
		reset <= '1';
      wait for clk_period*1;
		
		reset <= '0';
		ce <= '1';
		cislo <= "0000";
      wait for clk_period*2;
		
		cislo <= "0100";
      wait for clk_period*1;
		
		cislo <= "0001";
      wait for clk_period*1;
		
		cislo <= "0010";
      wait for clk_period*1;
		
		cislo <= "1000";
      wait for clk_period*1;
		
		cislo <= "0000";
      wait for clk_period*1;

      wait;
   end process;

END;
