#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jan 18 18:34:52 2022
# Process ID: 14632
# Current directory: D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1
# Command line: vivado.exe -log MicroBlaze_Uart_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlaze_Uart_wrapper.tcl
# Log file: D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/MicroBlaze_Uart_wrapper.vds
# Journal file: D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MicroBlaze_Uart_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vybha/Documents/AT472-BU-98000-r0p1-00rel0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top MicroBlaze_Uart_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1094.906 ; gain = 36.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_wrapper' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/hdl/MicroBlaze_Uart_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:13]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_axi_uartlite_0_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_axi_uartlite_0_0' (1#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_clk_wiz_1_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_clk_wiz_1_0' (2#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_mdm_1_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_mdm_1_0' (3#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_microblaze_0_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_microblaze_0_0' (4#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_microblaze_0_axi_intc_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_microblaze_0_axi_intc_0' (5#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_microblaze_0_axi_periph_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:351]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1H9S4RR' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:801]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1H9S4RR' (6#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:801]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_7CA2P5' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:933]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_7CA2P5' (7#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:933]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_187DXZ3' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1299]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_187DXZ3' (8#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1299]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_xbar_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_xbar_0' (9#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'MicroBlaze_Uart_xbar_0' is unconnected for instance 'xbar' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:760]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'MicroBlaze_Uart_xbar_0' is unconnected for instance 'xbar' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:760]
WARNING: [Synth 8-7023] instance 'xbar' of module 'MicroBlaze_Uart_xbar_0' has 40 connections declared, but only 38 given [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:760]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_microblaze_0_axi_periph_0' (10#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:351]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1UKYYGS' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1065]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_dlmb_bram_if_cntlr_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_dlmb_bram_if_cntlr_0' (11#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_dlmb_v10_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_dlmb_v10_0' (12#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'MicroBlaze_Uart_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1211]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'MicroBlaze_Uart_dlmb_v10_0' has 25 connections declared, but only 24 given [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1211]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_ilmb_bram_if_cntlr_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_ilmb_bram_if_cntlr_0' (13#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_ilmb_v10_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_ilmb_v10_0' (14#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'MicroBlaze_Uart_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1257]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'MicroBlaze_Uart_ilmb_v10_0' has 25 connections declared, but only 24 given [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1257]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_lmb_bram_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_lmb_bram_0' (15#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'MicroBlaze_Uart_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1282]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'MicroBlaze_Uart_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1282]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'MicroBlaze_Uart_lmb_bram_0' has 16 connections declared, but only 14 given [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1282]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1UKYYGS' (16#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:1065]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_microblaze_0_xlconcat_0' [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_microblaze_0_xlconcat_0/synth/MicroBlaze_Uart_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (17#1) [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_microblaze_0_xlconcat_0' (18#1) [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_microblaze_0_xlconcat_0/synth/MicroBlaze_Uart_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_reset_inv_0_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_reset_inv_0_0' (19#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_Uart_rst_clk_wiz_1_100M_0' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_rst_clk_wiz_1_100M_0' (20#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/.Xil/Vivado-14632-LAPTOP-M63G1K35/realtime/MicroBlaze_Uart_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'MicroBlaze_Uart_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:340]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'MicroBlaze_Uart_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:340]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'MicroBlaze_Uart_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:340]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart' (21#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/synth/MicroBlaze_Uart.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_Uart_wrapper' (22#1) [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/hdl/MicroBlaze_Uart_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.484 ; gain = 90.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.484 ; gain = 90.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.484 ; gain = 90.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1149.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_microblaze_0_0/MicroBlaze_Uart_microblaze_0_0/MicroBlaze_Uart_microblaze_0_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_microblaze_0_0/MicroBlaze_Uart_microblaze_0_0/MicroBlaze_Uart_microblaze_0_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_dlmb_v10_0/MicroBlaze_Uart_dlmb_v10_0/MicroBlaze_Uart_ilmb_v10_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_dlmb_v10_0/MicroBlaze_Uart_dlmb_v10_0/MicroBlaze_Uart_ilmb_v10_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_ilmb_v10_0/MicroBlaze_Uart_ilmb_v10_0/MicroBlaze_Uart_ilmb_v10_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_ilmb_v10_0/MicroBlaze_Uart_ilmb_v10_0/MicroBlaze_Uart_ilmb_v10_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_dlmb_bram_if_cntlr_0/MicroBlaze_Uart_dlmb_bram_if_cntlr_0/MicroBlaze_Uart_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_dlmb_bram_if_cntlr_0/MicroBlaze_Uart_dlmb_bram_if_cntlr_0/MicroBlaze_Uart_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_dlmb_bram_if_cntlr_0/MicroBlaze_Uart_dlmb_bram_if_cntlr_0/MicroBlaze_Uart_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_ilmb_bram_if_cntlr_0/MicroBlaze_Uart_ilmb_bram_if_cntlr_0/MicroBlaze_Uart_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_ilmb_bram_if_cntlr_0/MicroBlaze_Uart_ilmb_bram_if_cntlr_0/MicroBlaze_Uart_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_ilmb_bram_if_cntlr_0/MicroBlaze_Uart_ilmb_bram_if_cntlr_0/MicroBlaze_Uart_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_lmb_bram_0/MicroBlaze_Uart_lmb_bram_0/MicroBlaze_Uart_lmb_bram_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_lmb_bram_0/MicroBlaze_Uart_lmb_bram_0/MicroBlaze_Uart_lmb_bram_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_xbar_0/MicroBlaze_Uart_xbar_0/MicroBlaze_Uart_xbar_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_xbar_0/MicroBlaze_Uart_xbar_0/MicroBlaze_Uart_xbar_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_microblaze_0_axi_intc_0/MicroBlaze_Uart_microblaze_0_axi_intc_0/MicroBlaze_Uart_microblaze_0_axi_intc_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_axi_intc'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_microblaze_0_axi_intc_0/MicroBlaze_Uart_microblaze_0_axi_intc_0/MicroBlaze_Uart_microblaze_0_axi_intc_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/microblaze_0_axi_intc'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0/MicroBlaze_Uart_mdm_1_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/mdm_1'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/clk_wiz_1'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_rst_clk_wiz_1_100M_0/MicroBlaze_Uart_rst_clk_wiz_1_100M_0/MicroBlaze_Uart_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_rst_clk_wiz_1_100M_0/MicroBlaze_Uart_rst_clk_wiz_1_100M_0/MicroBlaze_Uart_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_reset_inv_0_0/MicroBlaze_Uart_reset_inv_0_0/MicroBlaze_Uart_reset_inv_0_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/reset_inv_0'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_reset_inv_0_0/MicroBlaze_Uart_reset_inv_0_0/MicroBlaze_Uart_reset_inv_0_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/reset_inv_0'
Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_axi_uartlite_0_0/MicroBlaze_Uart_axi_uartlite_0_0/MicroBlaze_Uart_axi_uartlite_0_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/axi_uartlite_0'
Finished Parsing XDC File [d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_axi_uartlite_0_0/MicroBlaze_Uart_axi_uartlite_0_0/MicroBlaze_Uart_axi_uartlite_0_0_in_context.xdc] for cell 'MicroBlaze_Uart_i/axi_uartlite_0'
Parsing XDC File [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/constrs_2/new/constraint.xdc]
Finished Parsing XDC File [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/constrs_2/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/constrs_2/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlaze_Uart_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlaze_Uart_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1246.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1246.023 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MicroBlaze_Uart_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  d:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.srcs/sources_1/bd/MicroBlaze_Uart/ip/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0/MicroBlaze_Uart_clk_wiz_1_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/reset_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_Uart_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1248.688 ; gain = 190.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1255.902 ; gain = 197.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |MicroBlaze_Uart_xbar_0                  |         1|
|2     |MicroBlaze_Uart_axi_uartlite_0_0        |         1|
|3     |MicroBlaze_Uart_clk_wiz_1_0             |         1|
|4     |MicroBlaze_Uart_mdm_1_0                 |         1|
|5     |MicroBlaze_Uart_microblaze_0_0          |         1|
|6     |MicroBlaze_Uart_microblaze_0_axi_intc_0 |         1|
|7     |MicroBlaze_Uart_reset_inv_0_0           |         1|
|8     |MicroBlaze_Uart_rst_clk_wiz_1_100M_0    |         1|
|9     |MicroBlaze_Uart_dlmb_bram_if_cntlr_0    |         1|
|10    |MicroBlaze_Uart_dlmb_v10_0              |         1|
|11    |MicroBlaze_Uart_ilmb_bram_if_cntlr_0    |         1|
|12    |MicroBlaze_Uart_ilmb_v10_0              |         1|
|13    |MicroBlaze_Uart_lmb_bram_0              |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |MicroBlaze_Uart_axi_uartlite_0        |     1|
|2     |MicroBlaze_Uart_clk_wiz_1             |     1|
|3     |MicroBlaze_Uart_dlmb_bram_if_cntlr    |     1|
|4     |MicroBlaze_Uart_dlmb_v10              |     1|
|5     |MicroBlaze_Uart_ilmb_bram_if_cntlr    |     1|
|6     |MicroBlaze_Uart_ilmb_v10              |     1|
|7     |MicroBlaze_Uart_lmb_bram              |     1|
|8     |MicroBlaze_Uart_mdm_1                 |     1|
|9     |MicroBlaze_Uart_microblaze_0          |     1|
|10    |MicroBlaze_Uart_microblaze_0_axi_intc |     1|
|11    |MicroBlaze_Uart_reset_inv_0           |     1|
|12    |MicroBlaze_Uart_rst_clk_wiz_1_100M    |     1|
|13    |MicroBlaze_Uart_xbar                  |     1|
|14    |IBUF                                  |     2|
|15    |OBUF                                  |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1262.738 ; gain = 105.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1262.738 ; gain = 204.211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1271.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1280.871 ; gain = 222.344
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Projects/MicroBlaze_Uart/MicroBlaze_Uart.runs/synth_1/MicroBlaze_Uart_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroBlaze_Uart_wrapper_utilization_synth.rpt -pb MicroBlaze_Uart_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 18 18:35:30 2022...
