@N|Running in 64-bit mode
@N: CD720 :"E:\Embedded\Synplify\fpga_H201303\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"E:\Embedded\Projects\POCP\Lab06\src\LIFO.vhd":6:7:6:10|Top entity is set to LIFO.
@N: CD630 :"E:\Embedded\Projects\POCP\Lab06\src\LIFO.vhd":6:7:6:10|Synthesizing lab06.lifo.beh 
@N: CL177 :"E:\Embedded\Projects\POCP\Lab06\src\LIFO.vhd":36:2:36:3|Sharing sequential element DB_e.

