-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes_aes_main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    state_ce0 : OUT STD_LOGIC;
    state_we0 : OUT STD_LOGIC;
    state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    state_ce1 : OUT STD_LOGIC;
    state_we1 : OUT STD_LOGIC;
    state_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_ce0 : OUT STD_LOGIC;
    expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    nbrRounds : IN STD_LOGIC_VECTOR (3 downto 0);
    grp_galois_multiplication_fu_560_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    grp_galois_multiplication_fu_560_p_din2 : OUT STD_LOGIC_VECTOR (3 downto 0);
    grp_galois_multiplication_fu_560_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
    grp_galois_multiplication_fu_560_p_ready : IN STD_LOGIC;
    grp_galois_multiplication_fu_565_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    grp_galois_multiplication_fu_565_p_din2 : OUT STD_LOGIC_VECTOR (3 downto 0);
    grp_galois_multiplication_fu_565_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
    grp_galois_multiplication_fu_565_p_ready : IN STD_LOGIC;
    grp_galois_multiplication_fu_570_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    grp_galois_multiplication_fu_570_p_din2 : OUT STD_LOGIC_VECTOR (3 downto 0);
    grp_galois_multiplication_fu_570_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
    grp_galois_multiplication_fu_570_p_ready : IN STD_LOGIC );
end;


architecture behav of aes_aes_main is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_reg_506 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln398_1_fu_311_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln398_1_reg_521 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln398_1_fu_321_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln398_1_reg_529 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln401_fu_339_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln401_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln398_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln401_fu_359_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln401_reg_542 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln401_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln402_2_fu_396_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln402_2_reg_552 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_12_fu_414_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_12_reg_563 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal shl_ln1_fu_424_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln1_reg_568 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln285_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_addr_reg_574 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln296_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln296_reg_579 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_addr_6_reg_583 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_addr_7_reg_588 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal state_addr_8_reg_593 : STD_LOGIC_VECTOR (3 downto 0);
    signal state_load_reg_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_load_5_reg_603 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln296_fu_483_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal roundKey_ce0 : STD_LOGIC;
    signal roundKey_we0 : STD_LOGIC;
    signal roundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal roundKey_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_idle : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_idle : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_ready : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_idle : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_idle : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1 : STD_LOGIC;
    signal grp_aes_round_fu_277_ap_start : STD_LOGIC;
    signal grp_aes_round_fu_277_ap_done : STD_LOGIC;
    signal grp_aes_round_fu_277_ap_idle : STD_LOGIC;
    signal grp_aes_round_fu_277_ap_ready : STD_LOGIC;
    signal grp_aes_round_fu_277_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_round_fu_277_state_ce0 : STD_LOGIC;
    signal grp_aes_round_fu_277_state_we0 : STD_LOGIC;
    signal grp_aes_round_fu_277_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_round_fu_277_state_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_round_fu_277_state_ce1 : STD_LOGIC;
    signal grp_aes_round_fu_277_state_we1 : STD_LOGIC;
    signal grp_aes_round_fu_277_state_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_round_fu_277_roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_round_fu_277_roundKey_ce0 : STD_LOGIC;
    signal grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_idle : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_ready : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1 : STD_LOGIC;
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0 : STD_LOGIC;
    signal i_8_reg_165 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln415_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_reg_176 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_11_reg_187 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln296_2_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_48_reg_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_49_reg_209 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_50_reg_221 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_233 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg : STD_LOGIC := '0';
    signal grp_aes_round_fu_277_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal zext_ln402_fu_379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln402_2_fu_401_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln287_fu_432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_fu_449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ptr_i_sum743_cast_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ptr_i_sum764_cast_fu_469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_7_fu_80 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln415_fu_343_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_9_fu_88 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal empty_45_fu_327_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_331_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_fu_365_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln402_fu_374_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln402_fu_384_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln402_1_fu_388_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln287_fu_420_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln300_fu_443_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ptr_i_sum743_fu_454_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ptr_i_sum764_fu_464_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln296_fu_474_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_ce0 : OUT STD_LOGIC;
        expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        roundKey_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        roundKey_ce0 : OUT STD_LOGIC;
        roundKey_we0 : OUT STD_LOGIC;
        roundKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_aes_main_Pipeline_VITIS_LOOP_308_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        roundKey_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        roundKey_ce0 : OUT STD_LOGIC;
        roundKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        nbrRounds : IN STD_LOGIC_VECTOR (3 downto 0);
        expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_ce0 : OUT STD_LOGIC;
        expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        roundKey_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        roundKey_ce0 : OUT STD_LOGIC;
        roundKey_we0 : OUT STD_LOGIC;
        roundKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_aes_main_Pipeline_VITIS_LOOP_276_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_aes_round IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_we1 : OUT STD_LOGIC;
        state_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        roundKey_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        roundKey_ce0 : OUT STD_LOGIC;
        roundKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_626_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_626_p_din2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        grp_galois_multiplication_fu_626_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_626_p_ready : IN STD_LOGIC;
        grp_galois_multiplication_fu_631_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_631_p_din2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        grp_galois_multiplication_fu_631_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_631_p_ready : IN STD_LOGIC;
        grp_galois_multiplication_fu_636_p_din1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_636_p_din2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        grp_galois_multiplication_fu_636_p_dout0 : IN STD_LOGIC_VECTOR (7 downto 0);
        grp_galois_multiplication_fu_636_p_ready : IN STD_LOGIC );
    end component;


    component aes_aes_main_Pipeline_VITIS_LOOP_308_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        roundKey_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        roundKey_ce0 : OUT STD_LOGIC;
        roundKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_galois_multiplication IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (7 downto 0);
        b : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_aes_main_roundKey_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    roundKey_U : component aes_aes_main_roundKey_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => roundKey_address0,
        ce0 => roundKey_ce0,
        we0 => roundKey_we0,
        d0 => roundKey_d0,
        q0 => roundKey_q0);

    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246 : component aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start,
        ap_done => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done,
        ap_idle => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_idle,
        ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready,
        expandedKey_address0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0,
        expandedKey_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0,
        expandedKey_q0 => expandedKey_q0,
        roundKey_address0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0,
        roundKey_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0,
        roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0,
        roundKey_d0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0);

    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254 : component aes_aes_main_Pipeline_VITIS_LOOP_308_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start,
        ap_done => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done,
        ap_idle => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_idle,
        ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_ready,
        state_address0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0,
        state_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0,
        state_we0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0,
        state_d0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0,
        state_address1 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1,
        state_ce1 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1,
        state_q1 => state_q1,
        roundKey_address0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0,
        roundKey_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0,
        roundKey_q0 => roundKey_q0);

    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261 : component aes_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start,
        ap_done => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done,
        ap_idle => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_idle,
        ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready,
        nbrRounds => nbrRounds,
        expandedKey_address0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0,
        expandedKey_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0,
        expandedKey_q0 => expandedKey_q0,
        roundKey_address0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0,
        roundKey_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0,
        roundKey_we0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0,
        roundKey_d0 => grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0);

    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269 : component aes_aes_main_Pipeline_VITIS_LOOP_276_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start,
        ap_done => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done,
        ap_idle => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_idle,
        ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready,
        state_address0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0,
        state_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0,
        state_we0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0,
        state_d0 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0,
        state_address1 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1,
        state_ce1 => grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1,
        state_q1 => state_q1);

    grp_aes_round_fu_277 : component aes_aes_round
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_round_fu_277_ap_start,
        ap_done => grp_aes_round_fu_277_ap_done,
        ap_idle => grp_aes_round_fu_277_ap_idle,
        ap_ready => grp_aes_round_fu_277_ap_ready,
        state_address0 => grp_aes_round_fu_277_state_address0,
        state_ce0 => grp_aes_round_fu_277_state_ce0,
        state_we0 => grp_aes_round_fu_277_state_we0,
        state_d0 => grp_aes_round_fu_277_state_d0,
        state_q0 => state_q0,
        state_address1 => grp_aes_round_fu_277_state_address1,
        state_ce1 => grp_aes_round_fu_277_state_ce1,
        state_we1 => grp_aes_round_fu_277_state_we1,
        state_d1 => grp_aes_round_fu_277_state_d1,
        state_q1 => state_q1,
        roundKey_address0 => grp_aes_round_fu_277_roundKey_address0,
        roundKey_ce0 => grp_aes_round_fu_277_roundKey_ce0,
        roundKey_q0 => roundKey_q0,
        grp_galois_multiplication_fu_626_p_din1 => grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din1,
        grp_galois_multiplication_fu_626_p_din2 => grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din2,
        grp_galois_multiplication_fu_626_p_dout0 => grp_galois_multiplication_fu_560_p_dout0,
        grp_galois_multiplication_fu_626_p_ready => grp_galois_multiplication_fu_560_p_ready,
        grp_galois_multiplication_fu_631_p_din1 => grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din1,
        grp_galois_multiplication_fu_631_p_din2 => grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din2,
        grp_galois_multiplication_fu_631_p_dout0 => grp_galois_multiplication_fu_565_p_dout0,
        grp_galois_multiplication_fu_631_p_ready => grp_galois_multiplication_fu_565_p_ready,
        grp_galois_multiplication_fu_636_p_din1 => grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din1,
        grp_galois_multiplication_fu_636_p_din2 => grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din2,
        grp_galois_multiplication_fu_636_p_dout0 => grp_galois_multiplication_fu_570_p_dout0,
        grp_galois_multiplication_fu_636_p_ready => grp_galois_multiplication_fu_570_p_ready);

    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286 : component aes_aes_main_Pipeline_VITIS_LOOP_308_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start,
        ap_done => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done,
        ap_idle => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_idle,
        ap_ready => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_ready,
        state_address0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0,
        state_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0,
        state_we0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0,
        state_d0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0,
        state_address1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1,
        state_ce1 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1,
        state_q1 => state_q1,
        roundKey_address0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0,
        roundKey_ce0 => grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0,
        roundKey_q0 => roundKey_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln415_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_ready = ap_const_logic_1)) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln285_fu_408_p2 = ap_const_lv1_1))) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_ready = ap_const_logic_1)) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln415_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_ready = ap_const_logic_1)) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_ready = ap_const_logic_1)) then 
                    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_aes_round_fu_277_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_aes_round_fu_277_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln398_fu_315_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_aes_round_fu_277_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aes_round_fu_277_ap_ready = ap_const_logic_1)) then 
                    grp_aes_round_fu_277_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_48_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                empty_48_reg_198 <= state_q0;
            elsif (((icmp_ln296_2_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                empty_48_reg_198 <= tmp_reg_233;
            end if; 
        end if;
    end process;

    empty_49_reg_209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                empty_49_reg_209 <= state_q1;
            elsif (((icmp_ln296_2_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                empty_49_reg_209 <= empty_48_reg_198;
            end if; 
        end if;
    end process;

    empty_50_reg_221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                empty_50_reg_221 <= state_load_5_reg_603;
            elsif (((icmp_ln296_2_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                empty_50_reg_221 <= empty_49_reg_209;
            end if; 
        end if;
    end process;

    i_11_reg_187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_11_reg_187 <= ap_const_lv2_0;
            elsif (((icmp_ln296_2_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i_11_reg_187 <= add_ln296_fu_483_p2;
            end if; 
        end if;
    end process;

    i_7_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_7_fu_80 <= ap_const_lv4_1;
            elsif (((icmp_ln398_fu_315_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_7_fu_80 <= add_ln415_fu_343_p2;
            end if; 
        end if;
    end process;

    i_8_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_301_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_8_reg_165 <= ap_const_lv3_0;
            elsif (((icmp_ln401_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_8_reg_165 <= add_ln398_1_reg_529;
            end if; 
        end if;
    end process;

    i_9_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln415_fu_301_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_9_fu_88 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_9_fu_88 <= i_12_reg_563;
            end if; 
        end if;
    end process;

    j_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln398_fu_315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                j_reg_176 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_reg_176 <= add_ln401_reg_542;
            end if; 
        end if;
    end process;

    tmp_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                tmp_reg_233 <= state_load_reg_598;
            elsif (((icmp_ln296_2_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                tmp_reg_233 <= empty_50_reg_221;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln398_1_reg_529 <= add_ln398_1_fu_321_p2;
                    zext_ln398_1_reg_521(2 downto 0) <= zext_ln398_1_fu_311_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln401_reg_542 <= add_ln401_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln401_fu_353_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                add_ln402_2_reg_552 <= add_ln402_2_fu_396_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                i_12_reg_563 <= i_12_fu_414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_reg_506 <= i_7_fu_80;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0))) then
                icmp_ln296_reg_579 <= icmp_ln296_fu_437_p2;
                    shl_ln1_reg_568(3 downto 2) <= shl_ln1_fu_424_p3(3 downto 2);
                    state_addr_reg_574(3 downto 2) <= zext_ln287_fu_432_p1(4 - 1 downto 0)(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_0) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0))) then
                    state_addr_6_reg_583(3 downto 2) <= zext_ln300_fu_449_p1(4 - 1 downto 0)(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    state_addr_7_reg_588(3 downto 2) <= add_ptr_i_sum743_cast_fu_459_p1(4 - 1 downto 0)(3 downto 2);
                    state_addr_8_reg_593(3 downto 2) <= add_ptr_i_sum764_cast_fu_469_p1(4 - 1 downto 0)(3 downto 2);
                state_load_5_reg_603 <= state_q0;
                state_load_reg_598 <= state_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln398_fu_315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    zext_ln401_reg_534(3 downto 2) <= zext_ln401_fu_339_p1(3 downto 2);
            end if;
        end if;
    end process;
    zext_ln398_1_reg_521(3) <= '0';
    zext_ln401_reg_534(1 downto 0) <= "00";
    zext_ln401_reg_534(7 downto 4) <= "0000";
    shl_ln1_reg_568(1 downto 0) <= "00";
    state_addr_reg_574(1 downto 0) <= "00";
    state_addr_6_reg_583(1 downto 0) <= "01";
    state_addr_7_reg_588(1 downto 0) <= "10";
    state_addr_8_reg_593(1 downto 0) <= "11";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln398_fu_315_p2, ap_CS_fsm_state7, icmp_ln401_fu_353_p2, ap_CS_fsm_state11, icmp_ln285_fu_408_p2, icmp_ln296_fu_437_p2, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done, grp_aes_round_fu_277_ap_done, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done, icmp_ln415_fu_301_p2, icmp_ln296_2_fu_478_p2, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln415_fu_301_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln398_fu_315_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln401_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state9 => 
                if (((grp_aes_round_fu_277_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_1) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_0) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln296_2_fu_478_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state16 => 
                if (((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln296_fu_483_p2 <= std_logic_vector(unsigned(i_11_reg_187) + unsigned(ap_const_lv2_1));
    add_ln398_1_fu_321_p2 <= std_logic_vector(unsigned(i_8_reg_165) + unsigned(ap_const_lv3_1));
    add_ln401_fu_359_p2 <= std_logic_vector(unsigned(j_reg_176) + unsigned(ap_const_lv3_1));
    add_ln402_2_fu_396_p2 <= std_logic_vector(unsigned(shl_ln402_1_fu_388_p3) + unsigned(zext_ln398_1_reg_521));
    add_ln402_fu_374_p2 <= std_logic_vector(unsigned(tmp1_fu_365_p4) + unsigned(zext_ln401_reg_534));
    add_ln415_fu_343_p2 <= std_logic_vector(unsigned(i_7_fu_80) + unsigned(ap_const_lv4_1));
    add_ptr_i_sum743_cast_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ptr_i_sum743_fu_454_p2),64));
    add_ptr_i_sum743_fu_454_p2 <= (shl_ln1_reg_568 or ap_const_lv4_2);
    add_ptr_i_sum764_cast_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ptr_i_sum764_fu_464_p2),64));
    add_ptr_i_sum764_fu_464_p2 <= (shl_ln1_reg_568 or ap_const_lv4_3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done)
    begin
        if ((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done)
    begin
        if ((grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done)
    begin
        if ((grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_aes_round_fu_277_ap_done)
    begin
        if ((grp_aes_round_fu_277_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state10_on_subcall_done_assign_proc : process(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_done = ap_const_logic_0) or (grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done, ap_CS_fsm_state16)
    begin
        if ((((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done, ap_CS_fsm_state16)
    begin
        if (((grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_45_fu_327_p1 <= i_8_reg_165(2 - 1 downto 0);

    expandedKey_address0_assign_proc : process(ap_CS_fsm_state7, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, zext_ln402_fu_379_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            expandedKey_address0 <= zext_ln402_fu_379_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            expandedKey_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            expandedKey_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_address0;
        else 
            expandedKey_address0 <= "XXXXXXXX";
        end if; 
    end process;


    expandedKey_ce0_assign_proc : process(ap_CS_fsm_state7, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            expandedKey_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            expandedKey_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_expandedKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            expandedKey_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_expandedKey_ce0;
        else 
            expandedKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_ap_start_reg;
    grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_ap_start_reg;
    grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_ap_start_reg;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_ap_start_reg;
    grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_ap_start_reg;
    grp_aes_round_fu_277_ap_start <= grp_aes_round_fu_277_ap_start_reg;
    grp_galois_multiplication_fu_560_p_din1 <= grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din1;
    grp_galois_multiplication_fu_560_p_din2 <= grp_aes_round_fu_277_grp_galois_multiplication_fu_626_p_din2;
    grp_galois_multiplication_fu_565_p_din1 <= grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din1;
    grp_galois_multiplication_fu_565_p_din2 <= grp_aes_round_fu_277_grp_galois_multiplication_fu_631_p_din2;
    grp_galois_multiplication_fu_570_p_din1 <= grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din1;
    grp_galois_multiplication_fu_570_p_din2 <= grp_aes_round_fu_277_grp_galois_multiplication_fu_636_p_din2;
    i_12_fu_414_p2 <= std_logic_vector(unsigned(i_9_fu_88) + unsigned(ap_const_lv3_1));
    icmp_ln285_fu_408_p2 <= "1" when (i_9_fu_88 = ap_const_lv3_4) else "0";
    icmp_ln296_2_fu_478_p2 <= "1" when (zext_ln296_fu_474_p1 = i_9_fu_88) else "0";
    icmp_ln296_fu_437_p2 <= "1" when (trunc_ln287_fu_420_p1 = ap_const_lv2_0) else "0";
    icmp_ln398_fu_315_p2 <= "1" when (i_8_reg_165 = ap_const_lv3_4) else "0";
    icmp_ln401_fu_353_p2 <= "1" when (j_reg_176 = ap_const_lv3_4) else "0";
    icmp_ln415_fu_301_p2 <= "1" when (unsigned(i_7_fu_80) < unsigned(nbrRounds)) else "0";
    or_ln300_fu_443_p2 <= (shl_ln1_fu_424_p3 or ap_const_lv4_1);

    roundKey_address0_assign_proc : process(ap_CS_fsm_state4, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0, grp_aes_round_fu_277_roundKey_address0, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, zext_ln402_2_fu_401_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            roundKey_address0 <= zext_ln402_2_fu_401_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            roundKey_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            roundKey_address0 <= grp_aes_round_fu_277_roundKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            roundKey_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            roundKey_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            roundKey_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_address0;
        else 
            roundKey_address0 <= "XXXX";
        end if; 
    end process;


    roundKey_ce0_assign_proc : process(ap_CS_fsm_state4, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0, grp_aes_round_fu_277_roundKey_ce0, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            roundKey_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            roundKey_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_roundKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            roundKey_ce0 <= grp_aes_round_fu_277_roundKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            roundKey_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            roundKey_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_roundKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            roundKey_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_ce0;
        else 
            roundKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    roundKey_d0_assign_proc : process(expandedKey_q0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            roundKey_d0 <= expandedKey_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            roundKey_d0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            roundKey_d0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_d0;
        else 
            roundKey_d0 <= "XXXXXXXX";
        end if; 
    end process;


    roundKey_we0_assign_proc : process(grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0, grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            roundKey_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            roundKey_we0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261_roundKey_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            roundKey_we0 <= grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246_roundKey_we0;
        else 
            roundKey_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln1_fu_424_p3 <= (trunc_ln287_fu_420_p1 & ap_const_lv2_0);
    shl_ln402_1_fu_388_p3 <= (trunc_ln402_fu_384_p1 & ap_const_lv2_0);

    state_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state11, icmp_ln285_fu_408_p2, icmp_ln296_fu_437_p2, state_addr_6_reg_583, ap_CS_fsm_state12, state_addr_8_reg_593, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0, grp_aes_round_fu_277_state_address0, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, zext_ln300_fu_449_p1, add_ptr_i_sum764_cast_fu_469_p1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            state_address0 <= state_addr_8_reg_593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_address0 <= state_addr_6_reg_583;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_address0 <= add_ptr_i_sum764_cast_fu_469_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_0) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0))) then 
            state_address0 <= zext_ln300_fu_449_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_address0 <= grp_aes_round_fu_277_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_address0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address0;
        else 
            state_address0 <= "XXXX";
        end if; 
    end process;


    state_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state11, icmp_ln285_fu_408_p2, state_addr_reg_574, icmp_ln296_fu_437_p2, state_addr_7_reg_588, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1, grp_aes_round_fu_277_state_address1, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, zext_ln287_fu_432_p1, add_ptr_i_sum743_cast_fu_459_p1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            state_address1 <= state_addr_7_reg_588;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_address1 <= state_addr_reg_574;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_address1 <= add_ptr_i_sum743_cast_fu_459_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_0) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0))) then 
            state_address1 <= zext_ln287_fu_432_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_address1 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_address1 <= grp_aes_round_fu_277_state_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_address1 <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_address1 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_address1;
        else 
            state_address1 <= "XXXX";
        end if; 
    end process;


    state_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state11, icmp_ln285_fu_408_p2, icmp_ln296_fu_437_p2, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0, grp_aes_round_fu_277_state_ce0, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_0) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0)))) then 
            state_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_ce0 <= grp_aes_round_fu_277_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_ce0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce0;
        else 
            state_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state11, icmp_ln285_fu_408_p2, icmp_ln296_fu_437_p2, ap_CS_fsm_state12, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1, grp_aes_round_fu_277_state_ce1, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln296_fu_437_p2 = ap_const_lv1_0) and (icmp_ln285_fu_408_p2 = ap_const_lv1_0)))) then 
            state_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_ce1 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_ce1 <= grp_aes_round_fu_277_state_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_ce1 <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_ce1 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_ce1;
        else 
            state_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_d0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0, grp_aes_round_fu_277_state_d0, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0, empty_48_reg_198, empty_50_reg_221, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            state_d0 <= empty_48_reg_198;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_d0 <= empty_50_reg_221;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_d0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_d0 <= grp_aes_round_fu_277_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_d0 <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_d0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_d0;
        else 
            state_d0 <= "XXXXXXXX";
        end if; 
    end process;


    state_d1_assign_proc : process(ap_CS_fsm_state14, grp_aes_round_fu_277_state_d1, empty_49_reg_209, tmp_reg_233, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            state_d1 <= empty_49_reg_209;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_d1 <= tmp_reg_233;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_d1 <= grp_aes_round_fu_277_state_d1;
        else 
            state_d1 <= "XXXXXXXX";
        end if; 
    end process;


    state_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln296_reg_579, ap_CS_fsm_state14, grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0, grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0, grp_aes_round_fu_277_state_we0, grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0, icmp_ln296_2_fu_478_p2, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if ((((icmp_ln296_2_fu_478_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln296_reg_579 = ap_const_lv1_0)))) then 
            state_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            state_we0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_we0 <= grp_aes_round_fu_277_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_we0 <= grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_we0 <= grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254_state_we0;
        else 
            state_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_we1_assign_proc : process(icmp_ln296_reg_579, ap_CS_fsm_state14, grp_aes_round_fu_277_state_we1, icmp_ln296_2_fu_478_p2, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        if ((((icmp_ln296_2_fu_478_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln296_reg_579 = ap_const_lv1_0)))) then 
            state_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_we1 <= grp_aes_round_fu_277_state_we1;
        else 
            state_we1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_365_p4 <= ((i_reg_506 & ap_const_lv1_0) & j_reg_176);
    tmp_s_fu_331_p3 <= (empty_45_fu_327_p1 & ap_const_lv2_0);
    trunc_ln287_fu_420_p1 <= i_9_fu_88(2 - 1 downto 0);
    trunc_ln402_fu_384_p1 <= j_reg_176(2 - 1 downto 0);
    zext_ln287_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_424_p3),64));
    zext_ln296_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_11_reg_187),3));
    zext_ln300_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln300_fu_443_p2),64));
    zext_ln398_1_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_8_reg_165),4));
    zext_ln401_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_331_p3),8));
    zext_ln402_2_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln402_2_reg_552),64));
    zext_ln402_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln402_fu_374_p2),64));
end behav;
