$date
	Sun Oct 23 06:54:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#216090
b10100 &
b10100 %
1$
b10100 !
1"
#216091
0"
#216094
b1010 &
b1010 %
#216098
b101 &
b101 %
#216102
b10000 &
b10000 %
#216106
b1000 &
b1000 %
#216110
b100 &
b100 %
#216114
b10 &
b10 %
#216118
b1 &
1#
b1 %
#216122
b0 &
b0 %
0#
0$
#1218077
1"
#1218078
b10100 &
b10100 %
1$
#1218079
0"
#1218082
b1010 &
b1010 %
#1218086
b101 &
b101 %
#1218090
b10000 &
b10000 %
#1218094
b1000 &
b1000 %
#1218098
b100 &
b100 %
#1218102
b10 &
b10 %
#1218106
b1 &
b1 %
1#
#1218110
b0 &
0#
b0 %
0$
#2164921
1"
#2164922
b10100 &
b10100 %
1$
#2164923
0"
#2164926
b1010 &
b1010 %
#2164930
b101 &
b101 %
#2164934
b10000 &
b10000 %
#2164938
b1000 &
b1000 %
#2164942
b100 &
b100 %
#2164946
b10 &
b10 %
#2164950
b1 &
1#
b1 %
#2164954
b0 &
b0 %
0#
0$
#4500012
