// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Layer_norm_HH_
#define _Layer_norm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_faddfsrcU.h"
#include "Bert_layer_fadd_3g8j.h"
#include "Bert_layer_fmul_3eOg.h"
#include "Bert_layer_fdiv_3hbi.h"
#include "Bert_layer_fptrunsc4.h"
#include "Bert_layer_fpext_ibs.h"
#include "Bert_layer_fsqrt_tde.h"
#include "Bert_layer_dadd_6udo.h"
#include "Softmax_layer_inpfYi.h"

namespace ap_rtl {

struct Layer_norm : public sc_module {
    // Port declarations 63
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > v137_address0;
    sc_out< sc_logic > v137_ce0;
    sc_in< sc_lv<32> > v137_q0;
    sc_out< sc_lv<10> > v138_address0;
    sc_out< sc_logic > v138_ce0;
    sc_in< sc_lv<32> > v138_q0;
    sc_out< sc_lv<10> > v139_address0;
    sc_out< sc_logic > v139_ce0;
    sc_in< sc_lv<32> > v139_q0;
    sc_out< sc_lv<10> > v140_0_V_address0;
    sc_out< sc_logic > v140_0_V_ce0;
    sc_out< sc_logic > v140_0_V_we0;
    sc_out< sc_lv<24> > v140_0_V_d0;
    sc_out< sc_lv<10> > v140_1_V_address0;
    sc_out< sc_logic > v140_1_V_ce0;
    sc_out< sc_logic > v140_1_V_we0;
    sc_out< sc_lv<24> > v140_1_V_d0;
    sc_out< sc_lv<10> > v140_2_V_address0;
    sc_out< sc_logic > v140_2_V_ce0;
    sc_out< sc_logic > v140_2_V_we0;
    sc_out< sc_lv<24> > v140_2_V_d0;
    sc_out< sc_lv<10> > v140_3_V_address0;
    sc_out< sc_logic > v140_3_V_ce0;
    sc_out< sc_logic > v140_3_V_we0;
    sc_out< sc_lv<24> > v140_3_V_d0;
    sc_out< sc_lv<10> > v140_4_V_address0;
    sc_out< sc_logic > v140_4_V_ce0;
    sc_out< sc_logic > v140_4_V_we0;
    sc_out< sc_lv<24> > v140_4_V_d0;
    sc_out< sc_lv<10> > v140_5_V_address0;
    sc_out< sc_logic > v140_5_V_ce0;
    sc_out< sc_logic > v140_5_V_we0;
    sc_out< sc_lv<24> > v140_5_V_d0;
    sc_out< sc_lv<10> > v140_6_V_address0;
    sc_out< sc_logic > v140_6_V_ce0;
    sc_out< sc_logic > v140_6_V_we0;
    sc_out< sc_lv<24> > v140_6_V_d0;
    sc_out< sc_lv<10> > v140_7_V_address0;
    sc_out< sc_logic > v140_7_V_ce0;
    sc_out< sc_logic > v140_7_V_we0;
    sc_out< sc_lv<24> > v140_7_V_d0;
    sc_out< sc_lv<10> > v140_8_V_address0;
    sc_out< sc_logic > v140_8_V_ce0;
    sc_out< sc_logic > v140_8_V_we0;
    sc_out< sc_lv<24> > v140_8_V_d0;
    sc_out< sc_lv<10> > v140_9_V_address0;
    sc_out< sc_logic > v140_9_V_ce0;
    sc_out< sc_logic > v140_9_V_we0;
    sc_out< sc_lv<24> > v140_9_V_d0;
    sc_out< sc_lv<10> > v140_10_V_address0;
    sc_out< sc_logic > v140_10_V_ce0;
    sc_out< sc_logic > v140_10_V_we0;
    sc_out< sc_lv<24> > v140_10_V_d0;
    sc_out< sc_lv<10> > v140_11_V_address0;
    sc_out< sc_logic > v140_11_V_ce0;
    sc_out< sc_logic > v140_11_V_we0;
    sc_out< sc_lv<24> > v140_11_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const2;


    // Module declarations
    Layer_norm(sc_module_name name);
    SC_HAS_PROCESS(Layer_norm);

    ~Layer_norm();

    sc_trace_file* mVcdFile;

    Softmax_layer_inpfYi* mean_U;
    Softmax_layer_inpfYi* mean2_U;
    Softmax_layer_inpfYi* var_U;
    Bert_layer_faddfsrcU<1,5,32,32,32>* Bert_layer_faddfsrcU_U982;
    Bert_layer_fadd_3g8j<1,5,32,32,32>* Bert_layer_fadd_3g8j_U983;
    Bert_layer_fmul_3eOg<1,4,32,32,32>* Bert_layer_fmul_3eOg_U984;
    Bert_layer_fdiv_3hbi<1,16,32,32,32>* Bert_layer_fdiv_3hbi_U985;
    Bert_layer_fptrunsc4<1,2,64,32>* Bert_layer_fptrunsc4_U986;
    Bert_layer_fpext_ibs<1,2,32,64>* Bert_layer_fpext_ibs_U987;
    Bert_layer_fpext_ibs<1,2,32,64>* Bert_layer_fpext_ibs_U988;
    Bert_layer_fsqrt_tde<1,12,32,32,32>* Bert_layer_fsqrt_tde_U989;
    Bert_layer_dadd_6udo<1,5,64,64,64>* Bert_layer_dadd_6udo_U990;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvar_flatten_reg_451;
    sc_signal< sc_lv<4> > i8_0_reg_462;
    sc_signal< sc_lv<10> > j6_0_reg_473;
    sc_signal< sc_lv<14> > indvar_flatten21_reg_484;
    sc_signal< sc_lv<4> > i9_0_reg_495;
    sc_signal< sc_lv<10> > j7_0_reg_506;
    sc_signal< sc_lv<32> > reg_563;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state30_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter5;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln304_reg_1102;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state56_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state57_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state58_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state59_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state60_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state61_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state62_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state63_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state64_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state65_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state66_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state67_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state68_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state69_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state70_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state71_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state72_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state73_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state74_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state75_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state76_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state77_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state78_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state79_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state80_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state81_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state82_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state83_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state84_pp1_stage0_iter46;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter11_reg;
    sc_signal< sc_lv<32> > mean_q0;
    sc_signal< sc_lv<32> > reg_571;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state31_pp0_stage3_iter4;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_530_p2;
    sc_signal< sc_lv<32> > reg_577;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state9_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state27_pp0_stage5_iter3;
    sc_signal< bool > ap_block_state33_pp0_stage5_iter4;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter20_reg;
    sc_signal< sc_lv<32> > grp_fu_517_p2;
    sc_signal< sc_lv<32> > reg_583;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state29_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter5;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln304_reg_1102_pp0_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter16_reg;
    sc_signal< sc_lv<32> > grp_fu_536_p2;
    sc_signal< sc_lv<32> > reg_589;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln305_1_reg_1157;
    sc_signal< sc_lv<1> > icmp_ln305_1_reg_1157_pp0_iter3_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter36_reg;
    sc_signal< sc_lv<4> > v142_fu_602_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln300_fu_613_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > v144_fu_619_p2;
    sc_signal< sc_lv<1> > icmp_ln304_fu_630_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > add_ln304_fu_636_p2;
    sc_signal< sc_lv<14> > add_ln304_reg_1106;
    sc_signal< sc_lv<10> > select_ln307_fu_654_p3;
    sc_signal< sc_lv<10> > select_ln307_reg_1111;
    sc_signal< sc_lv<4> > select_ln307_1_fu_662_p3;
    sc_signal< sc_lv<4> > select_ln307_1_reg_1117;
    sc_signal< sc_lv<64> > zext_ln307_fu_712_p1;
    sc_signal< sc_lv<64> > zext_ln307_reg_1130;
    sc_signal< sc_lv<64> > zext_ln307_reg_1130_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln307_reg_1130_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln307_reg_1130_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln307_reg_1130_pp0_iter4_reg;
    sc_signal< sc_lv<4> > mean_addr_1_reg_1136;
    sc_signal< sc_lv<4> > mean_addr_1_reg_1136_pp0_iter1_reg;
    sc_signal< sc_lv<4> > mean_addr_1_reg_1136_pp0_iter2_reg;
    sc_signal< sc_lv<4> > mean_addr_1_reg_1136_pp0_iter3_reg;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_1141;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_1141_pp0_iter1_reg;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_1141_pp0_iter2_reg;
    sc_signal< sc_lv<4> > mean2_addr_1_reg_1141_pp0_iter3_reg;
    sc_signal< sc_lv<10> > j6_fu_716_p2;
    sc_signal< sc_lv<10> > j6_reg_1146;
    sc_signal< sc_lv<32> > mean2_q0;
    sc_signal< sc_lv<1> > icmp_ln305_1_fu_721_p2;
    sc_signal< sc_lv<1> > icmp_ln305_1_reg_1157_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln305_1_reg_1157_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln305_1_reg_1157_pp0_iter5_reg;
    sc_signal< sc_lv<32> > v157_reg_1161;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state20_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state32_pp0_stage4_iter4;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > v158_reg_1166;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > v161_reg_1171;
    sc_signal< sc_lv<1> > icmp_ln329_fu_726_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln329_reg_1176_pp1_iter44_reg;
    sc_signal< sc_lv<14> > add_ln329_fu_732_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > select_ln333_fu_750_p3;
    sc_signal< sc_lv<10> > select_ln333_reg_1185;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter1_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter2_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter3_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter4_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter5_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter6_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter7_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter8_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter9_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter10_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter11_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter12_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter13_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter14_reg;
    sc_signal< sc_lv<10> > select_ln333_reg_1185_pp1_iter15_reg;
    sc_signal< sc_lv<4> > select_ln333_2_fu_758_p3;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter1_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter2_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter3_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter4_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter5_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter6_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter7_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter8_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter9_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter10_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter11_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter12_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter13_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter14_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter15_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter16_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter17_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter18_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter19_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter20_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter21_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter22_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter23_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter24_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter25_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter26_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter27_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter28_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter29_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter30_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter31_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter32_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter33_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter34_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter35_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter36_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter37_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter38_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter39_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter40_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter41_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter42_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter43_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter44_reg;
    sc_signal< sc_lv<4> > select_ln333_2_reg_1191_pp1_iter45_reg;
    sc_signal< sc_lv<64> > zext_ln333_fu_766_p1;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln333_reg_1198_pp1_iter10_reg;
    sc_signal< sc_lv<10> > j7_fu_771_p2;
    sc_signal< sc_lv<32> > var_q0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<64> > grp_fu_546_p1;
    sc_signal< sc_lv<64> > v171_mid2_v_v_reg_1218;
    sc_signal< sc_lv<64> > grp_fu_558_p2;
    sc_signal< sc_lv<64> > v171_mid2_v_reg_1223;
    sc_signal< sc_lv<32> > grp_fu_543_p1;
    sc_signal< sc_lv<32> > v171_mid2_reg_1228;
    sc_signal< sc_lv<64> > zext_ln332_fu_819_p1;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter35_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter36_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter37_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter38_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter39_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter40_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter41_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter42_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter43_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter44_reg;
    sc_signal< sc_lv<64> > zext_ln332_reg_1243_pp1_iter45_reg;
    sc_signal< sc_lv<32> > v165_reg_1265;
    sc_signal< sc_lv<32> > grp_fu_553_p2;
    sc_signal< sc_lv<32> > v172_reg_1270;
    sc_signal< sc_lv<32> > v174_reg_1280;
    sc_signal< sc_lv<32> > grp_fu_526_p2;
    sc_signal< sc_lv<32> > v175_reg_1285;
    sc_signal< sc_lv<32> > v175_reg_1285_pp1_iter43_reg;
    sc_signal< sc_lv<32> > v175_reg_1285_pp1_iter44_reg;
    sc_signal< sc_lv<54> > man_V_4_fu_875_p3;
    sc_signal< sc_lv<54> > man_V_4_reg_1291;
    sc_signal< sc_lv<1> > icmp_ln571_fu_883_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1296;
    sc_signal< sc_lv<1> > icmp_ln581_fu_895_p2;
    sc_signal< sc_lv<1> > icmp_ln581_reg_1302;
    sc_signal< sc_lv<12> > sh_amt_fu_913_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1308;
    sc_signal< sc_lv<1> > icmp_ln582_fu_921_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_1315;
    sc_signal< sc_lv<24> > trunc_ln583_fu_927_p1;
    sc_signal< sc_lv<24> > trunc_ln583_reg_1321;
    sc_signal< sc_lv<24> > trunc_ln583_reg_1321_pp1_iter45_reg;
    sc_signal< sc_lv<32> > sext_ln581_fu_931_p1;
    sc_signal< sc_lv<32> > sext_ln581_reg_1327;
    sc_signal< sc_lv<24> > select_ln585_1_fu_1034_p3;
    sc_signal< sc_lv<24> > select_ln585_1_reg_1332;
    sc_signal< sc_lv<1> > and_ln603_fu_1053_p2;
    sc_signal< sc_lv<1> > and_ln603_reg_1337;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_lv<4> > mean_address0;
    sc_signal< sc_logic > mean_ce0;
    sc_signal< sc_logic > mean_we0;
    sc_signal< sc_lv<32> > mean_d0;
    sc_signal< sc_lv<4> > mean2_address0;
    sc_signal< sc_logic > mean2_ce0;
    sc_signal< sc_logic > mean2_we0;
    sc_signal< sc_lv<32> > mean2_d0;
    sc_signal< sc_lv<4> > var_address0;
    sc_signal< sc_logic > var_ce0;
    sc_signal< sc_logic > var_we0;
    sc_signal< sc_lv<4> > v142_0_reg_429;
    sc_signal< sc_lv<1> > icmp_ln296_fu_596_p2;
    sc_signal< sc_lv<4> > v144_0_reg_440;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten_phi_fu_455_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i8_0_phi_fu_466_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_j6_0_phi_fu_477_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i9_0_phi_fu_499_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln297_fu_608_p1;
    sc_signal< sc_lv<64> > zext_ln301_fu_625_p1;
    sc_signal< sc_lv<64> > sext_ln307_fu_707_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln333_4_fu_814_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<24> > v176_V_fu_1067_p3;
    sc_signal< sc_lv<32> > grp_fu_517_p0;
    sc_signal< sc_lv<32> > grp_fu_517_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_530_p0;
    sc_signal< sc_lv<32> > grp_fu_530_p1;
    sc_signal< sc_lv<32> > grp_fu_536_p0;
    sc_signal< sc_lv<32> > grp_fu_536_p1;
    sc_signal< sc_lv<1> > icmp_ln305_fu_648_p2;
    sc_signal< sc_lv<4> > i8_fu_642_p2;
    sc_signal< sc_lv<14> > tmp_fu_670_p3;
    sc_signal< sc_lv<12> > tmp_20_fu_681_p3;
    sc_signal< sc_lv<15> > zext_ln307_1_fu_677_p1;
    sc_signal< sc_lv<15> > zext_ln307_2_fu_688_p1;
    sc_signal< sc_lv<15> > sub_ln307_fu_692_p2;
    sc_signal< sc_lv<15> > zext_ln307_3_fu_698_p1;
    sc_signal< sc_lv<15> > add_ln307_fu_701_p2;
    sc_signal< sc_lv<1> > icmp_ln330_fu_744_p2;
    sc_signal< sc_lv<4> > i9_fu_738_p2;
    sc_signal< sc_lv<14> > tmp_51_fu_777_p3;
    sc_signal< sc_lv<12> > tmp_52_fu_788_p3;
    sc_signal< sc_lv<15> > zext_ln333_1_fu_784_p1;
    sc_signal< sc_lv<15> > zext_ln333_2_fu_795_p1;
    sc_signal< sc_lv<15> > zext_ln333_3_fu_805_p1;
    sc_signal< sc_lv<15> > sub_ln333_fu_799_p2;
    sc_signal< sc_lv<15> > add_ln333_fu_808_p2;
    sc_signal< sc_lv<64> > grp_fu_550_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_823_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_839_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_853_p1;
    sc_signal< sc_lv<53> > tmp_5_fu_857_p3;
    sc_signal< sc_lv<54> > p_Result_95_fu_865_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_831_p3;
    sc_signal< sc_lv<54> > man_V_3_fu_869_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_827_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_849_p1;
    sc_signal< sc_lv<12> > F2_fu_889_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_901_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_907_p2;
    sc_signal< sc_lv<54> > zext_ln586_fu_944_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_948_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_957_p1;
    sc_signal< sc_lv<1> > tmp_54_fu_960_p3;
    sc_signal< sc_lv<1> > xor_ln571_fu_976_p2;
    sc_signal< sc_lv<1> > and_ln582_fu_981_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_993_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_997_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_934_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1003_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1008_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1014_p2;
    sc_signal< sc_lv<24> > select_ln588_fu_968_p3;
    sc_signal< sc_lv<24> > select_ln582_fu_986_p3;
    sc_signal< sc_lv<1> > and_ln585_2_fu_1028_p2;
    sc_signal< sc_lv<24> > trunc_ln586_fu_953_p1;
    sc_signal< sc_lv<24> > select_ln585_fu_1020_p3;
    sc_signal< sc_lv<1> > or_ln581_fu_1042_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_939_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1047_p2;
    sc_signal< sc_lv<24> > sext_ln581cast_fu_1059_p1;
    sc_signal< sc_lv<24> > shl_ln604_fu_1062_p2;
    sc_signal< sc_lv<2> > grp_fu_517_opcode;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage4;
    static const sc_lv<12> ap_ST_fsm_pp0_stage5;
    static const sc_lv<12> ap_ST_fsm_state37;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_state85;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<32> ap_const_lv32_44400000;
    static const sc_lv<64> ap_const_lv64_3EE4F8B588E368F1;
    static const sc_lv<14> ap_const_lv14_2400;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_B;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_889_p2();
    void thread_add_ln304_fu_636_p2();
    void thread_add_ln307_fu_701_p2();
    void thread_add_ln329_fu_732_p2();
    void thread_add_ln333_fu_808_p2();
    void thread_add_ln581_fu_901_p2();
    void thread_and_ln581_fu_1003_p2();
    void thread_and_ln582_fu_981_p2();
    void thread_and_ln585_2_fu_1028_p2();
    void thread_and_ln585_fu_1014_p2();
    void thread_and_ln603_fu_1053_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state85();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage0_iter2();
    void thread_ap_block_state17_pp0_stage1_iter2();
    void thread_ap_block_state18_pp0_stage2_iter2();
    void thread_ap_block_state19_pp0_stage3_iter2();
    void thread_ap_block_state20_pp0_stage4_iter2();
    void thread_ap_block_state21_pp0_stage5_iter2();
    void thread_ap_block_state22_pp0_stage0_iter3();
    void thread_ap_block_state23_pp0_stage1_iter3();
    void thread_ap_block_state24_pp0_stage2_iter3();
    void thread_ap_block_state25_pp0_stage3_iter3();
    void thread_ap_block_state26_pp0_stage4_iter3();
    void thread_ap_block_state27_pp0_stage5_iter3();
    void thread_ap_block_state28_pp0_stage0_iter4();
    void thread_ap_block_state29_pp0_stage1_iter4();
    void thread_ap_block_state30_pp0_stage2_iter4();
    void thread_ap_block_state31_pp0_stage3_iter4();
    void thread_ap_block_state32_pp0_stage4_iter4();
    void thread_ap_block_state33_pp0_stage5_iter4();
    void thread_ap_block_state34_pp0_stage0_iter5();
    void thread_ap_block_state35_pp0_stage1_iter5();
    void thread_ap_block_state36_pp0_stage2_iter5();
    void thread_ap_block_state38_pp1_stage0_iter0();
    void thread_ap_block_state39_pp1_stage0_iter1();
    void thread_ap_block_state40_pp1_stage0_iter2();
    void thread_ap_block_state41_pp1_stage0_iter3();
    void thread_ap_block_state42_pp1_stage0_iter4();
    void thread_ap_block_state43_pp1_stage0_iter5();
    void thread_ap_block_state44_pp1_stage0_iter6();
    void thread_ap_block_state45_pp1_stage0_iter7();
    void thread_ap_block_state46_pp1_stage0_iter8();
    void thread_ap_block_state47_pp1_stage0_iter9();
    void thread_ap_block_state48_pp1_stage0_iter10();
    void thread_ap_block_state49_pp1_stage0_iter11();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state50_pp1_stage0_iter12();
    void thread_ap_block_state51_pp1_stage0_iter13();
    void thread_ap_block_state52_pp1_stage0_iter14();
    void thread_ap_block_state53_pp1_stage0_iter15();
    void thread_ap_block_state54_pp1_stage0_iter16();
    void thread_ap_block_state55_pp1_stage0_iter17();
    void thread_ap_block_state56_pp1_stage0_iter18();
    void thread_ap_block_state57_pp1_stage0_iter19();
    void thread_ap_block_state58_pp1_stage0_iter20();
    void thread_ap_block_state59_pp1_stage0_iter21();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state60_pp1_stage0_iter22();
    void thread_ap_block_state61_pp1_stage0_iter23();
    void thread_ap_block_state62_pp1_stage0_iter24();
    void thread_ap_block_state63_pp1_stage0_iter25();
    void thread_ap_block_state64_pp1_stage0_iter26();
    void thread_ap_block_state65_pp1_stage0_iter27();
    void thread_ap_block_state66_pp1_stage0_iter28();
    void thread_ap_block_state67_pp1_stage0_iter29();
    void thread_ap_block_state68_pp1_stage0_iter30();
    void thread_ap_block_state69_pp1_stage0_iter31();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state70_pp1_stage0_iter32();
    void thread_ap_block_state71_pp1_stage0_iter33();
    void thread_ap_block_state72_pp1_stage0_iter34();
    void thread_ap_block_state73_pp1_stage0_iter35();
    void thread_ap_block_state74_pp1_stage0_iter36();
    void thread_ap_block_state75_pp1_stage0_iter37();
    void thread_ap_block_state76_pp1_stage0_iter38();
    void thread_ap_block_state77_pp1_stage0_iter39();
    void thread_ap_block_state78_pp1_stage0_iter40();
    void thread_ap_block_state79_pp1_stage0_iter41();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state80_pp1_stage0_iter42();
    void thread_ap_block_state81_pp1_stage0_iter43();
    void thread_ap_block_state82_pp1_stage0_iter44();
    void thread_ap_block_state83_pp1_stage0_iter45();
    void thread_ap_block_state84_pp1_stage0_iter46();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state9_pp0_stage5_iter0();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state38();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i8_0_phi_fu_466_p4();
    void thread_ap_phi_mux_i9_0_phi_fu_499_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_455_p4();
    void thread_ap_phi_mux_j6_0_phi_fu_477_p4();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_948_p2();
    void thread_bitcast_ln696_fu_957_p1();
    void thread_exp_tmp_V_fu_839_p4();
    void thread_grp_fu_517_opcode();
    void thread_grp_fu_517_p0();
    void thread_grp_fu_517_p1();
    void thread_grp_fu_530_p0();
    void thread_grp_fu_530_p1();
    void thread_grp_fu_536_p0();
    void thread_grp_fu_536_p1();
    void thread_i8_fu_642_p2();
    void thread_i9_fu_738_p2();
    void thread_icmp_ln296_fu_596_p2();
    void thread_icmp_ln300_fu_613_p2();
    void thread_icmp_ln304_fu_630_p2();
    void thread_icmp_ln305_1_fu_721_p2();
    void thread_icmp_ln305_fu_648_p2();
    void thread_icmp_ln329_fu_726_p2();
    void thread_icmp_ln330_fu_744_p2();
    void thread_icmp_ln571_fu_883_p2();
    void thread_icmp_ln581_fu_895_p2();
    void thread_icmp_ln582_fu_921_p2();
    void thread_icmp_ln585_fu_934_p2();
    void thread_icmp_ln603_fu_939_p2();
    void thread_ireg_V_fu_823_p1();
    void thread_j6_fu_716_p2();
    void thread_j7_fu_771_p2();
    void thread_man_V_3_fu_869_p2();
    void thread_man_V_4_fu_875_p3();
    void thread_mean2_address0();
    void thread_mean2_ce0();
    void thread_mean2_d0();
    void thread_mean2_we0();
    void thread_mean_address0();
    void thread_mean_ce0();
    void thread_mean_d0();
    void thread_mean_we0();
    void thread_or_ln581_fu_1042_p2();
    void thread_or_ln582_fu_993_p2();
    void thread_p_Result_95_fu_865_p1();
    void thread_p_Result_s_fu_831_p3();
    void thread_select_ln307_1_fu_662_p3();
    void thread_select_ln307_fu_654_p3();
    void thread_select_ln333_2_fu_758_p3();
    void thread_select_ln333_fu_750_p3();
    void thread_select_ln582_fu_986_p3();
    void thread_select_ln585_1_fu_1034_p3();
    void thread_select_ln585_fu_1020_p3();
    void thread_select_ln588_fu_968_p3();
    void thread_sext_ln307_fu_707_p1();
    void thread_sext_ln581_fu_931_p1();
    void thread_sext_ln581cast_fu_1059_p1();
    void thread_sh_amt_fu_913_p3();
    void thread_shl_ln604_fu_1062_p2();
    void thread_sub_ln307_fu_692_p2();
    void thread_sub_ln333_fu_799_p2();
    void thread_sub_ln581_fu_907_p2();
    void thread_tmp_20_fu_681_p3();
    void thread_tmp_51_fu_777_p3();
    void thread_tmp_52_fu_788_p3();
    void thread_tmp_54_fu_960_p3();
    void thread_tmp_5_fu_857_p3();
    void thread_tmp_fu_670_p3();
    void thread_trunc_ln556_fu_827_p1();
    void thread_trunc_ln565_fu_853_p1();
    void thread_trunc_ln583_fu_927_p1();
    void thread_trunc_ln586_fu_953_p1();
    void thread_v137_address0();
    void thread_v137_ce0();
    void thread_v138_address0();
    void thread_v138_ce0();
    void thread_v139_address0();
    void thread_v139_ce0();
    void thread_v140_0_V_address0();
    void thread_v140_0_V_ce0();
    void thread_v140_0_V_d0();
    void thread_v140_0_V_we0();
    void thread_v140_10_V_address0();
    void thread_v140_10_V_ce0();
    void thread_v140_10_V_d0();
    void thread_v140_10_V_we0();
    void thread_v140_11_V_address0();
    void thread_v140_11_V_ce0();
    void thread_v140_11_V_d0();
    void thread_v140_11_V_we0();
    void thread_v140_1_V_address0();
    void thread_v140_1_V_ce0();
    void thread_v140_1_V_d0();
    void thread_v140_1_V_we0();
    void thread_v140_2_V_address0();
    void thread_v140_2_V_ce0();
    void thread_v140_2_V_d0();
    void thread_v140_2_V_we0();
    void thread_v140_3_V_address0();
    void thread_v140_3_V_ce0();
    void thread_v140_3_V_d0();
    void thread_v140_3_V_we0();
    void thread_v140_4_V_address0();
    void thread_v140_4_V_ce0();
    void thread_v140_4_V_d0();
    void thread_v140_4_V_we0();
    void thread_v140_5_V_address0();
    void thread_v140_5_V_ce0();
    void thread_v140_5_V_d0();
    void thread_v140_5_V_we0();
    void thread_v140_6_V_address0();
    void thread_v140_6_V_ce0();
    void thread_v140_6_V_d0();
    void thread_v140_6_V_we0();
    void thread_v140_7_V_address0();
    void thread_v140_7_V_ce0();
    void thread_v140_7_V_d0();
    void thread_v140_7_V_we0();
    void thread_v140_8_V_address0();
    void thread_v140_8_V_ce0();
    void thread_v140_8_V_d0();
    void thread_v140_8_V_we0();
    void thread_v140_9_V_address0();
    void thread_v140_9_V_ce0();
    void thread_v140_9_V_d0();
    void thread_v140_9_V_we0();
    void thread_v142_fu_602_p2();
    void thread_v144_fu_619_p2();
    void thread_v176_V_fu_1067_p3();
    void thread_var_address0();
    void thread_var_ce0();
    void thread_var_we0();
    void thread_xor_ln571_fu_976_p2();
    void thread_xor_ln581_fu_1047_p2();
    void thread_xor_ln582_fu_997_p2();
    void thread_xor_ln585_fu_1008_p2();
    void thread_zext_ln297_fu_608_p1();
    void thread_zext_ln301_fu_625_p1();
    void thread_zext_ln307_1_fu_677_p1();
    void thread_zext_ln307_2_fu_688_p1();
    void thread_zext_ln307_3_fu_698_p1();
    void thread_zext_ln307_fu_712_p1();
    void thread_zext_ln332_fu_819_p1();
    void thread_zext_ln333_1_fu_784_p1();
    void thread_zext_ln333_2_fu_795_p1();
    void thread_zext_ln333_3_fu_805_p1();
    void thread_zext_ln333_4_fu_814_p1();
    void thread_zext_ln333_fu_766_p1();
    void thread_zext_ln461_fu_849_p1();
    void thread_zext_ln586_fu_944_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
