<profile>

<section name = "Vitis HLS Report for 'STDCpt_2048_3_ap_int_16_s'" level="0">
<item name = "Date">Tue Jul 25 02:51:40 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top_graph_top_rfi_C</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.998 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14603, 14603, 0.146 ms, 0.146 ms, 14603, 14603, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154">STDCpt_2048_3_ap_int_16_Pipeline_loop_2, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_stdDeviationList_fu_178">stdDeviationList, 2160, 2160, 21.600 us, 21.600 us, 2160, 2160, no</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229">STDCpt_2048_3_ap_int_16_Pipeline_loop_3, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 918, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">30, 45, 12627, 9604, -</column>
<column name="Memory">12, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 474, -</column>
<column name="Register">-, -, 415, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">15, 20, 12, 20, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1, 0, 0, 31, 94, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17, 0, 0, 31, 94, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1, 0, 0, 31, 94, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18, 0, 0, 31, 94, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221">STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1, 0, 0, 14, 51, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154">STDCpt_2048_3_ap_int_16_Pipeline_loop_2, 0, 0, 27, 84, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229">STDCpt_2048_3_ap_int_16_Pipeline_loop_3, 0, 0, 15, 84, 0</column>
<column name="fsqrt_32ns_32ns_32_12_no_dsp_1_U93">fsqrt_32ns_32ns_32_12_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fsqrt_32ns_32ns_32_12_no_dsp_1_U94">fsqrt_32ns_32ns_32_12_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32s_32_5_no_dsp_1_U91">sitofp_32s_32_5_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32s_32_5_no_dsp_1_U92">sitofp_32s_32_5_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_stdDeviationList_fu_178">stdDeviationList, 30, 45, 12447, 9009, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="RRi_V_U">STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="RRo_V_U">STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="RIi_V_U">STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="RIo_V_U">STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="deviation_list_R_i_U">STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="deviation_list_I_i_U">STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_i_i54_i_fu_887_p2">-, 0, 0, 23, 16, 16</column>
<column name="mul_i_i_i_fu_906_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub40_i_i314_i_fu_671_p2">-, 0, 0, 14, 1, 9</column>
<column name="sub40_i_i_i_fu_635_p2">-, 0, 0, 14, 1, 9</column>
<column name="sub_i_i305_i_fu_623_p2">-, 0, 0, 14, 8, 9</column>
<column name="sub_i_i_i_fu_572_p2">-, 0, 0, 14, 8, 9</column>
<column name="sub_i_i_i_i322_i_fu_870_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_i_i_i_i_i_fu_865_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1558_1_fu_300_p2">-, 0, 0, 14, 1, 7</column>
<column name="sub_ln1558_2_fu_338_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1558_3_fu_368_p2">-, 0, 0, 14, 1, 7</column>
<column name="sub_ln1558_4_fu_409_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1558_5_fu_439_p2">-, 0, 0, 14, 1, 7</column>
<column name="sub_ln1558_6_fu_473_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1558_7_fu_503_p2">-, 0, 0, 14, 1, 7</column>
<column name="sub_ln1558_fu_270_p2">-, 0, 0, 24, 1, 17</column>
<column name="cmp26_i_i306_i_fu_629_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="cmp26_i_i_i_fu_578_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="cmp30_i_i308_i_fu_761_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="cmp30_i_i_i_fu_748_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="cmp31_i_i309_i_fu_780_p2">icmp, 0, 0, 11, 9, 5</column>
<column name="cmp31_i_i_i_fu_756_p2">icmp, 0, 0, 11, 9, 5</column>
<column name="cmp_i_i291_i_fu_566_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="cmp_i_i303_i_fu_617_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp70_fu_691_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="icmp_fu_655_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="shr_i_i311_i_fu_789_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="shr_i_i_i_fu_770_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="brmerge333_i_fu_809_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_fu_799_p2">or, 0, 0, 2, 1, 1</column>
<column name="av_V_fu_382_p3">select, 0, 0, 7, 1, 7</column>
<column name="average_R_V_fu_314_p3">select, 0, 0, 7, 1, 7</column>
<column name="p_mux334_i_fu_813_p3">select, 0, 0, 16, 1, 1</column>
<column name="p_mux_i_fu_803_p3">select, 0, 0, 16, 1, 1</column>
<column name="ref_tmp48_0_i_fu_842_p3">select, 0, 0, 16, 1, 16</column>
<column name="ref_tmp55_0_i_fu_857_p3">select, 0, 0, 16, 1, 16</column>
<column name="ref_tmp55_1_i_fu_894_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select1_i_fu_875_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select330_i_fu_707_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select331_i_fu_827_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select332_i_fu_715_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select335_i_fu_835_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select336_i_fu_850_p3">select, 0, 0, 16, 1, 16</column>
<column name="spec_select_i_fu_819_p3">select, 0, 0, 16, 1, 16</column>
<column name="variance_I_V_fu_517_p3">select, 0, 0, 7, 1, 7</column>
<column name="variance_R_V_fu_453_p3">select, 0, 0, 7, 1, 7</column>
<column name="shl_i_i318_i_fu_701_p2">shl, 0, 0, 35, 16, 16</column>
<column name="shl_i_i_i_fu_665_p2">shl, 0, 0, 35, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="RIi_V_address0">20, 4, 11, 44</column>
<column name="RIi_V_ce0">20, 4, 1, 4</column>
<column name="RIi_V_we0">9, 2, 1, 2</column>
<column name="RIo_V_address0">14, 3, 11, 33</column>
<column name="RIo_V_ce0">14, 3, 1, 3</column>
<column name="RIo_V_we0">9, 2, 1, 2</column>
<column name="RRi_V_address0">20, 4, 11, 44</column>
<column name="RRi_V_ce0">20, 4, 1, 4</column>
<column name="RRi_V_we0">9, 2, 1, 2</column>
<column name="RRo_V_address0">14, 3, 11, 33</column>
<column name="RRo_V_ce0">14, 3, 1, 3</column>
<column name="RRo_V_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">155, 35, 1, 35</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="deviation_list_I_i_address0">14, 3, 11, 33</column>
<column name="deviation_list_I_i_ce0">14, 3, 1, 3</column>
<column name="deviation_list_I_i_we0">9, 2, 1, 2</column>
<column name="deviation_list_R_i_address0">14, 3, 11, 33</column>
<column name="deviation_list_R_i_ce0">14, 3, 1, 3</column>
<column name="deviation_list_R_i_we0">9, 2, 1, 2</column>
<column name="grp_stdDeviationList_fu_178_average">14, 3, 7, 21</column>
<column name="grp_stdDeviationList_fu_178_list_q0">14, 3, 16, 48</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read">9, 2, 1, 2</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read">9, 2, 1, 2</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_write">9, 2, 1, 2</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="av_V_reg_942">7, 0, 7, 0</column>
<column name="average_R_V_reg_937">7, 0, 7, 0</column>
<column name="cmp26_i_i306_i_reg_1048">1, 0, 1, 0</column>
<column name="cmp26_i_i_i_reg_1015">1, 0, 1, 0</column>
<column name="cmp_i_i291_i_reg_1002">1, 0, 1, 0</column>
<column name="cmp_i_i303_i_reg_1035">1, 0, 1, 0</column>
<column name="empty_325_reg_997">16, 0, 16, 0</column>
<column name="empty_327_reg_1030">16, 0, 16, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stdDeviationList_fu_178_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_i_i54_i_reg_1075">16, 0, 16, 0</column>
<column name="mul_i_i_i_reg_1080">16, 0, 16, 0</column>
<column name="p_x_assign_1_reg_972">32, 0, 32, 0</column>
<column name="p_x_assign_reg_967">32, 0, 32, 0</column>
<column name="ref_tmp48_0_i_reg_1063">16, 0, 16, 0</column>
<column name="ref_tmp55_0_i_reg_1069">16, 0, 16, 0</column>
<column name="reg_1_reg_1020">32, 0, 32, 0</column>
<column name="reg_reg_987">32, 0, 32, 0</column>
<column name="spec_select330_i_reg_1053">16, 0, 16, 0</column>
<column name="spec_select332_i_reg_1058">16, 0, 16, 0</column>
<column name="sub_i_i305_i_reg_1041">9, 0, 9, 0</column>
<column name="sub_i_i_i_reg_1008">9, 0, 9, 0</column>
<column name="tmp_30_reg_992">1, 0, 1, 0</column>
<column name="tmp_31_reg_1025">1, 0, 1, 0</column>
<column name="val_1_reg_982">32, 0, 32, 0</column>
<column name="val_reg_977">32, 0, 32, 0</column>
<column name="variance_I_V_reg_952">7, 0, 7, 0</column>
<column name="variance_R_V_reg_947">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, STDCpt&lt;2048, 3, ap_int&lt;16&gt; &gt;, return value</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout">in, 16, ap_fifo, stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n">in, 1, ap_fifo, stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read">out, 1, ap_fifo, stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout">in, 16, ap_fifo, stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n">in, 1, ap_fifo, stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read">out, 1, ap_fifo, stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i, pointer</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_din">out, 16, ap_fifo, stream_STD_Computation_std_R_o_Brd_STD_R_in, pointer</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n">in, 1, ap_fifo, stream_STD_Computation_std_R_o_Brd_STD_R_in, pointer</column>
<column name="stream_STD_Computation_std_R_o_Brd_STD_R_in_write">out, 1, ap_fifo, stream_STD_Computation_std_R_o_Brd_STD_R_in, pointer</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_din">out, 16, ap_fifo, stream_STD_Computation_std_I_o_Brd_STD_I_in, pointer</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n">in, 1, ap_fifo, stream_STD_Computation_std_I_o_Brd_STD_I_in, pointer</column>
<column name="stream_STD_Computation_std_I_o_Brd_STD_I_in_write">out, 1, ap_fifo, stream_STD_Computation_std_I_o_Brd_STD_I_in, pointer</column>
</table>
</item>
</section>
</profile>
