vhdl xil_defaultlib  \
"../../../bd/mb_lab1/ip/mb_lab1_microblaze_0_0/sim/mb_lab1_microblaze_0_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_axi_uartlite_0_0/sim/mb_lab1_axi_uartlite_0_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_dlmb_v10_0/sim/mb_lab1_dlmb_v10_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_ilmb_v10_0/sim/mb_lab1_ilmb_v10_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_dlmb_bram_if_cntlr_0/sim/mb_lab1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_ilmb_bram_if_cntlr_0/sim/mb_lab1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_microblaze_0_axi_intc_0/sim/mb_lab1_microblaze_0_axi_intc_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_mdm_1_0/sim/mb_lab1_mdm_1_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_rst_clk_wiz_1_100M_0/sim/mb_lab1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_axi_gpio_0_0/sim/mb_lab1_axi_gpio_0_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_axi_gpio_1_0/sim/mb_lab1_axi_gpio_1_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_axi_gpio_2_0/sim/mb_lab1_axi_gpio_2_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_axi_gpio_3_0/sim/mb_lab1_axi_gpio_3_0.vhd" \
"../../../bd/mb_lab1/ipshared/582a/hdl/alarm_timer_v0_1_S00_AXI.vhd" \
"../../../bd/mb_lab1/ipshared/582a/hdl/alarm_timer_v0_1.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_alarm_timer_0_0/sim/mb_lab1_alarm_timer_0_0.vhd" \
"../../../bd/mb_lab1/ipshared/55d1/hdl/test_ports_v1_0_S00_AXI.vhd" \
"../../../bd/mb_lab1/ipshared/55d1/hdl/test_ports_v1_0.vhd" \
"../../../bd/mb_lab1/ip/mb_lab1_test_ports_0_0/sim/mb_lab1_test_ports_0_0.vhd" \
"../../../bd/mb_lab1/sim/mb_lab1.vhd" \

# Do not sort compile order
nosort
