

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU'
================================================================
* Date:           Thu Nov  2 23:33:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.335 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      255|      255|         2|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     103|    185|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_32_1_1_U160  |mux_2_1_32_1_1  |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_132_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln141_fu_182_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln143_fu_187_p2     |         +|   0|  0|  38|          31|          31|
    |icmp_ln138_fu_126_p2    |      icmp|   0|  0|  15|           8|           2|
    |select_ln143_fu_200_p3  |    select|   0|  0|  31|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 140|          81|          69|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_4    |   9|          2|    8|         16|
    |bw_fu_54                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   1|   0|    1|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                  |   1|   0|    1|          0|
    |bw_fu_54                                                                 |   8|   0|    8|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_reg_234  |  14|   0|   14|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_reg_240  |  14|   0|   14|          0|
    |sext_ln135_1_cast_reg_226                                                |  32|   0|   32|          0|
    |sext_ln141_cast_reg_221                                                  |  31|   0|   31|          0|
    |tmp_reg_246                                                              |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 103|   0|  103|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|                                 RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                                                                    |   in|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_rst                                                                    |   in|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_start                                                                  |   in|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_done                                                                   |  out|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_idle                                                                   |  out|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_ready                                                                  |  out|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|tmp_235                                                                   |   in|    7|     ap_none|                                                          tmp_235|        scalar|
|sext_ln135_1                                                              |   in|   30|     ap_none|                                                     sext_ln135_1|        scalar|
|sext_ln141                                                                |   in|   30|     ap_none|                                                       sext_ln141|        scalar|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d0        |  out|   32|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q1        |   in|   32|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0    |  out|   14|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0         |  out|    1|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we0         |  out|    1|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d0          |  out|   32|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1    |  out|   14|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1         |  out|    1|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q1          |   in|   32|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 5 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln141"   --->   Operation 6 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln135_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln135_1"   --->   Operation 7 'read' 'sext_ln135_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_235_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_235"   --->   Operation 8 'read' 'tmp_235_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i30 %sext_ln141_read"   --->   Operation 9 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln135_1_cast = sext i30 %sext_ln135_1_read"   --->   Operation 10 'sext' 'sext_ln135_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i279"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_4 = load i8 %bw" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 13 'load' 'bw_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%icmp_ln138 = icmp_eq  i8 %bw_4, i8 255" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 15 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln138 = add i8 %bw_4, i8 1" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 16 'add' 'add_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body8.i279.split, void %load-store-loop.i282.preheader.exitStub" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 17 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i8 %bw_4" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_235_read, i7 %empty" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i14 %tmp_s" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 20 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %zext_ln141" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 21 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 = getelementptr i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln141" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 22 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_4, i32 7" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 24 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 25 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %tmp, void %V32.i.i.i46.i.case.0, void %V32.i.i.i46.i.case.1" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 26 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln138 = store i8 %add_ln138, i8 %bw" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 27 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.i279" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 28 'br' 'br_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:138->src/conv1.cpp:64]   --->   Operation 30 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 31 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 32 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%tmp_125 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5, i1 %tmp" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 33 'mux' 'tmp_125' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i32 %tmp_125" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 34 'trunc' 'trunc_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%add_ln141 = add i32 %tmp_125, i32 %sext_ln135_1_cast" [src/conv1.cpp:141->src/conv1.cpp:64]   --->   Operation 35 'add' 'add_ln141' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%add_ln143 = add i31 %trunc_ln141, i31 %sext_ln141_cast" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 36 'add' 'add_ln143' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln141, i32 31" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 37 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln143 = select i1 %tmp_111, i31 0, i31 %add_ln143" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 38 'select' 'select_ln143' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln143_cast = zext i31 %select_ln143" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 39 'zext' 'select_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln143 = store i32 %select_ln143_cast, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 40 'store' 'store_ln143' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.i.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln143 = store i32 %select_ln143_cast, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3" [src/conv1.cpp:143->src/conv1.cpp:64]   --->   Operation 42 'store' 'store_ln143' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.i.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_235]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln135_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                              (alloca           ) [ 010]
sext_ln141_read                                                 (read             ) [ 000]
sext_ln135_1_read                                               (read             ) [ 000]
tmp_235_read                                                    (read             ) [ 000]
sext_ln141_cast                                                 (sext             ) [ 011]
sext_ln135_1_cast                                               (sext             ) [ 011]
store_ln0                                                       (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
bw_4                                                            (load             ) [ 000]
specpipeline_ln0                                                (specpipeline     ) [ 000]
icmp_ln138                                                      (icmp             ) [ 010]
add_ln138                                                       (add              ) [ 000]
br_ln138                                                        (br               ) [ 000]
empty                                                           (trunc            ) [ 000]
tmp_s                                                           (bitconcatenate   ) [ 000]
zext_ln141                                                      (zext             ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 (getelementptr    ) [ 011]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 (getelementptr    ) [ 011]
tmp                                                             (bitselect        ) [ 011]
br_ln138                                                        (br               ) [ 000]
store_ln138                                                     (store            ) [ 000]
br_ln138                                                        (br               ) [ 000]
speclooptripcount_ln138                                         (speclooptripcount) [ 000]
specloopname_ln138                                              (specloopname     ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 (load             ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 (load             ) [ 000]
tmp_125                                                         (mux              ) [ 000]
trunc_ln141                                                     (trunc            ) [ 000]
add_ln141                                                       (add              ) [ 000]
add_ln143                                                       (add              ) [ 000]
tmp_111                                                         (bitselect        ) [ 000]
select_ln143                                                    (select           ) [ 000]
select_ln143_cast                                               (zext             ) [ 000]
store_ln143                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
store_ln143                                                     (store            ) [ 000]
br_ln0                                                          (br               ) [ 000]
ret_ln0                                                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_235">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_235"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln135_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln135_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln141">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="bw_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln141_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="30" slack="0"/>
<pin id="60" dir="0" index="1" bw="30" slack="0"/>
<pin id="61" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln141_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln135_1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="30" slack="0"/>
<pin id="66" dir="0" index="1" bw="30" slack="0"/>
<pin id="67" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln135_1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_235_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_235_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="1"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4/1 store_ln143/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5/1 store_ln143/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln141_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="30" slack="0"/>
<pin id="112" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln135_1_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="30" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135_1_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bw_4_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln138_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln138_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_s_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln141_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln138_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_125_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="0" index="3" bw="1" slack="1"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_125/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln141_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln141_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln143_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="30" slack="1"/>
<pin id="190" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_111_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_111/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln143_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="31" slack="0"/>
<pin id="203" dir="0" index="2" bw="31" slack="0"/>
<pin id="204" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln143_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln143_cast/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="bw_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="221" class="1005" name="sext_ln141_cast_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln141_cast "/>
</bind>
</comp>

<comp id="226" class="1005" name="sext_ln135_1_cast_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln135_1_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="1"/>
<pin id="242" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="76" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="109"><net_src comp="83" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="58" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="64" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="70" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="123" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="132" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="90" pin="7"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="100" pin="7"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="169" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="169" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="182" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="187" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="217"><net_src comp="54" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="224"><net_src comp="110" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="229"><net_src comp="114" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="237"><net_src comp="76" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="243"><net_src comp="83" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="249"><net_src comp="156" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="169" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {2 }
 - Input state : 
	Port: conv1_Pipeline_RELU : tmp_235 | {1 }
	Port: conv1_Pipeline_RELU : sext_ln135_1 | {1 }
	Port: conv1_Pipeline_RELU : sext_ln141 | {1 }
	Port: conv1_Pipeline_RELU : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {1 2 }
	Port: conv1_Pipeline_RELU : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_4 : 1
		icmp_ln138 : 2
		add_ln138 : 2
		br_ln138 : 3
		empty : 2
		tmp_s : 3
		zext_ln141 : 4
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 : 5
		tmp : 2
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 : 6
		br_ln138 : 3
		store_ln138 : 3
	State 2
		tmp_125 : 1
		trunc_ln141 : 2
		add_ln141 : 2
		add_ln143 : 3
		tmp_111 : 3
		select_ln143 : 4
		select_ln143_cast : 5
		store_ln143 : 6
		store_ln143 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln138_fu_132       |    0    |    15   |
|    add   |       add_ln141_fu_182       |    0    |    39   |
|          |       add_ln143_fu_187       |    0    |    38   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln143_fu_200     |    0    |    31   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln138_fu_126      |    0    |    15   |
|----------|------------------------------|---------|---------|
|    mux   |        tmp_125_fu_169        |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |  sext_ln141_read_read_fu_58  |    0    |    0    |
|   read   | sext_ln135_1_read_read_fu_64 |    0    |    0    |
|          |    tmp_235_read_read_fu_70   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln141_cast_fu_110    |    0    |    0    |
|          |   sext_ln135_1_cast_fu_114   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         empty_fu_138         |    0    |    0    |
|          |      trunc_ln141_fu_178      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_142         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln141_fu_150      |    0    |    0    |
|          |   select_ln143_cast_fu_208   |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_156          |    0    |    0    |
|          |        tmp_111_fu_192        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   147   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------+--------+
|                                                                       |   FF   |
+-----------------------------------------------------------------------+--------+
|                               bw_reg_214                              |    8   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_reg_234|   14   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_reg_240|   14   |
|                       sext_ln135_1_cast_reg_226                       |   32   |
|                        sext_ln141_cast_reg_221                        |   31   |
|                              tmp_reg_246                              |    1   |
+-----------------------------------------------------------------------+--------+
|                                 Total                                 |   100  |
+-----------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   100  |   165  |
+-----------+--------+--------+--------+
