OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/priority_encoder/runs/RUN_2024.11.06_13.57.03/results/placement/priority_encoder.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: D[6] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[6] (in)
                                         D[6] (net)
                  0.02    0.00    2.01 ^ input6/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.11    0.11    2.12 ^ input6/X (sky130_fd_sc_hd__buf_1)
                                         net6 (net)
                  0.11    0.00    2.12 ^ _15_/A1 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.03    0.08    2.20 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.03    0.00    2.20 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                  1.97   slack (MET)


Startpoint: D[5] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[5] (in)
                                         D[5] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.09    0.10    2.11 ^ input5/X (sky130_fd_sc_hd__clkbuf_1)
                                         net5 (net)
                  0.09    0.00    2.11 ^ _10_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.03    0.10    2.21 ^ _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.03    0.00    2.21 ^ _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  1.97   slack (MET)


Startpoint: D[7] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[7] (in)
                                         D[7] (net)
                  0.02    0.00    2.01 ^ input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.10    0.10    2.12 ^ input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.10    0.00    2.12 ^ _12_/B1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.04    0.10    2.21 ^ _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.04    0.00    2.21 ^ _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.31    0.31 v _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.03    0.00    0.31 v output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.48 v output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.09    0.00    0.48 v O[1] (out)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.31    0.31 v _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.03    0.00    0.31 v output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.48 v output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.09    0.00    0.48 v O[0] (out)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.31    0.31 v _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.03    0.00    0.31 v output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.16    0.48 v output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.09    0.00    0.48 v O[2] (out)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)



worst slack corner Typical: 1.9709
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.01 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.05    0.10    2.10 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.05    0.00    2.10 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    2.63 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.08    0.00    2.63 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.63   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: D[3] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v D[3] (in)
                                         D[3] (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.03    0.08    2.09 v input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.03    0.00    2.09 v _11_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.23    2.31 v _11_/X (sky130_fd_sc_hd__or2_1)
                                         _05_ (net)
                  0.05    0.00    2.31 v _12_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.30    2.61 v _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.05    0.00    2.61 v _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.61   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.05    0.36    0.36 ^ _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.05    0.00    0.36 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.57 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.17    0.00    0.57 ^ O[2] (out)
                                  0.57   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.05    0.36    0.36 ^ _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.05    0.00    0.36 ^ output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.57 ^ output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.17    0.00    0.57 ^ O[0] (out)
                                  0.57   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.04    0.36    0.36 ^ _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.04    0.00    0.36 ^ output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    0.56 ^ output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.17    0.00    0.56 ^ O[1] (out)
                                  0.56   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[2] (in)
                                         D[2] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.09    0.11    2.12 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.09    0.00    2.12 ^ _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.03    2.15 v _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.02    0.00    2.15 v _13_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.11    0.12    2.27 ^ _13_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.11    0.00    2.27 ^ _14_/A2 (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.04    0.13    2.40 ^ _14_/X (sky130_fd_sc_hd__o21ba_1)
                                         _07_ (net)
                  0.04    0.00    2.40 ^ _15_/A2 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.04    0.06    2.46 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.04    0.00    2.46 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.46   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)



worst slack corner Typical: 7.0190
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.01 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.05    0.10    2.10 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.05    0.00    2.10 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    2.63 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.08    0.00    2.63 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.63   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.10    9.65   library setup time
                                  9.65   data required time
-----------------------------------------------------------------------------
                                  9.65   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 D[0]
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-05   1.64e-07   2.49e-11   1.28e-05  73.1%
Combinational          1.91e-06   2.79e-06   4.16e-11   4.70e-06  26.9%
Clock                  0.00e+00   0.00e+00   6.48e-11   6.48e-11   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-05   2.95e-06   1.31e-10   1.75e-05 100.0%
                          83.1%      16.9%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 7.02

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 1.97
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 169 u^2 16% utilization.
area_report_end
check_nonpropagated_clocks
clk
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/priority_encoder/runs/RUN_2024.11.06_13.57.03/results/signoff/priority_encoder.sdf'…
