<stg><name>solveNextPatchPair</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln787" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln787" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln792" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln792" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="26" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="32" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="47" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="71" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="72" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %z_top_max_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max_read

]]></Node>
<StgValue><ssdm name="z_top_max_read_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26">
<![CDATA[
:9 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26">
<![CDATA[
:9 %ppl_assign4 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_read, i32 %z_top_max_read_1, i32 %ppl_read, i1 0, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:10 %nPatchesAtOriginal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="nPatchesAtOriginal"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %lastPatchIndex = add i8 %nPatchesAtOriginal, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8">
<![CDATA[
:12 %trunc_ln767 = trunc i8 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="trunc_ln767"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:14 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln767, i7 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:15 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="11">
<![CDATA[
:16 %zext_ln767 = zext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln767"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:17 %sub_ln767 = sub i12 %tmp_cast, i12 %zext_ln767

]]></Node>
<StgValue><ssdm name="sub_ln767"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:20 %add_ln767_1 = add i12 %sub_ln767, i12 61

]]></Node>
<StgValue><ssdm name="add_ln767_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
:21 %zext_ln767_2 = zext i12 %add_ln767_1

]]></Node>
<StgValue><ssdm name="zext_ln767_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln767_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23 %add_ln768 = add i12 %sub_ln767, i12 67

]]></Node>
<StgValue><ssdm name="add_ln768"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
:24 %zext_ln768 = zext i12 %add_ln768

]]></Node>
<StgValue><ssdm name="zext_ln768"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %patches_parameters_addr_1 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln768

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:39 %original_c_V = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:40 %original_d_V = load i12 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add_ln722 = add i32 %p_read_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln722"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:13 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %lastPatchIndex, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18 %add_ln767 = add i12 %sub_ln767, i12 60

]]></Node>
<StgValue><ssdm name="add_ln767"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
:19 %zext_ln767_1 = zext i12 %add_ln767

]]></Node>
<StgValue><ssdm name="zext_ln767_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %patches_parameters_addr_2 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln767_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27 %add_ln886 = add i12 %sub_ln767, i12 49

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
:28 %zext_ln886 = zext i12 %add_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln886

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30 %add_ln534 = add i12 %sub_ln767, i12 84

]]></Node>
<StgValue><ssdm name="add_ln534"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
:31 %zext_ln534 = zext i12 %add_ln534

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:33 %add_ln534_1 = add i12 %sub_ln767, i12 72

]]></Node>
<StgValue><ssdm name="add_ln534_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
:34 %zext_ln534_1 = zext i12 %add_ln534_1

]]></Node>
<StgValue><ssdm name="zext_ln534_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %patches_parameters_addr_5 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:36 %add_ln534_2 = add i12 %sub_ln767, i12 90

]]></Node>
<StgValue><ssdm name="add_ln534_2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
:37 %zext_ln534_2 = zext i12 %add_ln534_2

]]></Node>
<StgValue><ssdm name="zext_ln534_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %patches_parameters_addr_6 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln534_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_6"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:39 %original_c_V = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_c_V"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:40 %original_d_V = load i12 %patches_parameters_addr_1

]]></Node>
<StgValue><ssdm name="original_d_V"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41 %icmp_ln787 = icmp_ugt  i8 %nPatchesAtOriginal, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln787"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42 %br_ln787 = br i1 %icmp_ln787, void %.loopexit1_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln787"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln787" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %thirdLastPatchIndex = add i8 %nPatchesAtOriginal, i8 253

]]></Node>
<StgValue><ssdm name="thirdLastPatchIndex"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln787" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln792 = br void

]]></Node>
<StgValue><ssdm name="br_ln792"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln792, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln792 = icmp_ult  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln792"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln792 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln792"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln792 = br i1 %icmp_ln792, void %.loopexit1_ifconv.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln792"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="19" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="135" st_id="9" stage="18" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="17" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="137" st_id="11" stage="16" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="15" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="14" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="13" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="141" st_id="15" stage="12" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="142" st_id="16" stage="11" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="143" st_id="17" stage="10" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="144" st_id="18" stage="9" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="145" st_id="19" stage="8" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="146" st_id="20" stage="7" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="6" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="148" st_id="22" stage="5" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="149" st_id="23" stage="4" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="150" st_id="24" stage="3" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="151" st_id="25" stage="2" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="152" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln792 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln792"/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="0">
<![CDATA[
.split:1 %tmp5 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIndex, i3 %i, i8 %thirdLastPatchIndex, i3 %i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:2 %br_ln794 = br i1 %tmp5, void %.loopexit1_ifconv.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="156" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln787" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit1_ifconv.loopexit:0 %repeat_original_ph = phi i1 1, void, i1 0, void %.split

]]></Node>
<StgValue><ssdm name="repeat_original_ph"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln787" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1_ifconv.loopexit:1 %br_ln0 = br void %.loopexit1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:1 %patches_parameters_load = load i12 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:3 %patches_parameters_load_1 = load i12 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="160" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit1_ifconv:0 %repeat_original = phi i1 0, void, i1 %repeat_original_ph, void %.loopexit1_ifconv.loopexit

]]></Node>
<StgValue><ssdm name="repeat_original"/></StgValue>
</operation>

<operation id="161" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:1 %patches_parameters_load = load i12 %patches_parameters_addr_2

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:3 %patches_parameters_load_1 = load i12 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="patches_parameters_load_1"/></StgValue>
</operation>

<operation id="163" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:4 %icmp_ln886 = icmp_sgt  i32 %patches_parameters_load_1, i32 %z_top_max_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="164" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:5 %patches_parameters_load_3 = load i12 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="165" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:6 %patches_parameters_load_4 = load i12 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="166" st_id="29" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:5 %patches_parameters_load_3 = load i12 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="patches_parameters_load_3"/></StgValue>
</operation>

<operation id="168" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
.loopexit1_ifconv:6 %patches_parameters_load_4 = load i12 %patches_parameters_addr_5

]]></Node>
<StgValue><ssdm name="patches_parameters_load_4"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:7 %squarePatch_alternate2 = icmp_ne  i32 %patches_parameters_load_4, i32 0

]]></Node>
<StgValue><ssdm name="squarePatch_alternate2"/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:9 %icmp_ln807 = icmp_ne  i32 %patches_parameters_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln807"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="171" st_id="30" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="172" st_id="31" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="173" st_id="32" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit1_ifconv:2 %ref_tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_c_V, i32 %patches_parameters_load, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:8 %and_ln886 = and i1 %icmp_ln886, i1 %squarePatch_alternate2

]]></Node>
<StgValue><ssdm name="and_ln886"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:10 %notChoppedPatch = or i1 %icmp_ln807, i1 %and_ln886

]]></Node>
<StgValue><ssdm name="notChoppedPatch"/></StgValue>
</operation>

<operation id="176" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:11 %xor_ln816 = xor i1 %notChoppedPatch, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln816"/></StgValue>
</operation>

<operation id="177" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:12 %icmp_ln886_1 = icmp_sgt  i32 %original_c_V, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="178" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit1_ifconv:13 %icmp_ln816 = icmp_slt  i32 %ref_tmp, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln816"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:14 %and_ln816 = and i1 %icmp_ln816, i1 %xor_ln816

]]></Node>
<StgValue><ssdm name="and_ln816"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1_ifconv:15 %and_ln816_1 = and i1 %and_ln816, i1 %icmp_ln886_1

]]></Node>
<StgValue><ssdm name="and_ln816_1"/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1_ifconv:16 %br_ln816 = br i1 %and_ln816_1, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln816"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="8" op_2_bw="9">
<![CDATA[
:0 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %lastPatchIndex, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="17">
<![CDATA[
:1 %zext_ln818 = zext i17 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="15">
<![CDATA[
:2 %zext_ln818_1 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818_1"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3 %add_ln818 = add i18 %zext_ln818, i18 %zext_ln818_1

]]></Node>
<StgValue><ssdm name="add_ln818"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln818, i32 7, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:20 %patches_parameters_load_6 = load i12 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:20 %patches_parameters_load_6 = load i12 %patches_parameters_addr_6

]]></Node>
<StgValue><ssdm name="patches_parameters_load_6"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %icmp_ln819 = icmp_eq  i32 %patches_parameters_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln819"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="192" st_id="34" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="193" st_id="35" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="194" st_id="36" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="195" st_id="37" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="196" st_id="38" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="197" st_id="39" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="198" st_id="40" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="199" st_id="41" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="200" st_id="42" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="201" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="37" op_0_bw="18">
<![CDATA[
:4 %zext_ln818_2 = zext i18 %add_ln818

]]></Node>
<StgValue><ssdm name="zext_ln818_2"/></StgValue>
</operation>

<operation id="202" st_id="43" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln818 = mul i37 %zext_ln818_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="203" st_id="43" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="204" st_id="44" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln818 = mul i37 %zext_ln818_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="205" st_id="44" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="206" st_id="45" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln818 = mul i37 %zext_ln818_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="207" st_id="45" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="208" st_id="46" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5 %mul_ln818 = mul i37 %zext_ln818_2, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="209" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %mul_ln818, i32 28, i32 36

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="210" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="9">
<![CDATA[
:7 %zext_ln818_3 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln818_3"/></StgValue>
</operation>

<operation id="211" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:8 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="212" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="11">
<![CDATA[
:9 %zext_ln818_4 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln818_4"/></StgValue>
</operation>

<operation id="213" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:10 %add_ln818_1 = add i21 %zext_ln818_4, i21 %zext_ln818_3

]]></Node>
<StgValue><ssdm name="add_ln818_1"/></StgValue>
</operation>

<operation id="214" st_id="46" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %urem_ln818 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln818"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="11">
<![CDATA[
:13 %zext_ln818_5 = zext i11 %urem_ln818

]]></Node>
<StgValue><ssdm name="zext_ln818_5"/></StgValue>
</operation>

<operation id="216" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:14 %add_ln818_2 = add i21 %add_ln818_1, i21 %zext_ln818_5

]]></Node>
<StgValue><ssdm name="add_ln818_2"/></StgValue>
</operation>

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
:15 %tmp_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %add_ln818_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="218" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="25">
<![CDATA[
:16 %zext_ln818_6 = zext i25 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln818_6"/></StgValue>
</operation>

<operation id="219" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln818_6

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="220" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="221" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18 %packedCoordinates_V = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="packedCoordinates_V"/></StgValue>
</operation>

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
:19 %trunc_ln69 = trunc i64 %packedCoordinates_V

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22 %or_ln819 = or i1 %repeat_original, i1 %icmp_ln819

]]></Node>
<StgValue><ssdm name="or_ln819"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln819 = br i1 %or_ln819, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln819"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0 %add_ln828 = add i18 %add_ln818, i18 512

]]></Node>
<StgValue><ssdm name="add_ln828"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="37" op_0_bw="18">
<![CDATA[
:1 %zext_ln828 = zext i18 %add_ln828

]]></Node>
<StgValue><ssdm name="zext_ln828"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln828 = mul i37 %zext_ln828, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln828"/></StgValue>
</operation>

<operation id="228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln828, i32 7, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="230" st_id="48" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln828 = mul i37 %zext_ln828, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln828"/></StgValue>
</operation>

<operation id="231" st_id="48" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="232" st_id="49" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln828 = mul i37 %zext_ln828, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln828"/></StgValue>
</operation>

<operation id="233" st_id="49" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="234" st_id="50" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2 %mul_ln828 = mul i37 %zext_ln828, i37 419431

]]></Node>
<StgValue><ssdm name="mul_ln828"/></StgValue>
</operation>

<operation id="235" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %mul_ln828, i32 28, i32 36

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="236" st_id="50" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="237" st_id="51" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="238" st_id="52" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="239" st_id="53" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="240" st_id="54" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="241" st_id="55" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="242" st_id="56" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="243" st_id="57" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="244" st_id="58" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="245" st_id="59" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="246" st_id="60" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="247" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="21" op_0_bw="9">
<![CDATA[
:4 %zext_ln828_1 = zext i9 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln828_1"/></StgValue>
</operation>

<operation id="248" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:5 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_6, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="249" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="21" op_0_bw="11">
<![CDATA[
:6 %zext_ln828_2 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln828_2"/></StgValue>
</operation>

<operation id="250" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7 %add_ln828_1 = add i21 %zext_ln828_2, i21 %zext_ln828_1

]]></Node>
<StgValue><ssdm name="add_ln828_1"/></StgValue>
</operation>

<operation id="251" st_id="61" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9 %urem_ln828 = urem i11 %trunc_ln3, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln828"/></StgValue>
</operation>

<operation id="252" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="11">
<![CDATA[
:10 %zext_ln828_3 = zext i11 %urem_ln828

]]></Node>
<StgValue><ssdm name="zext_ln828_3"/></StgValue>
</operation>

<operation id="253" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:11 %add_ln828_2 = add i21 %add_ln828_1, i21 %zext_ln828_3

]]></Node>
<StgValue><ssdm name="add_ln828_2"/></StgValue>
</operation>

<operation id="254" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="25" op_0_bw="25" op_1_bw="21" op_2_bw="4">
<![CDATA[
:12 %tmp_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %add_ln828_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="255" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="25">
<![CDATA[
:13 %zext_ln828_4 = zext i25 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln828_4"/></StgValue>
</operation>

<operation id="256" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_superpoints_addr_1 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln828_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %packedCoordinates_V_1 = load i12 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="258" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %packedCoordinates_V_1 = load i12 %patches_superpoints_addr_1

]]></Node>
<StgValue><ssdm name="packedCoordinates_V_1"/></StgValue>
</operation>

<operation id="259" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:16 %trunc_ln69_1 = trunc i64 %packedCoordinates_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="260" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %icmp_ln878 = icmp_sgt  i32 %trunc_ln69_1, i32 4244967296

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="261" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %select_ln828 = select i1 %icmp_ln878, i32 %trunc_ln69_1, i32 4244967296

]]></Node>
<StgValue><ssdm name="select_ln828"/></StgValue>
</operation>

<operation id="262" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln0 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="263" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge1:0 %agg_tmp118_0 = phi i32 %select_ln828, void, i32 %original_d_V, void

]]></Node>
<StgValue><ssdm name="agg_tmp118_0"/></StgValue>
</operation>

<operation id="264" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
._crit_edge1:1 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln69, i32 %agg_tmp118_0, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="265" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="32" op_10_bw="35" op_11_bw="26" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
._crit_edge1:1 %ppl_assign_s = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln69, i32 %agg_tmp118_0, i32 %ppl_assign4, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="ppl_assign_s"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="266" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge1:2 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="267" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8">
<![CDATA[
._crit_edge1:3 %trunc_ln835 = trunc i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="trunc_ln835"/></StgValue>
</operation>

<operation id="268" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge1:4 %lastPatchIndex_1 = add i5 %trunc_ln835, i5 31

]]></Node>
<StgValue><ssdm name="lastPatchIndex_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="269" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
._crit_edge1:5 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %lastPatchIndex_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="270" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
._crit_edge1:6 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lastPatchIndex_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="271" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge1:7 %zext_ln845 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln845"/></StgValue>
</operation>

<operation id="272" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:8 %sub_ln845 = sub i12 %tmp_1, i12 %zext_ln845

]]></Node>
<StgValue><ssdm name="sub_ln845"/></StgValue>
</operation>

<operation id="273" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:9 %add_ln845 = add i12 %sub_ln845, i12 48

]]></Node>
<StgValue><ssdm name="add_ln845"/></StgValue>
</operation>

<operation id="274" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:10 %or_ln845 = or i12 %add_ln845, i12 1

]]></Node>
<StgValue><ssdm name="or_ln845"/></StgValue>
</operation>

<operation id="275" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge1:11 %zext_ln845_1 = zext i12 %or_ln845

]]></Node>
<StgValue><ssdm name="zext_ln845_1"/></StgValue>
</operation>

<operation id="276" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:12 %patches_parameters_addr_7 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln845_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_7"/></StgValue>
</operation>

<operation id="277" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1:13 %add_ln846 = add i12 %sub_ln845, i12 55

]]></Node>
<StgValue><ssdm name="add_ln846"/></StgValue>
</operation>

<operation id="278" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge1:14 %zext_ln846 = zext i12 %add_ln846

]]></Node>
<StgValue><ssdm name="zext_ln846"/></StgValue>
</operation>

<operation id="279" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:15 %patches_parameters_addr_8 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln846

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:16 %complementary_a_V = load i12 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="281" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:17 %complementary_b_V = load i12 %patches_parameters_addr_8

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="282" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:16 %complementary_a_V = load i12 %patches_parameters_addr_7

]]></Node>
<StgValue><ssdm name="complementary_a_V"/></StgValue>
</operation>

<operation id="283" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge1:17 %complementary_b_V = load i12 %patches_parameters_addr_8

]]></Node>
<StgValue><ssdm name="complementary_b_V"/></StgValue>
</operation>

<operation id="284" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:18 %sext_ln215 = sext i32 %original_c_V

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="285" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:19 %sext_ln215_1 = sext i32 %complementary_a_V

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="286" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:20 %ret = sub i33 %sext_ln215, i33 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="287" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:21 %sext_ln215_2 = sext i32 %original_d_V

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="288" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:22 %sext_ln215_3 = sext i32 %complementary_b_V

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="289" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:23 %ret_1 = sub i33 %sext_ln215_2, i33 %sext_ln215_3

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="290" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:24 %icmp_ln878_1 = icmp_slt  i33 %ret, i33 %ret_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="291" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
._crit_edge1:25 %white_space_height = select i1 %icmp_ln878_1, i33 %ret_1, i33 %ret

]]></Node>
<StgValue><ssdm name="white_space_height"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="292" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge1:26 %sext_ln534 = sext i33 %white_space_height

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="293" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:27 %br_ln856 = br void

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="294" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %lastPatchIndex_0 = phi i5 %lastPatchIndex_1, void %._crit_edge1, i5 %empty_71, void

]]></Node>
<StgValue><ssdm name="lastPatchIndex_0"/></StgValue>
</operation>

<operation id="295" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %white_space_height_0 = phi i64 %sext_ln534, void %._crit_edge1, i64 %white_space_height_1, void

]]></Node>
<StgValue><ssdm name="white_space_height_0"/></StgValue>
</operation>

<operation id="296" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %previous_white_space_height_0 = phi i64 18446744073708551616, void %._crit_edge1, i64 %previous_white_space_height, void

]]></Node>
<StgValue><ssdm name="previous_white_space_height_0"/></StgValue>
</operation>

<operation id="297" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %current_z_top_index_0 = phi i32 4294967295, void %._crit_edge1, i32 %current_z_top_index, void

]]></Node>
<StgValue><ssdm name="current_z_top_index_0"/></StgValue>
</operation>

<operation id="298" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="5" op_3_bw="1" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:8 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i5 %lastPatchIndex_0, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="299" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="5" op_3_bw="1" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:8 %tmp_s = call i1 @getSolveNextPatchPairWhileCondition, i32 %GDn_points, i5 %lastPatchIndex_0, i1 %repeat_original, i64 %white_space_height_0, i64 %previous_white_space_height_0, i32 %current_z_top_index_0, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="300" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %counter_0 = phi i32 0, void %._crit_edge1, i32 %counter, void

]]></Node>
<StgValue><ssdm name="counter_0"/></StgValue>
</operation>

<operation id="301" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %counterUpshift_0 = phi i32 0, void %._crit_edge1, i32 %counterUpshift, void

]]></Node>
<StgValue><ssdm name="counterUpshift_0"/></StgValue>
</operation>

<operation id="302" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %previous_z_top_min_V_0 = phi i32 3295967296, void %._crit_edge1, i32 %previous_z_top_min_V, void

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V_0"/></StgValue>
</operation>

<operation id="303" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7 %z_top_min_0 = phi i32 %agg_tmp118_0, void %._crit_edge1, i32 %newret4, void

]]></Node>
<StgValue><ssdm name="z_top_min_0"/></StgValue>
</operation>

<operation id="304" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln856 = br i1 %tmp_s, void %.loopexit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>

<operation id="305" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="296" op_0_bw="296" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="35" op_17_bw="26" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:1 %call_ret = call i296 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="306" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln859 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln859"/></StgValue>
</operation>

<operation id="307" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="296" op_0_bw="296" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="35" op_17_bw="26" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
:1 %call_ret = call i296 @solveComplmentaryPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %ppl_assign_s, i8 %nPatchesAtOriginal, i32 %previous_z_top_min_V_0, i32 %trunc_ln69, i64 %white_space_height_0, i32 %original_c_V, i32 %original_d_V, i32 %counter_0, i32 %counterUpshift_0, i32 %z_top_min_0, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="308" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="296">
<![CDATA[
:2 %previous_white_space_height = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</operation>

<operation id="309" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="296">
<![CDATA[
:3 %lastPatchIndex_2 = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="lastPatchIndex_2"/></StgValue>
</operation>

<operation id="310" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="8">
<![CDATA[
:4 %empty_71 = trunc i8 %lastPatchIndex_2

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="311" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="296">
<![CDATA[
:5 %current_z_top_index = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</operation>

<operation id="312" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="296">
<![CDATA[
:6 %counter = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="313" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="296">
<![CDATA[
:7 %counterUpshift = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="counterUpshift"/></StgValue>
</operation>

<operation id="314" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="296">
<![CDATA[
:8 %previous_z_top_min_V = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="previous_z_top_min_V"/></StgValue>
</operation>

<operation id="315" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="296">
<![CDATA[
:9 %white_space_height_1 = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="white_space_height_1"/></StgValue>
</operation>

<operation id="316" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="296">
<![CDATA[
:10 %newret4 = extractvalue i296 %call_ret

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="317" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln861 = icmp_sgt  i32 %counter, i32 25

]]></Node>
<StgValue><ssdm name="icmp_ln861"/></StgValue>
</operation>

<operation id="318" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln861 = br i1 %icmp_ln861, void, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln861"/></StgValue>
</operation>

<operation id="319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln856 = br void

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="320" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.loopexit:0 %z_top_min_2_ph = phi i32 %z_top_min_0, void, i32 %newret4, void

]]></Node>
<StgValue><ssdm name="z_top_min_2_ph"/></StgValue>
</operation>

<operation id="321" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln816_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="322" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:4 %n_patches_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_1"/></StgValue>
</operation>

<operation id="323" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5 %lastPatchIndex_3 = add i8 %n_patches_read_1, i8 255

]]></Node>
<StgValue><ssdm name="lastPatchIndex_3"/></StgValue>
</operation>

<operation id="324" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="8">
<![CDATA[
.loopexit:6 %trunc_ln871 = trunc i8 %lastPatchIndex_3

]]></Node>
<StgValue><ssdm name="trunc_ln871"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="325" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0 %ppl_assign_0 = phi i32 %ppl_assign4, void %.loopexit1_ifconv, i32 %ppl_assign_s, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="326" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:1 %complementary_apexZ0_0 = phi i32 %p_read, void %.loopexit1_ifconv, i32 %trunc_ln69, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_0"/></StgValue>
</operation>

<operation id="327" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:2 %z_top_min_2 = phi i32 %p_read_1, void %.loopexit1_ifconv, i32 %z_top_min_2_ph, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="z_top_min_2"/></StgValue>
</operation>

<operation id="328" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.loopexit:7 %tmp_16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln871, i7 0

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="329" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.loopexit:8 %tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:9 %zext_ln871 = zext i11 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln871"/></StgValue>
</operation>

<operation id="331" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:10 %sub_ln871 = sub i12 %tmp_16_cast, i12 %zext_ln871

]]></Node>
<StgValue><ssdm name="sub_ln871"/></StgValue>
</operation>

<operation id="332" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:11 %add_ln871 = add i12 %sub_ln871, i12 60

]]></Node>
<StgValue><ssdm name="add_ln871"/></StgValue>
</operation>

<operation id="333" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
.loopexit:12 %zext_ln871_1 = zext i12 %add_ln871

]]></Node>
<StgValue><ssdm name="zext_ln871_1"/></StgValue>
</operation>

<operation id="334" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:13 %add_ln871_1 = add i12 %sub_ln871, i12 61

]]></Node>
<StgValue><ssdm name="add_ln871_1"/></StgValue>
</operation>

<operation id="335" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
.loopexit:14 %zext_ln871_2 = zext i12 %add_ln871_1

]]></Node>
<StgValue><ssdm name="zext_ln871_2"/></StgValue>
</operation>

<operation id="336" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:15 %patches_parameters_addr_9 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln871_2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_9"/></StgValue>
</operation>

<operation id="337" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:16 %patches_parameters_addr_10 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln871_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_10"/></StgValue>
</operation>

<operation id="338" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:17 %patches_parameters_load_9 = load i12 %patches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="339" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:18 %patches_parameters_load_10 = load i12 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="340" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:17 %patches_parameters_load_9 = load i12 %patches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_load_9"/></StgValue>
</operation>

<operation id="341" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.loopexit:18 %patches_parameters_load_10 = load i12 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_load_10"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="342" st_id="76" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="343" st_id="77" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="344" st_id="78" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="345" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:3 %madeComplementaryPatch = phi i1 0, void %.loopexit1_ifconv, i1 1, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="madeComplementaryPatch"/></StgValue>
</operation>

<operation id="346" st_id="79" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit:19 %ref_tmp1 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %patches_parameters_load_9, i32 %patches_parameters_load_10, i3 5, i3 1, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="347" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:20 %br_ln877 = br i1 %madeComplementaryPatch, void %.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln877"/></StgValue>
</operation>

<operation id="348" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="35" op_13_bw="26" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
:0 %call_ln879 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i8 %lastPatchIndex_3, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln879"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="349" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="35" op_13_bw="26" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
:0 %call_ln879 = call void @makeThirdPatch, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i8 %lastPatchIndex_3, i32 %z_top_min_2, i32 %z_top_max_read_1, i32 %complementary_apexZ0_0, i32 %apexZ0_read, i32 %ppl_assign_0, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V

]]></Node>
<StgValue><ssdm name="call_ln879"/></StgValue>
</operation>

<operation id="350" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="madeComplementaryPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln880 = br void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln880"/></StgValue>
</operation>

<operation id="351" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:0 %mrv_s = insertvalue i224 <undef>, i32 %patches_parameters_load_10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="352" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:1 %mrv_1 = insertvalue i224 %mrv_s, i32 %add_ln722

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="353" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:2 %mrv_2 = insertvalue i224 %mrv_1, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="354" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:3 %mrv_3 = insertvalue i224 %mrv_2, i32 %ref_tmp1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="355" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:4 %mrv_4 = insertvalue i224 %mrv_3, i32 %complementary_apexZ0_0

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="356" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:5 %mrv_5 = insertvalue i224 %mrv_4, i32 %patches_parameters_load_9

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="357" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="224" op_0_bw="224" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:6 %mrv_6 = insertvalue i224 %mrv_5, i32 %z_top_min_2

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="358" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="224">
<![CDATA[
.loopexit._crit_edge:7 %ret_ln886 = ret i224 %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln886"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
