{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 17:06:17 2019 " "Info: Processing started: Thu Oct 17 17:06:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] register sld_hub:sld_hub_inst\|hub_tdo_reg 143.55 MHz 6.966 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 143.55 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.966 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.243 ns + Longest register register " "Info: + Longest register to register delay is 3.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 1 REG LCFF_X33_Y13_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.458 ns) 1.341 ns sld_hub:sld_hub_inst\|hub_tdo_reg~757 2 COMB LCCOMB_X32_Y13_N6 1 " "Info: 2: + IC(0.883 ns) + CELL(0.458 ns) = 1.341 ns; Loc. = LCCOMB_X32_Y13_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~757'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 2.203 ns sld_hub:sld_hub_inst\|hub_tdo_reg~760 3 COMB LCCOMB_X32_Y13_N12 1 " "Info: 3: + IC(0.317 ns) + CELL(0.545 ns) = 2.203 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~760'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 2.674 ns sld_hub:sld_hub_inst\|hub_tdo_reg~762 4 COMB LCCOMB_X32_Y13_N10 1 " "Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~762'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.147 ns sld_hub:sld_hub_inst\|hub_tdo_reg~763 5 COMB LCCOMB_X32_Y13_N28 1 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 3.147 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~763'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.243 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X32_Y13_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.243 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 44.87 % ) " "Info: Total cell delay = 1.455 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.788 ns ( 55.13 % ) " "Info: Total interconnect delay = 1.788 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.883ns 0.317ns 0.293ns 0.295ns 0.000ns } { 0.000ns 0.458ns 0.545ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.772 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.000 ns) 4.179 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G10 184 " "Info: 2: + IC(4.179 ns) + CELL(0.000 ns) = 4.179 ns; Loc. = CLKCTRL_G10; Fanout = 184; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 5.772 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X32_Y13_N29 2 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 5.772 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.43 % ) " "Info: Total cell delay = 0.602 ns ( 10.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 89.57 % ) " "Info: Total interconnect delay = 5.170 ns ( 89.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 4.179ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.773 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.000 ns) 4.179 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G10 184 " "Info: 2: + IC(4.179 ns) + CELL(0.000 ns) = 4.179 ns; Loc. = CLKCTRL_G10; Fanout = 184; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 5.773 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\] 3 REG LCFF_X33_Y13_N3 11 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 5.773 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 11; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[4\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.43 % ) " "Info: Total cell delay = 0.602 ns ( 10.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.171 ns ( 89.57 % ) " "Info: Total interconnect delay = 5.171 ns ( 89.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 4.179ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 4.179ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 4.179ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] sld_hub:sld_hub_inst|hub_tdo_reg~757 sld_hub:sld_hub_inst|hub_tdo_reg~760 sld_hub:sld_hub_inst|hub_tdo_reg~762 sld_hub:sld_hub_inst|hub_tdo_reg~763 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.883ns 0.317ns 0.293ns 0.295ns 0.000ns } { 0.000ns 0.458ns 0.545ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.772 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 4.179ns 0.991ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] } { 0.000ns 4.179ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register memory sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 195.01 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 195.01 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]\" and destination memory \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.517 ns + Longest register memory " "Info: + Longest register to memory delay is 4.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] 1 REG LCFF_X37_Y12_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.495 ns) 0.872 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X37_Y12_N4 2 " "Info: 2: + IC(0.377 ns) + CELL(0.495 ns) = 0.872 ns; Loc. = LCCOMB_X37_Y12_N4; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.952 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X37_Y12_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.952 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.032 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X37_Y12_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.032 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.112 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X37_Y12_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.112 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.192 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X37_Y12_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.192 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.366 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X37_Y12_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 1.366 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.446 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X37_Y12_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.446 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.904 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~16 9 COMB LCCOMB_X37_Y12_N18 3 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 1.904 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|counter_comb_bita6~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 2.387 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109 10 COMB LCCOMB_X37_Y12_N22 3 " "Info: 10: + IC(0.305 ns) + CELL(0.178 ns) = 2.387 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~109'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 2.869 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|buffer_write_ena_int~43 11 COMB LCCOMB_X37_Y12_N2 26 " "Info: 11: + IC(0.304 ns) + CELL(0.178 ns) = 2.869 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 26; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|buffer_write_ena_int~43'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.706 ns) 4.517 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 12 MEM M4K_X41_Y12 1 " "Info: 12: + IC(0.942 ns) + CELL(0.706 ns) = 4.517 ns; Loc. = M4K_X41_Y12; Fanout = 1; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.589 ns ( 57.32 % ) " "Info: Total cell delay = 2.589 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.928 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 0.304ns 0.942ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.706ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.078 ns - Smallest " "Info: - Smallest clock skew is 0.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.942 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.746 ns) 2.942 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X41_Y12 1 " "Info: 3: + IC(0.932 ns) + CELL(0.746 ns) = 2.942 ns; Loc. = M4K_X41_Y12; Fanout = 1; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_hri2:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.23 % ) " "Info: Total cell delay = 1.772 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.170 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.238ns 0.932ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\] 3 REG LCFF_X37_Y12_N5 5 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X37_Y12_N5; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\|cntr_djk:auto_generated\|safe_q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.238ns 0.932ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_djk.tdf" "" { Text "H:/Digital ProgrammingLab2/db/cntr_djk.tdf" 79 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.517 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita0~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita1~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita2~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita3~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita4~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita5~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~COUT sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|counter_comb_bita6~16 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~109 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|buffer_write_ena_int~43 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 0.304ns 0.942ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.178ns 0.178ns 0.706ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.238ns 0.932ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_djk:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hri2:auto_generated|ram_block1a0~porta_datain_reg0 } {  } {  } "" } } { "db/altsyncram_hri2.tdf" "" { Text "H:/Digital ProgrammingLab2/db/altsyncram_hri2.tdf" 48 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] A\[0\] clock 7.563 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]\" (data pin = \"A\[0\]\", clock pin = \"clock\") is 7.563 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.452 ns + Longest pin register " "Info: + Longest pin to register delay is 10.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns A\[0\] 1 PIN PIN_U11 18 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 18; PIN Node = 'A\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(3.049 ns) 5.916 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT2 2 COMB DSPMULT_X28_Y11_N0 1 " "Info: 2: + IC(1.861 ns) + CELL(3.049 ns) = 5.916 ns; Loc. = DSPMULT_X28_Y11_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT2'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 6.220 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[2\] 3 COMB DSPOUT_X28_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 6.220 ns; Loc. = DSPOUT_X28_Y11_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[2\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.545 ns) 7.904 ns Mux5~30 4 COMB LCCOMB_X27_Y10_N18 1 " "Info: 4: + IC(1.139 ns) + CELL(0.545 ns) = 7.904 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'Mux5~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 8.725 ns Mux5~31 5 COMB LCCOMB_X27_Y10_N30 1 " "Info: 5: + IC(0.300 ns) + CELL(0.521 ns) = 8.725 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 1; COMB Node = 'Mux5~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Mux5~30 Mux5~31 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 9.540 ns Mux5~32 6 COMB LCCOMB_X27_Y10_N26 1 " "Info: 6: + IC(0.294 ns) + CELL(0.521 ns) = 9.540 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 1; COMB Node = 'Mux5~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Mux5~31 Mux5~32 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 10.356 ns Mux5~33 7 COMB LCCOMB_X27_Y10_N12 2 " "Info: 7: + IC(0.295 ns) + CELL(0.521 ns) = 10.356 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 2; COMB Node = 'Mux5~33'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Mux5~32 Mux5~33 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.452 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] 8 REG LCFF_X27_Y10_N13 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.452 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.563 ns ( 62.79 % ) " "Info: Total cell delay = 6.563 ns ( 62.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 37.21 % ) " "Info: Total interconnect delay = 3.889 ns ( 37.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.452 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "10.452 ns" { A[0] A[0]~combout lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 1.861ns 0.000ns 1.139ns 0.300ns 0.294ns 0.295ns 0.000ns } { 0.000ns 1.006ns 3.049ns 0.304ns 0.545ns 0.521ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\] 3 REG LCFF_X27_Y10_N13 1 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[10\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.452 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "10.452 ns" { A[0] A[0]~combout lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT2 lpm_mult:Mult0|mult_lq01:auto_generated|result[2] Mux5~30 Mux5~31 Mux5~32 Mux5~33 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 1.861ns 0.000ns 1.139ns 0.300ns 0.294ns 0.295ns 0.000ns } { 0.000ns 1.006ns 3.049ns 0.304ns 0.545ns 0.521ns 0.521ns 0.521ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock clock~combout clock~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10] } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] Numout\[3\] 15.676 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"Numout\[3\]\" is 15.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns A\[0\] 1 PIN PIN_U11 18 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 18; PIN Node = 'A\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(3.049 ns) 5.916 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT3 2 COMB DSPMULT_X28_Y11_N0 1 " "Info: 2: + IC(1.861 ns) + CELL(3.049 ns) = 5.916 ns; Loc. = DSPMULT_X28_Y11_N0; Fanout = 1; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|mac_mult1~DATAOUT3'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 6.220 ns lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[3\] 3 COMB DSPOUT_X28_Y11_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 6.220 ns; Loc. = DSPOUT_X28_Y11_N2; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|mult_lq01:auto_generated\|result\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_lq01:auto_generated|result[3] } "NODE_NAME" } } { "db/mult_lq01.tdf" "" { Text "H:/Digital ProgrammingLab2/db/mult_lq01.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.545 ns) 8.282 ns Mux4~31 4 COMB LCCOMB_X26_Y10_N4 1 " "Info: 4: + IC(1.517 ns) + CELL(0.545 ns) = 8.282 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 1; COMB Node = 'Mux4~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { lpm_mult:Mult0|mult_lq01:auto_generated|result[3] Mux4~31 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.521 ns) 9.375 ns Mux4~32 5 COMB LCCOMB_X27_Y10_N20 1 " "Info: 5: + IC(0.572 ns) + CELL(0.521 ns) = 9.375 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Mux4~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { Mux4~31 Mux4~32 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 10.232 ns Mux4~33 6 COMB LCCOMB_X27_Y10_N24 2 " "Info: 6: + IC(0.312 ns) + CELL(0.545 ns) = 10.232 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 2; COMB Node = 'Mux4~33'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { Mux4~32 Mux4~33 } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(2.850 ns) 15.676 ns Numout\[3\] 7 PIN PIN_V21 0 " "Info: 7: + IC(2.594 ns) + CELL(2.850 ns) = 15.676 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'Numout\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { Mux4~33 Numout[3] } "NODE_NAME" } } { "Lab2.v" "" { Text "H:/Digital ProgrammingLab2/Lab2.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.820 ns ( 56.26 % ) " "Info: Total cell delay = 8.820 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.856 ns ( 43.74 % ) " "Info: Total interconnect delay = 6.856 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.676 ns" { A[0] lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_lq01:auto_generated|result[3] Mux4~31 Mux4~32 Mux4~33 Numout[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "15.676 ns" { A[0] A[0]~combout lpm_mult:Mult0|mult_lq01:auto_generated|mac_mult1~DATAOUT3 lpm_mult:Mult0|mult_lq01:auto_generated|result[3] Mux4~31 Mux4~32 Mux4~33 Numout[3] } { 0.000ns 0.000ns 1.861ns 0.000ns 1.517ns 0.572ns 0.312ns 2.594ns } { 0.000ns 1.006ns 3.049ns 0.304ns 0.545ns 0.521ns 0.545ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.482 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.771 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.000 ns) 4.179 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G10 184 " "Info: 2: + IC(4.179 ns) + CELL(0.000 ns) = 4.179 ns; Loc. = CLKCTRL_G10; Fanout = 184; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 5.771 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\] 3 REG LCFF_X30_Y13_N23 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 5.771 ns; Loc. = LCFF_X30_Y13_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.43 % ) " "Info: Total cell delay = 0.602 ns ( 10.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.169 ns ( 89.57 % ) " "Info: Total interconnect delay = 5.169 ns ( 89.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 4.179ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y14_N0 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.178 ns) 3.479 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~17 2 COMB LCCOMB_X30_Y13_N22 1 " "Info: 2: + IC(3.301 ns) + CELL(0.178 ns) = 3.479 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.575 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\] 3 REG LCFF_X30_Y13_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.575 ns; Loc. = LCFF_X30_Y13_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[7\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 7.66 % ) " "Info: Total cell delay = 0.274 ns ( 7.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 92.34 % ) " "Info: Total interconnect delay = 3.301 ns ( 92.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 3.301ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.771 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 4.179ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~17 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] } { 0.000ns 3.301ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Allocated 236 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 17:06:18 2019 " "Info: Processing ended: Thu Oct 17 17:06:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
