<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/drivers/pcie/msi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('msi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">msi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="msi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2019 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_DRIVERS_PCIE_MSI_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#define ZEPHYR_INCLUDE_DRIVERS_PCIE_MSI_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &lt;kernel.h&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &lt;<a class="code" href="include_2zephyr_2types_8h.html">zephyr/types.h</a>&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;<a class="code" href="stdbool_8h.html">stdbool.h</a>&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;<a class="code" href="drivers_2pcie_2pcie_8h.html">drivers/pcie/pcie.h</a>&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structmsix__vector.html">   20</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structmsix__vector.html">msix_vector</a> {</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structmsix__vector.html#a2c09a989a9ed99536d85c0e800283743">   21</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structmsix__vector.html#a2c09a989a9ed99536d85c0e800283743">msg_addr</a>;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structmsix__vector.html#a908e2d095b43713f0b9682716cd4ae85">   22</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structmsix__vector.html#a908e2d095b43713f0b9682716cd4ae85">msg_up_addr</a>;</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structmsix__vector.html#acd899f1dc388ef49f38d593083e0042d">   23</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structmsix__vector.html#acd899f1dc388ef49f38d593083e0042d">msg_data</a>;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structmsix__vector.html#ac4d0f7192cc8bcaffd4fac75589ca298">   24</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structmsix__vector.html#ac4d0f7192cc8bcaffd4fac75589ca298">vector_ctrl</a>;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>};</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structmsi__vector.html">   27</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structmsi__vector.html">msi_vector</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">   28</a></span>        <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> <a class="code hl_variable" href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">bdf</a>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structmsi__vector.html#aec3f368bdbe75d9e53d6bc9b0f6a18a7">   29</a></span>        arch_msi_vector_t <a class="code hl_variable" href="structmsi__vector.html#aec3f368bdbe75d9e53d6bc9b0f6a18a7">arch</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifdef CONFIG_PCIE_MSI_X</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        <span class="keyword">struct </span><a class="code hl_struct" href="structmsix__vector.html">msix_vector</a> *<a class="code hl_struct" href="structmsix__vector.html">msix_vector</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        <span class="keywordtype">bool</span> msix;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_PCIE_MSI_X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>};</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="msi_8h.html#a9ede6a7a472ee62f0975256a1b5f1231">   36</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structmsi__vector.html">msi_vector</a> <a class="code hl_struct" href="structmsi__vector.html">msi_vector_t</a>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef CONFIG_PCIE_MSI_MULTI_VECTOR</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> pcie_msi_vectors_allocate(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> <a class="code hl_variable" href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">bdf</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>                                         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> priority,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                                         <a class="code hl_struct" href="structmsi__vector.html">msi_vector_t</a> *vectors,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                                         <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> n_vector);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="keyword">extern</span> <span class="keywordtype">bool</span> pcie_msi_vector_connect(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> <a class="code hl_variable" href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">bdf</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                                    <a class="code hl_struct" href="structmsi__vector.html">msi_vector_t</a> *vector,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                    <span class="keywordtype">void</span> (*routine)(<span class="keyword">const</span> <span class="keywordtype">void</span> *parameter),</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                                    <span class="keyword">const</span> <span class="keywordtype">void</span> *parameter,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                                    <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_enumeration" href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a>);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_PCIE_MSI_MULTI_VECTOR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="msi_8h.html#a2cdf2a32cb4c6e4d68290a1e9020f4ee">   84</a></span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_function" href="msi_8h.html#a2cdf2a32cb4c6e4d68290a1e9020f4ee">pcie_msi_map</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> irq,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                             <a class="code hl_struct" href="structmsi__vector.html">msi_vector_t</a> *vector,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                             <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> n_vector);</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="msi_8h.html#ae89ee2177016ab1df94c7f453eb5c25d">   97</a></span><span class="keyword">extern</span> <a class="code hl_typedef" href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> <a class="code hl_function" href="msi_8h.html#ae89ee2177016ab1df94c7f453eb5c25d">pcie_msi_mdr</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> irq,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                             <a class="code hl_struct" href="structmsi__vector.html">msi_vector_t</a> *vector);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="msi_8h.html#a57226ef41cee2008a2c92098dd52af6b">  109</a></span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="msi_8h.html#a57226ef41cee2008a2c92098dd52af6b">pcie_msi_enable</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> <a class="code hl_variable" href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">bdf</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                            <a class="code hl_struct" href="structmsi__vector.html">msi_vector_t</a> *vectors,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                            <a class="code hl_typedef" href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> n_vector,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> irq);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="msi_8h.html#ac16ef7e19d7584aa2fc3a839b1b8fb01">  120</a></span><span class="keyword">extern</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="msi_8h.html#ac16ef7e19d7584aa2fc3a839b1b8fb01">pcie_is_msi</a>(<a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> <a class="code hl_variable" href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">bdf</a>);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/*</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * The first word of the MSI capability is shared with the</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * capability ID and list link.  The high 16 bits are the MCR.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="msi_8h.html#a6363ff201cdaf89434be7f7976218132">  127</a></span><span class="preprocessor">#define PCIE_MSI_MCR            0U</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="msi_8h.html#a6d4aa888ca0930998d49abfc21dfc4a0">  129</a></span><span class="preprocessor">#define PCIE_MSI_MCR_EN         0x00010000U  </span><span class="comment">/* enable MSI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="msi_8h.html#a273df548ce103502c69a2aaf32940270">  130</a></span><span class="preprocessor">#define PCIE_MSI_MCR_MMC        0x000E0000U  </span><span class="comment">/* Multi Messages Capable mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="msi_8h.html#ab0b4bed4d96cc135c38e1762922a6dfc">  131</a></span><span class="preprocessor">#define PCIE_MSI_MCR_MMC_SHIFT  17</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="msi_8h.html#ae34c85b4346402d14ab7ade656f7874f">  132</a></span><span class="preprocessor">#define PCIE_MSI_MCR_MME        0x00700000U  </span><span class="comment">/* mask of # of enabled IRQs */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="msi_8h.html#a933abb134aec549761f835f84c0caf53">  133</a></span><span class="preprocessor">#define PCIE_MSI_MCR_MME_SHIFT  20</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="msi_8h.html#a8496d1040f5f0388130f3550f27dbf67">  134</a></span><span class="preprocessor">#define PCIE_MSI_MCR_64         0x00800000U  </span><span class="comment">/* 64-bit MSI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/*</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * The MAP follows the MCR. If PCIE_MSI_MCR_64, then the MAP</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * is two words long. The MDR follows immediately after the MAP.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="msi_8h.html#af5b03bc395082366b0f4d8a6860753a3">  141</a></span><span class="preprocessor">#define PCIE_MSI_MAP0           1U</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="msi_8h.html#a7dc1045e58e9e99029d2876adf373f61">  142</a></span><span class="preprocessor">#define PCIE_MSI_MAP1_64        2U</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="msi_8h.html#a72a3907f5cfba38103db25a8065efe5d">  143</a></span><span class="preprocessor">#define PCIE_MSI_MDR_32         2U</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="msi_8h.html#a599d70864c7a8a8d12c56c302f963c75">  144</a></span><span class="preprocessor">#define PCIE_MSI_MDR_64         3U</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/*</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * As for MSI, he first word of the MSI-X capability is shared</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * with the capability ID and list link.  The high 16 bits are the MCR.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="msi_8h.html#a3f684fa1e9eaf5aad844b7f5c5232adb">  151</a></span><span class="preprocessor">#define PCIE_MSIX_MCR                   0U</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="msi_8h.html#af309bab15a0118cbc39b3a52354a8067">  153</a></span><span class="preprocessor">#define PCIE_MSIX_MCR_EN                0x80000000U </span><span class="comment">/* Enable MSI-X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="msi_8h.html#a7186a5d811ab5f486c7eddbb0b2ecffe">  154</a></span><span class="preprocessor">#define PCIE_MSIX_MCR_FMASK             0x40000000U </span><span class="comment">/* Function Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="msi_8h.html#a20e8351fd64d8308ff0c94ba02e7c688">  155</a></span><span class="preprocessor">#define PCIE_MSIX_MCR_TSIZE             0x07FF0000U </span><span class="comment">/* Table size mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="msi_8h.html#abb2e51e10229fe1b5953548a96892005">  156</a></span><span class="preprocessor">#define PCIE_MSIX_MCR_TSIZE_SHIFT       16</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="msi_8h.html#a0a403e859ea16d24267fed463c214e22">  157</a></span><span class="preprocessor">#define PCIE_MSIR_TABLE_ENTRY_SIZE      16</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="msi_8h.html#a701825e23994bdf4da4a86b8776c3248">  159</a></span><span class="preprocessor">#define PCIE_MSIX_TR                    1U</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="msi_8h.html#a13e9132823fa2361ab25e53c75aa8896">  160</a></span><span class="preprocessor">#define PCIE_MSIX_TR_BIR                0x00000007U </span><span class="comment">/* Table BIR mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="msi_8h.html#a44875f9af4865a82438a6a4ec714c6a9">  161</a></span><span class="preprocessor">#define PCIE_MSIX_TR_OFFSET             0xFFFFFFF8U </span><span class="comment">/* Offset mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="msi_8h.html#a6e74db681568d7103100036233e3467d">  163</a></span><span class="preprocessor">#define PCIE_MSIX_PBA                   2U</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="msi_8h.html#ae259720d8a4af8b2aba0625b41d21d40">  164</a></span><span class="preprocessor">#define PCIE_MSIX_PBA_BIR               0x00000007U </span><span class="comment">/* PBA BIR mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="msi_8h.html#a388b54bd3c60cb46940e1b1defc42dad">  165</a></span><span class="preprocessor">#define PCIE_MSIX_PBA_OFFSET            0xFFFFFFF8U </span><span class="comment">/* Offset mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="msi_8h.html#a33adc70c295b3ba887529fc8f73f6cb4">  167</a></span><span class="preprocessor">#define PCIE_VTBL_MA                    0U </span><span class="comment">/* Msg Address offset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="msi_8h.html#a5711b93de9c485b321a9dcd01ac53b05">  168</a></span><span class="preprocessor">#define PCIE_VTBL_MUA                   4U </span><span class="comment">/* Msg Upper Address offset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="msi_8h.html#af35ee6cb30ff29ae0f6804f3328a1d1d">  169</a></span><span class="preprocessor">#define PCIE_VTBL_MD                    8U </span><span class="comment">/* Msg Data offset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="msi_8h.html#ae354a23e4f62342cfd4e2572068b51a3">  170</a></span><span class="preprocessor">#define PCIE_VTBL_VCTRL                 12U </span><span class="comment">/* Vector control offset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>}</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_DRIVERS_PCIE_MSI_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html">pcie.h</a></div></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a84bb3c734945ebaee0e9801495eebe90"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a></div><div class="ttdeci">uint32_t pcie_bdf_t</div><div class="ttdoc">A unique PCI(e) endpoint (bus, device, function).</div><div class="ttdef"><b>Definition:</b> pcie.h:27</div></div>
<div class="ttc" id="ahttp__parser_8h_html_ab6b306ef981f5e21bb41ea2c2dbe8cd9"><div class="ttname"><a href="http__parser_8h.html#ab6b306ef981f5e21bb41ea2c2dbe8cd9">flags</a></div><div class="ttdeci">flags</div><div class="ttdef"><b>Definition:</b> http_parser.h:131</div></div>
<div class="ttc" id="ainclude_2zephyr_2types_8h_html"><div class="ttname"><a href="include_2zephyr_2types_8h.html">types.h</a></div></div>
<div class="ttc" id="amsi_8h_html_a2cdf2a32cb4c6e4d68290a1e9020f4ee"><div class="ttname"><a href="msi_8h.html#a2cdf2a32cb4c6e4d68290a1e9020f4ee">pcie_msi_map</a></div><div class="ttdeci">uint32_t pcie_msi_map(unsigned int irq, msi_vector_t *vector, uint8_t n_vector)</div><div class="ttdoc">Compute the target address for an MSI posted write.</div></div>
<div class="ttc" id="amsi_8h_html_a57226ef41cee2008a2c92098dd52af6b"><div class="ttname"><a href="msi_8h.html#a57226ef41cee2008a2c92098dd52af6b">pcie_msi_enable</a></div><div class="ttdeci">bool pcie_msi_enable(pcie_bdf_t bdf, msi_vector_t *vectors, uint8_t n_vector, unsigned int irq)</div><div class="ttdoc">Configure the given PCI endpoint to generate MSIs.</div></div>
<div class="ttc" id="amsi_8h_html_ac16ef7e19d7584aa2fc3a839b1b8fb01"><div class="ttname"><a href="msi_8h.html#ac16ef7e19d7584aa2fc3a839b1b8fb01">pcie_is_msi</a></div><div class="ttdeci">bool pcie_is_msi(pcie_bdf_t bdf)</div><div class="ttdoc">Check if the given PCI endpoint supports MSI/MSI-X.</div></div>
<div class="ttc" id="amsi_8h_html_ae89ee2177016ab1df94c7f453eb5c25d"><div class="ttname"><a href="msi_8h.html#ae89ee2177016ab1df94c7f453eb5c25d">pcie_msi_mdr</a></div><div class="ttdeci">uint16_t pcie_msi_mdr(unsigned int irq, msi_vector_t *vector)</div><div class="ttdoc">Compute the data for an MSI posted write.</div></div>
<div class="ttc" id="astdbool_8h_html"><div class="ttname"><a href="stdbool_8h.html">stdbool.h</a></div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astdint_8h_html_a3cb4a16b0e8d6af0af86d4fd6ba5fd9d"><div class="ttname"><a href="stdint_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></div><div class="ttdeci">__UINT8_TYPE__ uint8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:58</div></div>
<div class="ttc" id="astdint_8h_html_a5debae8b2a1ec20a6694c0c443ee399e"><div class="ttname"><a href="stdint_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></div><div class="ttdeci">__UINT16_TYPE__ uint16_t</div><div class="ttdef"><b>Definition:</b> stdint.h:59</div></div>
<div class="ttc" id="astructmsi__vector_html"><div class="ttname"><a href="structmsi__vector.html">msi_vector</a></div><div class="ttdef"><b>Definition:</b> msi.h:27</div></div>
<div class="ttc" id="astructmsi__vector_html_a643d712565f3464874efaab81b25b68a"><div class="ttname"><a href="structmsi__vector.html#a643d712565f3464874efaab81b25b68a">msi_vector::bdf</a></div><div class="ttdeci">pcie_bdf_t bdf</div><div class="ttdef"><b>Definition:</b> msi.h:28</div></div>
<div class="ttc" id="astructmsi__vector_html_aec3f368bdbe75d9e53d6bc9b0f6a18a7"><div class="ttname"><a href="structmsi__vector.html#aec3f368bdbe75d9e53d6bc9b0f6a18a7">msi_vector::arch</a></div><div class="ttdeci">arch_msi_vector_t arch</div><div class="ttdef"><b>Definition:</b> msi.h:29</div></div>
<div class="ttc" id="astructmsix__vector_html"><div class="ttname"><a href="structmsix__vector.html">msix_vector</a></div><div class="ttdef"><b>Definition:</b> msi.h:20</div></div>
<div class="ttc" id="astructmsix__vector_html_a2c09a989a9ed99536d85c0e800283743"><div class="ttname"><a href="structmsix__vector.html#a2c09a989a9ed99536d85c0e800283743">msix_vector::msg_addr</a></div><div class="ttdeci">uint32_t msg_addr</div><div class="ttdef"><b>Definition:</b> msi.h:21</div></div>
<div class="ttc" id="astructmsix__vector_html_a908e2d095b43713f0b9682716cd4ae85"><div class="ttname"><a href="structmsix__vector.html#a908e2d095b43713f0b9682716cd4ae85">msix_vector::msg_up_addr</a></div><div class="ttdeci">uint32_t msg_up_addr</div><div class="ttdef"><b>Definition:</b> msi.h:22</div></div>
<div class="ttc" id="astructmsix__vector_html_ac4d0f7192cc8bcaffd4fac75589ca298"><div class="ttname"><a href="structmsix__vector.html#ac4d0f7192cc8bcaffd4fac75589ca298">msix_vector::vector_ctrl</a></div><div class="ttdeci">uint32_t vector_ctrl</div><div class="ttdef"><b>Definition:</b> msi.h:24</div></div>
<div class="ttc" id="astructmsix__vector_html_acd899f1dc388ef49f38d593083e0042d"><div class="ttname"><a href="structmsix__vector.html#acd899f1dc388ef49f38d593083e0042d">msix_vector::msg_data</a></div><div class="ttdeci">uint32_t msg_data</div><div class="ttdef"><b>Definition:</b> msi.h:23</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c53ab2a99d211ceb14df6f4f5cbc32f7.html">pcie</a></li><li class="navelem"><a class="el" href="msi_8h.html">msi.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
