module top_module ( input [1:0] A, input [1:0] B, output reg z ); 
    
    assign z = (A == B);

endmodule
