

================================================================
== Vitis HLS Report for 'kernel_doitgen'
================================================================
* Date:           Thu Dec 12 11:27:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62581|    62581|  0.250 ms|  0.250 ms|  62582|  62582|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                        |                                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                        |                   Module                  |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_doitgen_Pipeline_L2_fu_15038                 |kernel_doitgen_Pipeline_L2                 |    30003|    30003|   0.120 ms|   0.120 ms|  30003|  30003|       no|
        |grp_kernel_doitgen_Pipeline_L21_fu_15105                |kernel_doitgen_Pipeline_L21                |      903|      903|   3.612 us|   3.612 us|    903|    903|       no|
        |grp_kernel_doitgen_Pipeline_merlinL4_merlinL3_fu_18712  |kernel_doitgen_Pipeline_merlinL4_merlinL3  |     2428|     2428|   9.712 us|   9.712 us|   2428|   2428|       no|
        |grp_kernel_doitgen_Pipeline_L3_fu_22436                 |kernel_doitgen_Pipeline_L3                 |        5|        5|  20.000 ns|  20.000 ns|      5|      5|       no|
        |grp_kernel_doitgen_Pipeline_L32_fu_22491                |kernel_doitgen_Pipeline_L32                |    30003|    30003|   0.120 ms|   0.120 ms|  30003|  30003|       no|
        +--------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       83|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       90|  18000|  2033296|  1010639|    0|
|Memory               |      240|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|     5755|    -|
|Register             |        -|      -|      453|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      330|  18000|  2033749|  1016477|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       22|    789|      258|      257|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        7|    263|       86|       85|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-------------------------------------------+---------+-------+---------+--------+-----+
    |                        Instance                        |                   Module                  | BRAM_18K|  DSP  |    FF   |   LUT  | URAM|
    +--------------------------------------------------------+-------------------------------------------+---------+-------+---------+--------+-----+
    |control_s_axi_U                                         |control_s_axi                              |        0|      0|      246|     424|    0|
    |grp_kernel_doitgen_Pipeline_L2_fu_15038                 |kernel_doitgen_Pipeline_L2                 |        0|      0|     1013|     493|    0|
    |grp_kernel_doitgen_Pipeline_L21_fu_15105                |kernel_doitgen_Pipeline_L21                |        0|      0|   117156|    2276|    0|
    |grp_kernel_doitgen_Pipeline_L3_fu_22436                 |kernel_doitgen_Pipeline_L3                 |        0|      0|      517|     291|    0|
    |grp_kernel_doitgen_Pipeline_L32_fu_22491                |kernel_doitgen_Pipeline_L32                |        0|      0|      731|    1435|    0|
    |grp_kernel_doitgen_Pipeline_merlinL4_merlinL3_fu_18712  |kernel_doitgen_Pipeline_merlinL4_merlinL3  |        0|  18000|  1903070|  997635|    0|
    |merlin_gmem_kernel_doitgen_128_0_m_axi_U                |merlin_gmem_kernel_doitgen_128_0_m_axi     |       30|      0|     3521|    2695|    0|
    |merlin_gmem_kernel_doitgen_128_A_m_axi_U                |merlin_gmem_kernel_doitgen_128_A_m_axi     |       30|      0|     3521|    2695|    0|
    |merlin_gmem_kernel_doitgen_512_sum_m_axi_U              |merlin_gmem_kernel_doitgen_512_sum_m_axi   |       30|      0|     3521|    2695|    0|
    +--------------------------------------------------------+-------------------------------------------+---------+-------+---------+--------+-----+
    |Total                                                   |                                           |       90|  18000|  2033296| 1010639|    0|
    +--------------------------------------------------------+-------------------------------------------+---------+-------+---------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_buf_U      |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_60_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_61_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_62_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_63_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_64_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_65_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_66_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_67_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_68_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_69_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_70_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_71_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_72_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_73_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_74_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_75_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_76_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_77_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_78_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_79_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_80_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_81_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_82_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_83_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_84_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_85_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_86_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_87_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_88_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_89_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_90_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_91_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_92_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_93_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_94_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_95_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_96_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_97_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_98_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_99_U   |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_100_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_101_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_102_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_103_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_104_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_105_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_106_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_107_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_108_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_109_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_110_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_111_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_112_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_113_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_114_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_115_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_116_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_117_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_buf_118_U  |A_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                     |      240|  0|   0|    0|120000| 1920|    60|      3840000|
    +-------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln95_fu_22588_p2              |         +|   0|  0|  71|          64|           8|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state146                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state76_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state78_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  83|          70|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |A_buf_100_address0                           |   20|          4|   11|         44|
    |A_buf_100_ce0                                |   20|          4|    1|          4|
    |A_buf_100_ce1                                |    9|          2|    1|          2|
    |A_buf_100_d0                                 |   14|          3|   32|         96|
    |A_buf_100_we0                                |   14|          3|    1|          3|
    |A_buf_101_address0                           |   20|          4|   11|         44|
    |A_buf_101_ce0                                |   20|          4|    1|          4|
    |A_buf_101_ce1                                |    9|          2|    1|          2|
    |A_buf_101_d0                                 |   14|          3|   32|         96|
    |A_buf_101_we0                                |   14|          3|    1|          3|
    |A_buf_102_address0                           |   20|          4|   11|         44|
    |A_buf_102_ce0                                |   20|          4|    1|          4|
    |A_buf_102_ce1                                |    9|          2|    1|          2|
    |A_buf_102_d0                                 |   14|          3|   32|         96|
    |A_buf_102_we0                                |   14|          3|    1|          3|
    |A_buf_103_address0                           |   20|          4|   11|         44|
    |A_buf_103_ce0                                |   20|          4|    1|          4|
    |A_buf_103_ce1                                |    9|          2|    1|          2|
    |A_buf_103_d0                                 |   14|          3|   32|         96|
    |A_buf_103_we0                                |   14|          3|    1|          3|
    |A_buf_104_address0                           |   20|          4|   11|         44|
    |A_buf_104_ce0                                |   20|          4|    1|          4|
    |A_buf_104_ce1                                |    9|          2|    1|          2|
    |A_buf_104_d0                                 |   14|          3|   32|         96|
    |A_buf_104_we0                                |   14|          3|    1|          3|
    |A_buf_105_address0                           |   20|          4|   11|         44|
    |A_buf_105_ce0                                |   20|          4|    1|          4|
    |A_buf_105_ce1                                |    9|          2|    1|          2|
    |A_buf_105_d0                                 |   14|          3|   32|         96|
    |A_buf_105_we0                                |   14|          3|    1|          3|
    |A_buf_106_address0                           |   20|          4|   11|         44|
    |A_buf_106_ce0                                |   20|          4|    1|          4|
    |A_buf_106_ce1                                |    9|          2|    1|          2|
    |A_buf_106_d0                                 |   14|          3|   32|         96|
    |A_buf_106_we0                                |   14|          3|    1|          3|
    |A_buf_107_address0                           |   20|          4|   11|         44|
    |A_buf_107_ce0                                |   20|          4|    1|          4|
    |A_buf_107_ce1                                |    9|          2|    1|          2|
    |A_buf_107_d0                                 |   14|          3|   32|         96|
    |A_buf_107_we0                                |   14|          3|    1|          3|
    |A_buf_108_address0                           |   20|          4|   11|         44|
    |A_buf_108_ce0                                |   20|          4|    1|          4|
    |A_buf_108_ce1                                |    9|          2|    1|          2|
    |A_buf_108_d0                                 |   14|          3|   32|         96|
    |A_buf_108_we0                                |   14|          3|    1|          3|
    |A_buf_109_address0                           |   20|          4|   11|         44|
    |A_buf_109_ce0                                |   20|          4|    1|          4|
    |A_buf_109_ce1                                |    9|          2|    1|          2|
    |A_buf_109_d0                                 |   14|          3|   32|         96|
    |A_buf_109_we0                                |   14|          3|    1|          3|
    |A_buf_110_address0                           |   20|          4|   11|         44|
    |A_buf_110_ce0                                |   20|          4|    1|          4|
    |A_buf_110_ce1                                |    9|          2|    1|          2|
    |A_buf_110_d0                                 |   14|          3|   32|         96|
    |A_buf_110_we0                                |   14|          3|    1|          3|
    |A_buf_111_address0                           |   20|          4|   11|         44|
    |A_buf_111_ce0                                |   20|          4|    1|          4|
    |A_buf_111_ce1                                |    9|          2|    1|          2|
    |A_buf_111_d0                                 |   14|          3|   32|         96|
    |A_buf_111_we0                                |   14|          3|    1|          3|
    |A_buf_112_address0                           |   20|          4|   11|         44|
    |A_buf_112_ce0                                |   20|          4|    1|          4|
    |A_buf_112_ce1                                |    9|          2|    1|          2|
    |A_buf_112_d0                                 |   14|          3|   32|         96|
    |A_buf_112_we0                                |   14|          3|    1|          3|
    |A_buf_113_address0                           |   20|          4|   11|         44|
    |A_buf_113_ce0                                |   20|          4|    1|          4|
    |A_buf_113_ce1                                |    9|          2|    1|          2|
    |A_buf_113_d0                                 |   14|          3|   32|         96|
    |A_buf_113_we0                                |   14|          3|    1|          3|
    |A_buf_114_address0                           |   20|          4|   11|         44|
    |A_buf_114_ce0                                |   20|          4|    1|          4|
    |A_buf_114_ce1                                |    9|          2|    1|          2|
    |A_buf_114_d0                                 |   14|          3|   32|         96|
    |A_buf_114_we0                                |   14|          3|    1|          3|
    |A_buf_115_address0                           |   20|          4|   11|         44|
    |A_buf_115_ce0                                |   20|          4|    1|          4|
    |A_buf_115_ce1                                |    9|          2|    1|          2|
    |A_buf_115_d0                                 |   14|          3|   32|         96|
    |A_buf_115_we0                                |   14|          3|    1|          3|
    |A_buf_116_address0                           |   20|          4|   11|         44|
    |A_buf_116_ce0                                |   20|          4|    1|          4|
    |A_buf_116_ce1                                |    9|          2|    1|          2|
    |A_buf_116_d0                                 |   14|          3|   32|         96|
    |A_buf_116_we0                                |   14|          3|    1|          3|
    |A_buf_117_address0                           |   20|          4|   11|         44|
    |A_buf_117_ce0                                |   20|          4|    1|          4|
    |A_buf_117_ce1                                |    9|          2|    1|          2|
    |A_buf_117_d0                                 |   14|          3|   32|         96|
    |A_buf_117_we0                                |   14|          3|    1|          3|
    |A_buf_118_address0                           |   20|          4|   11|         44|
    |A_buf_118_ce0                                |   20|          4|    1|          4|
    |A_buf_118_ce1                                |    9|          2|    1|          2|
    |A_buf_118_d0                                 |   14|          3|   32|         96|
    |A_buf_118_we0                                |   14|          3|    1|          3|
    |A_buf_60_address0                            |   20|          4|   11|         44|
    |A_buf_60_ce0                                 |   20|          4|    1|          4|
    |A_buf_60_ce1                                 |    9|          2|    1|          2|
    |A_buf_60_d0                                  |   14|          3|   32|         96|
    |A_buf_60_we0                                 |   14|          3|    1|          3|
    |A_buf_61_address0                            |   20|          4|   11|         44|
    |A_buf_61_ce0                                 |   20|          4|    1|          4|
    |A_buf_61_ce1                                 |    9|          2|    1|          2|
    |A_buf_61_d0                                  |   14|          3|   32|         96|
    |A_buf_61_we0                                 |   14|          3|    1|          3|
    |A_buf_62_address0                            |   20|          4|   11|         44|
    |A_buf_62_ce0                                 |   20|          4|    1|          4|
    |A_buf_62_ce1                                 |    9|          2|    1|          2|
    |A_buf_62_d0                                  |   14|          3|   32|         96|
    |A_buf_62_we0                                 |   14|          3|    1|          3|
    |A_buf_63_address0                            |   20|          4|   11|         44|
    |A_buf_63_ce0                                 |   20|          4|    1|          4|
    |A_buf_63_ce1                                 |    9|          2|    1|          2|
    |A_buf_63_d0                                  |   14|          3|   32|         96|
    |A_buf_63_we0                                 |   14|          3|    1|          3|
    |A_buf_64_address0                            |   20|          4|   11|         44|
    |A_buf_64_ce0                                 |   20|          4|    1|          4|
    |A_buf_64_ce1                                 |    9|          2|    1|          2|
    |A_buf_64_d0                                  |   14|          3|   32|         96|
    |A_buf_64_we0                                 |   14|          3|    1|          3|
    |A_buf_65_address0                            |   20|          4|   11|         44|
    |A_buf_65_ce0                                 |   20|          4|    1|          4|
    |A_buf_65_ce1                                 |    9|          2|    1|          2|
    |A_buf_65_d0                                  |   14|          3|   32|         96|
    |A_buf_65_we0                                 |   14|          3|    1|          3|
    |A_buf_66_address0                            |   20|          4|   11|         44|
    |A_buf_66_ce0                                 |   20|          4|    1|          4|
    |A_buf_66_ce1                                 |    9|          2|    1|          2|
    |A_buf_66_d0                                  |   14|          3|   32|         96|
    |A_buf_66_we0                                 |   14|          3|    1|          3|
    |A_buf_67_address0                            |   20|          4|   11|         44|
    |A_buf_67_ce0                                 |   20|          4|    1|          4|
    |A_buf_67_ce1                                 |    9|          2|    1|          2|
    |A_buf_67_d0                                  |   14|          3|   32|         96|
    |A_buf_67_we0                                 |   14|          3|    1|          3|
    |A_buf_68_address0                            |   20|          4|   11|         44|
    |A_buf_68_ce0                                 |   20|          4|    1|          4|
    |A_buf_68_ce1                                 |    9|          2|    1|          2|
    |A_buf_68_d0                                  |   14|          3|   32|         96|
    |A_buf_68_we0                                 |   14|          3|    1|          3|
    |A_buf_69_address0                            |   20|          4|   11|         44|
    |A_buf_69_ce0                                 |   20|          4|    1|          4|
    |A_buf_69_ce1                                 |    9|          2|    1|          2|
    |A_buf_69_d0                                  |   14|          3|   32|         96|
    |A_buf_69_we0                                 |   14|          3|    1|          3|
    |A_buf_70_address0                            |   20|          4|   11|         44|
    |A_buf_70_ce0                                 |   20|          4|    1|          4|
    |A_buf_70_ce1                                 |    9|          2|    1|          2|
    |A_buf_70_d0                                  |   14|          3|   32|         96|
    |A_buf_70_we0                                 |   14|          3|    1|          3|
    |A_buf_71_address0                            |   20|          4|   11|         44|
    |A_buf_71_ce0                                 |   20|          4|    1|          4|
    |A_buf_71_ce1                                 |    9|          2|    1|          2|
    |A_buf_71_d0                                  |   14|          3|   32|         96|
    |A_buf_71_we0                                 |   14|          3|    1|          3|
    |A_buf_72_address0                            |   20|          4|   11|         44|
    |A_buf_72_ce0                                 |   20|          4|    1|          4|
    |A_buf_72_ce1                                 |    9|          2|    1|          2|
    |A_buf_72_d0                                  |   14|          3|   32|         96|
    |A_buf_72_we0                                 |   14|          3|    1|          3|
    |A_buf_73_address0                            |   20|          4|   11|         44|
    |A_buf_73_ce0                                 |   20|          4|    1|          4|
    |A_buf_73_ce1                                 |    9|          2|    1|          2|
    |A_buf_73_d0                                  |   14|          3|   32|         96|
    |A_buf_73_we0                                 |   14|          3|    1|          3|
    |A_buf_74_address0                            |   20|          4|   11|         44|
    |A_buf_74_ce0                                 |   20|          4|    1|          4|
    |A_buf_74_ce1                                 |    9|          2|    1|          2|
    |A_buf_74_d0                                  |   14|          3|   32|         96|
    |A_buf_74_we0                                 |   14|          3|    1|          3|
    |A_buf_75_address0                            |   20|          4|   11|         44|
    |A_buf_75_ce0                                 |   20|          4|    1|          4|
    |A_buf_75_ce1                                 |    9|          2|    1|          2|
    |A_buf_75_d0                                  |   14|          3|   32|         96|
    |A_buf_75_we0                                 |   14|          3|    1|          3|
    |A_buf_76_address0                            |   20|          4|   11|         44|
    |A_buf_76_ce0                                 |   20|          4|    1|          4|
    |A_buf_76_ce1                                 |    9|          2|    1|          2|
    |A_buf_76_d0                                  |   14|          3|   32|         96|
    |A_buf_76_we0                                 |   14|          3|    1|          3|
    |A_buf_77_address0                            |   20|          4|   11|         44|
    |A_buf_77_ce0                                 |   20|          4|    1|          4|
    |A_buf_77_ce1                                 |    9|          2|    1|          2|
    |A_buf_77_d0                                  |   14|          3|   32|         96|
    |A_buf_77_we0                                 |   14|          3|    1|          3|
    |A_buf_78_address0                            |   20|          4|   11|         44|
    |A_buf_78_ce0                                 |   20|          4|    1|          4|
    |A_buf_78_ce1                                 |    9|          2|    1|          2|
    |A_buf_78_d0                                  |   14|          3|   32|         96|
    |A_buf_78_we0                                 |   14|          3|    1|          3|
    |A_buf_79_address0                            |   20|          4|   11|         44|
    |A_buf_79_ce0                                 |   20|          4|    1|          4|
    |A_buf_79_ce1                                 |    9|          2|    1|          2|
    |A_buf_79_d0                                  |   14|          3|   32|         96|
    |A_buf_79_we0                                 |   14|          3|    1|          3|
    |A_buf_80_address0                            |   20|          4|   11|         44|
    |A_buf_80_ce0                                 |   20|          4|    1|          4|
    |A_buf_80_ce1                                 |    9|          2|    1|          2|
    |A_buf_80_d0                                  |   14|          3|   32|         96|
    |A_buf_80_we0                                 |   14|          3|    1|          3|
    |A_buf_81_address0                            |   20|          4|   11|         44|
    |A_buf_81_ce0                                 |   20|          4|    1|          4|
    |A_buf_81_ce1                                 |    9|          2|    1|          2|
    |A_buf_81_d0                                  |   14|          3|   32|         96|
    |A_buf_81_we0                                 |   14|          3|    1|          3|
    |A_buf_82_address0                            |   20|          4|   11|         44|
    |A_buf_82_ce0                                 |   20|          4|    1|          4|
    |A_buf_82_ce1                                 |    9|          2|    1|          2|
    |A_buf_82_d0                                  |   14|          3|   32|         96|
    |A_buf_82_we0                                 |   14|          3|    1|          3|
    |A_buf_83_address0                            |   20|          4|   11|         44|
    |A_buf_83_ce0                                 |   20|          4|    1|          4|
    |A_buf_83_ce1                                 |    9|          2|    1|          2|
    |A_buf_83_d0                                  |   14|          3|   32|         96|
    |A_buf_83_we0                                 |   14|          3|    1|          3|
    |A_buf_84_address0                            |   20|          4|   11|         44|
    |A_buf_84_ce0                                 |   20|          4|    1|          4|
    |A_buf_84_ce1                                 |    9|          2|    1|          2|
    |A_buf_84_d0                                  |   14|          3|   32|         96|
    |A_buf_84_we0                                 |   14|          3|    1|          3|
    |A_buf_85_address0                            |   20|          4|   11|         44|
    |A_buf_85_ce0                                 |   20|          4|    1|          4|
    |A_buf_85_ce1                                 |    9|          2|    1|          2|
    |A_buf_85_d0                                  |   14|          3|   32|         96|
    |A_buf_85_we0                                 |   14|          3|    1|          3|
    |A_buf_86_address0                            |   20|          4|   11|         44|
    |A_buf_86_ce0                                 |   20|          4|    1|          4|
    |A_buf_86_ce1                                 |    9|          2|    1|          2|
    |A_buf_86_d0                                  |   14|          3|   32|         96|
    |A_buf_86_we0                                 |   14|          3|    1|          3|
    |A_buf_87_address0                            |   20|          4|   11|         44|
    |A_buf_87_ce0                                 |   20|          4|    1|          4|
    |A_buf_87_ce1                                 |    9|          2|    1|          2|
    |A_buf_87_d0                                  |   14|          3|   32|         96|
    |A_buf_87_we0                                 |   14|          3|    1|          3|
    |A_buf_88_address0                            |   20|          4|   11|         44|
    |A_buf_88_ce0                                 |   20|          4|    1|          4|
    |A_buf_88_ce1                                 |    9|          2|    1|          2|
    |A_buf_88_d0                                  |   14|          3|   32|         96|
    |A_buf_88_we0                                 |   14|          3|    1|          3|
    |A_buf_89_address0                            |   20|          4|   11|         44|
    |A_buf_89_ce0                                 |   20|          4|    1|          4|
    |A_buf_89_ce1                                 |    9|          2|    1|          2|
    |A_buf_89_d0                                  |   14|          3|   32|         96|
    |A_buf_89_we0                                 |   14|          3|    1|          3|
    |A_buf_90_address0                            |   20|          4|   11|         44|
    |A_buf_90_ce0                                 |   20|          4|    1|          4|
    |A_buf_90_ce1                                 |    9|          2|    1|          2|
    |A_buf_90_d0                                  |   14|          3|   32|         96|
    |A_buf_90_we0                                 |   14|          3|    1|          3|
    |A_buf_91_address0                            |   20|          4|   11|         44|
    |A_buf_91_ce0                                 |   20|          4|    1|          4|
    |A_buf_91_ce1                                 |    9|          2|    1|          2|
    |A_buf_91_d0                                  |   14|          3|   32|         96|
    |A_buf_91_we0                                 |   14|          3|    1|          3|
    |A_buf_92_address0                            |   20|          4|   11|         44|
    |A_buf_92_ce0                                 |   20|          4|    1|          4|
    |A_buf_92_ce1                                 |    9|          2|    1|          2|
    |A_buf_92_d0                                  |   14|          3|   32|         96|
    |A_buf_92_we0                                 |   14|          3|    1|          3|
    |A_buf_93_address0                            |   20|          4|   11|         44|
    |A_buf_93_ce0                                 |   20|          4|    1|          4|
    |A_buf_93_ce1                                 |    9|          2|    1|          2|
    |A_buf_93_d0                                  |   14|          3|   32|         96|
    |A_buf_93_we0                                 |   14|          3|    1|          3|
    |A_buf_94_address0                            |   20|          4|   11|         44|
    |A_buf_94_ce0                                 |   20|          4|    1|          4|
    |A_buf_94_ce1                                 |    9|          2|    1|          2|
    |A_buf_94_d0                                  |   14|          3|   32|         96|
    |A_buf_94_we0                                 |   14|          3|    1|          3|
    |A_buf_95_address0                            |   20|          4|   11|         44|
    |A_buf_95_ce0                                 |   20|          4|    1|          4|
    |A_buf_95_ce1                                 |    9|          2|    1|          2|
    |A_buf_95_d0                                  |   14|          3|   32|         96|
    |A_buf_95_we0                                 |   14|          3|    1|          3|
    |A_buf_96_address0                            |   20|          4|   11|         44|
    |A_buf_96_ce0                                 |   20|          4|    1|          4|
    |A_buf_96_ce1                                 |    9|          2|    1|          2|
    |A_buf_96_d0                                  |   14|          3|   32|         96|
    |A_buf_96_we0                                 |   14|          3|    1|          3|
    |A_buf_97_address0                            |   20|          4|   11|         44|
    |A_buf_97_ce0                                 |   20|          4|    1|          4|
    |A_buf_97_ce1                                 |    9|          2|    1|          2|
    |A_buf_97_d0                                  |   14|          3|   32|         96|
    |A_buf_97_we0                                 |   14|          3|    1|          3|
    |A_buf_98_address0                            |   20|          4|   11|         44|
    |A_buf_98_ce0                                 |   20|          4|    1|          4|
    |A_buf_98_ce1                                 |    9|          2|    1|          2|
    |A_buf_98_d0                                  |   14|          3|   32|         96|
    |A_buf_98_we0                                 |   14|          3|    1|          3|
    |A_buf_99_address0                            |   20|          4|   11|         44|
    |A_buf_99_ce0                                 |   20|          4|    1|          4|
    |A_buf_99_ce1                                 |    9|          2|    1|          2|
    |A_buf_99_d0                                  |   14|          3|   32|         96|
    |A_buf_99_we0                                 |   14|          3|    1|          3|
    |A_buf_address0                               |   20|          4|   11|         44|
    |A_buf_ce0                                    |   20|          4|    1|          4|
    |A_buf_ce1                                    |    9|          2|    1|          2|
    |A_buf_d0                                     |   14|          3|   32|         96|
    |A_buf_we0                                    |   14|          3|    1|          3|
    |ap_NS_fsm                                    |  786|        149|    1|        149|
    |ap_done                                      |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_0_ARADDR      |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_0_ARLEN       |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_0_ARVALID     |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_0_RREADY      |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_0_blk_n_AR    |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_ARADDR      |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_A_ARLEN       |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_A_ARVALID     |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_AWADDR      |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_A_AWLEN       |   14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_A_AWVALID     |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_BREADY      |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_RREADY      |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_WVALID      |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_AR    |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_AW    |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_B     |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_512_sum_AWADDR    |   20|          4|   64|        256|
    |merlin_gmem_kernel_doitgen_512_sum_AWLEN     |   20|          4|   32|        128|
    |merlin_gmem_kernel_doitgen_512_sum_AWVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_512_sum_BREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_512_sum_WDATA     |   14|          3|  512|       1536|
    |merlin_gmem_kernel_doitgen_512_sum_WSTRB     |   14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_512_sum_WVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_512_sum_blk_n_AW  |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_512_sum_blk_n_B   |    9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_512_sum_blk_n_W   |    9|          2|    1|          2|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        | 5755|       1184| 3739|      12108|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                            |  148|   0|  148|          0|
    |ap_done_reg                                                          |    1|   0|    1|          0|
    |ap_rst_n_inv                                                         |    1|   0|    1|          0|
    |ap_rst_reg_1                                                         |    1|   0|    1|          0|
    |ap_rst_reg_2                                                         |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L21_fu_15105_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L2_fu_15038_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L32_fu_22491_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L3_fu_22436_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_merlinL4_merlinL3_fu_18712_ap_start_reg  |    1|   0|    1|          0|
    |merlin_gmem_kernel_doitgen_128_A_addr_reg_59337                      |   64|   0|   64|          0|
    |trunc_ln1_reg_59320                                                  |   58|   0|   58|          0|
    |trunc_ln4_reg_59326                                                  |   58|   0|   58|          0|
    |trunc_ln95_s_reg_59332                                               |   58|   0|   58|          0|
    |trunc_ln_reg_59313                                                   |   58|   0|   58|          0|
    +---------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                |  453|   0|  453|          0|
    +---------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+---------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|    Protocol   |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+---------------+------------------------------------+--------------+
|s_axi_control_AWVALID                              |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_AWREADY                              |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_AWADDR                               |   in|    6|          s_axi|                             control|        scalar|
|s_axi_control_WVALID                               |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_WREADY                               |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_WDATA                                |   in|   32|          s_axi|                             control|        scalar|
|s_axi_control_WSTRB                                |   in|    4|          s_axi|                             control|        scalar|
|s_axi_control_ARVALID                              |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_ARREADY                              |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_ARADDR                               |   in|    6|          s_axi|                             control|        scalar|
|s_axi_control_RVALID                               |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_RREADY                               |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_RDATA                                |  out|   32|          s_axi|                             control|        scalar|
|s_axi_control_RRESP                                |  out|    2|          s_axi|                             control|        scalar|
|s_axi_control_BVALID                               |  out|    1|          s_axi|                             control|        scalar|
|s_axi_control_BREADY                               |   in|    1|          s_axi|                             control|        scalar|
|s_axi_control_BRESP                                |  out|    2|          s_axi|                             control|        scalar|
|ap_clk                                             |   in|    1|  ap_ctrl_chain|                      kernel_doitgen|  return value|
|ap_rst_n                                           |   in|    1|  ap_ctrl_chain|                      kernel_doitgen|  return value|
|interrupt                                          |  out|    1|  ap_ctrl_chain|                      kernel_doitgen|  return value|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WDATA       |  out|  512|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WSTRB       |  out|   64|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RDATA       |   in|  512|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWID        |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WVALID      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WREADY      |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WDATA       |  out|  512|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WSTRB       |  out|   64|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WLAST       |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WID         |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WUSER       |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARVALID     |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARREADY     |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARADDR      |  out|   64|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARID        |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARLEN       |  out|    8|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARSIZE      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARBURST     |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARLOCK      |  out|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARCACHE     |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARPROT      |  out|    3|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARQOS       |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARREGION    |  out|    4|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARUSER      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RDATA       |   in|  512|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RLAST       |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RID         |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BVALID      |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BREADY      |  out|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BRESP       |   in|    2|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BID         |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BUSER       |   in|    1|          m_axi|    merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
+---------------------------------------------------+-----+-----+---------------+------------------------------------+--------------+

