\hypertarget{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c3\+:\+:\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields Struct Reference}
\label{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields}\index{\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields_a3ddb5eccda673979cc87be98d8116d80}{S\+C\+T\+R\+IM}\+: 8
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields}!S\+C\+T\+R\+IM@{S\+C\+T\+R\+IM}}
\index{S\+C\+T\+R\+IM@{S\+C\+T\+R\+IM}!\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+C\+T\+R\+IM}{SCTRIM}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c3\+::\+\_\+hw\+\_\+mcg\+\_\+c3\+\_\+bitfields\+::\+S\+C\+T\+R\+IM}\hypertarget{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields_a3ddb5eccda673979cc87be98d8116d80}{}\label{struct__hw__mcg__c3_1_1__hw__mcg__c3__bitfields_a3ddb5eccda673979cc87be98d8116d80}
\mbox{[}7\+:0\mbox{]} Slow Internal Reference Clock Trim Setting 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
