[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STLM75DS2F production of ST MICROELECTRONICS from the text:August 2010 Doc ID 13296 Rev 12 1/40\n1STLM75\nDigital temperature sensor and thermal watchdog\n Features \n■Measures temperatures from –55°C to +125°C \n(–67°F to +257°F)\n–±0.5°C (typ) accuracy\n–±2°C (max) accuracy from –25°C to +100 °C \n■Low operating current: 125 µA (typ)\n■No external components required\n■2-wire I2C/SMBus-compatible serial interface\n– Supports bus time-out feature\n– Selectable bus address allows connection \nof up to eight devices on the bus\n■Wide power supply range-operating voltage range: 2.7 V to 5.5 V\n■Conversion time is 150 ms (max)\n■Programmable temperature threshold and hysteresis set points\n■Pin- and software-compatible with LM75 (drop-in replacement)\n■Power-up defaults permit standalone operation as a thermostat\n■Shutdown mode to minimize power consumption\n■Output pin (open drain) can be configured for interrupt or comparator/thermostat mode (dual purpose event pin)\n■Packages:\n–S O 8\n– MSOP8 (TSSOP8)         SO8 \nMSOP8 \n(TSSOP8) \nwww.st.com\nContents STLM75\n2/40 Doc ID 13296 Rev 12Contents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n1.1 Serial communications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\n1.2 Temperature sensor output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71.3 Pin descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.3.1 SDA (open drain) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.3.2 SCL  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91.3.3 OS\n/INT (open drain)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.3.4 GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n1.3.5 A2, A1, A0  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91.3.6 V\nDD  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 9\n2 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Applications information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n2.2 Thermal alarm function  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2.3 Comparator mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122.4 Interrupt mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.5 Fault tolerance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.6 Shutdown mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142.7 Temperature data format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152.8 Bus timeout feature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3 Functional description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1 Registers and register set formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1.1 Command/pointer register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1.2 Configuration register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.1.3 Temperature register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.1.4 Overlimit temperature register (T\nOS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.1.5 Hysteresis temperature register (THYS) . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.2 Power-up default conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.3 Serial interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4 2-wire bus characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.1 Bus not busy  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.2 Start data transfer  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nSTLM75 Contents\nDoc ID 13296 Rev 12 3/403.4.3 Stop data transfer  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.4.4 Data valid . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213.4.5 Acknowledge  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.5 READ mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.6 WRITE mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n4 Typical operating char acteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n5 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n6 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n7 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n8 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n9 Package marking information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n10 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nList of tables STLM75\n4/40 Doc ID 13296 Rev 12List of tables\nTable 1. Signal names  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nTable 2. Fault tolerance setting  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 14\nTable 3. Relationship between temperature and digital output. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15Table 4. Command/pointer register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTable 5. Register pointers selection summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 7\nTable 6. Configuration register format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 17\nTable 7. Temperature register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 8. T\nOS and THYS register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nTable 9. STLM75 serial bus slave addresses. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20Table 10. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nTable 11. Operating and AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Table 12. DC and AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 13. AC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 14. SO8 – 8-lead plastic small outline package mechanical data. . . . . . . . . . . . . . . . . . . . . . . 33Table 15. MSOP8 (TSSOP8) – 8-lead, thin shrink small outline (3 mm x 3 mm) package \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 34\nTable 16. Carrier tape dimensions for SO8 and MSOP8 (TSSOP8) packages . . . . . . . . . . . . . . . . . 35Table 17. Reel dimensions for 12 mm carrier tape - SO8 and MSOP8 (TSSOP8) packages . . . . . . 36Table 18. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 37\nTable 19. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nSTLM75 List of figures\nDoc ID 13296 Rev 12 5/40List of figures\nFigure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 7\nFigure 2. Connections (SO8 and MSOP8/TSSOP8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8Figure 3. Functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 8\nFigure 4. Typical 2-wire interface connections diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11Figure 5. OS\n output temperature response diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nFigure 6. Serial bus data transfer sequence  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nFigure 7. Acknowledgement sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22\nFigure 8. Slave address location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 23\nFigure 9. Typical 2-byte READ from preset pointer location (e.g. temp - TOS, THYS) . . . . . . . . . . . . 24\nFigure 10. Typical pointer set followed by an immediate READ for 2-byte register (e.g. temp). . . . . . 24Figure 11. Typical 1-byte READ from the configuration register with preset pointer . . . . . . . . . . . . . . 24Figure 12. Typical pointer set followed by an immediate READ from the configuration register . . . . . 25Figure 13. Configuration register WRITE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 25\nFigure 14. T\nOS and THYS WRITE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nFigure 15. Temperature variation vs. voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 27\nFigure 16. Bus timing requirements sequence  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 17. SO8 – 8-lead plastic small outline package mechanical drawing . . . . . . . . . . . . . . . . . . . . 33Figure 18. MSOP8 (TSSOP8) – 8-lead, thin shrink small outline (3 mm x 3 mm) package \nmechanical drawing  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nFigure 19. Carrier tape for SO8 and MSOP8 (TSSOP8) packages. . . . . . . . . . . . . . . . . . . . . . . . . . . 35Figure 20. Reel schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 36\nFigure 21. Device topside marking information (SO8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38Figure 22. Device topside marking information (MSOP8/TSSOP8). . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nDescription STLM75\n6/40 Doc ID 13296 Rev 121 Description\nThe STLM75 is a high-precision digital CMOS temperature sensor IC with a sigma-delta \ntemperature-to-digital converter and an I2C-compatible serial digital interface. It is targeted \nfor general applications such as personal computers, system thermal management, electronics equipment, and industrial controllers, and is packaged in the industry standard 8-lead TSSOP and SO8 packages.\nThe device contains a band gap temperatur e sensor and 9-bit ADC which monitor and \ndigitize the temperature to a resolution up to 0.5 °C. The STLM75 is typically accurate to (±3 °C - max) over the full temperature measurement range of –55 °C to 125 °C with ±2 °C accuracy in the –25 °C to +100 °C range. The STLM75 is pin-for-pin and software compatible with the LM75B.\nThe STLM75 is specified for operating at supply voltages from 2.7 V to 5.5 V. Operating at \n3.3 V, the supply current is typically (125 µA).\nThe on-board sigma-delta analog-to-digital converter (ADC) converts the measured \ntemperature to a digital value that is calibrated in degrees centigrade; for Fahrenheit applications a lookup table or conversion routine is required.\nThe STLM75 is factory-calibrated and requires no external components to measure \ntemperature.\n1.1 Serial communications\nThe STLM75 has a simple 2-wire I2C-compatible digital serial interface which allows the \nuser to access the data in the temperature register at any time. It communicates via the serial interface with a master controller which operates at speeds up to 400 kHz. Three pins (A0, A1, and A2) are available for address selection, and enable the user to connect up to 8 devices on the same bus without address conflict.\nIn addition, the serial interface gives the user easy access to all STLM75 registers to \ncustomize operation of the device.\nSTLM75 Description\nDoc ID 13296 Rev 12 7/401.2 Temperature sensor output\nThe STLM75 temperature sensor has a dedicated open drain overlimit signal/interrupt \n(OS/INT) output which features a thermal alarm function. This function provides a user-\nprogrammable trip and turn-off temperature. It can operate in either of two selectable modes:\n● Comparator mode , and\n● Interrupt mode .\nAt power-up the STLM75 immediately begins measuring the temperature and converting \nthe temperature to a digital value.\nThe measured temperature value is compared with a temperature limit (which is stored in \nthe 16-bit (TOS) READ/WRITE register), and the hysteres is temperature (which is stored in \nthe 16-bit (THYS) READ/WRITE register). If the measured value exceeds these limits, the \nOS/INT pin is activated (see Figure 3 on page 8  and Table 2 on page 14 ).\nNote: See Pin descriptions on page 9  for details.\nFigure 1. Logic diagram\n1. SDA and OS /INT are open drain.AI11899SDA(1)VDD\nSTLM75\nGNDSCLOS/INT(1)\nA0\nA1\nA2\nDescription STLM75\n8/40 Doc ID 13296 Rev 12         \nFigure 2. Connections (SO8 and MSOP8/TSSOP8)\n1. SDA and OS /INT are open drain.\nFigure 3. Functional block diagramTable 1. Signal names\nPin Sym Type/direction Description\n1S D A(1)\n1. SDA and OS /INT are open drain.Input/output Serial data input/output\n2 SCL Input Serial clock input3O S\n/INT(1)Output Overlimit signal/interrupt alert output\n4 GND Supply ground Ground\n5A2 Input Address2 input\n6A1 Input Address1 input\n7A0 Input Address0 input\n8VDD Supply power Supply voltage (2.7 V to 5.5 V)\n1\nA2 GNDA1A0 SCLSDA(1)VDD\nOS/INT(1)\nAI118412\n348\n765\nAI11833aTemperature\nSensor and\nAnalog-to-Digital\nConverter (ADC)\nΣ-Δ\nA1A0VDD\nA2\nGNDConfiguration Register\nSDA\nSCLOS/INT\n2-wire I2C InterfacePointer Register\nControl and Logic\nComparatorTemperature Register\nTHYS Set Point Register\nTOS Set Point Register\nSTLM75 Description\nDoc ID 13296 Rev 12 9/401.3 Pin descriptions\nSee Figure 1 on page 7  and Table 1 on page 8  for a brief overview of the signals connected \nto this device.\n1.3.1 SDA (open drain)\nThis is the serial data input/output pin for the 2-wire serial communication port.\n1.3.2 SCL\nThis is the serial clock input pin for the 2-wire serial communication port.\n1.3.3 OS /INT (open drain)\nThis is the overlimit signal/interrupt alert outp ut pin. It is open drain, so it needs a pull-up \nresistor. In Interrupt mode, it outputs a pulse whenever the measured temperature exceeds the programmed threshold (T\nOS). It behaves as a thermostat, toggling to indicate whether \nthe measured temperature is above or below the threshold and hysteresis (THYS).\n1.3.4 GND\nGround; it is the reference for the power supply. It must be connected to system ground.\n1.3.5 A2, A1, A0\nA2, A1, and A0 are selectable address pins for the 3 LSBs of the I2C interface address. \nThey can be set to VDD or GND to provide 8 unique address selections.\n1.3.6 VDD\nThis is the supply voltage pin, and ranges from +2.7 V to +5.5 V.\nOperation STLM75\n10/40 Doc ID 13296 Rev 122 Operation\nAfter each temperature measurement and analog-to-digital conversion, the STLM75 stores \nthe temperature as a 16-bit two’s complement number (see Table 5: Register pointers \nselection summary on page 17 ) in the 2-byte temperature register (see Table 7 on page 18 ). \nThe most significant bit (S) indicates if the temperature is positive or negative:\n● for positive numbers S = 0, and\n● for negative numbers S = 1.\nThe most recently converted digital measurement can be read from the temperature register \nat any time. Since temperature conversions are performed in the background, reading the temperature register does not affect the operation in progress.\nThe temperature data is provided by the 9 MSBs (bits 15 through 7). Bits 6 through 0 are \nunused. Table 3 on page 15  gives examples of the digital output data and corresponding \ntemperatures. The data is compared to the values in the T\nOS and THYS registers, and then \nthe OS  is updated based on the result of the comparison and the operating mode.\nThe alarm fault tolerance is controlled by the FT 1 and FT0 bits in the configuration register. \nThey are used to set up a fault queue. This prevents false tripping of the OS /INT pin when \nthe STLM75 is used in a noisy environment (see Table 3 on page 15 ).\nThe active state of the OS  output can be changed via the polarity bit (POL) in the \nconfiguration register. The power-up default is active-low.\nIf the user does not wish to use the ther mostat capabilities of  the STLM75, the OS  output \nshould be left floating.\nNote: If the thermostat is not used, the TOS and THYS registers can be used for general storage of \nsystem data.\nSTLM75 Operation\nDoc ID 13296 Rev 12 11/402.1 Applications information\nSTLM75 digital temperature sensors are optimal for thermal management and thermal \nprotection applications. They require no external components for operations except for pull-up resistors on SCL, SDA, and OS\n/INT outputs. A 0.1 µF bypass capacitor on VDD is \nrecommended. The sensing device of STLM75 is the chip itself. The typical interface connection for this type of digital sensor is shown in Figure 4 on page 11 .\nIntended applications include:\n● System thermal management\n● Computers/disk drivers\n● Electronics/test equipment\n● Power supply modules\n● Consumer products\n● Battery management\n● Fax/printers management\n● Automotive\nFigure 4. Typical 2-wire interface connections diagram\n1. SDA and OS /INT are open drain.AI12200Pull-up\nVDD\nO.S./INT(1)VDDVDD\nMaster\nDevice0.1μF\nSTLM75\nSCL\nGNDSDA(1)Pull-up\nVDD\n10kΩ10kΩ 10kΩ\nA0\nA1\nA2I2C Address = 1001000 (1001A2A1A0)\nOperation STLM75\n12/40 Doc ID 13296 Rev 122.2 Thermal alarm function\nThe STLM75 thermal alarm function provides user-programmable ther mostat capability and \nallows the STLM75 to function as a standalone thermostat without using the serial interface. The OS\n output is the alarm output. This signal is an open drain output, and at power-up, this \npin is configured with active-low polarity by default.\n2.3 Comparator mode\nIn comparator mode, each time a temperature-to-digital (T -to-D) conversion occurs, the new digital temperature is compared to the value stored in the T\nOS and THYS registers. If a fault \ntolerance number of consecutive temperature measurements are greater than the value stored in the T\nOS register, the OS  output will be asserted.\nFor example, if the FT1 and FT0 bits are equal to “10” (fault tolerance = 4), four consecutive \ntemperature measurements must exceed TOS to activate the OS  output. Once the OS  \noutput is active, it will remain active until the first time the meas ured temper ature drops \nbelow the temperature stored in the THYS register.\nWhen the thermostat is in comparator mode, the OS  can be programmed to operate with \nany amount of hysteresis. The OS  output becomes active when the measured temperature \nexceeds the TOS value a consecutive number of times as defined by the FT1 and FT0 fault \ntolerance (FT) bits in the configuration register. The OS  then becomes inactive when the \ntemperature falls below the value stored in THYS register for a consecutive number of times \nas defined by the fault tolerance bits (FT1 and FT0). Putting the device into shutdown mode does not clear OS\n in comparator mode.\nSTLM75 Operation\nDoc ID 13296 Rev 12 13/402.4 Interrupt mode\nIn interrupt mode, the OS  output first becomes active when the measured temperature \nexceeds the TOS value a consecutive number of times as determined by the FT value in the \nconfiguration register. Once activated, the OS  can only be cleared by either putting the \nSTLM75 into shutdown mode or by reading from any register (temperature, configuration, T\nOS, or THYS) on the device. Once the OS  has been deactivated, it will only be reactivated \nwhen the measured temperature falls below the THYS value a consecutive number of times \nequal to the FT value. Figure 5  illustrates typical OS  output temperature response.\nNote: The OS  can only be cleared by putting the device into shutdown mode or reading any \nregister. Thus, this interrupt/clear process is cyclical between the TOS and THYS events (i.e., \nTOS, clear, THYS, clear, TOS, clear, THYS, clear, and so forth). These interrupt mode resets \nof the OS /INT pin occur only when the STLM75 is read or placed into shutdown mode. \nOtherwise, OS /INT would remain active independently for any event.\nFigure 5. OS  output temperature response diagram\n1. These interrupt mode resets of O.S. occur only when STLM75 is read or placed in shutdown. Otherwise, \nO.S. would remain active indefinitely for any event.\n/MT40/MT49/MT41 /MT40/MT49/MT41 /MT40/MT49/MT41\nOperation STLM75\n14/40 Doc ID 13296 Rev 122.5 Fault tolerance\nFor both comparator and interrupt modes, the alarm “fault tolerance” setting plays a role in \ndetermining when the OS  output will be activated. Fault to lerance refers to the number of \nconsecutive times an error condition must be detected before the user is notified. Higher fault tolerance settings can help eliminate fals e alarms caused by noise in the system. The \nalarm fault tolerance is controlled by the bits (4 and 3) in the configuration register. These bits can be used to set the fault tolerance to 1, 2, 4, or 6 as shown in Table 2 . At power-up, \nthese bits both default to logic \'0\'.\n         \nNote: OS  output will be asserted one tCONV after fault tolerance is met, provided that the error \ncondition remains.\n2.6 Shutdown mode\nFor power-sensitive applications, the STLM75 offers a low-power shutdown mode. The SD bit in the configuration register controls shutdown mode. When SD is changed to logic \'1,\' the conversion in progress will be completed and the result stored in the temperature \nregister, after which the STLM75 will go in to a low-power standby state. The OS\n output will \nbe cleared if the thermostat is operating in Interrupt mode and the OS  will remain \nunchanged in comparator mode. The 2-wire interface remains operational in shutdown mode, and writing a \'0\' to the SD bit returns the STLM75 to normal operation.Table 2. Fault tolerance setting\nFT1 FT0 STLM75 (consecutive faults) Comments\n0 0 1 Power-up default\n01 210 4\n11 6\nSTLM75 Operation\nDoc ID 13296 Rev 12 15/402.7 Temperature data format\nTable 3  shows the relationship between the output digital data and the external temperature. \nTemperature data for the temperature, TOS, and THYS registers is represented as a 9-bit, \ntwo’s complement word.\nThe left-most bit in the output data stream contains temperature polarity information for \neach conversion. If the sign bit is \'0\', the temperature is positive and if the sign bit is \'1,\' the temperature is negative.\n         \n2.8 Bus timeout feature\nThe STLM75 supports an SMBus compatible ti meout function which will reset the serial \nI2C/SMBus interface if SDA is held low for a period greater than the timeout duration \nbetween a START and STOP condition. If this  occurs, the device will release the bus and \nwait for another START condition.Table 3. Relationship between temperature and digital output\nTemperatureDigital output\nBinary HEX\n+125 °C 0 1111 1010 0FAh\n+25 °C 0 0011 0010 032h\n+0.5 °C 0 0000 0001 001h\n0 °C 0 0000 0000 000h\n–0.5 °C 1 1111 1111 1FFh\n–25 °C 1 1100 1110 1CEh\n–40 °C 1 1011 0000 1B0h–55 °C 1 1001 0010 192h\nFunctional description STLM75\n16/40 Doc ID 13296 Rev 123 Functional description\nThe STLM75 registers have unique pointer designations which are defined in Table 5 on \npage 17 . Whenever any READ/WRITE operation to the STLM75 register is desired, the user \nmust “point” to the device register to be accessed.\nAll of these user-accessible registers can be accessed via the digital serial interface at \nanytime (see Serial interface on page 20 ), and they include:\n● Command register/address pointer register\n● Configuration register\n● Temperature register\n● Overlimit signal temperature register (TOS)\n● Hysteresis temperature register (THYS)\n3.1 Registers and register set formats\n3.1.1 Command/pointer register\nThe most significant bits (MSBs) of the command register must always be zero. Writing a \'1\' \ninto any of these bits will caus e the current operation to be te rminated (bit 2 through bit 7 \nmust be kept \'0\', see Table 4 ).\nThe command register retains pointer information between operations (see Table 5 ). \nTherefore, this register only needs to be up dated once for consecutive READ operations \nfrom the same register. All bits in the command register default to \'0\' at power-up.Table 4. Command/pointer register format\nMSB  LSB\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n000000 P 1 P 0\nPointer/register\nselect bits\nSTLM75 Functional description\nDoc ID 13296 Rev 12 17/40         \n3.1.2 Configuration register\nThe configuration register is used to store the device settings such as device operation \nmode, OS  operation mode, OS  polarity, and OS  fault queue.\nThe configuration register allows the user to program various options such as thermostat \nfault tolerance, thermostat polarity, thermostat operating mode, and shutdown mode. The user has READ/WRITE access to all of the bits in the configuration register except the MSB (Bit7), which is reserved as a “Read only” bit (see Table 6 ). The entire register is volatile and \nthus powers-up in its default state only.\n         Table 5. Register pointers selection summary\nPointer \nvalue \n(H)P1 P0 Name DescriptionWidth \n(bits)Type \n(R/W)Power-on \ndefaultComments\n00 0 0 TEMPTemperature \nregister16Read-\nonlyN/A To store measured temperature data\n01 0 1 CONFConfiguration \nregister8R / W 0 0\n02 1 0 THYSHysteresis \nregister16 R/W 4B00 Default = 75 °C\n03 1 1 TOSOvertemperature \nshutdown16 R/W 5000Set point for overtemperature \nshutdown (TOS) limit default = 80 °C\nTable 6. Configuration register format\nByteMSB  LSB\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nSTLM75 Reserved 0 0 FT1 FT0 POL M SD\nD e f a u l t 00000000\nKeys: SD = shutdown control bit FT1 = fault tolerance1 bit\nM = thermostat mode(1)Bit 5 = must be set to \'0\'.\nPOL = output polarity(2)Bit 6 = must be set to \'0\'.\nFT0 = fault tolerance0 bit Bit 7 = must be set to \'0\'. Reserved.\n1. Indicates operation mode; 0 = comparator mode, and 1 = interrupt mode (see Comparator mode  and Interrupt mode on \npage 13 ).\n2. The OS  is active-low (\'0\').\nFunctional description STLM75\n18/40 Doc ID 13296 Rev 123.1.3 Temperature register\nThe temperature register is a two-byte (16-bit) “Read only” register (see Table 7 on \npage 18 ). Digital temperatures from the T-to-D converter are stored in the temperature \nregister in two’s complement format, and the contents of this register are updated each time the T -to-D conversion is finished.\nThe user can read data from the temperature register at any time. When a T -to-D \nconversion is completed, the new data is loaded into a comparator buffer to evaluate fault conditions and will update  the temperature regist er if a read cycle is not ongoing. If a READ \nis ongoing, the previous temperature will be read. Accessing the ST LM75 continuously \nwithout waiting at least one conversion time between co mmunications will prevent the \ndevice from updating the temperature register with a new temperature conversion result. Consequently, the STLM75 should not be accessed continuously with a wait time of less than t\nCONV  (max).\nAll unused bits following the digital temper ature will be zero. The MSB position of the \ntemperature register always contains the sign bit for the digital temperature, and Bit14 contains the temperature MSB. All bits in the temperature register default to zero at power-up.\n         \nNote: These are comparable formats to the LM75.\n3.1.4 Overlimit temp erature register (TOS)\nThe TOS register is a two-byte (16-bit) READ/WRITE register that stores the user-\nprogrammable upper trip-point temperature for the thermal alarm in two’s complement format (see Table 8 on page 19 ). This register defaults to 80 °C at power-up (i.e., 0101 0000 \n0000 0000).\nThe format of the T\nOS register is identical to that of the temperature register. The MSB \nposition contains the sign bit for the digital temperature and Bit14 contains the temperature \nMSB.\nFor 9-bit conversions, the trip-point temperature is defined by the 9 MSBs of the TOS \nregister, and all remaining bits are “Don’t cares”.Table 7. Temperature register format\nBytes HS byte LS byte\nBitsMSB  TMSB TLSB LSB\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSTLM75TD8 \n(Sign)TD7 \n(TMSB)TD\n6TD\n5TD\n4TD\n3TD\n2TD\n1TD0 \n(TLSB)000000 0\nKeys: SB = two’s complement sign bit\nTMSB = temperature MSBTLSB = temperature LSB\nTDx = temperature data bits\nSTLM75 Functional description\nDoc ID 13296 Rev 12 19/403.1.5 Hysteresis temperature register (THYS)\nTHYS register is a two-byte (16-bit) READ/WRITE register that stores the user-\nprogrammable lower trip-point temperature for the thermal alarm in two’s complement \nformat (see Table 8 ). This register defaults to 75 °C at power-up (i.e., 0100 1011 0000 \n0000).\nThe format of this register is the same as that of the temperature register. The MSB position \ncontains the sign bit for the digital temper ature and bit14 contains the temperature MSB.\n         \nNote: These are comparable formats to the DS75 and LM75.\n3.2 Power-up default conditions\nThe STLM75 always powers up in the following default states:\n● Thermostat mode = comparator mode\n● Polarity = active-low\n● Fault tolerance = 1 fault (i.e., relevant bits set to \'0\' in the configuration register)\n● TOS = 80 °C\n● THYS = 75 °C\n● Register pointer = 00 (temperature register)\nNote: After power-up these conditions can be reprogrammed via the serial interface.Table 8. TOS and THYS register format\nBytes HS byte LS byte\nBitsMSB  TMSB TLSB LSB\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nSTLM75 SB TMSB TD TD TD TD TD TD9-bit \nTLSB000000 0\nKeys: SB = two’s complement sign bit\nTMSB = temperature MSB\nTLSB = temperature LSBTD = temperature data\nFunctional description STLM75\n20/40 Doc ID 13296 Rev 123.3 Serial interface\nWriting to and reading from the STLM75 registers is accomplished via the two-wire serial \ninterface protocol which requires that one devi ce on the bus initiates and controls all READ \nand WRITE operations. This device is called th e “master” device. The master device also \ngenerates the SCL signal which provides the clock signal for all other devices on the bus. These other devices on the bus are called “sla ve” devices. The STLM75 is a slave device \n(see Table 9 ). Both the master and slave devices can send and receive data on the bus.\nDuring operations, one data bit is transmitted per clock cycle. All operations follow a \nrepeating, nine-clock-cycle pattern that consists of eight bits (one byte) of transmitted data followed by an acknowledge (ACK) or not acknowledge (NACK) from the receiving device.\nNote: There are no unused clock cycles during any operation, so there must not be any breaks in \nthe data stream and ACKs/NACKs during data transfers. Consequently, having too few clock cycles can lead to incorrect operation if an inadvertent 8-bit READ from a 16-bit register occurs. So, the entire word must be transferred out regardless of the superflous trailing zeroes.\n         \n3.4 2-wire bus characteristics\nThe bus is intended for communication between di fferent ICs. It consists of two lines: a bi-\ndirectional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.\nThe following protocol has been defined:\n● Data transfer may be initiated only when the bus is not busy.\n● During data transfer, the data line must remain stable whenever the clock line is high. \n● Changes in the data line, while the clock lin e is high, will be interpreted as control \nsignals.\nAccordingly, the following bus conditions have been defined (see Figure 6 on page 21 ):\n3.4.1 Bus not busy\nBoth data and clock lines remain high.\n3.4.2 Start data transfer\nA change in the state of the data line, from high to low, while the clock is high, defines the \nSTART condition.\n3.4.3 Stop data transfer\nA change in the state of the data line, from low to high, while the clock is high, defines the \nSTOP condition.Table 9. STLM75 serial bus slave addresses\nMSB  LSB\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n1 0 0 1 A2 A1 A0 R/W\nSTLM75 Functional description\nDoc ID 13296 Rev 12 21/403.4.4 Data valid\nThe state of the data line represents valid data when after a start condition, the data line is \nstable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data.\nEach data transfer is initiated with a start co ndition and terminated with a stop condition. \nThe number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.\nBy definition a device that gives out a message is called “transmitter”,  the receiving device \nthat gets the message is called “receiver”. Th e device that controls the message is called \n“master”. The devices that are controlled by the master are called “slaves”.\nFigure 6. Serial bus data transfer sequence\nAI005 87DATA CLOCKDATA LINE\nSTABLE\nDATA VALID\nSTART\nCONDITIONCHANGE OF\nDATA ALLOWEDSTOP\nCONDITION\nFunctional description STLM75\n22/40 Doc ID 13296 Rev 123.4.5 Acknowledge\nEach byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low \nlevel put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse (see Figure 7 ). A slave receiver which is addressed is obliged to \ngenerate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.\nThe device that acknowledges has to pull down the SDA line during the acknowledge clock \npulse in such a way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line high to enable the master to generate the STOP condition.\nFigure 7. Acknowledgement sequence\nAI00601DATA OUTPUT\nBY RECEIVERDATA OUTPUTBY TRANSMITTERSCL FROM\nMASTERSTARTCLOCK PULSE FOR\nACKNOWLEDGEMENT\n12 89\nMSB LSB\nSTLM75 Functional description\nDoc ID 13296 Rev 12 23/403.5 READ mode\nIn this mode the master reads the STLM75 slave after setting the slave address (see \nFigure 8 ). Following the WRITE mode control bit (R/W =0) and the acknowledge bit, the word \naddress \'An\' is written to the on-chip address pointer.\nThere are two READ modes:\n● Preset pointer locations (e.g. temperature, TOS and THYS registers), and\n● Pointer setting (the pointer has to be set for the register that is to be read)\nNote: The temperature register pointer is usually the default pointer.\nThese modes are shown in the READ mo de typical timing diagrams (see Figure 9 , \nFigure 10 , and Figure 11 ).\nFigure 8. Slave address location\nAI12226R/W\nSLAVE ADDRESS START A\n0 1 A2 A1 A0 10MSB\nLSB\nFunctional description STLM75\n24/40 Doc ID 13296 Rev 12Figure 9. Typical 2-byte READ from preset pointer location (e.g. temp - TOS, THYS)\nFigure 10. Typical pointer set followed by an immediate READ for 2-byte register (e.g. temp)\nFigure 11. Typical 1-byte READ from the configuration register with preset pointerAI1222711 91 99\n1\nStart\nby\nMasterAddress Byte Most Significant Data Byte Least Significant Data Byte\nACK\nby\nSTLM75ACK\nby\nMasterNo ACK\nby\nMasterStop\nCond.\nby\nMaster0 0 1 A2 A1 A0 R/W D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0\nAI1222811 91 99\n1\nRepeat\nStart\nby\nMasterAddress Byte Most Significant Data Byte Least Significant Data Byte\nACK\nby\nSTLM75ACK\nby\nMasterNo ACK\nby\nMasterStop\nCond.\nby\nMaster0 0 1 A2 A1 A0 R/W D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D011 99\n1\nStart\nby\nMasterAddress Byte Pointer Byte\nACK\nby\nSTLM75ACK\nby\nSTLM750 0 1 A2 A1 A0 R/W 0 0 0 0 0 0 D1 D0\n11 99\n1\nStart\nby\nMasterAddress Byte Data Byte\nACK\nby\nSTLM75No ACK\nby\nMasterStop\nCond.\nby\nMaster0 0 1 A2 A1 A0 R/W D7 D6 D5 D4 D3 D2 D1 D0\nAI12229\nSTLM75 Functional description\nDoc ID 13296 Rev 12 25/403.6 WRITE mode\nIn this mode the master transmitter transmits to the STLM75 slave receiver. Bus protocol is \nshown in Figure 12 . Following the START condition and slave address, a logic \'0\' (R/W  = 0) \nis placed on the bus and indicates to the addr essed device that word  address will follow and \nis to be written to the on-chip address pointer.\nThese modes are shown in the WRITE mo de typical timing diagrams (see Figure 12 , and \nFigure 13 , and Figure 14 ).\nFigure 12. Typical pointer set followed by an immediate READ from the \nconfiguration register\nFigure 13. Configuration register WRITEAI1223019 19\nRepeat\nStart\nby\nMasterACK\nby\nSTLM75No ACK\nby\nSTLM75Stop\nCond.\nby\nMaster1 0 0 1 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0R/W\nAddress Byte Data Byte11 99\n1\nStart\nby\nMasterAddress Byte Pointer Byte\nACK\nby\nSTLM75ACK\nby\nSTLM750 0 1 A2 A1 A0 R/W 0 0 0 0 0 0 D1 D0\nAI1223111 99 1 9\n1\nStart\nby\nMasterAddress Byte Pointer Byte\nACK\nby\nSTLM75ACK\nby\nSTLM75ACK\nby\nSTLM75Stop\nCond.\nby\nMaster0 0 1 A2 A1 A0 R/W 0 0 0 0 0 0 0 0 0 D4 D3 D2 D1 D0 D1 D0\nConfiguration Byte\nFunctional description STLM75\n26/40 Doc ID 13296 Rev 12Figure 14. TOS and THYS WRITE\nAI1223219 19\nACK\nby\nSTLM75ACK\nby\nSTLM75Stop\nCond.\nby\nMasterD7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0\nMost Significant Data Byte Least Significant Data Byte11 99\n1\nStart\nby\nMasterAddress Byte Pointer Byte\nACK\nby\nSTLM75ACK\nby\nSTLM750 0 1 A2 A1 A0 R/W 0 0 0 0 0 0 D1 D0\nSTLM75 Typical operating characteristics\nDoc ID 13296 Rev 12 27/404 Typical operating characteristics\nFigure 15. Temperature variation vs. voltage\n–60–40–20020406080100120140\n23456–20\n0.5\n85\n110\nVoltage (V)Temperature  (°C)\n125\nAI12258\nMaximum ratings STLM75\n28/40 Doc ID 13296 Rev 125 Maximum ratings\nStressing the device above the ratings listed in the absolute maximum ratings table may \ncause permanent damage to the device. These are stress ratings only and operation of the \ndevice at these or any other conditions above those indicated in the operating sections of this specification is not imp lied. Exposure to absolute ma ximum rating conditions for \nextended periods may affect device reliability. \n         Table 10. Absolute maximum ratings\nSymbol Parameter Value Unit\nTSTG Storage temperature (VCC off, VBAT off) –60 to 150 °C\nTSLD(1)Lead solder temperature for 10 seconds 260 °C\nVIO Input or output voltage VCC +0.5 V\nVDD Supply voltage 7.0 V\nVOUT Output voltage VDD + 0.5 V\nIO Output current 10 mA\nPD Power dissipation 320 mW\nθJA Thermal resistanceSO8 128.4 °C/W\nMSOP8 (TSSOP8) 216.3 °C/W\n1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.\nSTLM75 DC and AC parameters\nDoc ID 13296 Rev 12 29/406 DC and AC parameters\nThis section summarizes the operating measurement conditions, and the DC and AC \ncharacteristics of the device. The parameters in the DC and AC characteristics tables that \nfollow, are derived from tests performed under the measurement conditions summarized in Table 11 . Designers should check that the operating conditions in their circuit match the \noperating conditions when relying on the quoted parameters.\n         Table 11. Operating and AC measurement conditions\nParameter Conditions Unit\nVDD supply voltage 2.7 to 5.5 V\nAmbient operating temperature (TA) –55 to 125 °C\nInput rise and fall times ≤ 5n s\nInput pulse voltages 0.2 to 0.8VCC V\nInput and output timing reference voltages 0.3 to 0.7VCC V\nDC and AC parameters STLM75\n30/40 Doc ID 13296 Rev 12         Table 12. DC and AC characteristics\nSym Description Test condition(1)\n1. Valid for ambient operating temperature: TA = –55 to 125 °C; VDD = 2.7 V to 5.5 V (except where noted).Min Typ(2)\n2. Typical number taken at VDD = 3.0 V, TA = 25 °CMax Unit\nVDD Supply voltage TA = –55 to +125 °C 2.7 5.5 V\nIDDVDD supply current, active \ntemperature conversionsVDD = 3.3 V 125 150 µA\nVDD supply current, \ncommunication onlyTA = 25 °C 70 100 µA\nIDD1Shutdown mode supply \ncurrent, serial port inactiveTA = 25 °C 1.0 µA\nAccuracy for corresponding \nrange 2.7 V ≤ VDD ≤ 5.5 V–25 °C < TA < 100 ±0.5 ±2.0 °C\n–55 °C < TA < 125 ±0.5 ±3.0 °C\nResolution9-bit \ntemperature data0.5 °C/LSB\n9b i t s\ntCONV Conversion time 9 150 ms\nTOS Overtemperature shutdown Default value 80 °C\nTHYS Hysteresis Default value 75 °C\nVOL1OS saturation voltage \n(VDD = 5V)4 mA sink current 0.5 V\nVIH Input logic highDigital pins\n(SCL, SDA, A2-A0)0.7 x VDD VDD + 0.5 V\nVIL Input logic low Digital pins –0.45 0.3 x VDD V\nVOL2 Output logic low (SDA) IOL2 = 3 mA 0.4 V\nCIN Capacitance 5 pF\nSTLM75 DC and AC parameters\nDoc ID 13296 Rev 12 31/40Figure 16. Bus timing requirements sequence\n         Table 13. AC characteristics\nSym Parameter(1)(2)\n1. Valid for ambient operating temperature: TA = –55 to 125 °C; VDD = 2.7 V to 5.5 V (except where noted).\n2. Devices are tested at maximum clock frequency of 400 kHz.Min Max Unit\nfSCL SCL clock frequency 0 400 kHz\ntBUF Time the bus must be free before a new transmission can start 1.3 µs\ntF SDA and SCL fall time 300 ns\ntHD:DAT(3)\n3. Transmitter must internally provide a hold time to bridge the undefined region (300 ns max) of the falling \nedge of SCL.Data hold time 0 µs\ntHD:STASTART condition hold time \n(after this period the first clock pulse is generated)600 ns\ntHIGH Clock high period 600 ns\ntLOW Clock low period 1.3 µs\ntR SDA and SCL rise time 300 ns\ntSU:DAT Data setup time 100 ns\ntSU:STASTART condition setup time \n(only relevant for a repeated start condition)600 ns\ntSU:STO STOP condition setup time 600 ns\ntTIME-OUT SDA time low for reset of serial interface(4)\n4. For SMBus compatibility, the STLM75 supports bus ti me-out. Holding the SDA line low for a time greater \nthan time-out will cause the STLM75 to reset the SDA to  the idle state of serial bus communication (SDA \nset to high).75 325 msAI005 89SDA\nPtSU:STO tSU:STAtHD:STA\nSRSCL\ntSU:DATtF\ntHD:DATtR\ntHIGH\ntLOWtHD:STA tBUF\nS P\nPackage mechanical data STLM75\n32/40 Doc ID 13296 Rev 127 Package mechanical data\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions and product status are available at: www.st.com . \nECOPACK® is an ST trademark.\nSTLM75 Package mechanical data\nDoc ID 13296 Rev 12 33/40Figure 17. SO8 – 8-lead plastic small outline package mechanical drawing\nNote: Drawing is not to scale.\n         SO-AE18ccc\nb\neA\nDc\n1Eh x 45˚\nA2\nk0.25 mm\nL\nL1A1GAUGE PLANE\nTable 14. SO8 – 8-lead plastic small outline package mechanical data\nSymmm inches\nTyp Min Max Typ Min Max\nA1 . 7 5 0 . 0 6 9\nA1 0.10 0.25 0.004 0.010\nA2 1.25 0.049\nb 0.28 0.48 0.011 0.019\nc 0.17 0.23 0.007 0.009\nccc 0.10 0.004\nD 4.90 4.80 5.00 0.193 0.189 0.197\nE 6.00 5.80 6.20 0.236 0.228 0.244\nE1 3.90 3.80 4.00 0.154 0.150 0.157\ne1 . 2 7 0 . 0 5 0\nh 0.25 0.50 0.010 0.020\nk 0 °8 ° 0 °8 °\nL 0.40 0.127 0.016 0.050\nL1 1.04 0.041\nPackage mechanical data STLM75\n34/40 Doc ID 13296 Rev 12Figure 18. MSOP8 (TSSOP8) – 8-lead, thin shrink small outline (3 mm x 3 mm) \npackage mechanical drawing \nNote: Drawing is not to scale.\n         E3_ME18\ncccc\nLE E1D\nA2 Ak\ne b45\nA1\nL1L2\nTable 15. MSOP8 (TSSOP8) – 8-lead, thin shrink small outline (3 mm x 3 mm) \npackage mechanical data\nSymmm inches\nTyp Min Max Typ Min Max\nA1 . 1 0 0 . 0 4 3\nA1 0.00 0.15 0.000 0.006\nA2 0.85 0.75 0.95 0.034 0.030 0.037\nb 0.22 0.40 0.009 0.016\nc 0.08 0.23 0.003 0.009\nD 3.00 2.80 3.20 0.118 0.110 0.126\nE 4.90 4.65 5.15 0.193 0.183 0.203\nE1 3.00 2.80 3.10 0.118 0.110 0.122\ne0 . 6 5 0 . 0 2 6\nL 0.60 0.40 0.80 0.024 0.016 0.032\nL1 0.95 0.037\nL2 0.25 0.010\nk 0 °8 ° 0 °8 °\nccc 0.10 0.004\nSTLM75 Package mechanical data\nDoc ID 13296 Rev 12 35/40Figure 19. Carrier tape for SO8 and MSOP8 (TSSOP8) packages\nT\nK0P1A0\nB0P2P0\nCENTER LINE S\nOF CAVITYWE\nFD\nTOP COVER\nTAPE\nUSER DIRECTION OF FEED\nAM03073v1\nTable 16. Carrier tape dimensions for SO8 and MSOP8 (TSSOP8) packages\nPackage W D E P0 P2 FA0 B0 K0 P1 TU n i tBulk\nQty\nSO812.00\n±0.301.50\n+0.10/\n–0.001.75\n±0.104.00\n±0.102.00\n±0.105.50\n±0.056.50\n±0.105.30\n±0.102.20\n±0.108.00\n±0.100.30\n±0.05mm 2500\nMSOP8\n(TSSOP8)12.00\n±0.301.50\n+0.10/\n–0.001.75\n±0.104.00\n±0.102.00\n±0.105.50\n±0.055.30\n±0.103.40\n±0.101.40\n±0.108.00\n±0.100.30\n±0.05mm 1000\nPackage mechanical data STLM75\n36/40 Doc ID 13296 Rev 12Figure 20. Reel schematic\nNote: The dimensions given in Table 17  incorporate tolerances that cover all variations on critical \nparametersADB\nFull radius Tape slot \nIn core for \nTape start \n2.5mm min.width G me asured \nAt hub C\nN40mm min. \nAcce ss hole \nAt slot loc ationT\nAM0492 8v1\nTable 17. Reel dimensions for 12 mm carrier tape - SO8 and MSOP8 (TSSOP8) packages\nPackageA \n(max)B\n(min)CD\n(min)N\n(min)GT\n(max)\nSO8330 mm\n(13-inch)1.5 mm13 mm\n± 0.2 mm20.2 mm 60 mm12.4 mm\n+ 2/–0 mm18.4 mm\nMSOP8 \n(TSSOP8)180 mm\n(7-inch)1.5 mm13 mm\n± 0.2 mm20.2 mm 60 mm12.4 mm\n+ 2/–0 mm18.4 mm\nSTLM75 Part numbering\nDoc ID 13296 Rev 12 37/408 Part numbering\nTable 18. Ordering information scheme\nFor other options, or for more information on any aspect of this device, please contact the \nST sales office nearest you.Example: STLM75 M 2 F\nDevice type\nSTLM75\nPackage\nM = SO8DS = MSOP8 (TSSOP8)\nTemperature range\n2 = –55 to 125 °C\nShipping method\nF = ECOPACK\n® package, tape & reel\nE = ECOPACK® package, tube\nPackage marking information STLM75\n38/40 Doc ID 13296 Rev 129 Package marking information\nFigure 21. Device topside marking information (SO8)\n1. Traceability codes\nFigure 22. Device topside marking information (MSOP8/TSSOP8)\n1. Traceability codesxxxxx(1)STLM75M2\nAM04934v1\nLM75\nxxxx(1)\nAM04935v1\nSTLM75 Revision history\nDoc ID 13296 Rev 12 39/4010 Revision history\n         \n         Table 19. Document revision history\nDate Revision Changes\n23-Dec-2005 1 Initial release.\n24-Feb-2006 2Updated template, characteristics (Figure 1, 2, 3, 4, 5, ; Table 1, 6, 8, \n11, 12, 13)\n06-Mar-2006 3 Updated characteristics (Figure 5; Table 11, 12, 13)\n28-Jul-2006 4 Updated figure 1 and 5\n22-Jan-2007 5Updated features (cover page), DC and AC characteristics ( Table 12 ), \npackage mechanical data ( Figure 17 , Figure 14 , Figure 18 , Table 15 ) \nand part numbering ( Table 18 ).\n01-Mar-2007 6Updated cover page (package information);  Section 2.3: Comparator \nmode ; Table 12 ; package mechanical data ( Figure 18 , and Table 15 ); \nand part numbering ( Table 18 ).\n06-Jun-2007 7Updated cover page, document status upgraded to full datasheet, \nupdated Table 13 .\n07-Jul-2008 8Minor text changes; added Section 2.8: Bus timeout feature ; updated \nSection 3.1.3: Temperature register .\n18-Jul-2008 9 Updated cover page and Table 18 .\n09-Apr-2009 10Updated Features , Table 10 , 12, 13, text in Section 7: Package \nmechanical data ; added tape and reel information Figure 19 , Table 16 ; \nminor reformatting.\n24-Mar-2010 11Updated Section 2.3 , Section 2.5 ; footnote 1 of Table 10 ; reformatted \ndocument.\n17-Aug-2010 12Updated Table 16 ; added Figure 20 , Table 17 , Section 9: Package \nmarking information ; minor textual changes.\nSTLM75\n40/40 Doc ID 13296 Rev 12         \n \nPlease Read Carefully:\nInformation in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST ”) reserve the\nright to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any\ntime, without notice.\nAll ST products are sold pursuant to ST’s terms and conditions of sale.Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST as sumes no\nliability whatsoever relating to the choice, selection or use of the ST products and services described herein.\nNo license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. I f any part of this\ndocument refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products\nor services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such\nthird party products or services or any intellectual property contained therein.\nUNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED\nWARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED\nWARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTI CULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS\nOF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.\nUNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT\nRECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITA RY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING\nAPPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,\nDEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVEGRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.\nResale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void\nany warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoev er, any\nliability of ST.\nST and the ST logo are trademarks or registered trademarks of ST in various countries.\nInformation in this document supersedes and replaces all information previously supplied.\nThe ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.\n© 2010 STMicroelectronics - All rights reserved\nSTMicroelectronics group of companies\nAustralia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Ital y - Japan - \nMalaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America\nwww.st.com\n'}]
!==============================================================================!
### Component Summary: STLM75DS2F

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage Range: 2.7 V to 5.5 V

- **Current Ratings:**
  - Operating Current: 125 µA (typical) at 3.3 V
  - Shutdown Mode Current: 1 µA (max)

- **Power Consumption:**
  - Active Mode: 125 µA (typ)
  - Communication Only: 70 µA (typ)
  - Shutdown Mode: 1 µA (typ)

- **Operating Temperature Range:**
  - -55°C to +125°C

- **Package Type:**
  - Available in SO8 and MSOP8 (TSSOP8)

- **Special Features or Notes:**
  - I2C/SMBus-compatible serial interface
  - Supports bus time-out feature
  - Programmable temperature threshold and hysteresis set points
  - Pin- and software-compatible with LM75 (drop-in replacement)
  - Shutdown mode to minimize power consumption
  - Open-drain output pin configurable for interrupt or comparator mode

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

**Description:**
The STLM75 is a high-precision digital temperature sensor IC that utilizes a sigma-delta temperature-to-digital converter and features an I2C-compatible serial digital interface. It is designed for general applications such as personal computers, system thermal management, electronics equipment, and industrial controllers. The device measures temperatures ranging from -55°C to +125°C with a typical accuracy of ±0.5°C and a maximum accuracy of ±2°C in the -25°C to +100°C range.

**Typical Applications:**
The STLM75 is suitable for various applications, including:
- System thermal management
- Computers and disk drives
- Electronics and test equipment
- Power supply modules
- Consumer products
- Battery management systems
- Automotive applications
- Thermal protection in printers and fax machines

This component is ideal for applications requiring precise temperature monitoring and control, making it a versatile choice for both consumer and industrial electronics.