<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en">
<head>
<style>
body { background: #FFFFFF; font-size: 11pt; font-family: Arial, Helvetica, Verdana, sans-serif; padding-left: 15pt; }
h1   { font-size: 18pt; font-weight: bold; margin-top: 20pt; margin-bottom: 5pt; font-family: Arial, Helvetica, Verdana, sans-serif; color: #336699; }
h2   { font-size: 14pt; font-weight: bold; margin-top: 20pt; margin-bottom: 3pt; font-family: Arial, Helvetica, Verdana, sans-serif; color: #336699; }
h3   { font-size: 12pt; font-weight: bold; margin-top: 15pt; margin-bottom: 3pt; font-family: Arial, Helvetica, Verdana, sans-serif; color: #006666; }
p    { font-size: 11pt; margin-top: 10px; margin-bottom: 10px; font-family: Arial, Helvetica, Verdana, sans-serif; }

table    { width:80%; border-collapse:collapse; padding:0; margin:0; border: 1px solid black; }
table.lr { width:80%; }
td       { font-size: 11pt; font-family: Arial, Helvetica, Verdana, sans-serif; text-indent: 8px; border: 1px solid black; }
th       { font-size: 11pt; font-weight: bold; font-family: Arial, Helvetica, Verdana, sans-serif; background-color: #DDDDFF; border: 1px solid black; }
th.w60   { width: 60% }
th.w40   { width: 40% }
</style> 
<title>Processor Configuration Summary</title>
</head>
<body>
<h1>Processor Configuration Summary</h1>
<h3>Overview</h3>
<table id="t.overview" class="lr">
<thead>
<tr>

<th class="w40">Name</th>
<th class="w60">Value</th>
</tr>
</thead>
<tbody>

<tr>
<td><b>Configuration Name</b></td>
<td><b>hifi4_Aquila_E2_PROD</b></td>
</tr>
<tr>
<td>Description</td>
<td>version9</td>
</tr>
<tr>
<td>Built on XPG</td>
<td>2018-08-05 09:14:22 PDT</td>
</tr>
<tr>
<td>XPG Login</td>
<td>mediatek_ss2_hifi4/prod</td>
</tr>
<tr>
<td>XPG Release</td>
<td>RG-2018.9</td>
</tr>
<tr>
<td>XPG Build ID</td>
<td>483166</td>
</tr>
<tr>
<td>Target Hardware Version</td>
<td>LX7.0.9</td>
</tr>
<tr>
<td>Platforms Built</td>
<td>linux,win32</td>
</tr>
<tr>
<td>Hardware Build Mode</td>
<td>Production</td>
</tr>
<tr>
<td>Generated ISA HTML</td>
<td><a href="html/ISA/NewISAhtml/index.html">Document Index</a></td>
</tr>
</tbody>
</table>

<h3>User TIE</h3>
<table id="t.usertie" class="lr">
<thead>
<tr>

<th class="w60">Name</th>
<th class="w40">Value</th>
</tr>
</thead>
<tbody>

<tr>
<td><b>TIE Name</b></td>
<td><b>MATHFUN_V4.tie</b></td>
</tr>
<tr>
<td>[0]</td>
<td>MATHFUN_V4.tie</td>
</tr>
</tbody>
</table>

<h3>HiFi 4 AudioEngine Options</h3>
<table id="t.proc.hifi4" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">HiFi4 Audio Engine DSP coprocessor instruction family</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; HiFi4 Vector FP</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Target Software Options</h3>
<table id="t.software" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">C Libraries</td>
<td class="r">Xtensa C Library</td>
</tr>
<tr>
<td class="r">Software ABI</td>
<td class="r">windowed</td>
</tr>
<tr>
<td class="r">Hardware Floating Point ABI</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Xtensa Tools should use Extended L32R</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Build with reset handler at alternate reset base</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Generic RTOS compatibility</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Implementation Options</h3>
<table id="t.implementation" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Global Clock Gating</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Functional Unit Clock Gating</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Asynchronous Reset</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Register file implementation block</td>
<td class="r">Flip-flops</td>
</tr>
<tr>
<td class="r">Full scan</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Size of L0 Loop Buffer (in bytes)</td>
<td class="r">256</td>
</tr>
<tr>
<td class="r">Semantic Data Gating selection</td>
<td class="r">User</td>
</tr>
<tr>
<td class="r">Enable Memory Data Gating</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Power Shut-Off Domains selection</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">Power Shut-Off Core Retention selection</td>
<td class="r">None</td>
</tr>
</tbody>
</table>

<h3>Memory Management Options</h3>
<table id="t.inst.mmu" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Memory Protection/MMU</td>
<td class="r">Memory Protection Unit (MPU)</td>
</tr>
<tr>
<td class="r">Number of MPU entries</td>
<td class="r">32</td>
</tr>
</tbody>
</table>

<h3>Arithmetic Options</h3>
<table id="t.inst.arith" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">MUL32 implementation selection</td>
<td class="r">Pipelined</td>
</tr>
<tr>
<td class="r">MUL16</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">16-bit MAC with 40 bit Accumulator</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">CLAMPS</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">32 bit integer divider</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Single Precision FP (coprocessor id 0)</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Single+Double Precision FP (coprocessor id 0)</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Non-IEEE Double Precision Floating Point Accelerator</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>ISA Instruction Options</h3>
<table id="t.inst.isainst" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">NSA/NSAU</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">MIN/MAX and MINU/MAXU</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">SEXT</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">DEPBITS</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Enable Density Instructions</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Boolean Registers</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Enable Processor ID</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">TIE arbitrary byte enables</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Zero-overhead loop instructions</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Synchronize instruction</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Conditional store synchronize instruction</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Number of Coprocessors</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">Miscellaneous Special Register count</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">Thread Pointer</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>ISA Configuration Options</h3>
<table id="t.inst.isacfg" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Number of AR registers for call windows</td>
<td class="r">64</td>
</tr>
<tr>
<td class="r">Byte ordering (endianness)</td>
<td class="r">Little Endian</td>
</tr>
<tr>
<td class="r">Generate exception on unaligned load/store address</td>
<td class="r">Take Exception</td>
</tr>
<tr>
<td class="r">Max instruction width (bytes)</td>
<td class="r">11</td>
</tr>
<tr>
<td class="r">L32R hardware support option</td>
<td class="r">Normal L32R</td>
</tr>
<tr>
<td class="r">Pipeline length</td>
<td class="r">7</td>
</tr>
</tbody>
</table>

<h3>BUS / Bridge Options</h3>
<table id="t.if.bus" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Processor Interface + External Bus selection</td>
<td class="r">AXI4</td>
</tr>
<tr>
<td class="r">Asynchronous AMBA bridge</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Master Exclusive Access</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Slave Exclusive Access</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Number of External Exclusive Masters</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">Request Control Depth</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">Request Data Depth</td>
<td class="r">8</td>
</tr>
<tr>
<td class="r">Response Depth</td>
<td class="r">8</td>
</tr>
<tr>
<td class="r">AXI SEC Interface</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">AXI ECC</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">ACE-Lite</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>PIF Configuration Options</h3>
<table id="t.if.pif" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Write buffer entries</td>
<td class="r">32</td>
</tr>
<tr>
<td class="r">Prioritize Load Before Store</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Enable PIF Write Responses</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Inbound PIF request buffer depth</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">PIF Request Attributes</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Enable PIF Critical Word First</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">PIF Arbitrary Byte Enables</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Enable Early Restart</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Prefetch Options</h3>
<table id="t.if.prefetch" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Cache Prefetch Entries</td>
<td class="r">16</td>
</tr>
<tr>
<td class="r">Enable Prefetch Directly to L1 </td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Interface Width Options</h3>
<table id="t.if.widths" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Width of Instruction Fetch interface </td>
<td class="r">128</td>
</tr>
<tr>
<td class="r">Width of Data Memory/Cache interface</td>
<td class="r">64</td>
</tr>
<tr>
<td class="r">Width of Interface to instruction cache</td>
<td class="r">128</td>
</tr>
<tr>
<td class="r">Width of PIF interface </td>
<td class="r">64</td>
</tr>
</tbody>
</table>

<h3>Port and Queue Options</h3>
<table id="t.if.pq" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">GPIO32: 32-bit GPIO interface</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">QIF32: 32-bit Queue Interface</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Memory Error Selections</h3>
<table id="t.if.memerrs" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Instruction Memory Error type </td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">Data Memory Error type</td>
<td class="r">None</td>
</tr>
</tbody>
</table>

<h3>Instruction Cache</h3>
<table id="t.if.icache" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Instruction Cache size (Bytes)</td>
<td class="r">32768</td>
</tr>
<tr>
<td class="r">&gt; Associativity</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">&gt; Line size (Bytes)</td>
<td class="r">128</td>
</tr>
<tr>
<td class="r">&gt; Line Locking</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Instruction Cache memory error</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">&gt; Dynamic Way Disable</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Data Cache</h3>
<table id="t.if.dcache" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Data Cache (Bytes)</td>
<td class="r">32768</td>
</tr>
<tr>
<td class="r">&gt; Associativity</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">&gt; Line size (Bytes)</td>
<td class="r">128</td>
</tr>
<tr>
<td class="r">&gt; Write Back</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Line Locking</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Data Cache memory error</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">&gt; Number of Data Cache Banks</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; Dynamic Way Disable</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Local Memories</h3>
<table id="t.if.lmems">
<thead>
<tr>

<th>Memory</th>
<th>Size</th>
<th>Address</th>
<th>Inbound PIF</th>
<th>Busy</th>
<th>Memory Errors</th>
<th>Banks</th>
</tr>
</thead>
<tbody>

<tr>
<td>Instruction RAM 0</td>
<td>64K</td>
<td>0x40000000</td>
<td>Selected</td>
<td>Selected</td>
<td>Not Selected</td>
<td>1</td>
</tr>
<tr>
<td>Instruction RAM 1</td>
<td>64K</td>
<td>0x40010000</td>
<td>Selected</td>
<td>Selected</td>
<td>Not Selected</td>
<td>1</td>
</tr>
<tr>
<td>Data RAM 0</td>
<td>256K</td>
<td>0x1e000000</td>
<td>Selected</td>
<td>Selected</td>
<td>Not Selected</td>
<td>2</td>
</tr>
<tr>
<td>Data RAM 1</td>
<td>256K</td>
<td>0x1e040000</td>
<td>Selected</td>
<td>Selected</td>
<td>Not Selected</td>
<td>2</td>
</tr>
</tbody>
</table>

<h3>Load / Store</h3>
<table id="t.if.ls.cbox" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Count of Load/Store units</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">Connection box</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>DataRAM Options</h3>
<table id="t.if.dramopts" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">iDMA</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Debug</h3>
<table id="t.dbg.debug" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Debug</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Instruction address breakpoint registers</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; Data address breakpoint registers</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; On Chip Debug(OCD)</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Enable APB Debug Access</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; External Debug Interrupt</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Number of Performance Counters</td>
<td class="r">8</td>
</tr>
</tbody>
</table>

<h3>Trace</h3>
<table id="t.dbg.trace" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Trace port (address trace and pipeline status)</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Add data trace</td>
<td class="r">Selected</td>
</tr>
<tr>
<td>TRAX Compressor</td>
<td>Included</td>
</tr>
<tr>
<td class="r">Size of trace memory (bytes)</td>
<td class="r">262144</td>
</tr>
<tr>
<td class="r">TRAX ATB data interface</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Enable sharing of TRAX memories</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Interrupts Overview</h3>
<table id="t.int.overview" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Interrupt count</td>
<td class="r">25</td>
</tr>
<tr>
<td class="r">&gt; Count of interrupt priority levels</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">&gt; Timer count</td>
<td class="r">3</td>
</tr>
<tr>
<td class="r">&gt; EXCM priority level (highest priority of efficiently C-callable handlers)</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; Debug interrupt level</td>
<td class="r">4</td>
</tr>
</tbody>
</table>

<h3>Interrupts Details</h3>
<table id="t.int.ints">
<thead>
<tr>

<th>Interrupt</th>
<th>Type</th>
<th>Level</th>
<th>BInterrupt Pin</th>
</tr>
</thead>
<tbody>

<tr>
<td>0</td>
<td>level</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>level</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>level</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>level</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>level</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>level</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>edge</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>7</td>
<td>edge</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>8</td>
<td>level</td>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>9</td>
<td>level</td>
<td>2</td>
<td>9</td>
</tr>
<tr>
<td>10</td>
<td>level</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>11</td>
<td>level</td>
<td>2</td>
<td>11</td>
</tr>
<tr>
<td>12</td>
<td>level</td>
<td>2</td>
<td>12</td>
</tr>
<tr>
<td>13</td>
<td>level</td>
<td>2</td>
<td>13</td>
</tr>
<tr>
<td>14</td>
<td>edge</td>
<td>2</td>
<td>14</td>
</tr>
<tr>
<td>15</td>
<td>edge</td>
<td>2</td>
<td>15</td>
</tr>
<tr>
<td>16</td>
<td>timer.0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>timer.1</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>timer.2</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>writeerr</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>profiling</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>sw</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>sw</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>level</td>
<td>1</td>
<td>16</td>
</tr>
<tr>
<td>24</td>
<td>level</td>
<td>2</td>
<td>17</td>
</tr>
</tbody>
</table>

<h3>System Memories</h3>
<table id="t.vec.sysmem">
<thead>
<tr>

<th>Memory</th>
<th>Base Address</th>
<th>Size</th>
</tr>
</thead>
<tbody>

<tr>
<td>System RAM</td>
<td>0x40020000</td>
<td>2G</td>
</tr>
</tbody>
</table>

<h3>Vector Options</h3>
<table id="t.vec.opts" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Automatically position vectors</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Vector Layout Style</td>
<td class="r">Xtensa Relocatable</td>
</tr>
<tr>
<td class="r">Enable Relocatable Vectors</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Alternate Static Vector Base Address</td>
<td class="r">0x40000640</td>
</tr>
<tr>
<td class="r">Default Dynamic Vector Group VECBASE</td>
<td class="r">0x40020400</td>
</tr>
<tr>
<td class="r">External Reset Vector</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>Static Vectors</h3>
<table id="t.vec.staticvectors">
<thead>
<tr>

<th>Vector</th>
<th>In Memory</th>
<th>Address</th>
<th>Prefix Bytes</th>
<th>Size Bytes</th>
</tr>
</thead>
<tbody>

<tr>
<td>Reset vector</td>
<td>System RAM</td>
<td>0x40020000</td>
<td>0x0</td>
<td>0x2e0</td>
</tr>
</tbody>
</table>

<h3>Dynamic Vectors</h3>
<table id="t.vec.dynamicvectors">
<thead>
<tr>

<th>Vector</th>
<th>In Memory</th>
<th>Address</th>
<th>Prefix Bytes</th>
<th>Size Bytes</th>
</tr>
</thead>
<tbody>

<tr>
<td>Window vector base</td>
<td>System RAM</td>
<td>0x40020400</td>
<td>0x0</td>
<td>0x178</td>
</tr>
<tr>
<td>Level 2 vector</td>
<td>System RAM</td>
<td>0x4002057c</td>
<td>0x4</td>
<td>0x1c</td>
</tr>
<tr>
<td>Level 3 vector</td>
<td>System RAM</td>
<td>0x4002059c</td>
<td>0x4</td>
<td>0x1c</td>
</tr>
<tr>
<td>Level 4 vector (Debug)</td>
<td>System RAM</td>
<td>0x400205bc</td>
<td>0x4</td>
<td>0x1c</td>
</tr>
<tr>
<td>Kernel vector</td>
<td>System RAM</td>
<td>0x400205dc</td>
<td>0x4</td>
<td>0x1c</td>
</tr>
<tr>
<td>User vector</td>
<td>System RAM</td>
<td>0x400205fc</td>
<td>0x4</td>
<td>0x1c</td>
</tr>
<tr>
<td>Double vector</td>
<td>System RAM</td>
<td>0x4002061c</td>
<td>0x4</td>
<td>0x1c</td>
</tr>
</tbody>
</table>

</body>
</html>

