OpenSTA 2.5.0 e01d3f163f Copyright (c) 2024, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib
read_liberty -corner Typical /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
read_liberty -corner Fastest /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib
Using 1e-12 for capacitance...
Using 1e+00 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-06 for power...
Using 1e-06 for distance...
Reading netlist '/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/state_machine.nl.v'…
Reading design constraints file at '/home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.07291
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Fastest Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.22    0.51    0.91 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.22    0.00    0.91 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.16    1.06 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    1.06 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.09    0.07    1.14 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.09    0.00    1.14 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.53    0.93 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.21    0.00    0.93 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.14    0.13    1.06 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.14    0.00    1.06 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.18 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.16    0.00    1.18 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.08    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.18    0.16    1.14 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.18    0.00    1.14 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.10    0.08    1.22 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.10    0.00    1.22 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.21    0.54    0.94 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.21    0.00    0.94 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.20    0.20    1.14 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.20    0.00    1.14 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.12    0.10    1.24 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.12    0.00    1.24 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.54    0.94 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.21    0.00    0.94 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.22    0.19    1.14 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.22    0.00    1.14 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.11    1.24 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.13    0.00    1.24 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.21    0.54    0.94 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.21    0.00    0.94 v _451_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.23    0.19    1.13 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _180_ (net)
                  0.23    0.00    1.13 ^ _460_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.14    0.12    1.25 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.14    0.00    1.25 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.08    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.15    0.47    0.87 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.15    0.00    0.87 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.30    0.23    1.10 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.30    0.00    1.10 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.14    1.24 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.18    0.00    1.24 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.07    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.54    0.77    1.17 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.54    0.00    1.17 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.11    0.09    1.26 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.11    0.00    1.26 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.25    0.56    0.96 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    0.96 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.31    0.24    1.19 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.31    0.00    1.20 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.12    0.07    1.26 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.12    0.00    1.26 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.94 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.27    0.00    0.94 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.24    1.18 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.07    0.00    1.18 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.30 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.07    0.00    1.30 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.26    0.00    0.94 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.24    1.18 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.08    0.00    1.18 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.12    1.30 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.08    0.00    1.30 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.10    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.30   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.33    0.58    0.98 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.33    0.00    0.98 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.29    0.23    1.22 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.29    0.00    1.22 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.14    0.10    1.31 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.14    0.00    1.31 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.07    0.25    0.57    0.97 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.25    0.00    0.97 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.26    0.21    1.18 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.26    0.00    1.18 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.17    0.14    1.32 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.17    0.00    1.32 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.08    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.54    0.77    1.17 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.54    0.00    1.17 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.15    1.32 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.23    0.00    1.32 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.07    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.26    0.57    0.97 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.26    0.00    0.97 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.04    0.42    0.29    1.26 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  0.42    0.00    1.26 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.09    0.11    1.37 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.09    0.00    1.37 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.03    0.66   clock reconvergence pessimism
                          0.09    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.35    0.59    0.99 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.35    0.00    0.99 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26    1.25 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.08    0.00    1.25 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.37 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.07    0.00    1.37 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.10    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.41    0.63    1.03 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.41    0.00    1.03 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.22    1.25 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.23    0.00    1.25 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.14    0.12    1.37 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.14    0.00    1.37 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.08    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.27    0.58    0.98 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.27    0.00    0.98 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.17    1.16 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.20    0.00    1.16 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.32    0.22    1.37 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.32    0.00    1.38 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.06    0.71   library hold time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.25    0.56    0.96 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    0.96 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.34    0.25    1.21 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.34    0.00    1.21 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.27    0.21    1.42 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.27    0.00    1.42 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                         -0.03    0.67   clock reconvergence pessimism
                          0.06    0.73   library hold time
                                  0.73   data required time
-----------------------------------------------------------------------------
                                  0.73   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.09    0.42    0.82 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.09    0.00    0.82 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.22    0.25    1.07 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.22    0.00    1.07 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.29    0.25    1.32 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.29    0.00    1.32 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.21    0.17    1.49 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.21    0.00    1.49 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.07    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.77   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.27    0.58    0.98 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.27    0.00    0.98 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.34    0.26    1.24 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.34    0.00    1.24 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.32    0.25    1.49 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.32    0.00    1.49 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.03    0.67   clock reconvergence pessimism
                          0.05    0.72   library hold time
                                  0.72   data required time
-----------------------------------------------------------------------------
                                  0.72   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.33    0.67    1.07 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.33    0.00    1.07 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.15    0.16    1.22 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.15    0.00    1.22 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.20    1.42 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.08    0.00    1.42 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13    1.55 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.09    0.00    1.55 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.29    0.56    0.96 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.29    0.00    0.96 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.17    0.15    1.10 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.17    0.00    1.10 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.15    0.12    1.22 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.15    0.00    1.22 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.23    1.45 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.08    0.00    1.45 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.13    1.57 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.08    0.00    1.57 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.10    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.17    0.48    0.88 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.17    0.00    0.88 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.27    0.20    1.08 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.27    0.00    1.08 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.16    0.13    1.21 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.16    0.00    1.21 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.23    1.44 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.09    0.00    1.44 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.13    1.57 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.08    0.00    1.57 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.20    0.17    1.10 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.20    0.00    1.10 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.14    0.11    1.22 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.14    0.00    1.22 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.22    1.43 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.08    0.00    1.43 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.14    1.57 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.09    0.00    1.57 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.36    0.60    1.00 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.36    0.00    1.00 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.17    1.17 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.20    0.00    1.17 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.14    0.12    1.29 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.14    0.00    1.29 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.22    1.51 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.08    0.00    1.51 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.63 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00    1.63 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.10    0.75   library hold time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.09    0.42    0.82 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.09    0.00    0.82 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.22    0.25    1.07 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.22    0.00    1.07 v _440_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.16    0.16    1.23 ^ _440_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _171_ (net)
                  0.16    0.00    1.23 ^ _441_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.34 v _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _172_ (net)
                  0.16    0.00    1.34 v _442_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.20    1.54 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.08    0.00    1.54 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.12    1.66 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.07    0.00    1.66 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.03    0.67   clock reconvergence pessimism
                          0.10    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.90   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.11    0.44    0.84 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.11    0.00    0.84 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.27    1.11 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.24    0.00    1.11 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.31    1.42 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.24    0.00    1.42 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.20    0.17    1.59 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.20    0.00    1.59 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.10    0.08    1.67 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.10    0.00    1.67 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                         -0.04    0.65   clock reconvergence pessimism
                          0.09    0.74   library hold time
                                  0.74   data required time
-----------------------------------------------------------------------------
                                  0.74   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.22    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                -10.44   data arrival time
-----------------------------------------------------------------------------
                                  9.53   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.22    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                -10.44   data arrival time
-----------------------------------------------------------------------------
                                  9.53   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.24    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.22    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.33   10.77 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.78 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.22    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.33   10.77 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.77 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.22    0.91   library removal time
                                  0.91   data required time
-----------------------------------------------------------------------------
                                  0.91   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.03   10.03 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.03 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.13   10.17 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.17 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.27   10.44 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.44 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.35   10.79 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.80 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.69   clock uncertainty
                          0.00    0.69   clock reconvergence pessimism
                          0.23    0.92   library removal time
                                  0.92   data required time
-----------------------------------------------------------------------------
                                  0.92   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.07    0.06    0.46 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.07    0.00    0.46 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.55    0.45    0.91 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.55    0.00    0.91 v en_comp (out)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                 10.66   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.16    1.09 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.16    0.00    1.09 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.28    1.37 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    1.37 ^ data[2] (out)
                                  1.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                 11.12   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.17    0.48    0.88 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.17    0.00    0.88 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.19    0.16    1.04 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.19    0.00    1.04 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.12    0.10    1.14 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.12    0.00    1.14 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.40 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.22    0.00    1.40 v vref_z_p_o[0] (out)
                                  1.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                 11.15   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.24    0.56    0.96 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.24    0.00    0.96 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.18    1.14 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.23    0.00    1.14 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.29    1.43 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.24    0.00    1.43 ^ vcm_o[8] (out)
                                  1.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                 11.18   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.21    0.54    0.94 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.21    0.00    0.94 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.20    1.14 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.27    0.00    1.14 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.22    0.29    1.43 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.22    0.00    1.44 ^ vcm_o[1] (out)
                                  1.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                 11.19   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.17    0.48    0.88 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.17    0.00    0.88 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.16    1.04 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.21    0.00    1.04 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.12    1.16 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.16    0.00    1.16 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.28    1.44 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.23    0.00    1.44 v vss_p_o[0] (out)
                                  1.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                 11.19   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.17    0.19    1.16 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.17    0.00    1.16 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.28    1.44 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    1.44 ^ data[4] (out)
                                  1.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                 11.19   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.54    0.94 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.21    0.00    0.94 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.22    1.16 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.30    0.00    1.16 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.30    1.46 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.23    0.00    1.46 ^ vcm_o[5] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 11.21   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.35    0.59    0.99 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.35    0.00    0.99 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.20    1.18 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.18    0.00    1.18 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.28    1.46 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    1.46 ^ data[3] (out)
                                  1.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 11.21   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.27    0.58    0.98 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.27    0.00    0.98 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.20    1.18 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.24    0.00    1.18 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.29    1.47 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.23    0.00    1.47 ^ vcm_o[7] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.53    0.93 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.21    0.00    0.94 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.23    1.17 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.33    0.00    1.17 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.22    0.30    1.47 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.22    0.00    1.47 ^ vcm_o[4] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.20    0.22    1.19 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.20    0.00    1.19 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.47 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.22    0.00    1.47 ^ vss_n_o[9] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.26    0.00    0.94 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.12    0.14    1.08 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.12    0.00    1.08 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.16    0.12    1.20 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.16    0.00    1.20 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.47 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.22    0.00    1.47 v vref_z_p_o[1] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.35    0.59    0.99 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.35    0.00    0.99 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.21    1.20 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.19    0.00    1.20 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.22    0.28    1.47 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.22    0.00    1.47 ^ vss_n_o[8] (out)
                                  1.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.26    0.00    0.94 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.17    1.11 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.17    0.00    1.11 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.13    0.10    1.21 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.13    0.00    1.21 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.48 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.22    0.00    1.48 v vref_z_p_o[2] (out)
                                  1.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                 11.23   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.36    0.60    1.00 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.36    0.00    1.00 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.20    1.20 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.19    0.00    1.20 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.29    1.49 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.30    0.00    1.49 ^ data[0] (out)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.25    0.53    0.93 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.25    0.00    0.93 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.33    0.26    1.19 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.33    0.00    1.19 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.49 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.22    0.00    1.49 ^ vref_z_n_o[4] (out)
                                  1.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.07    0.25    0.57    0.97 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.25    0.00    0.97 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.22    1.19 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.29    0.00    1.19 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.30    1.49 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.24    0.00    1.50 ^ vcm_o[9] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.36    0.66    1.06 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.36    0.00    1.06 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.15    0.17    1.23 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.15    0.00    1.23 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.19    0.27    1.50 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.19    0.00    1.50 v data[5] (out)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.36    0.66    1.06 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.36    0.00    1.06 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.21    0.17    1.22 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.21    0.00    1.22 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.51 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.22    0.00    1.51 v vss_n_o[10] (out)
                                  1.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                 11.26   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.25    0.53    0.93 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.25    0.00    0.93 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.31    0.29    1.23 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.31    0.00    1.23 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.53 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.22    0.00    1.53 ^ vss_n_o[4] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.43    0.70    1.10 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.43    0.00    1.10 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.17    0.14    1.24 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.17    0.00    1.24 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.28    1.53 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.23    0.00    1.53 v vss_n_o[2] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.19    0.18    1.12 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.19    0.00    1.12 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.17    0.13    1.25 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.17    0.00    1.25 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.53 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.22    0.00    1.53 v vref_z_p_o[7] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.31    0.30    1.23 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.31    0.00    1.23 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.53 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.22    0.00    1.53 ^ vss_n_o[7] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.25    0.53    0.93 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.25    0.00    0.93 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.21    1.14 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.26    0.00    1.14 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.26 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.17    0.00    1.26 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.53 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.22    0.00    1.53 v vss_p_o[5] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.37    0.60    1.00 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.37    0.00    1.00 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.27    0.24    1.24 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.27    0.00    1.24 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.22    0.29    1.53 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.22    0.00    1.53 ^ vcm_o[0] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.26    0.00    0.94 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.38    0.28    1.22 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.38    0.00    1.22 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.53 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.22    0.00    1.53 ^ vref_z_n_o[2] (out)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.25    0.56    0.96 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.25    0.00    0.96 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.36    0.26    1.22 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.36    0.00    1.22 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.32    1.53 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.24    0.00    1.54 ^ vcm_o[10] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.26    0.00    0.94 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.23    0.18    1.11 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.23    0.00    1.11 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.20    0.14    1.26 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.20    0.00    1.26 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.54 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.22    0.00    1.54 v vss_p_o[2] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.29    0.56    0.96 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.29    0.00    0.96 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.35    0.28    1.24 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.35    0.00    1.24 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.54 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.22    0.00    1.54 ^ vref_z_n_o[3] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.94 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.27    0.00    0.94 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.23    0.19    1.13 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.23    0.00    1.13 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.12    1.25 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.17    0.00    1.25 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.29    1.54 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.24    0.00    1.54 v vss_p_o[1] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.29    0.56    0.96 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.29    0.00    0.96 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.19    0.19    1.15 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.19    0.00    1.15 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.15    0.12    1.27 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.15    0.00    1.27 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.54 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.22    0.00    1.54 v vref_z_p_o[4] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.29    0.56    0.96 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.29    0.00    0.96 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.20    1.16 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.20    0.00    1.16 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.15    0.11    1.27 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.15    0.00    1.27 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.27    1.54 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.22    0.00    1.54 v vref_z_p_o[3] (out)
                                  1.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.20    0.17    1.10 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.20    0.00    1.10 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.18    0.17    1.27 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.18    0.00    1.27 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.55 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.22    0.00    1.55 v vref_z_p_o[8] (out)
                                  1.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                 11.30   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.41    0.63    1.03 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.41    0.00    1.03 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.22    0.25    1.28 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.22    0.00    1.28 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.29    1.56 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.29    0.00    1.56 ^ data[1] (out)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.72    1.12 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.12 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    0.22    0.15    1.27 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.22    0.00    1.27 v output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.29    1.56 v output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.22    0.00    1.56 v sample_o (out)
                                  1.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.09    0.42    0.82 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.09    0.00    0.82 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.22    0.25    1.07 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.22    0.00    1.07 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.21    1.27 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.28    0.00    1.27 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.29    1.57 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.22    0.00    1.57 ^ vcm_o[2] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.37    0.60    1.00 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.37    0.00    1.00 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.27    1.27 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.31    0.00    1.27 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.30    1.57 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.22    0.00    1.57 ^ vcm_o[6] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.25    0.53    0.93 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.25    0.00    0.93 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.26    0.22    1.15 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.26    0.00    1.15 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.14    1.29 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.18    0.00    1.29 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.57 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.22    0.00    1.57 v vref_z_p_o[5] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.94 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.27    0.00    0.94 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.33    0.32    1.26 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.33    0.00    1.26 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.31    1.57 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.24    0.00    1.57 ^ vss_n_o[0] (out)
                                  1.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.18    1.11 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.21    0.00    1.11 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.24    0.17    1.28 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.24    0.00    1.28 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.58 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.22    0.00    1.58 v vss_p_o[8] (out)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.29    0.56    0.96 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.29    0.00    0.96 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.18    1.14 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.22    0.00    1.14 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.21    0.15    1.29 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.21    0.00    1.29 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.58 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.22    0.00    1.58 v vss_p_o[4] (out)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.26    0.00    0.94 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.25    0.20    1.13 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.25    0.00    1.13 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.23    0.16    1.30 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.23    0.00    1.30 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.59 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.22    0.00    1.59 v vss_p_o[3] (out)
                                  1.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 11.34   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.20    1.17 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.17    0.00    1.17 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.20    0.14    1.31 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.20    0.00    1.31 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.59 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.22    0.00    1.60 v vref_z_p_o[9] (out)
                                  1.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.27    0.54    0.94 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.27    0.00    0.94 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.47    0.34    1.28 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.47    0.00    1.28 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33    1.61 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.22    0.00    1.61 ^ vref_z_n_o[0] (out)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.41    0.63    1.03 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.41    0.00    1.03 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.27    0.30    1.33 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.27    0.00    1.33 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.62 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.22    0.00    1.62 ^ vss_n_o[6] (out)
                                  1.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 11.37   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.36    0.60    1.00 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.36    0.00    1.00 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.32    0.33    1.34 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.32    0.00    1.34 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.30    1.64 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.23    0.00    1.64 ^ vss_n_o[5] (out)
                                  1.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.36    0.60    1.00 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.36    0.00    1.00 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.41    0.33    1.33 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.41    0.00    1.33 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32    1.64 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.22    0.00    1.64 ^ vref_z_n_o[5] (out)
                                  1.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.35    0.59    0.99 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.35    0.00    0.99 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.21    0.20    1.19 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.21    0.00    1.19 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.25    0.17    1.36 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.25    0.00    1.36 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.66 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.22    0.00    1.66 v vss_p_o[9] (out)
                                  1.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.41    0.63    1.03 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.41    0.00    1.03 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.22    0.19    1.22 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.22    0.00    1.22 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.18    0.16    1.38 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.18    0.00    1.38 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.66 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.22    0.00    1.66 v vref_z_p_o[6] (out)
                                  1.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.36    0.60    1.00 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.36    0.00    1.00 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.29    0.25    1.25 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.29    0.00    1.25 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.20    0.14    1.39 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.20    0.00    1.39 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.28    1.67 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.22    0.00    1.67 v vss_p_o[6] (out)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.48    0.73    1.13 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.48    0.00    1.13 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.24    0.24    1.37 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.24    0.00    1.37 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.30    1.67 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.23    0.00    1.67 v vss_n_o[3] (out)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.42    0.70    1.10 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.42    0.00    1.10 ^ _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.27    0.26    1.36 v _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.27    0.00    1.36 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.31    1.67 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.24    0.00    1.67 v vss_n_o[1] (out)
                                  1.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.23    0.55    0.96 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.23    0.00    0.96 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.38    0.28    1.24 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.38    0.00    1.24 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.22    0.16    1.40 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.22    0.00    1.40 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.29    1.69 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.23    0.00    1.69 v en_vcm_sw_o (out)
                                  1.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 11.44   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.41    0.63    1.03 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.41    0.00    1.03 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.44    0.35    1.38 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.44    0.00    1.38 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.32    1.71 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.23    0.00    1.71 ^ vref_z_n_o[6] (out)
                                  1.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.27    0.22    1.19 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    1.19 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.25    0.23    1.42 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.25    0.00    1.42 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.72 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.22    0.00    1.72 v vref_z_p_o[10] (out)
                                  1.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.22    0.51    0.91 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.22    0.00    0.91 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.16    1.06 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    1.06 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.09    0.16    1.22 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.09    0.00    1.22 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.25    0.23    1.45 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.25    0.00    1.45 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.29    1.74 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.22    0.00    1.74 ^ vref_z_n_o[10] (out)
                                  1.74   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 11.49   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.27    0.22    1.19 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    1.19 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.29    0.25    1.44 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.29    0.00    1.45 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.75 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.22    0.00    1.75 v vss_p_o[10] (out)
                                  1.75   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.23    0.55    0.96 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.23    0.00    0.96 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.30    0.20    1.16 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.30    0.00    1.16 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.31    1.47 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00    1.47 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.30    1.77 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.24    0.00    1.77 ^ vcm_dummy_o (out)
                                  1.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.21    0.53    0.93 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.21    0.00    0.94 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.32    0.23    1.16 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.32    0.00    1.16 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.12    0.08    1.24 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.12    0.00    1.24 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.23    0.23    1.47 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.23    0.00    1.47 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.20    0.30    1.77 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.20    0.00    1.77 v clk_data (out)
                                  1.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.93 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.26    0.00    0.93 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.20    0.17    1.10 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.20    0.00    1.10 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.09    0.15    1.25 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.09    0.00    1.25 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.34    0.27    1.52 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.34    0.00    1.52 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.83 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.22    0.00    1.83 ^ vref_z_n_o[7] (out)
                                  1.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.33    0.58    0.97 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.33    0.00    0.97 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.27    0.22    1.19 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    1.19 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.11    0.17    1.36 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.11    0.00    1.36 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.24    0.22    1.58 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.24    0.00    1.58 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.29    1.87 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.23    0.00    1.87 ^ vref_z_n_o[9] (out)
                                  1.87   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.35    0.59    0.99 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.35    0.00    0.99 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.23    0.20    1.19 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.23    0.00    1.19 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.08    0.15    1.34 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.08    0.00    1.34 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.29    0.25    1.58 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.29    0.00    1.58 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.30    1.88 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.22    0.00    1.88 ^ vref_z_n_o[8] (out)
                                  1.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.41    0.63    1.03 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.41    0.00    1.03 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.39    0.33    1.36 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.39    0.00    1.36 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.37    0.25    1.61 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.37    0.00    1.61 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32    1.93 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.22    0.00    1.93 v vss_p_o[7] (out)
                                  1.93   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                 11.68   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.55    0.95 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    0.95 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.28    1.23 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.24    0.00    1.23 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.30    1.53 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.24    0.00    1.53 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.17    0.13    1.66 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.17    0.00    1.66 v output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.27    1.94 v output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.22    0.00    1.94 v vcm_o[3] (out)
                                  1.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                 11.69   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.26    0.54    0.94 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.26    0.00    0.94 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.34    0.25    1.19 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.34    0.00    1.19 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.08    0.15    1.35 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.08    0.00    1.35 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.36    0.29    1.63 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.36    0.00    1.63 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31    1.94 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.22    0.00    1.94 ^ vref_z_n_o[1] (out)
                                  1.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                 11.69   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.06    0.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18    0.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.15    0.47    0.87 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.15    0.00    0.87 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.04    0.30    0.39    1.26 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.30    0.00    1.26 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.12    0.28    1.54 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.12    0.00    1.54 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.17    1.71 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.13    0.00    1.71 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.27    1.98 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.24    0.00    1.99 v offset_cal_cycle (out)
                                  1.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                 11.74   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.12    0.05   10.05 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.12    0.00   10.05 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.45    0.34   10.39 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.45    0.00   10.39 ^ _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.17    0.24   10.63 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.17    0.00   10.63 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.20   10.83 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.19    0.00   10.83 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.28   11.12 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.24    0.00   11.12 ^ en_offset_cal_o (out)
                                 11.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.12   data arrival time
-----------------------------------------------------------------------------
                                 20.87   slack (MET)



worst slack corner Fastest: 0.4002
======================= Slowest Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.56    1.50    2.58 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.56    0.00    2.58 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.50    0.42    3.00 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.50    0.00    3.00 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.26    0.22    3.22 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.26    0.00    3.22 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.21    1.55   library hold time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  1.67   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.54    1.57    2.66 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.54    0.00    2.66 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.38    0.35    3.02 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.38    0.00    3.02 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.46    0.33    3.35 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.46    0.00    3.35 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.18    1.52   library hold time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.47    0.45    3.20 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.47    0.00    3.20 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.25    3.44 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.28    0.00    3.44 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.20    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  1.90   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.94    1.73    2.82 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.94    0.00    2.82 v _459_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.40    0.40    3.22 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.40    0.00    3.22 ^ _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.40    0.30    3.52 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.40    0.00    3.52 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.18    1.52   library hold time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  1.99   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.56    1.58    2.68 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.56    0.00    2.68 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.59    0.59    3.27 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.59    0.00    3.27 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.34    0.28    3.55 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.34    0.00    3.55 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.20    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  2.01   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.55    1.58    2.68 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.55    0.00    2.68 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.62    0.58    3.26 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.62    0.00    3.26 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.36    0.30    3.56 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.36    0.00    3.56 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.20    1.55   library hold time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  2.01   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.64    1.63    2.72 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.64    0.00    2.72 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.83    0.63    3.35 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.83    0.00    3.35 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.31    0.20    3.56 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.31    0.00    3.56 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.45   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.21    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  2.02   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.40    1.39    2.48 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.40    0.00    2.48 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.85    0.69    3.17 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.85    0.00    3.17 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.50    0.40    3.57 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.50    0.00    3.57 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.57   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.16    1.50   library hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    1.42    2.28    3.38 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  1.42    0.00    3.38 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.29    3.67 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.31    0.00    3.67 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.21    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.67   data arrival time
-----------------------------------------------------------------------------
                                  2.12   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.83    1.67    2.76 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.83    0.00    2.77 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.74    0.62    3.38 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.74    0.00    3.38 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.38    0.28    3.66 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.38    0.00    3.66 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.20    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.66   data arrival time
-----------------------------------------------------------------------------
                                  2.12   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.68    1.58    2.67 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.68    0.00    2.67 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.71    3.37 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.21    0.00    3.37 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.33    3.71 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.19    0.00    3.71 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.23    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.66 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.66    0.00    2.66 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.70    3.36 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.21    0.00    3.36 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.35    3.71 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.21    0.00    3.71 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.22    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  2.14   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.07    0.65    1.65    2.75 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.65    0.00    2.75 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.74    0.59    3.34 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.74    0.00    3.34 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.47    0.39    3.72 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.47    0.00    3.72 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.18    1.52   library hold time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -3.72   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.03    1.78    2.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.03    0.00    2.88 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.61    0.57    3.46 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.61    0.00    3.46 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.38    0.36    3.82 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.38    0.00    3.82 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.19    1.54   library hold time
                                  1.54   data required time
-----------------------------------------------------------------------------
                                  1.54   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                  2.29   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.88    1.69    2.78 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.88    0.00    2.78 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.75    3.53 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.21    0.00    3.53 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.33    3.86 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.19    0.00    3.86 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.23    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    1.42    2.28    3.38 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  1.42    0.00    3.38 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.59    0.44    3.82 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.59    0.00    3.82 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.14    1.49   library hold time
                                  1.49   data required time
-----------------------------------------------------------------------------
                                  1.49   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                  2.33   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.66    2.76 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    2.76 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.04    1.24    0.85    3.61 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  1.24    0.00    3.61 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.24    0.33    3.94 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.24    0.00    3.94 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.45   clock uncertainty
                         -0.07    1.38   clock reconvergence pessimism
                          0.22    1.60   library hold time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -3.94   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.71    1.68    2.78 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.71    0.00    2.79 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.51    0.47    3.25 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.51    0.00    3.25 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.90    0.61    3.86 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.90    0.00    3.86 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.86   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.12    1.35   clock reconvergence pessimism
                          0.10    1.45   library hold time
                                  1.45   data required time
-----------------------------------------------------------------------------
                                  1.45   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.64    1.63    2.72 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.64    0.00    2.72 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.97    0.71    3.44 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.97    0.00    3.44 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.73    0.59    4.03 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.73    0.00    4.03 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                         -0.07    1.40   clock reconvergence pessimism
                          0.13    1.53   library hold time
                                  1.53   data required time
-----------------------------------------------------------------------------
                                  1.53   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  2.50   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.71    1.68    2.78 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.71    0.00    2.79 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.97    0.73    3.51 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.97    0.00    3.52 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.86    0.69    4.21 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.86    0.00    4.21 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.07    1.39   clock reconvergence pessimism
                          0.10    1.48   library hold time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.23    1.26    2.35 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.23    0.00    2.35 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.58    0.66    3.01 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.58    0.00    3.01 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.85    0.74    3.76 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.85    0.00    3.76 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.57    0.47    4.22 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.57    0.00    4.23 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.14    1.49   library hold time
                                  1.49   data required time
-----------------------------------------------------------------------------
                                  1.49   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.75    1.62    2.71 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.75    0.00    2.71 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.46    0.40    3.11 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.46    0.00    3.11 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.39    0.33    3.44 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.39    0.00    3.44 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.67    4.11 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.23    0.00    4.11 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.35    4.46 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.21    0.00    4.46 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.22    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  2.90   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.45    1.42    2.51 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.45    0.00    2.51 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.71    0.52    3.03 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.71    0.00    3.03 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.42    0.38    3.41 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.42    0.00    3.41 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.25    0.69    4.10 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.25    0.00    4.10 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.36    4.47 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.22    0.00    4.47 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.22    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  2.90   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.53    0.45    3.10 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.53    0.00    3.10 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.38    0.33    3.43 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.38    0.00    3.43 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.65    4.08 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.21    0.00    4.08 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.26    0.38    4.46 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.26    0.00    4.46 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.21    1.55   library hold time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -4.46   data arrival time
-----------------------------------------------------------------------------
                                  2.91   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.90    2.06    3.15 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.90    0.00    3.15 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.41    0.48    3.63 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.41    0.00    3.63 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.59    4.22 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.23    0.00    4.22 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.24    0.37    4.59 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.24    0.00    4.59 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.22    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                  3.04   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.93    0.00    2.81 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.53    0.47    3.28 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.53    0.00    3.28 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.38    0.33    3.61 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.38    0.00    3.61 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.23    0.67    4.28 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.23    0.00    4.28 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.34    4.62 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.19    0.00    4.62 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.23    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -4.62   data arrival time
-----------------------------------------------------------------------------
                                  3.05   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.66 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.67    0.00    2.66 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.78    0.61    3.28 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.78    0.00    3.28 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.41    0.39    3.67 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.41    0.00    3.67 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.66    4.33 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.21    0.00    4.33 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.34    4.66 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.20    0.00    4.66 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.23    1.57   library hold time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                  3.09   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.29    1.30    2.40 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.29    0.00    2.40 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.67    0.77    3.16 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.67    0.00    3.16 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.67    0.87    4.03 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.67    0.00    4.03 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.55    0.51    4.54 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.55    0.00    4.54 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.27    0.22    4.76 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.27    0.00    4.76 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.76   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                         -0.11    1.34   clock reconvergence pessimism
                          0.21    1.55   library hold time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -4.76   data arrival time
-----------------------------------------------------------------------------
                                  3.21   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.45   clock uncertainty
                          0.00    1.45   clock reconvergence pessimism
                          0.71    2.16   library removal time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.45   clock uncertainty
                          0.00    1.45   clock reconvergence pessimism
                          0.71    2.15   library removal time
                                  2.15   data required time
-----------------------------------------------------------------------------
                                  2.15   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.74    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.74    2.20   library removal time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.88   12.06 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.06 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.72    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.71    2.17   library removal time
                                  2.17   data required time
-----------------------------------------------------------------------------
                                  2.17   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.71    2.16   library removal time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.87   12.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.05 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.71    2.16   library removal time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.73    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.73    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.73    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.73    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.73    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.46   clock uncertainty
                          0.00    1.46   clock reconvergence pessimism
                          0.73    2.19   library removal time
                                  2.19   data required time
-----------------------------------------------------------------------------
                                  2.19   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                          0.00    1.45   clock reconvergence pessimism
                          0.73    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.94   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                          0.00    1.45   clock reconvergence pessimism
                          0.73    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.94   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                          0.00    1.45   clock reconvergence pessimism
                          0.73    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.94   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.08   10.08 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.08 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.38   10.46 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.46 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.72   11.18 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.18 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    0.94   12.12 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.12 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.45   clock uncertainty
                          0.00    1.45   clock reconvergence pessimism
                          0.73    2.18   library removal time
                                  2.18   data required time
-----------------------------------------------------------------------------
                                  2.18   data required time
                                -12.12   data arrival time
-----------------------------------------------------------------------------
                                  9.94   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.17    1.26 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.19    0.00    1.26 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.36    1.17    2.43 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.36    0.00    2.43 v en_comp (out)
                                  2.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.43   data arrival time
-----------------------------------------------------------------------------
                                 12.18   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.44    0.47    3.12 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.44    0.00    3.12 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.76    0.73    3.85 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.76    0.00    3.85 ^ data[2] (out)
                                  3.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.85   data arrival time
-----------------------------------------------------------------------------
                                 13.60   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.45    1.42    2.51 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.45    0.00    2.51 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.56    0.45    2.96 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.56    0.00    2.96 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.29    3.25 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.34    0.00    3.25 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.74    3.99 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.60    0.00    3.99 v vref_z_p_o[0] (out)
                                  3.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                 13.74   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.47    0.54    3.29 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.47    0.00    3.29 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.75    0.74    4.02 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.75    0.00    4.03 ^ data[4] (out)
                                  4.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                 13.78   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.63    1.63    2.73 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.63    0.00    2.73 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.67    0.52    3.26 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.67    0.00    3.26 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.79    4.04 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.62    0.00    4.04 ^ vcm_o[8] (out)
                                  4.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.04   data arrival time
-----------------------------------------------------------------------------
                                 13.79   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.56    1.58    2.68 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.56    0.00    2.68 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.83    0.59    3.26 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.83    0.00    3.26 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.80    4.06 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.59    0.00    4.06 ^ vcm_o[1] (out)
                                  4.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.06   data arrival time
-----------------------------------------------------------------------------
                                 13.81   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.88    1.69    2.78 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.88    0.00    2.78 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.49    0.56    3.35 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.49    0.00    3.35 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.75    0.74    4.08 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.75    0.00    4.09 ^ data[3] (out)
                                  4.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.09   data arrival time
-----------------------------------------------------------------------------
                                 13.84   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.54    0.61    3.36 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.54    0.00    3.36 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.75    4.11 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.58    0.00    4.11 ^ vss_n_o[9] (out)
                                  4.11   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.11   data arrival time
-----------------------------------------------------------------------------
                                 13.86   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.45    1.42    2.51 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.45    0.00    2.51 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.62    0.48    2.99 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.62    0.00    2.99 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.47    0.34    3.34 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.47    0.00    3.34 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.61    0.78    4.12 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.61    0.00    4.12 v vss_p_o[0] (out)
                                  4.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.12   data arrival time
-----------------------------------------------------------------------------
                                 13.87   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.88    1.69    2.78 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.88    0.00    2.78 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.51    0.59    3.37 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.51    0.00    3.37 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.75    4.12 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.59    0.00    4.12 ^ vss_n_o[8] (out)
                                  4.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.12   data arrival time
-----------------------------------------------------------------------------
                                 13.87   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.55    1.58    2.68 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.55    0.00    2.68 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.88    0.63    3.31 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.88    0.00    3.31 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.81    4.12 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.60    0.00    4.12 ^ vcm_o[5] (out)
                                  4.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.12   data arrival time
-----------------------------------------------------------------------------
                                 13.87   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.71    1.68    2.78 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.71    0.00    2.79 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.71    0.56    3.35 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.71    0.00    3.35 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.78    4.13 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.59    0.00    4.13 ^ vcm_o[7] (out)
                                  4.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.13   data arrival time
-----------------------------------------------------------------------------
                                 13.88   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.65    1.55    2.64 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.65    0.00    2.64 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.88    0.68    3.32 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.88    0.00    3.32 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.81    4.14 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.59    0.00    4.14 ^ vref_z_n_o[4] (out)
                                  4.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.14   data arrival time
-----------------------------------------------------------------------------
                                 13.89   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.93    0.00    2.81 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.50    0.58    3.40 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.50    0.00    3.40 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.79    0.76    4.16 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.79    0.00    4.16 ^ data[0] (out)
                                  4.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.16   data arrival time
-----------------------------------------------------------------------------
                                 13.91   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.54    1.57    2.66 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.54    0.00    2.66 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.97    0.67    3.33 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.97    0.00    3.33 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.82    4.16 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.59    0.00    4.16 ^ vcm_o[4] (out)
                                  4.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.16   data arrival time
-----------------------------------------------------------------------------
                                 13.91   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.66 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.67    0.00    2.66 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.47    0.46    3.12 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.47    0.00    3.12 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.38    0.31    3.43 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.38    0.00    3.43 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.75    4.17 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.59    0.00    4.17 v vref_z_p_o[2] (out)
                                  4.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.17   data arrival time
-----------------------------------------------------------------------------
                                 13.92   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.66 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.66    0.00    2.66 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.34    0.38    3.04 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.34    0.00    3.04 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.48    0.37    3.41 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.48    0.00    3.41 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.78    4.19 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.59    0.00    4.19 v vref_z_p_o[1] (out)
                                  4.19   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.19   data arrival time
-----------------------------------------------------------------------------
                                 13.94   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.07    0.65    1.65    2.75 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.65    0.00    2.75 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.86    0.64    3.39 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.86    0.00    3.39 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.83    4.21 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.63    0.00    4.21 ^ vcm_o[9] (out)
                                  4.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.21   data arrival time
-----------------------------------------------------------------------------
                                 13.96   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.66 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.67    0.00    2.66 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.99    0.75    3.41 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.99    0.00    3.41 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.83    4.25 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.59    0.00    4.25 ^ vref_z_n_o[2] (out)
                                  4.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.25   data arrival time
-----------------------------------------------------------------------------
                                 14.00   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.75    1.62    2.71 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.75    0.00    2.71 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.92    0.73    3.44 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.92    0.00    3.44 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.82    4.26 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.58    0.00    4.26 ^ vref_z_n_o[3] (out)
                                  4.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.26   data arrival time
-----------------------------------------------------------------------------
                                 14.01   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.94    1.73    2.82 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.94    0.00    2.82 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.78    0.67    3.49 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.78    0.00    3.49 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.79    4.28 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.59    0.00    4.28 ^ vcm_o[0] (out)
                                  4.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.28   data arrival time
-----------------------------------------------------------------------------
                                 14.03   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.65    1.55    2.64 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.65    0.00    2.64 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.83    0.86    3.50 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.83    0.00    3.50 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.80    4.30 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.59    0.00    4.30 ^ vss_n_o[4] (out)
                                  4.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.30   data arrival time
-----------------------------------------------------------------------------
                                 14.05   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.83    0.86    3.51 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.83    0.00    3.51 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.80    4.32 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.58    0.00    4.32 ^ vss_n_o[7] (out)
                                  4.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.32   data arrival time
-----------------------------------------------------------------------------
                                 14.07   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.55    0.52    3.17 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.55    0.00    3.17 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.45    0.39    3.55 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.45    0.00    3.55 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.77    4.32 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.60    0.00    4.32 v vref_z_p_o[7] (out)
                                  4.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.32   data arrival time
-----------------------------------------------------------------------------
                                 14.07   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.64    1.63    2.72 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.64    0.00    2.72 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    1.06    0.74    3.47 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  1.06    0.00    3.47 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.86    4.33 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.63    0.00    4.33 ^ vcm_o[10] (out)
                                  4.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.33   data arrival time
-----------------------------------------------------------------------------
                                 14.08   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.96    2.01    3.10 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.96    0.00    3.10 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.40    0.52    3.62 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.40    0.00    3.62 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.50    0.72    4.34 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.50    0.00    4.34 v data[5] (out)
                                  4.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.34   data arrival time
-----------------------------------------------------------------------------
                                 14.09   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.75    1.62    2.71 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.75    0.00    2.71 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.54    0.54    3.25 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.54    0.00    3.25 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.42    0.33    3.58 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.42    0.00    3.58 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.76    4.34 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.60    0.00    4.34 v vref_z_p_o[3] (out)
                                  4.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.34   data arrival time
-----------------------------------------------------------------------------
                                 14.09   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.03    1.78    2.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.03    0.00    2.88 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.60    0.70    3.59 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.60    0.00    3.59 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.76    0.76    4.35 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.76    0.00    4.35 ^ data[1] (out)
                                  4.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                 14.10   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.75    1.62    2.71 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.75    0.00    2.71 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.55    0.54    3.25 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.55    0.00    3.25 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.40    0.34    3.59 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.40    0.00    3.59 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.76    4.35 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.60    0.00    4.35 v vref_z_p_o[4] (out)
                                  4.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                 14.10   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.53    0.45    3.10 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.53    0.00    3.10 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.50    0.48    3.58 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.50    0.00    3.58 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.78    4.36 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.59    0.00    4.37 v vref_z_p_o[8] (out)
                                  4.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.37   data arrival time
-----------------------------------------------------------------------------
                                 14.12   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.65    1.55    2.64 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.65    0.00    2.64 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.72    0.62    3.26 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.72    0.00    3.26 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.34    3.60 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.48    0.00    3.60 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.78    4.38 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.60    0.00    4.38 v vss_p_o[5] (out)
                                  4.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                 14.13   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.06    0.94    1.73    2.82 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.94    0.00    2.82 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.92    0.75    3.57 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.92    0.00    3.57 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.81    4.39 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.59    0.00    4.39 ^ vcm_o[6] (out)
                                  4.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                 14.14   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.68    1.58    2.67 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.68    0.00    2.67 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.64    0.56    3.23 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.64    0.00    3.23 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.47    0.35    3.58 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.47    0.00    3.58 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.65    0.81    4.38 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.65    0.00    4.39 v vss_p_o[1] (out)
                                  4.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                 14.14   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.66 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.66    0.00    2.66 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.63    0.53    3.19 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.63    0.00    3.19 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.56    0.40    3.59 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.56    0.00    3.60 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.80    4.39 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.60    0.00    4.40 v vss_p_o[2] (out)
                                  4.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                 14.15   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.96    2.01    3.10 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.96    0.00    3.10 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.55    0.50    3.60 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.55    0.00    3.60 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.80    4.40 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.59    0.00    4.40 v vss_n_o[10] (out)
                                  4.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                 14.15   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.23    1.26    2.35 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.23    0.00    2.35 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.07    0.58    0.66    3.01 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.58    0.00    3.01 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.84    0.60    3.61 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.84    0.00    3.61 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.80    4.41 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.59    0.00    4.41 ^ vcm_o[2] (out)
                                  4.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.41   data arrival time
-----------------------------------------------------------------------------
                                 14.16   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.68    1.58    2.67 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.68    0.00    2.67 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.88    0.92    3.59 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.88    0.00    3.59 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.84    4.42 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.64    0.00    4.42 ^ vss_n_o[0] (out)
                                  4.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.42   data arrival time
-----------------------------------------------------------------------------
                                 14.17   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.68    1.58    2.67 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.68    0.00    2.67 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.23    0.89    3.56 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  1.23    0.00    3.56 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.87    4.43 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.59    0.00    4.43 ^ vref_z_n_o[0] (out)
                                  4.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.43   data arrival time
-----------------------------------------------------------------------------
                                 14.18   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.65    1.55    2.64 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.65    0.00    2.64 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.74    0.62    3.27 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.74    0.00    3.27 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.49    0.40    3.66 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.49    0.00    3.66 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.78    4.45 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.60    0.00    4.45 v vref_z_p_o[5] (out)
                                  4.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 14.20   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    1.14    2.13    3.22 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  1.14    0.00    3.22 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.44    0.44    3.65 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.44    0.00    3.66 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.64    0.79    4.44 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.64    0.00    4.45 v vss_n_o[2] (out)
                                  4.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                 14.20   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.61    0.53    3.18 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.61    0.00    3.18 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.68    0.48    3.66 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.68    0.00    3.66 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.83    4.49 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.60    0.00    4.49 v vss_p_o[8] (out)
                                  4.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                 14.24   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.75    1.62    2.71 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.75    0.00    2.71 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.62    0.54    3.25 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.62    0.00    3.25 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.60    0.44    3.69 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.60    0.00    3.69 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.81    4.50 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.60    0.00    4.50 v vss_p_o[4] (out)
                                  4.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                 14.25   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.47    0.52    3.27 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.47    0.00    3.27 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.59    0.43    3.70 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.59    0.00    3.70 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.81    4.51 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.60    0.00    4.51 v vref_z_p_o[9] (out)
                                  4.51   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                 14.26   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.03    1.78    2.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.03    0.00    2.88 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.71    0.85    3.73 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.71    0.00    3.73 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.78    4.52 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.58    0.00    4.52 ^ vss_n_o[6] (out)
                                  4.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                 14.27   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.93    0.00    2.81 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.06    0.86    3.67 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  1.06    0.00    3.68 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.85    4.52 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.59    0.00    4.52 ^ vref_z_n_o[5] (out)
                                  4.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                 14.27   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.67    1.57    2.66 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.67    0.00    2.66 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.69    0.59    3.25 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.69    0.00    3.25 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.66    0.47    3.72 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.66    0.00    3.72 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.82    4.54 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.60    0.00    4.55 v vss_p_o[3] (out)
                                  4.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                 14.30   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.64    1.63    2.72 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.64    0.00    2.72 v _404_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    1.40    0.95    3.67 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  1.40    0.00    3.67 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.88    4.56 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.59    0.00    4.56 ^ sample_o (out)
                                  4.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                 14.31   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.93    0.00    2.82 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.85    0.95    3.77 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.85    0.00    3.77 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.81    4.58 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.59    0.00    4.58 ^ vss_n_o[5] (out)
                                  4.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                 14.33   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.03    1.78    2.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.03    0.00    2.88 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.58    0.51    3.39 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.58    0.00    3.39 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.50    0.47    3.87 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.50    0.00    3.87 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.78    4.65 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.60    0.00    4.65 v vref_z_p_o[6] (out)
                                  4.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                 14.40   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.03    1.78    2.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.03    0.00    2.88 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.13    0.93    3.82 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  1.13    0.00    3.82 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.86    4.68 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.59    0.00    4.68 ^ vref_z_n_o[6] (out)
                                  4.68   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.68   data arrival time
-----------------------------------------------------------------------------
                                 14.43   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.88    1.69    2.78 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.88    0.00    2.78 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.57    0.58    3.36 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.57    0.00    3.36 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.70    0.49    3.85 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.70    0.00    3.85 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.83    4.69 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.60    0.00    4.69 v vss_p_o[9] (out)
                                  4.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                 14.44   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.61    1.62    2.72 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.61    0.00    2.72 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    1.02    0.75    3.47 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  1.02    0.00    3.47 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.58    0.45    3.92 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.58    0.00    3.92 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.81    4.73 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.62    0.00    4.73 v en_vcm_sw_o (out)
                                  4.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.73   data arrival time
-----------------------------------------------------------------------------
                                 14.48   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.93    1.72    2.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.93    0.00    2.82 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.80    0.73    3.55 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.80    0.00    3.55 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.56    0.40    3.94 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.56    0.00    3.94 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.80    4.74 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.60    0.00    4.74 v vss_p_o[6] (out)
                                  4.74   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                 14.49   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.66 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.66    0.00    2.66 v _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.19    1.22    3.87 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  1.19    0.00    3.88 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    0.88    4.76 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.63    0.00    4.76 ^ vss_n_o[1] (out)
                                  4.76   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.76   data arrival time
-----------------------------------------------------------------------------
                                 14.51   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.69    0.59    3.34 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.69    0.00    3.34 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.69    0.64    3.98 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.69    0.00    3.98 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.83    4.81 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.60    0.00    4.81 v vref_z_p_o[10] (out)
                                  4.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.81   data arrival time
-----------------------------------------------------------------------------
                                 14.56   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    1.29    2.21    3.30 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  1.29    0.00    3.30 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.65    0.70    4.00 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.65    0.00    4.00 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.62    0.83    4.84 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.62    0.00    4.84 v vss_n_o[3] (out)
                                  4.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.84   data arrival time
-----------------------------------------------------------------------------
                                 14.59   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.56    1.50    2.58 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.56    0.00    2.58 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.50    0.42    3.00 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.50    0.00    3.00 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.26    0.46    3.46 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.26    0.00    3.46 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.66    0.61    4.08 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.66    0.00    4.08 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.77    4.85 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.59    0.00    4.85 ^ vref_z_n_o[10] (out)
                                  4.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.85   data arrival time
-----------------------------------------------------------------------------
                                 14.60   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.69    0.59    3.34 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.69    0.00    3.34 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.79    0.71    4.04 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.79    0.00    4.04 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.85    4.90 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.60    0.00    4.90 v vss_p_o[10] (out)
                                  4.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                 14.65   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.54    1.57    2.66 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.54    0.00    2.66 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.83    0.61    3.27 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.83    0.00    3.27 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.23    3.50 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.32    0.00    3.50 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.61    0.63    4.13 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.61    0.00    4.13 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.52    0.80    4.93 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.52    0.00    4.94 v clk_data (out)
                                  4.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.94   data arrival time
-----------------------------------------------------------------------------
                                 14.69   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.61    1.62    2.72 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.61    0.00    2.72 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.93    0.60    3.32 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.93    0.00    3.32 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.87    4.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00    4.19 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.79    4.98 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.63    0.00    4.98 ^ vcm_dummy_o (out)
                                  4.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -4.98   data arrival time
-----------------------------------------------------------------------------
                                 14.73   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.65 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.66    0.00    2.65 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.53    0.45    3.10 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.53    0.00    3.10 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.24    0.44    3.54 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.24    0.00    3.54 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.88    0.73    4.27 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.88    0.00    4.27 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.81    5.09 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.59    0.00    5.09 ^ vref_z_n_o[7] (out)
                                  5.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                 14.84   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.83    1.66    2.75 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.83    0.00    2.75 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.69    0.59    3.34 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.69    0.00    3.34 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.30    0.49    3.83 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.30    0.00    3.83 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.62    0.60    4.43 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.62    0.00    4.43 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.77    5.20 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.59    0.00    5.20 ^ vref_z_n_o[9] (out)
                                  5.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 14.95   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44    1.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.88    1.69    2.78 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.88    0.00    2.78 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.63    0.54    3.32 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.63    0.00    3.32 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.23    0.44    3.76 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.23    0.00    3.76 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.77    0.67    4.43 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.77    0.00    4.43 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.79    5.22 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.58    0.00    5.22 ^ vref_z_n_o[8] (out)
                                  5.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.22   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.66    1.56    2.66 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.66    0.00    2.66 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.89    0.67    3.33 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.89    0.00    3.33 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.24    0.46    3.79 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.24    0.00    3.79 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.95    0.77    4.56 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.95    0.00    4.56 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.82    5.39 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.58    0.00    5.39 ^ vref_z_n_o[1] (out)
                                  5.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.39   data arrival time
-----------------------------------------------------------------------------
                                 15.14   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45    1.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    1.03    1.78    2.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  1.03    0.00    2.88 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    1.04    0.96    3.84 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  1.04    0.00    3.84 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    1.03    0.71    4.56 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  1.03    0.00    4.56 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91    5.47 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.60    0.00    5.47 v vss_p_o[7] (out)
                                  5.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.47   data arrival time
-----------------------------------------------------------------------------
                                 15.22   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44    1.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.09 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.29    1.30    2.40 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.29    0.00    2.40 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.67    0.77    3.16 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.67    0.00    3.16 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.67    0.87    4.03 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.67    0.00    4.03 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.88    0.65    4.68 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.88    0.00    4.68 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.81    5.49 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.59    0.00    5.49 ^ vcm_o[3] (out)
                                  5.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.49   data arrival time
-----------------------------------------------------------------------------
                                 15.24   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.14    0.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50    0.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44    1.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.09 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.40    1.39    2.48 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.40    0.00    2.48 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.04    0.80    1.18    3.66 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.80    0.00    3.66 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.32    0.80    4.45 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.32    0.00    4.45 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.35    0.47    4.92 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.35    0.00    4.92 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.64    0.76    5.68 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.64    0.00    5.69 v offset_cal_cycle (out)
                                  5.69   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 15.44   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.31    0.12   10.12 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.31    0.00   10.12 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    1.15    0.89   11.02 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  1.15    0.00   11.02 ^ _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.46    0.69   11.71 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.46    0.00   11.71 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.50    0.56   12.27 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.50    0.00   12.27 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.76   13.03 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.63    0.00   13.04 ^ en_offset_cal_o (out)
                                 13.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -13.04   data arrival time
-----------------------------------------------------------------------------
                                 22.79   slack (MET)



worst slack corner Slowest: 1.6736
======================= Typical Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.33    0.81    1.42 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.33    0.00    1.42 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.29    0.24    1.66 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.29    0.00    1.66 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.12    1.78 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.14    0.00    1.78 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.78   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.92   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.13    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.31    0.85    1.46 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.31    0.00    1.46 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.20    1.66 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.22    0.00    1.66 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.18    1.85 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.25    0.00    1.85 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.85   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.11    0.97   library hold time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.27    0.25    1.77 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.27    0.00    1.77 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.16    0.13    1.91 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.16    0.00    1.91 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.92   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.13    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.32    0.86    1.47 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.32    0.00    1.47 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.33    0.32    1.79 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.33    0.00    1.79 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.19    0.16    1.95 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.19    0.00    1.95 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.12    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.32    0.86    1.47 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.32    0.00    1.47 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.35    0.31    1.79 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.35    0.00    1.79 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.17    1.95 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.20    0.00    1.95 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.12    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.32    0.86    1.47 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.32    0.00    1.47 v _451_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.35    0.29    1.76 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _180_ (net)
                  0.35    0.00    1.76 ^ _460_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.19    1.95 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.22    0.00    1.95 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.11    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  0.97   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.37    0.89    1.50 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.37    0.00    1.50 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.48    0.36    1.86 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.48    0.00    1.86 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.18    0.11    1.97 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.18    0.00    1.97 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.92   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.12    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                  0.98   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.23    0.75    1.36 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.23    0.00    1.36 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.47    0.37    1.73 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.47    0.00    1.73 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.28    0.22    1.96 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.28    0.00    1.96 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.10    0.97   library hold time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.82    1.23    1.85 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.82    0.00    1.85 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.17    0.15    2.00 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.17    0.00    2.00 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.13    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.47 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.40    0.00    1.47 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.38    1.86 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.12    0.00    1.86 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    2.04 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00    2.04 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.14    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.39    0.00    1.47 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.38    1.85 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.12    0.00    1.85 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    2.04 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.12    0.00    2.04 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.14    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.49    0.91    1.53 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.49    0.00    1.53 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.43    0.35    1.89 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.43    0.00    1.89 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.22    0.15    2.04 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.22    0.00    2.04 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.12    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.07    0.38    0.90    1.51 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.38    0.00    1.52 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.41    0.33    1.84 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.41    0.00    1.84 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.27    0.21    2.06 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.27    0.00    2.06 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.11    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.05    0.82    1.23    1.85 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.82    0.00    1.85 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.24    2.09 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.34    0.00    2.09 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.09   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.09    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  1.13   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.52    0.93    1.54 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.52    0.00    1.54 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.41    1.95 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.12    0.00    1.95 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    2.13 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00    2.13 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.68 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.14    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.39    0.90    1.52 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.39    0.00    1.52 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.04    0.68    0.46    1.98 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  0.68    0.00    1.98 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.17    2.16 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.14    0.00    2.16 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.92   clock uncertainty
                         -0.04    0.89   clock reconvergence pessimism
                          0.13    1.02   library hold time
                                  1.02   data required time
-----------------------------------------------------------------------------
                                  1.02   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.61    0.98    1.60 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.61    0.00    1.60 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.33    1.93 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.35    0.00    1.93 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.22    0.20    2.13 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.22    0.00    2.13 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.12    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  1.14   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.41    0.92    1.53 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.41    0.00    1.54 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.26    1.80 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.30    0.00    1.80 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.50    0.34    2.14 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.50    0.00    2.14 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.06    0.87   clock reconvergence pessimism
                          0.07    0.94   library hold time
                                  0.94   data required time
-----------------------------------------------------------------------------
                                  0.94   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                  1.20   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.37    0.89    1.50 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.37    0.00    1.50 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.54    0.40    1.90 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.54    0.00    1.90 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.41    0.33    2.23 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.41    0.00    2.23 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.23   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                         -0.04    0.89   clock reconvergence pessimism
                          0.09    0.98   library hold time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.13    0.67    1.29 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.13    0.00    1.29 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.34    0.38    1.66 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.34    0.00    1.66 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.47    0.40    2.07 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.47    0.00    2.07 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.33    0.26    2.33 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.33    0.00    2.33 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.09    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.41    0.92    1.53 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.41    0.00    1.54 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.54    0.41    1.94 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.54    0.00    1.94 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.49    0.39    2.33 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.49    0.00    2.33 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.04    0.89   clock reconvergence pessimism
                          0.07    0.96   library hold time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.44    0.88    1.50 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.44    0.00    1.50 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.26    0.22    1.72 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.26    0.00    1.72 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    1.90 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.22    0.00    1.90 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.36    2.27 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.13    0.00    2.27 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.20    2.46 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.12    0.00    2.46 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.14    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.26    0.77    1.38 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.26    0.00    1.38 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.41    0.30    1.68 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.41    0.00    1.68 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.23    0.21    1.89 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.23    0.00    1.89 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.37    2.26 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.14    0.00    2.26 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.20    2.47 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.12    0.00    2.47 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.31    0.26    1.72 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.31    0.00    1.72 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    1.90 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.22    0.00    1.90 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.35    2.25 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.12    0.00    2.25 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.21    2.46 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.15    0.00    2.46 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.68 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.13    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  1.47   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.51    1.09    1.70 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.51    0.00    1.70 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.23    0.25    1.95 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.23    0.00    1.95 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.32    2.27 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.13    0.00    2.27 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21    2.48 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.14    0.00    2.48 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.13    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.56 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.55    0.00    1.56 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.26    1.82 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.31    0.00    1.82 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.22    0.18    2.01 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.22    0.00    2.01 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.36    2.37 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.13    0.00    2.37 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    2.56 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00    2.56 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.56   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.14    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.39    0.00    1.47 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.45    0.35    1.82 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.45    0.00    1.82 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.24    0.22    2.04 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.24    0.00    2.04 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.35    2.39 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.12    0.00    2.39 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    2.58 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.11    0.00    2.58 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.14    1.00   library hold time
                                  1.00   data required time
-----------------------------------------------------------------------------
                                  1.00   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.70    1.31 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.31 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.43    1.74 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.38    0.00    1.74 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.48    2.22 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.38    0.00    2.22 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.31    0.28    2.50 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.31    0.00    2.50 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.12    2.63 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.15    0.00    2.63 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                         -0.06    0.86   clock reconvergence pessimism
                          0.13    0.99   library hold time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                  1.63   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.67   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.92   clock uncertainty
                          0.00    0.92   clock reconvergence pessimism
                          0.37    1.30   library removal time
                                  1.30   data required time
-----------------------------------------------------------------------------
                                  1.30   data required time
                                -10.67   data arrival time
-----------------------------------------------------------------------------
                                  9.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.68   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.92   clock uncertainty
                          0.00    0.92   clock reconvergence pessimism
                          0.37    1.29   library removal time
                                  1.29   data required time
-----------------------------------------------------------------------------
                                  1.29   data required time
                                -10.68   data arrival time
-----------------------------------------------------------------------------
                                  9.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.85   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.37    1.30   library removal time
                                  1.30   data required time
-----------------------------------------------------------------------------
                                  1.30   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.50   11.17 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.18 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.38    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.37    1.30   library removal time
                                  1.30   data required time
-----------------------------------------------------------------------------
                                  1.30   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.68 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.49   11.17 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.17 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.37    1.30   library removal time
                                  1.30   data required time
-----------------------------------------------------------------------------
                                  1.30   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                  9.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.89   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.68 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.68 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.93   clock uncertainty
                          0.00    0.93   clock reconvergence pessimism
                          0.39    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.92   clock uncertainty
                          0.00    0.92   clock reconvergence pessimism
                          0.39    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.41   10.67 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.67 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.53   11.21 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.21 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    0.92   clock uncertainty
                          0.00    0.92   clock reconvergence pessimism
                          0.39    1.31   library removal time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                -11.21   data arrival time
-----------------------------------------------------------------------------
                                  9.90   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.11    0.10    0.71 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.11    0.00    0.71 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.82    0.68    1.39 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.82    0.00    1.39 v en_comp (out)
                                  1.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                 11.14   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.26    1.72 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.25    0.00    1.72 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    2.14 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.44    0.00    2.14 ^ data[2] (out)
                                  2.14   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 11.89   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.26    0.77    1.38 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.26    0.00    1.38 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.31    0.25    1.63 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.31    0.00    1.63 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.16    1.78 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.19    0.00    1.78 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    2.20 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00    2.20 v vref_z_p_o[0] (out)
                                  2.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                 11.95   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.37    0.89    1.50 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.37    0.00    1.51 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.29    1.79 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.37    0.00    1.79 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.44    2.24 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.36    0.00    2.24 ^ vcm_o[8] (out)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 11.99   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.27    0.30    1.82 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.27    0.00    1.82 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    2.24 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.44    0.00    2.24 ^ data[4] (out)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 11.99   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.32    0.86    1.47 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.32    0.00    1.47 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.32    1.80 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.44    0.00    1.80 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.45    2.24 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00    2.24 ^ vcm_o[1] (out)
                                  2.24   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 11.99   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.26    0.77    1.38 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.26    0.00    1.38 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.26    1.64 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.35    0.00    1.64 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.19    1.83 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.26    0.00    1.83 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44    2.26 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00    2.27 v vss_p_o[0] (out)
                                  2.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                 12.02   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.52    0.93    1.54 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.52    0.00    1.54 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.31    1.85 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.28    0.00    1.85 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    2.27 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.44    0.00    2.27 ^ data[3] (out)
                                  2.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.27   data arrival time
-----------------------------------------------------------------------------
                                 12.02   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.32    0.86    1.47 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.32    0.00    1.48 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.49    0.34    1.82 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.49    0.00    1.82 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.46    2.28 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.35    0.00    2.28 ^ vcm_o[5] (out)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 12.03   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.34    1.86 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.31    0.00    1.86 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.29 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00    2.29 ^ vss_n_o[9] (out)
                                  2.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                 12.04   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.08    0.41    0.92    1.53 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.41    0.00    1.54 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.31    1.85 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.39    0.00    1.85 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44    2.29 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.35    0.00    2.29 ^ vcm_o[7] (out)
                                  2.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                 12.04   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.52    0.93    1.54 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.52    0.00    1.54 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.33    1.87 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.29    0.00    1.87 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.42    2.29 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00    2.29 ^ vss_n_o[8] (out)
                                  2.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                 12.04   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.31    0.85    1.46 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.31    0.00    1.46 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.54    0.37    1.83 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.54    0.00    1.83 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.46    2.30 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00    2.30 ^ vcm_o[4] (out)
                                  2.30   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                 12.05   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.39    0.00    1.47 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.22    1.68 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.19    0.00    1.68 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.19    1.88 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.26    0.00    1.88 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.31 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00    2.31 v vref_z_p_o[1] (out)
                                  2.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.39    0.00    1.47 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.26    1.73 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.26    0.00    1.73 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.21    0.16    1.89 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.21    0.00    1.89 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.31 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00    2.31 v vref_z_p_o[2] (out)
                                  2.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.38    0.84    1.46 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.38    0.00    1.46 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.51    0.39    1.85 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.51    0.00    1.85 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.31 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00    2.31 ^ vref_z_n_o[4] (out)
                                  2.31   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.56 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.55    0.00    1.56 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.32    1.88 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.29    0.00    1.88 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.46    0.43    2.32 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.46    0.00    2.32 ^ data[0] (out)
                                  2.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                 12.07   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.07    0.38    0.90    1.51 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.38    0.00    1.52 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.47    0.35    1.87 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.47    0.00    1.87 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.47    2.33 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.36    0.00    2.34 ^ vcm_o[9] (out)
                                  2.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                 12.09   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.55    1.07    1.68 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.55    0.00    1.68 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.23    0.28    1.96 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.23    0.00    1.96 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.29    0.41    2.37 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    2.37 v data[5] (out)
                                  2.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                 12.12   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.39    0.00    1.47 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.58    0.43    1.90 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.58    0.00    1.90 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.37 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00    2.37 ^ vref_z_n_o[2] (out)
                                  2.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                 12.12   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.56 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.55    0.00    1.57 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.37    1.94 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.43    0.00    1.94 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.45    2.38 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00    2.38 ^ vcm_o[0] (out)
                                  2.38   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.38   data arrival time
-----------------------------------------------------------------------------
                                 12.13   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.44    0.88    1.50 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.44    0.00    1.50 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.54    0.42    1.92 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.54    0.00    1.92 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.38 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00    2.39 ^ vref_z_n_o[3] (out)
                                  2.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.38    0.84    1.46 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.38    0.00    1.46 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.48    0.47    1.93 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.48    0.00    1.93 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.39 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00    2.39 ^ vss_n_o[4] (out)
                                  2.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.48    0.47    1.94 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.48    0.00    1.94 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.39 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00    2.39 ^ vss_n_o[7] (out)
                                  2.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.29    1.75 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.30    0.00    1.75 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.26    0.21    1.96 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.26    0.00    1.96 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.39 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00    2.39 v vref_z_p_o[7] (out)
                                  2.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.55    1.07    1.68 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.55    0.00    1.68 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.31    0.27    1.95 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.31    0.00    1.95 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.39 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.34    0.00    2.39 v vss_n_o[10] (out)
                                  2.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                 12.14   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.07    0.37    0.89    1.50 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.37    0.00    1.50 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.59    0.41    1.91 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.59    0.00    1.91 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.49    2.40 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.37    0.00    2.40 ^ vcm_o[10] (out)
                                  2.40   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.40   data arrival time
-----------------------------------------------------------------------------
                                 12.15   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.44    0.88    1.50 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.44    0.00    1.50 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.31    0.30    1.80 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.31    0.00    1.80 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.23    0.18    1.98 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.23    0.00    1.98 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.41 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00    2.41 v vref_z_p_o[3] (out)
                                  2.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 12.16   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.44    0.88    1.50 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.44    0.00    1.50 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.30    0.30    1.80 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.30    0.00    1.80 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.19    1.98 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.23    0.00    1.98 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.41 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00    2.41 v vref_z_p_o[4] (out)
                                  2.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 12.16   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.38    0.84    1.46 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.38    0.00    1.46 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.41    0.33    1.79 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.41    0.00    1.79 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.19    1.98 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.26    0.00    1.98 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.41 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00    2.41 v vss_p_o[5] (out)
                                  2.41   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                 12.16   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.31    0.26    1.72 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.31    0.00    1.72 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.28    0.26    1.98 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.28    0.00    1.98 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.42 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00    2.42 v vref_z_p_o[8] (out)
                                  2.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 12.17   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.39    0.00    1.47 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.29    1.75 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.36    0.00    1.75 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.31    0.22    1.98 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.31    0.00    1.98 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.42 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00    2.42 v vss_p_o[2] (out)
                                  2.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 12.17   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.47 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.40    0.00    1.47 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.36    0.31    1.78 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.36    0.00    1.78 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.19    1.97 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.26    0.00    1.97 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.45    2.42 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.37    0.00    2.42 v vss_p_o[1] (out)
                                  2.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 12.17   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.65    1.13    1.75 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.65    0.00    1.75 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.25    0.23    1.98 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.25    0.00    1.98 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.44    2.42 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.36    0.00    2.42 v vss_n_o[2] (out)
                                  2.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                 12.17   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.61    0.98    1.60 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.61    0.00    1.60 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.39    1.99 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.35    0.00    1.99 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.43    2.42 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.44    0.00    2.43 ^ data[1] (out)
                                  2.43   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.43   data arrival time
-----------------------------------------------------------------------------
                                 12.18   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.05    0.55    0.95    1.56 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.55    0.00    1.57 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.51    0.42    1.98 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.51    0.00    1.98 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.46    2.44 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00    2.44 ^ vcm_o[6] (out)
                                  2.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.13    0.67    1.29 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.13    0.00    1.29 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.34    0.38    1.66 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.34    0.00    1.67 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.45    0.33    1.99 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.45    0.00    1.99 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.45    2.44 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00    2.44 ^ vcm_o[2] (out)
                                  2.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.44   data arrival time
-----------------------------------------------------------------------------
                                 12.19   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.47 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.40    0.00    1.47 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.51    0.50    1.98 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.51    0.00    1.98 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.48    2.45 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.37    0.00    2.46 ^ vss_n_o[0] (out)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 12.21   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.38    0.84    1.46 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.38    0.00    1.46 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.41    0.35    1.80 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.41    0.00    1.81 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.22    2.02 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.28    0.00    2.02 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.46 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00    2.46 v vref_z_p_o[5] (out)
                                  2.46   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                 12.21   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.29    1.75 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.34    0.00    1.75 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.37    0.26    2.01 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.37    0.00    2.02 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.48 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00    2.48 v vss_p_o[8] (out)
                                  2.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 12.23   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.16    1.78 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.78 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    0.34    0.24    2.03 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.34    0.00    2.03 v output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.45    2.48 v output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.34    0.00    2.48 v sample_o (out)
                                  2.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 12.23   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.40    0.86    1.47 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.40    0.00    1.47 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.72    0.51    1.99 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.72    0.00    1.99 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49    2.48 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00    2.48 ^ vref_z_n_o[0] (out)
                                  2.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 12.23   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.44    0.88    1.50 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.44    0.00    1.50 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.29    1.79 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.35    0.00    1.79 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.33    0.24    2.03 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.33    0.00    2.03 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.48 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00    2.48 v vss_p_o[4] (out)
                                  2.48   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 12.23   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.30    1.82 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.27    0.00    1.82 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.32    0.23    2.04 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.32    0.00    2.04 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.49 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00    2.49 v vref_z_p_o[9] (out)
                                  2.49   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 12.24   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.39    0.00    1.47 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.39    0.32    1.78 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.39    0.00    1.79 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.37    0.26    2.04 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.37    0.00    2.04 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.50 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00    2.50 v vss_p_o[3] (out)
                                  2.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 12.25   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.61    0.98    1.60 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.61    0.00    1.60 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.41    0.47    2.08 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.41    0.00    2.08 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.52 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00    2.52 ^ vss_n_o[6] (out)
                                  2.52   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.56 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.55    0.00    1.56 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.62    0.49    2.05 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.62    0.00    2.06 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48    2.54 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.34    0.00    2.54 ^ vref_z_n_o[5] (out)
                                  2.54   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 12.29   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.56 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.55    0.00    1.56 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.49    0.53    2.09 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.49    0.00    2.09 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.46    2.55 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.34    0.00    2.55 ^ vss_n_o[5] (out)
                                  2.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 12.30   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.61    0.98    1.60 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.61    0.00    1.60 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.33    0.29    1.89 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.33    0.00    1.89 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.28    0.26    2.15 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.28    0.00    2.15 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.59 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00    2.59 v vref_z_p_o[6] (out)
                                  2.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                 12.34   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.52    0.93    1.54 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.52    0.00    1.54 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.32    1.86 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.32    0.00    1.86 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.39    0.27    2.13 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.39    0.00    2.13 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.59 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00    2.59 v vss_p_o[9] (out)
                                  2.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.59   data arrival time
-----------------------------------------------------------------------------
                                 12.34   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.55    0.95    1.56 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.55    0.00    1.56 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.45    0.40    1.96 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.45    0.00    1.96 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.31    0.22    2.18 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.31    0.00    2.18 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.62 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00    2.62 v vss_p_o[6] (out)
                                  2.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                 12.37   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.61    0.98    1.60 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.61    0.00    1.60 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.66    0.54    2.14 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.66    0.00    2.14 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49    2.63 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.34    0.00    2.63 ^ vref_z_n_o[6] (out)
                                  2.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                 12.38   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.35    0.88    1.50 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.35    0.00    1.50 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.59    0.43    1.93 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.59    0.00    1.93 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.34    0.25    2.17 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.34    0.00    2.17 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.46    2.63 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    2.63 v en_vcm_sw_o (out)
                                  2.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                 12.38   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.39    0.00    1.47 v _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.69    0.67    2.14 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.69    0.00    2.14 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.50    2.64 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.36    0.00    2.64 ^ vss_n_o[1] (out)
                                  2.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.64   data arrival time
-----------------------------------------------------------------------------
                                 12.39   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.74    1.18    1.79 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.74    0.00    1.80 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.37    0.38    2.18 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.37    0.00    2.18 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.47    2.64 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.35    0.00    2.64 v vss_n_o[3] (out)
                                  2.64   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.64   data arrival time
-----------------------------------------------------------------------------
                                 12.39   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.40    0.33    1.86 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.40    0.00    1.86 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.39    0.35    2.21 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.39    0.00    2.21 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.68 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00    2.68 v vref_z_p_o[10] (out)
                                  2.68   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                 12.43   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.03    0.33    0.81    1.42 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.33    0.00    1.42 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.29    0.24    1.66 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.29    0.00    1.66 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.15    0.25    1.91 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.15    0.00    1.91 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.38    0.35    2.26 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.38    0.00    2.26 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    2.70 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00    2.70 ^ vref_z_n_o[10] (out)
                                  2.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                 12.45   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.40    0.33    1.86 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.40    0.00    1.86 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.44    0.39    2.25 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.44    0.00    2.25 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    2.72 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.34    0.00    2.73 v vss_p_o[10] (out)
                                  2.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                 12.48   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.06    0.31    0.85    1.46 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.31    0.00    1.46 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.03    0.48    0.35    1.81 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.48    0.00    1.81 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.12    1.94 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.19    0.00    1.94 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.35    0.36    2.29 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.35    0.00    2.29 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.46    2.75 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.30    0.00    2.75 v clk_data (out)
                                  2.75   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                 12.50   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.35    0.88    1.50 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.35    0.00    1.50 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.49    0.33    1.82 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.49    0.00    1.82 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.48    2.31 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00    2.31 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.45    2.76 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.36    0.00    2.76 ^ vcm_dummy_o (out)
                                  2.76   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                 12.51   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.46 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.39    0.00    1.46 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.31    0.26    1.72 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.31    0.00    1.72 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.24    1.96 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.13    0.00    1.96 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.51    0.42    2.37 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.51    0.00    2.37 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.46    2.84 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00    2.84 ^ vref_z_n_o[7] (out)
                                  2.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.84   data arrival time
-----------------------------------------------------------------------------
                                 12.59   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.05    0.49    0.91    1.52 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.49    0.00    1.52 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.40    0.33    1.86 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.40    0.00    1.86 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.17    0.27    2.12 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.17    0.00    2.12 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.36    0.34    2.46 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.36    0.00    2.46 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.44    2.90 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.34    0.00    2.90 ^ vref_z_n_o[9] (out)
                                  2.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                 12.65   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24    0.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.52    0.93    1.54 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.52    0.00    1.54 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.36    0.30    1.84 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.36    0.00    1.84 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.24    2.08 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.13    0.00    2.08 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.45    0.38    2.46 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.45    0.00    2.46 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    2.91 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00    2.91 ^ vref_z_n_o[8] (out)
                                  2.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                 12.66   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.39    0.85    1.47 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.39    0.00    1.47 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.52    0.39    1.85 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.52    0.00    1.85 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.25    2.10 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.13    0.00    2.10 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.55    0.44    2.54 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.55    0.00    2.54 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.47    3.01 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00    3.01 ^ vref_z_n_o[1] (out)
                                  3.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.01   data arrival time
-----------------------------------------------------------------------------
                                 12.76   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25    0.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.06    0.61    0.98    1.60 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.61    0.00    1.60 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.60    0.52    2.13 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.60    0.00    2.13 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.58    0.40    2.52 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.58    0.00    2.52 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50    3.03 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00    3.03 v vss_p_o[7] (out)
                                  3.03   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                 12.78   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25    0.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.70    1.31 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.31 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.43    1.74 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.38    0.00    1.74 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.48    2.22 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.38    0.00    2.22 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.48    0.36    2.58 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.48    0.00    2.58 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.45    3.04 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00    3.04 ^ vcm_o[3] (out)
                                  3.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                 12.79   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28    0.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24    0.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.23    0.75    1.36 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.23    0.00    1.36 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.04    0.46    0.64    2.00 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.46    0.00    2.00 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.18    0.44    2.44 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.18    0.00    2.44 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.20    0.26    2.70 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.20    0.00    2.70 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.43    3.13 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.37    0.00    3.13 v offset_cal_cycle (out)
                                  3.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -3.13   data arrival time
-----------------------------------------------------------------------------
                                 12.88   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.18    0.00   10.08 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.68    0.51   10.59 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.68    0.00   10.59 ^ _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.26    0.37   10.97 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.26    0.00   10.97 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.29    0.32   11.28 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.29    0.00   11.28 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.43   11.71 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.36    0.00   11.72 ^ en_offset_cal_o (out)
                                 11.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.72   data arrival time
-----------------------------------------------------------------------------
                                 21.47   slack (MET)



worst slack corner Typical: 0.7886
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.07    0.04   25.04 v clk (in)
                                         clk (net)
                  0.07    0.00   25.04 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.19   25.23 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   25.23 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17   25.40 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   25.41 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.11   25.51 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.17    0.00   25.51 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.90    0.66   26.18 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.90    0.00   26.18 ^ en_comp (out)
                                 26.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.18   data arrival time
-----------------------------------------------------------------------------
                                 13.57   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.42    0.27   11.46 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.42    0.00   11.46 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.47    0.42   11.88 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.47    0.00   11.88 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   12.24 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.22    0.00   12.24 ^ vss_p_o[7] (out)
                                 12.24   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.24   data arrival time
-----------------------------------------------------------------------------
                                 27.51   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    0.91    0.34   11.71 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.91    0.00   11.72 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.43   12.14 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.24    0.00   12.15 ^ vss_n_o[3] (out)
                                 12.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.15   data arrival time
-----------------------------------------------------------------------------
                                 27.60   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.64    0.36   11.74 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.64    0.00   11.74 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.40   12.14 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.24    0.00   12.14 ^ vss_n_o[1] (out)
                                 12.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.14   data arrival time
-----------------------------------------------------------------------------
                                 27.61   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.09 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.12   11.21 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.24    0.00   11.21 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.40    0.33   11.54 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.40    0.00   11.54 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.19   11.73 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.23    0.00   11.73 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   12.05 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.22    0.00   12.05 v vref_z_p_o[5] (out)
                                 12.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 27.70   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.08 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.25    0.14   11.22 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.25    0.00   11.23 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.35    0.29   11.51 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.35    0.00   11.51 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.25    0.21   11.72 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.25    0.00   11.72 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.05 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.22    0.00   12.05 v vref_z_p_o[8] (out)
                                 12.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 27.70   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.45    0.29   11.66 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.45    0.00   11.67 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.25    0.37   12.03 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.25    0.00   12.03 ^ vss_n_o[0] (out)
                                 12.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.03   data arrival time
-----------------------------------------------------------------------------
                                 27.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.08 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.11   11.19 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.22    0.00   11.19 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.37    0.30   11.49 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.37    0.00   11.49 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.25    0.20   11.69 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.25    0.00   11.69 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   12.02 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.22    0.00   12.02 v vref_z_p_o[6] (out)
                                 12.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                 27.73   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.43    0.28   11.66 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.43    0.00   11.66 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.36   12.01 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.23    0.00   12.01 ^ vss_n_o[5] (out)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 27.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.27   11.67 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.34    0.00   11.67 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.22    0.33   12.01 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.22    0.00   12.01 ^ vcm_o[4] (out)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 27.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.51    0.26   11.63 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.51    0.00   11.63 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.37   12.01 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.24    0.00   12.01 ^ vss_n_o[2] (out)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 27.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.42    0.28   11.65 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.42    0.00   11.65 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   12.00 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.22    0.00   12.01 ^ vss_n_o[4] (out)
                                 12.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 27.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.42    0.28   11.65 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.42    0.00   11.65 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   12.00 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.22    0.00   12.00 ^ vss_n_o[7] (out)
                                 12.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.00   data arrival time
-----------------------------------------------------------------------------
                                 27.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.25   11.66 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.32    0.00   11.66 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.33   11.99 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.22    0.00   11.99 ^ vcm_o[6] (out)
                                 11.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.99   data arrival time
-----------------------------------------------------------------------------
                                 27.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.25   11.65 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.31    0.00   11.65 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.33   11.98 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.23    0.00   11.99 ^ vcm_o[5] (out)
                                 11.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.99   data arrival time
-----------------------------------------------------------------------------
                                 27.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.41 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.24   11.65 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.30    0.00   11.65 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.34   11.98 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.24    0.00   11.99 ^ vcm_o[9] (out)
                                 11.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.99   data arrival time
-----------------------------------------------------------------------------
                                 27.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.22   11.40 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.34    0.00   11.40 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.26    0.26   11.66 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.26    0.00   11.66 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.98 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.22    0.00   11.98 ^ vss_p_o[6] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.25   11.65 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.30    0.00   11.65 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.33   11.98 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.22    0.00   11.98 ^ vcm_o[3] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.12    0.07   10.07 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.12    0.00   10.07 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.18   10.26 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.12    0.00   10.26 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.30    0.55   10.80 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.30    0.00   10.80 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.30   11.10 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.10    0.00   11.10 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.27    0.28   11.38 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.27    0.00   11.38 v _326_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.31    0.26   11.65 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.31    0.00   11.65 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.98 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.22    0.00   11.98 ^ vss_p_o[8] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.26    0.19   11.38 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.26    0.00   11.38 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.31    0.27   11.65 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.31    0.00   11.65 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.98 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.22    0.00   11.98 ^ vss_p_o[3] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.23   11.64 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.28    0.00   11.64 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.22    0.32   11.96 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.22    0.00   11.96 ^ vcm_o[1] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.29    0.24   11.64 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.29    0.00   11.64 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.22    0.32   11.96 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.22    0.00   11.96 ^ vcm_o[2] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.25   11.62 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.36    0.00   11.62 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.96 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.22    0.00   11.96 ^ vss_n_o[6] (out)
                                 11.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.96   data arrival time
-----------------------------------------------------------------------------
                                 27.79   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.08 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.09   11.18 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.21    0.00   11.18 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.31    0.26   11.44 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.31    0.00   11.44 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.22    0.19   11.63 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.22    0.00   11.63 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.95 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.22    0.00   11.95 v vref_z_p_o[7] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.63    0.28   11.31 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.63    0.00   11.31 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.36    0.28   11.60 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.36    0.00   11.60 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.95 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.22    0.00   11.95 v vref_z_p_o[10] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.40 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.28    0.22   11.63 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.28    0.00   11.63 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   11.95 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.23    0.00   11.95 ^ vcm_o[0] (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.25    0.17   11.36 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.25    0.00   11.36 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.28    0.25   11.61 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.28    0.00   11.61 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.94 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.22    0.00   11.94 ^ vss_p_o[4] (out)
                                 11.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.94   data arrival time
-----------------------------------------------------------------------------
                                 27.81   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.00   11.41 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.21   11.61 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.24    0.00   11.61 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   11.93 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.23    0.00   11.93 ^ vcm_o[7] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.28    0.37   11.40 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.28    0.01   11.41 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.24    0.20   11.61 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.24    0.00   11.61 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.32   11.93 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.24    0.00   11.93 ^ vcm_o[8] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.09 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.24    0.13   11.21 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.24    0.00   11.21 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.31    0.27   11.48 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.31    0.00   11.48 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.18    0.14   11.62 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.18    0.00   11.62 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31   11.93 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.22    0.00   11.93 v vref_z_p_o[0] (out)
                                 11.93   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.24    0.18   11.36 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.24    0.00   11.36 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.26    0.23   11.60 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.26    0.00   11.60 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.92 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.22    0.00   11.92 ^ vss_p_o[2] (out)
                                 11.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.92   data arrival time
-----------------------------------------------------------------------------
                                 27.83   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.27    0.20   11.39 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.27    0.00   11.39 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.21   11.60 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.23    0.00   11.60 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.31   11.91 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.22    0.00   11.91 ^ vss_p_o[5] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.69    0.48   11.52 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.69    0.00   11.52 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.39   11.91 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.23    0.00   11.91 ^ vss_p_o[10] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.08 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.08   11.17 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.20    0.00   11.17 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.31    0.26   11.42 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.31    0.00   11.42 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.17   11.59 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.21    0.00   11.59 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.91 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.22    0.00   11.91 v vref_z_p_o[4] (out)
                                 11.91   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.91   data arrival time
-----------------------------------------------------------------------------
                                 27.84   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.21   11.58 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.25    0.00   11.58 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.90 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.22    0.00   11.90 ^ vss_n_o[9] (out)
                                 11.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.90   data arrival time
-----------------------------------------------------------------------------
                                 27.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.22    0.18   11.37 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.22    0.00   11.37 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.20   11.57 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.22    0.00   11.57 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.24    0.32   11.89 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.24    0.00   11.89 ^ vss_p_o[1] (out)
                                 11.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 27.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.34   11.37 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.24    0.00   11.37 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.20   11.57 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.23    0.00   11.57 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.23    0.32   11.89 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.23    0.00   11.89 ^ vss_n_o[8] (out)
                                 11.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 27.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.17   11.36 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.21    0.00   11.36 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.20   11.56 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.23    0.00   11.56 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.32   11.88 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.23    0.00   11.88 ^ vss_p_o[0] (out)
                                 11.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.88   data arrival time
-----------------------------------------------------------------------------
                                 27.87   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.07   10.07 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.13    0.00   10.07 ^ input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.30 ^ input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.30 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.25    0.28   10.57 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.25    0.00   10.58 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.19    0.16   10.73 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.19    0.00   10.73 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.32    0.25   10.99 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.32    0.00   10.99 ^ _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.20    0.16   11.15 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.20    0.00   11.15 v _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.46    0.31   11.47 ^ _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.46    0.00   11.47 ^ output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.36   11.83 ^ output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.23    0.00   11.83 ^ vref_z_p_o[3] (out)
                                 11.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.83   data arrival time
-----------------------------------------------------------------------------
                                 27.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    0.67    0.49   11.08 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  0.67    0.00   11.09 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.09   11.18 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.21    0.00   11.18 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.16   11.34 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.16    0.00   11.34 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.21    0.17   11.51 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.21    0.00   11.51 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.82 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.22    0.00   11.83 v vref_z_p_o[1] (out)
                                 11.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.83   data arrival time
-----------------------------------------------------------------------------
                                 27.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.24   11.27 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.29    0.00   11.27 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.26    0.21   11.48 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.26    0.00   11.48 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.81 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.22    0.00   11.81 v vref_z_p_o[9] (out)
                                 11.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.81   data arrival time
-----------------------------------------------------------------------------
                                 27.94   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.07   10.07 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.13    0.00   10.07 ^ input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.21    0.23   10.30 ^ input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.21    0.00   10.30 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.25    0.28   10.57 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.25    0.00   10.58 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.19    0.16   10.73 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.19    0.00   10.73 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.32    0.25   10.99 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.32    0.00   10.99 ^ _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.15   11.14 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.19    0.00   11.14 v _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.44    0.30   11.44 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.44    0.00   11.44 ^ output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.80 ^ output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.22    0.00   11.80 ^ vref_z_p_o[2] (out)
                                 11.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.80   data arrival time
-----------------------------------------------------------------------------
                                 27.95   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.12    0.07   10.07 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.12    0.00   10.07 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.18   10.26 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.12    0.00   10.26 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.30    0.55   10.80 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.30    0.00   10.80 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.30   11.10 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.10    0.00   11.10 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.27    0.28   11.38 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.27    0.00   11.38 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.71 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.22    0.00   11.71 v vref_z_n_o[8] (out)
                                 11.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.71   data arrival time
-----------------------------------------------------------------------------
                                 28.04   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.09    0.00   10.05 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.19   10.24 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.15    0.00   10.24 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.19    0.34   10.58 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.19    0.00   10.58 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.12    0.29   10.87 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.12    0.00   10.87 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.22    0.25   11.11 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.22    0.00   11.11 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.33    0.26   11.37 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.33    0.00   11.37 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.33   11.70 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.22    0.00   11.70 ^ vss_p_o[9] (out)
                                 11.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.70   data arrival time
-----------------------------------------------------------------------------
                                 28.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.26    0.19   11.03 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.26    0.00   11.03 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    0.63    0.28   11.31 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.63    0.00   11.32 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.38   11.70 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.23    0.00   11.70 ^ vss_n_o[10] (out)
                                 11.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.70   data arrival time
-----------------------------------------------------------------------------
                                 28.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.29    0.19   11.03 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.29    0.00   11.03 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.37    0.29   11.32 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.37    0.00   11.32 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.35   11.67 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.24    0.00   11.67 ^ vcm_o[10] (out)
                                 11.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 28.08   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.17    0.27   11.12 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.17    0.00   11.12 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.23   11.35 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.19    0.00   11.35 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.31   11.66 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.24    0.00   11.67 ^ en_offset_cal_o (out)
                                 11.67   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 28.08   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.08    0.00   10.04 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.17   10.21 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.11    0.00   10.21 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.25    0.50   10.71 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.25    0.00   10.71 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.29   11.00 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.10    0.00   11.00 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.31    0.30   11.30 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.31    0.00   11.30 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.65 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.22    0.00   11.65 v vref_z_n_o[7] (out)
                                 11.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.65   data arrival time
-----------------------------------------------------------------------------
                                 28.10   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.02    0.20    0.11   10.11 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.20    0.00   10.11 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26   10.37 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.23    0.00   10.37 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.04    0.48    0.36   10.73 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.48    0.00   10.74 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    0.55    0.46   11.19 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.55    0.00   11.19 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.23    0.37   11.56 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.23    0.00   11.56 ^ sample_o (out)
                                 11.56   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.56   data arrival time
-----------------------------------------------------------------------------
                                 28.19   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.08    0.04   10.04 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.08    0.00   10.04 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.19    0.22   10.26 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.19    0.00   10.26 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.18    0.33   10.59 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.18    0.00   10.60 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.31    0.24   10.84 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.31    0.00   10.84 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.25    0.35   11.19 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.25    0.00   11.19 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.33   11.51 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.24    0.00   11.52 ^ vcm_dummy_o (out)
                                 11.52   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.52   data arrival time
-----------------------------------------------------------------------------
                                 28.23   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.06   10.06 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.10    0.00   10.06 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.08    0.15   10.20 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.08    0.00   10.20 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.19    0.32   10.53 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.19    0.00   10.53 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.10    0.27   10.80 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.10    0.00   10.80 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.34    0.32   11.12 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.34    0.00   11.12 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.46 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.22    0.00   11.47 v vref_z_n_o[1] (out)
                                 11.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.47   data arrival time
-----------------------------------------------------------------------------
                                 28.28   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.09    0.00   10.05 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.19   10.24 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.15    0.00   10.24 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.19    0.34   10.58 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.19    0.00   10.58 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.12    0.29   10.87 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.12    0.00   10.87 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.22    0.25   11.11 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.22    0.00   11.11 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.22    0.32   11.44 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.22    0.00   11.44 v vref_z_n_o[9] (out)
                                 11.44   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.44   data arrival time
-----------------------------------------------------------------------------
                                 28.31   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.07    0.04   10.04 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.07    0.00   10.04 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.16   10.20 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.11    0.00   10.20 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.73    0.49   10.69 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.73    0.00   10.69 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.44    0.30   10.98 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.44    0.00   10.98 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.23    0.37   11.36 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.23    0.00   11.36 v vref_z_n_o[6] (out)
                                 11.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.36   data arrival time
-----------------------------------------------------------------------------
                                 28.39   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.12    0.06   10.06 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.12    0.00   10.06 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.45    0.38   10.43 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.45    0.00   10.43 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.16    0.33   10.76 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.16    0.00   10.76 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.19   10.96 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.14    0.00   10.96 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.24    0.30   11.26 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.24    0.00   11.26 ^ offset_cal_cycle (out)
                                 11.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.26   data arrival time
-----------------------------------------------------------------------------
                                 28.49   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.12    0.07   10.07 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.12    0.00   10.07 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.17   10.24 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.11    0.00   10.24 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.53    0.37   10.61 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.53    0.00   10.61 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.40    0.27   10.87 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.40    0.00   10.87 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   11.24 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.22    0.00   11.24 v vref_z_n_o[5] (out)
                                 11.24   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.24   data arrival time
-----------------------------------------------------------------------------
                                 28.51   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.12    0.07   10.07 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.12    0.00   10.07 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.11    0.18   10.24 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.11    0.00   10.24 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.14    0.37   10.61 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.14    0.00   10.61 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.26   10.87 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.23    0.00   10.87 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.32   11.20 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.22    0.00   11.20 v vref_z_n_o[10] (out)
                                 11.20   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.20   data arrival time
-----------------------------------------------------------------------------
                                 28.55   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.05   10.05 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.09    0.00   10.05 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.16   10.21 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.10    0.00   10.21 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.45    0.31   10.52 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.45    0.00   10.52 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.41    0.30   10.82 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.41    0.00   10.82 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.36   11.19 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.22    0.00   11.19 v vref_z_n_o[0] (out)
                                 11.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.19   data arrival time
-----------------------------------------------------------------------------
                                 28.56   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.08   10.08 ^ vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.16    0.00   10.08 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.24    0.26   10.34 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.24    0.00   10.34 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.23    0.16   10.50 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.23    0.00   10.50 v _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.40    0.32   10.82 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.40    0.00   10.82 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.17 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.22    0.00   11.17 ^ vref_z_n_o[2] (out)
                                 11.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                 28.58   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.10    0.00   10.05 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.17   10.23 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.12    0.00   10.23 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.52    0.36   10.58 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.52    0.00   10.58 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.32    0.23   10.81 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.32    0.00   10.81 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.34   11.16 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.22    0.00   11.16 v vref_z_n_o[4] (out)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 28.59   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.10    0.05   10.05 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.10    0.00   10.05 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.16    0.20   10.26 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.16    0.00   10.26 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.40    0.28   10.54 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.40    0.00   10.54 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.34    0.23   10.77 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.34    0.00   10.77 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.22    0.35   11.12 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.22    0.00   11.12 v vref_z_n_o[3] (out)
                                 11.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.12   data arrival time
-----------------------------------------------------------------------------
                                 28.63   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.45    0.81    1.25 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.45    0.00    1.25 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.30    0.40    1.65 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.30    0.01    1.66 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.45    0.39    2.05 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.45    0.00    2.05 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    0.40    0.37    2.42 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.40    0.00    2.42 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.26    0.16    2.58 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.26    0.00    2.58 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.19    0.33    2.92 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.19    0.00    2.92 v data[5] (out)
                                  2.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17    0.44 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.44 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.61    0.89    1.33 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.61    0.00    1.33 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.37    0.32    1.65 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.37    0.00    1.65 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.03    0.46    0.39    2.04 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.46    0.00    2.04 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.25    0.17    2.21 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.25    0.00    2.21 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.39    0.30    2.51 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.39    0.00    2.51 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.23    0.35    2.86 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.23    0.00    2.86 ^ en_vcm_sw_o (out)
                                  2.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                 36.89   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.38    0.77    1.21 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.38    0.00    1.22 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.26    0.23    1.44 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.26    0.00    1.44 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.07    0.47    0.36    1.80 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.47    0.00    1.80 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.19    0.12    1.92 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.19    0.00    1.92 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.23    0.27    2.19 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.23    0.00    2.19 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.20    0.33    2.52 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.20    0.00    2.52 v clk_data (out)
                                  2.52   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 37.23   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.05 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.05 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.31    1.36 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.24    0.00    1.36 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.33    1.69 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.24    0.00    1.69 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.12    0.10    1.79 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.12    0.00    1.79 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.17    1.95 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.25    0.00    1.95 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.32    2.28 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.30    0.00    2.28 ^ data[0] (out)
                                  2.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 37.47   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.05 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.05 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.31    1.36 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.24    0.00    1.36 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.33    1.69 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.24    0.00    1.69 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.30    0.14    1.83 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.30    0.00    1.83 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.35    2.17 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.19    0.00    2.18 v data[1] (out)
                                  2.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                 37.57   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.42    0.77    1.21 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.42    0.00    1.22 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.35    0.31    1.52 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.35    0.00    1.52 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.19    1.71 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.18    0.00    1.71 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.19    0.12    1.83 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.19    0.00    1.83 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.31    2.14 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.19    0.00    2.14 v data[2] (out)
                                  2.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 37.61   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.05 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.05 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.31    1.36 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.24    0.00    1.36 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.33    1.69 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.24    0.00    1.69 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.11    1.80 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.24    0.00    1.80 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.33    2.13 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.19    0.00    2.13 v data[3] (out)
                                  2.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                 37.62   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.17    0.44 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00    0.44 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.61    1.05 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    1.05 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.31    1.36 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.24    0.00    1.36 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.24    0.33    1.69 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.24    0.00    1.69 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.10    1.80 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.23    0.00    1.80 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.19    0.32    2.12 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.19    0.00    2.12 v data[4] (out)
                                  2.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 37.63   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.23    0.20   10.62 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.23    0.00   10.62 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.48    0.36   10.98 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.48    0.00   10.98 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.18 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.07    0.00   11.18 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   11.32 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.08    0.00   11.32 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -11.32   data arrival time
-----------------------------------------------------------------------------
                                 38.65   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.23    0.20   10.62 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.23    0.00   10.62 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.48    0.36   10.98 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.48    0.00   10.98 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.18 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.07    0.00   11.18 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   11.31 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.07    0.00   11.31 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -11.31   data arrival time
-----------------------------------------------------------------------------
                                 38.65   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.23    0.20   10.62 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.23    0.00   10.62 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.48    0.36   10.98 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.48    0.00   10.98 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   11.18 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.07    0.00   11.18 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   11.31 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.07    0.00   11.31 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.18   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                -11.31   data arrival time
-----------------------------------------------------------------------------
                                 38.65   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.23    0.20   10.62 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.23    0.00   10.62 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.48    0.36   10.98 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.48    0.00   10.98 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.21    0.12   11.10 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.21    0.00   11.10 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.19    0.17   11.27 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.19    0.00   11.27 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -11.27   data arrival time
-----------------------------------------------------------------------------
                                 38.67   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.19   10.60 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.31    0.00   10.60 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.37    0.23   10.84 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.37    0.00   10.84 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.84   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.23   49.92   library setup time
                                 49.92   data required time
-----------------------------------------------------------------------------
                                 49.92   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 39.08   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.23    0.20   10.62 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.23    0.00   10.62 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.18   10.80 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.21    0.00   10.80 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 39.14   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   10.62 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.07    0.00   10.62 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.10    0.15   10.77 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.10    0.00   10.77 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.22   10.63 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.09    0.00   10.63 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   10.77 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.08    0.00   10.77 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.21   10.62 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.08    0.00   10.62 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.77 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.09    0.00   10.77 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 39.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.20   10.62 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.08    0.00   10.62 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.08    0.14   10.76 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.08    0.00   10.76 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.19   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.76   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.08    0.21   10.63 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.08    0.00   10.63 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   10.76 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00   10.76 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.76   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.17    0.09   10.09 ^ comp_p (in)
                                         comp_p (net)
                  0.17    0.00   10.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.06    0.37    0.33   10.42 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.37    0.00   10.42 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20   10.61 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.07    0.00   10.61 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   10.74 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.07    0.00   10.75 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.18   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.36   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.36   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.06   50.21   library recovery time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.36   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.41    0.37   10.86 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.41    0.00   10.86 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.38   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.34    0.36   10.85 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.34    0.00   10.85 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.09   50.24   library recovery time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -10.85   data arrival time
-----------------------------------------------------------------------------
                                 39.39   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ start (in)
                                         start (net)
                  0.09    0.00   10.04 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.11    0.16   10.20 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.11    0.00   10.20 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.13   10.33 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.21    0.00   10.33 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.22    0.18   10.51 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.22    0.00   10.51 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.51   data arrival time
-----------------------------------------------------------------------------
                                 39.43   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.10    0.05   10.05 ^ single_ended (in)
                                         single_ended (net)
                  0.10    0.00   10.05 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.17   10.22 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.13    0.00   10.22 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.09   10.31 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.16    0.00   10.31 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.19    0.16   10.47 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.19    0.00   10.47 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                         -0.21   49.94   library setup time
                                 49.94   data required time
-----------------------------------------------------------------------------
                                 49.94   data required time
                                -10.47   data arrival time
-----------------------------------------------------------------------------
                                 39.47   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.49   data arrival time
-----------------------------------------------------------------------------
                                 39.73   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.49   data arrival time
-----------------------------------------------------------------------------
                                 39.73   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.36    0.24    2.83 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.36    0.00    2.83 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.34    0.30    3.13 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.34    0.00    3.13 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.23   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                 -3.13   data arrival time
-----------------------------------------------------------------------------
                                 46.81   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.12    2.72 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.21    0.00    2.72 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.42    0.33    3.05 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.42    0.00    3.05 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.24   49.95   library setup time
                                 49.95   data required time
-----------------------------------------------------------------------------
                                 49.95   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                 46.90   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.29    0.22    2.81 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.29    0.00    2.81 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.22    0.20    3.01 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.22    0.00    3.01 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.21   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -3.01   data arrival time
-----------------------------------------------------------------------------
                                 46.95   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.32    0.21    2.80 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.32    0.00    2.81 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.19    0.18    2.99 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.19    0.00    2.99 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                 46.98   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.20    2.79 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.27    0.00    2.79 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.18    0.17    2.96 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.18    0.00    2.96 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.96   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.20   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                 47.03   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.23    0.18    2.77 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.23    0.00    2.77 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.13    0.13    2.90 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.13    0.00    2.90 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.20   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                 47.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.01    2.60 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.16    0.10    2.69 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.16    0.00    2.69 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.18    2.88 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.22    0.00    2.88 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.21   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                 47.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.00    2.59 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.17    2.76 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.27    0.00    2.76 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.15    0.14    2.90 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.15    0.00    2.90 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.20   50.00   library setup time
                                 50.00   data required time
-----------------------------------------------------------------------------
                                 50.00   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                 47.09   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.01    2.60 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.08    2.68 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.19    0.00    2.68 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.18    2.86 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.20    0.00    2.86 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.16   50.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   50.40 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.21   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                 47.11   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.25    0.38    2.59 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.25    0.01    2.60 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.19    0.10    2.69 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.19    0.00    2.69 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.10    0.10    2.79 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.10    0.00    2.79 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.08    0.16   50.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.08    0.00   50.40 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.19   49.98   library setup time
                                 49.98   data required time
-----------------------------------------------------------------------------
                                 49.98   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                 47.20   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.53    0.38    2.21 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.53    0.00    2.21 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.37    0.28    2.49 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.37    0.00    2.49 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.28    0.26    2.75 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.28    0.00    2.75 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.22   49.97   library setup time
                                 49.97   data required time
-----------------------------------------------------------------------------
                                 49.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                 47.22   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.17    0.44 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.44 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.45    0.81    1.25 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.45    0.00    1.25 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.30    0.40    1.65 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.30    0.01    1.66 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.14    1.80 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.18    0.00    1.80 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.27    0.20    2.00 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.27    0.00    2.00 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.22    0.16    2.16 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.22    0.00    2.16 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.42    0.29    2.45 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.42    0.00    2.45 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.45   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.03   50.18   clock reconvergence pessimism
                         -0.24   49.93   library setup time
                                 49.93   data required time
-----------------------------------------------------------------------------
                                 49.93   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 47.49   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.25    0.37    1.82 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.25    0.00    1.82 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.19    2.01 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.21    0.00    2.01 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  2.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.15   clock uncertainty
                          0.03   50.17   clock reconvergence pessimism
                         -0.21   49.96   library setup time
                                 49.96   data required time
-----------------------------------------------------------------------------
                                 49.96   data required time
                                 -2.01   data arrival time
-----------------------------------------------------------------------------
                                 47.95   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.12    0.07    0.07 ^ clk (in)
                                         clk (net)
                  0.12    0.00    0.07 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.20    0.26 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.27 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.17    0.44 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    0.44 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.42    0.80    1.24 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.42    0.00    1.24 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.26    0.20    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.26    0.00    1.45 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.41    0.33    1.78 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.41    0.00    1.78 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.25    0.19    1.97 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.25    0.00    1.97 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.08    0.16   50.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   50.40 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.04   50.19   clock reconvergence pessimism
                         -0.13   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 48.09   slack (MET)



worst slack corner Fastest: 13.5684
======================= Slowest Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.18    0.10   25.10 v clk (in)
                                         clk (net)
                  0.18    0.00   25.10 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.53   25.63 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   25.63 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.20    0.49   26.12 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00   26.12 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.50    0.32   26.44 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.50    0.00   26.44 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    2.32    1.72   28.17 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  2.32    0.00   28.17 ^ en_comp (out)
                                 28.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -28.17   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    1.19    0.84   14.25 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  1.19    0.00   14.25 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.04    1.23    1.13   15.39 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  1.23    0.00   15.39 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.96   16.35 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.59    0.00   16.35 ^ vss_p_o[7] (out)
                                 16.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.35   data arrival time
-----------------------------------------------------------------------------
                                 23.40   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.73    0.42   13.70 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.73    0.00   13.70 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.01    0.89   14.59 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  1.01    0.00   14.59 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.70    0.61   15.20 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.70    0.00   15.20 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.92   16.12 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.60    0.00   16.12 v vref_z_p_o[8] (out)
                                 16.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.12   data arrival time
-----------------------------------------------------------------------------
                                 23.63   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.67    0.36   13.65 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.67    0.00   13.65 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.19    0.99   14.63 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  1.19    0.00   14.63 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.66    0.57   15.20 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.66    0.00   15.20 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   16.12 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.60    0.00   16.12 v vref_z_p_o[5] (out)
                                 16.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.12   data arrival time
-----------------------------------------------------------------------------
                                 23.63   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    2.83    0.92   14.90 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  2.83    0.00   14.90 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.64    1.17   16.07 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.64    0.00   16.07 ^ vss_n_o[3] (out)
                                 16.07   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.07   data arrival time
-----------------------------------------------------------------------------
                                 23.68   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.88    0.98   14.96 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  1.88    0.00   14.96 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.64    1.08   16.04 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.64    0.00   16.04 ^ vss_n_o[1] (out)
                                 16.04   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.04   data arrival time
-----------------------------------------------------------------------------
                                 23.71   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.63    0.31   13.59 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.63    0.00   13.59 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    1.09    0.92   14.51 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  1.09    0.00   14.51 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.68    0.59   15.11 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.68    0.00   15.11 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.92   16.03 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.60    0.00   16.03 v vref_z_p_o[6] (out)
                                 16.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -16.03   data arrival time
-----------------------------------------------------------------------------
                                 23.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.59    0.28   13.56 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.59    0.00   13.56 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.91    0.80   14.36 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.91    0.00   14.36 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.63    0.56   14.92 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.63    0.00   14.92 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   15.83 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.60    0.00   15.83 v vref_z_p_o[7] (out)
                                 15.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.83   data arrival time
-----------------------------------------------------------------------------
                                 23.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.33    0.79   14.77 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  1.33    0.00   14.77 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.65    1.00   15.77 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.65    0.00   15.77 ^ vss_n_o[0] (out)
                                 15.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.77   data arrival time
-----------------------------------------------------------------------------
                                 23.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.69    0.38   13.66 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.69    0.00   13.66 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.92    0.82   14.48 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.92    0.00   14.48 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.49    0.43   14.90 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.49    0.00   14.90 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.86   15.77 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.60    0.00   15.77 v vref_z_p_o[0] (out)
                                 15.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.77   data arrival time
-----------------------------------------------------------------------------
                                 23.98   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.73    0.42   13.70 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.73    0.00   13.70 v _325_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.77    0.58   14.28 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.77    0.00   14.28 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.72    0.54   14.83 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.72    0.00   14.83 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.93   15.75 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.60    0.00   15.75 v vss_p_o[8] (out)
                                 15.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.75   data arrival time
-----------------------------------------------------------------------------
                                 24.00   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    1.60    0.71   14.69 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  1.60    0.00   14.69 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    1.04   15.73 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.63    0.00   15.73 ^ vss_n_o[2] (out)
                                 15.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.73   data arrival time
-----------------------------------------------------------------------------
                                 24.02   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.27    0.77   14.75 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  1.27    0.00   14.75 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.60    0.97   15.72 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.60    0.00   15.73 ^ vss_n_o[5] (out)
                                 15.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.73   data arrival time
-----------------------------------------------------------------------------
                                 24.02   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.57    0.24   13.52 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.57    0.00   13.52 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.91    0.79   14.31 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.91    0.00   14.31 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.58    0.50   14.81 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.58    0.00   14.81 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.89   15.71 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.60    0.00   15.71 v vref_z_p_o[4] (out)
                                 15.71   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.71   data arrival time
-----------------------------------------------------------------------------
                                 24.04   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.24    0.76   14.74 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  1.24    0.00   14.74 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.96   15.70 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.59    0.00   15.70 ^ vss_n_o[4] (out)
                                 15.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.70   data arrival time
-----------------------------------------------------------------------------
                                 24.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.24    0.76   14.74 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  1.24    0.00   14.74 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.96   15.70 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.59    0.00   15.70 ^ vss_n_o[7] (out)
                                 15.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.70   data arrival time
-----------------------------------------------------------------------------
                                 24.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.99    0.78   14.78 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.99    0.00   14.78 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.91   15.70 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.59    0.00   15.70 ^ vcm_o[4] (out)
                                 15.70   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.70   data arrival time
-----------------------------------------------------------------------------
                                 24.05   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    2.04    0.78   13.80 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  2.04    0.00   13.80 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.06    0.83   14.63 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  1.06    0.00   14.63 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.02   15.65 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.60    0.00   15.65 v vref_z_p_o[10] (out)
                                 15.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.65   data arrival time
-----------------------------------------------------------------------------
                                 24.10   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.93    0.68   14.09 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.93    0.00   14.09 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.71    0.70   14.79 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.71    0.00   14.79 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.86   15.65 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.58    0.00   15.65 ^ vss_p_o[6] (out)
                                 15.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.65   data arrival time
-----------------------------------------------------------------------------
                                 24.10   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.94    0.74   14.74 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.94    0.00   14.74 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.90   15.64 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.59    0.00   15.64 ^ vcm_o[6] (out)
                                 15.64   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.64   data arrival time
-----------------------------------------------------------------------------
                                 24.11   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.90    0.73   14.73 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.90    0.00   14.73 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.60    0.90   15.63 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.60    0.00   15.63 ^ vcm_o[5] (out)
                                 15.63   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.63   data arrival time
-----------------------------------------------------------------------------
                                 24.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.01 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.87    0.70   14.71 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.87    0.00   14.71 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.91   15.62 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.63    0.00   15.63 ^ vcm_o[9] (out)
                                 15.63   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.63   data arrival time
-----------------------------------------------------------------------------
                                 24.12   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.73    0.60   14.01 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.73    0.00   14.01 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.80    0.73   14.74 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.80    0.00   14.74 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.88   15.62 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.58    0.00   15.62 ^ vss_p_o[3] (out)
                                 15.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.62   data arrival time
-----------------------------------------------------------------------------
                                 24.13   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.89    0.72   14.72 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.89    0.00   14.72 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.89   15.61 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.59    0.00   15.61 ^ vcm_o[3] (out)
                                 15.61   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.61   data arrival time
-----------------------------------------------------------------------------
                                 24.14   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    1.06    0.68   14.67 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  1.06    0.00   14.67 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.93   15.60 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.58    0.00   15.60 ^ vss_n_o[6] (out)
                                 15.60   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.60   data arrival time
-----------------------------------------------------------------------------
                                 24.15   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.86    0.68   14.69 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.86    0.00   14.69 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.59    0.89   15.57 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.59    0.00   15.57 ^ vcm_o[2] (out)
                                 15.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 24.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.85    0.68   14.68 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.85    0.00   14.68 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.89   15.57 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.59    0.00   15.57 ^ vcm_o[1] (out)
                                 15.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.57   data arrival time
-----------------------------------------------------------------------------
                                 24.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.69    0.38   13.66 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.69    0.00   13.66 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.77    0.59   14.25 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.77    0.00   14.25 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.63    0.39   14.63 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.63    0.00   14.64 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.91   15.54 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.62    0.00   15.55 v vss_p_o[0] (out)
                                 15.55   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.55   data arrival time
-----------------------------------------------------------------------------
                                 24.20   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.00 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.80    0.65   14.65 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.80    0.00   14.65 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.88   15.53 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.59    0.00   15.53 ^ vcm_o[0] (out)
                                 15.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.53   data arrival time
-----------------------------------------------------------------------------
                                 24.22   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.70    0.55   13.96 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.70    0.00   13.96 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.74    0.68   14.64 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.74    0.00   14.64 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.59    0.87   15.52 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.59    0.00   15.52 ^ vss_p_o[4] (out)
                                 15.52   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.52   data arrival time
-----------------------------------------------------------------------------
                                 24.23   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    2.01    1.42   14.44 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  2.01    0.00   14.44 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.06   15.51 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.60    0.00   15.51 ^ vss_p_o[10] (out)
                                 15.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.51   data arrival time
-----------------------------------------------------------------------------
                                 24.24   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.00   14.01 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.71    0.60   14.61 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.71    0.00   14.61 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.59    0.86   15.47 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.59    0.00   15.47 ^ vcm_o[7] (out)
                                 15.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.47   data arrival time
-----------------------------------------------------------------------------
                                 24.28   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.76    0.62   14.04 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.76    0.00   14.04 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.61    0.58   14.62 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.61    0.00   14.62 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.84   15.46 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.58    0.00   15.46 ^ vss_p_o[5] (out)
                                 15.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.46   data arrival time
-----------------------------------------------------------------------------
                                 24.29   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.67    0.55   13.97 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.67    0.00   13.97 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.68    0.63   14.60 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.68    0.00   14.60 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.86   15.46 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.58    0.00   15.46 ^ vss_p_o[2] (out)
                                 15.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.46   data arrival time
-----------------------------------------------------------------------------
                                 24.29   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.70    0.99   14.00 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.70    0.01   14.01 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.68    0.58   14.59 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.68    0.00   14.59 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.87   15.46 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.62    0.00   15.46 ^ vcm_o[8] (out)
                                 15.46   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.46   data arrival time
-----------------------------------------------------------------------------
                                 24.29   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    2.13    1.62   13.28 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  2.13    0.00   13.28 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.59    0.28   13.56 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.59    0.00   13.56 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.42    0.44   14.00 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.42    0.00   14.00 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.60    0.54   14.54 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.60    0.00   14.54 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.89   15.44 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.60    0.00   15.44 v vref_z_p_o[1] (out)
                                 15.44   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.44   data arrival time
-----------------------------------------------------------------------------
                                 24.31   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.74    0.57   14.55 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.74    0.00   14.55 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.87   15.42 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.58    0.00   15.43 ^ vss_n_o[9] (out)
                                 15.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.43   data arrival time
-----------------------------------------------------------------------------
                                 24.32   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.63    0.56   13.98 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.63    0.00   13.98 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.58    0.55   14.53 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.58    0.00   14.53 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.63    0.87   15.40 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.63    0.00   15.40 ^ vss_p_o[1] (out)
                                 15.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.40   data arrival time
-----------------------------------------------------------------------------
                                 24.35   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.97   13.98 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.65    0.00   13.98 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.68    0.54   14.53 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.68    0.00   14.53 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.59    0.86   15.39 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.59    0.00   15.39 ^ vss_n_o[8] (out)
                                 15.39   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.39   data arrival time
-----------------------------------------------------------------------------
                                 24.36   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.90    0.73   13.74 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.90    0.00   13.74 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.77    0.65   14.39 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.77    0.00   14.39 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.94   15.34 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.60    0.00   15.34 v vref_z_p_o[9] (out)
                                 15.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.34   data arrival time
-----------------------------------------------------------------------------
                                 24.41   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.87    0.69   13.71 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.87    0.00   13.71 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.70    0.62   14.32 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.70    0.00   14.33 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.92   15.25 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.60    0.00   15.25 v vref_z_p_o[3] (out)
                                 15.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.25   data arrival time
-----------------------------------------------------------------------------
                                 24.50   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.81    0.66   13.68 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.81    0.00   13.68 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.68    0.59   14.26 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.68    0.00   14.26 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.91   15.18 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.60    0.00   15.18 v vref_z_p_o[2] (out)
                                 15.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.18   data arrival time
-----------------------------------------------------------------------------
                                 24.57   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.31    0.17   10.17 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.31    0.00   10.17 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.33    0.50   10.68 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.33    0.00   10.68 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.86    1.77   12.44 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.86    0.00   12.44 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.92   13.37 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.29    0.00   13.37 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.73    0.76   14.13 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.73    0.00   14.13 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.93   15.06 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.60    0.00   15.06 v vref_z_n_o[8] (out)
                                 15.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -15.06   data arrival time
-----------------------------------------------------------------------------
                                 24.69   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.21    0.10   10.10 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.21    0.00   10.10 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.30    0.46   10.56 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.30    0.00   10.56 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.73    1.64   12.20 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.73    0.00   12.20 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.90   13.10 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.29    0.00   13.10 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.83    0.83   13.93 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.83    0.00   13.93 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.96   14.89 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.60    0.00   14.89 v vref_z_n_o[7] (out)
                                 14.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.89   data arrival time
-----------------------------------------------------------------------------
                                 24.86   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.05    0.74    0.57   13.02 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.74    0.00   13.02 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    2.04    0.78   13.80 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  2.04    0.00   13.80 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    1.07   14.86 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.60    0.00   14.87 ^ vss_n_o[10] (out)
                                 14.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.87   data arrival time
-----------------------------------------------------------------------------
                                 24.88   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.22    0.11   10.11 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.22    0.00   10.11 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.40    0.53   10.64 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.40    0.00   10.64 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.52    1.04   11.67 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.52    0.00   11.67 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.33    0.89   12.57 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.33    0.00   12.57 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.59    0.69   13.25 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.59    0.00   13.25 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.85    0.68   13.93 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.85    0.00   13.93 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.58    0.89   14.83 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.58    0.00   14.83 ^ vss_p_o[9] (out)
                                 14.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.83   data arrival time
-----------------------------------------------------------------------------
                                 24.92   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.79    0.56   13.01 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.79    0.00   13.01 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    1.08    0.85   13.86 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  1.08    0.00   13.86 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.96   14.82 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.63    0.00   14.82 ^ vcm_o[10] (out)
                                 14.82   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.82   data arrival time
-----------------------------------------------------------------------------
                                 24.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.46    0.80   13.07 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.46    0.00   13.07 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.50    0.62   13.69 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.50    0.00   13.69 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.84   14.53 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.63    0.00   14.53 ^ en_offset_cal_o (out)
                                 14.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.53   data arrival time
-----------------------------------------------------------------------------
                                 25.22   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.02    0.52    0.26   10.26 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.52    0.00   10.26 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.61    0.70   10.96 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.61    0.00   10.96 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.04    1.26    0.98   11.94 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  1.26    0.00   11.94 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    1.70    1.34   13.28 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  1.70    0.00   13.28 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.60    1.02   14.30 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.60    0.00   14.30 ^ sample_o (out)
                                 14.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.30   data arrival time
-----------------------------------------------------------------------------
                                 25.45   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.20    0.10   10.10 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.20    0.00   10.10 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.52    0.60   10.70 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.52    0.00   10.70 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.50    0.95   11.66 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.50    0.00   11.66 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.96    0.79   12.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.96    0.00   12.44 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    0.97   13.41 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.67    0.00   13.41 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.63    0.88   14.29 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.63    0.00   14.29 ^ vcm_dummy_o (out)
                                 14.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.29   data arrival time
-----------------------------------------------------------------------------
                                 25.46   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.25    0.13   10.13 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.25    0.00   10.13 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.23    0.41   10.55 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.23    0.00   10.55 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.53    0.99   11.54 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.53    0.00   11.54 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.29    0.84   12.38 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.29    0.00   12.38 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.90    0.87   13.25 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.90    0.00   13.25 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.97   14.22 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.60    0.00   14.22 v vref_z_n_o[1] (out)
                                 14.22   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.22   data arrival time
-----------------------------------------------------------------------------
                                 25.53   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.22    0.11   10.11 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.22    0.00   10.11 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.40    0.53   10.64 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.40    0.00   10.64 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.52    1.04   11.67 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.52    0.00   11.67 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.33    0.89   12.57 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.33    0.00   12.57 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.59    0.69   13.25 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.59    0.00   13.25 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.61    0.90   14.15 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.61    0.00   14.15 v vref_z_n_o[9] (out)
                                 14.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -14.15   data arrival time
-----------------------------------------------------------------------------
                                 25.60   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.18    0.09   10.09 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.18    0.00   10.09 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.30    0.45   10.54 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.30    0.00   10.54 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    2.30    1.53   12.07 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  2.30    0.00   12.07 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.21    0.87   12.94 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  1.21    0.00   12.94 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.05   13.99 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.61    0.00   13.99 v vref_z_n_o[6] (out)
                                 13.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.99   data arrival time
-----------------------------------------------------------------------------
                                 25.76   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.30    0.16   10.16 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.30    0.00   10.16 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.30    0.48   10.64 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.30    0.00   10.64 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    1.67    1.16   11.80 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  1.67    0.00   11.80 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    1.10    0.79   12.58 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  1.10    0.00   12.59 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.03   13.61 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.61    0.00   13.61 v vref_z_n_o[5] (out)
                                 13.61   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.61   data arrival time
-----------------------------------------------------------------------------
                                 26.14   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.30    0.16   10.16 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.30    0.00   10.16 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.31    0.49   10.65 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.31    0.00   10.65 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.42    1.24   11.89 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.42    0.00   11.89 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.62    0.73   12.62 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.62    0.00   12.62 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.90   13.53 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.60    0.00   13.53 v vref_z_n_o[10] (out)
                                 13.53   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.53   data arrival time
-----------------------------------------------------------------------------
                                 26.22   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.31    0.14   10.14 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.31    0.00   10.14 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    1.15    0.99   11.13 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  1.15    0.00   11.13 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.45    1.02   12.14 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.45    0.00   12.14 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.37    0.54   12.68 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.37    0.00   12.68 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.62    0.80   13.48 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.62    0.00   13.49 ^ offset_cal_cycle (out)
                                 13.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.49   data arrival time
-----------------------------------------------------------------------------
                                 26.26   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.23    0.12   10.12 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.23    0.00   10.12 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.27    0.44   10.56 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.27    0.00   10.56 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    1.42    1.00   11.55 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  1.42    0.00   11.55 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    1.16    0.87   12.43 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  1.16    0.00   12.43 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.61    1.04   13.47 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.61    0.00   13.47 v vref_z_n_o[0] (out)
                                 13.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                 26.28   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.25    0.13   10.13 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.25    0.00   10.13 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.32    0.48   10.60 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.32    0.00   10.61 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    1.64    1.14   11.74 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  1.64    0.00   11.74 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.92    0.67   12.42 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.92    0.00   12.42 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.98   13.40 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.60    0.00   13.40 v vref_z_n_o[4] (out)
                                 13.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.40   data arrival time
-----------------------------------------------------------------------------
                                 26.35   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.24    0.13   10.13 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.24    0.00   10.13 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.60    0.67   10.80 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.60    0.00   10.80 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.10    0.81   11.61 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  1.10    0.00   11.61 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.96    0.71   12.31 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.96    0.00   12.31 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.99   13.31 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.60    0.00   13.31 v vref_z_n_o[2] (out)
                                 13.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.31   data arrival time
-----------------------------------------------------------------------------
                                 26.44   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.24    0.13   10.13 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.24    0.00   10.13 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.44    0.56   10.69 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.44    0.00   10.69 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    1.22    0.84   11.53 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  1.22    0.00   11.53 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.93    0.67   12.19 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.93    0.00   12.19 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.60    0.98   13.18 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.60    0.00   13.18 v vref_z_n_o[3] (out)
                                 13.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.18   data arrival time
-----------------------------------------------------------------------------
                                 26.57   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    1.19    2.46    3.66 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  1.19    0.00    3.66 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.79    1.08    4.74 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.79    0.01    4.75 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    1.18    1.04    5.78 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  1.18    0.00    5.79 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    1.06    1.00    6.78 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  1.06    0.00    6.78 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.71    0.50    7.29 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.71    0.00    7.29 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.50    0.90    8.19 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.50    0.00    8.19 v data[5] (out)
                                  8.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -8.19   data arrival time
-----------------------------------------------------------------------------
                                 31.56   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.49    1.21 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00    1.21 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    1.60    2.63    3.84 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  1.60    0.00    3.84 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.99    0.87    4.71 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.99    0.00    4.71 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.03    1.19    1.05    5.76 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  1.19    0.00    5.76 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.69    0.49    6.25 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.69    0.00    6.25 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    1.15    0.88    7.13 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  1.15    0.00    7.14 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.61    0.95    8.09 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.61    0.00    8.09 ^ en_vcm_sw_o (out)
                                  8.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -8.09   data arrival time
-----------------------------------------------------------------------------
                                 31.66   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    1.02    2.36    3.57 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  1.02    0.00    3.57 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.70    0.63    4.20 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.70    0.00    4.21 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.07    1.24    0.96    5.16 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  1.24    0.00    5.17 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.46    0.34    5.51 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.46    0.00    5.51 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.61    0.74    6.24 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.61    0.00    6.24 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.52    0.89    7.13 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.52    0.00    7.13 v clk_data (out)
                                  7.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -7.13   data arrival time
-----------------------------------------------------------------------------
                                 32.62   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.89    3.10 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.10 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.86    3.96 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.65    0.00    3.96 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.89    4.85 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.65    0.00    4.85 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.29    5.14 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.35    0.00    5.14 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.72    0.46    5.60 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.72    0.00    5.60 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.79    0.87    6.47 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.79    0.00    6.48 ^ data[0] (out)
                                  6.48   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.48   data arrival time
-----------------------------------------------------------------------------
                                 33.27   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.89    3.10 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.10 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.86    3.96 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.65    0.00    3.96 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.89    4.85 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.65    0.00    4.86 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.77    0.40    5.26 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.77    0.00    5.26 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.50    0.92    6.17 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.50    0.00    6.18 v data[1] (out)
                                  6.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.18   data arrival time
-----------------------------------------------------------------------------
                                 33.57   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    1.13    2.34    3.55 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  1.13    0.00    3.55 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.94    0.84    4.39 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.94    0.00    4.39 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.48    0.52    4.91 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.48    0.00    4.91 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.51    0.36    5.26 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.51    0.00    5.26 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.83    6.10 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.49    0.00    6.10 v data[2] (out)
                                  6.10   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.10   data arrival time
-----------------------------------------------------------------------------
                                 33.65   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.89    3.10 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.10 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.86    3.96 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.65    0.00    3.96 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.89    4.85 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.65    0.00    4.86 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.63    0.33    5.18 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.63    0.00    5.18 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.87    6.05 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.49    0.00    6.06 v data[3] (out)
                                  6.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.06   data arrival time
-----------------------------------------------------------------------------
                                 33.69   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.49    1.21 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    1.21 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.49    1.89    3.10 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.49    0.00    3.10 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.86    3.96 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.65    0.00    3.96 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.65    0.89    4.85 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.65    0.00    4.85 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.60    0.32    5.17 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.60    0.00    5.17 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.49    0.86    6.03 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.49    0.00    6.03 v data[4] (out)
                                  6.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -6.03   data arrival time
-----------------------------------------------------------------------------
                                 33.72   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.62    0.56   11.64 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.62    0.00   11.64 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.41    1.07   12.72 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.41    0.00   12.72 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.31 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.19    0.00   13.31 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.38   13.69 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.22    0.00   13.69 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.69   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -13.69   data arrival time
-----------------------------------------------------------------------------
                                 36.56   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.62    0.56   11.64 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.62    0.00   11.64 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.41    1.07   12.72 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.41    0.00   12.72 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.31 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.19    0.00   13.31 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   13.68 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.20    0.00   13.68 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -13.68   data arrival time
-----------------------------------------------------------------------------
                                 36.57   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.62    0.56   11.64 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.62    0.00   11.64 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.41    1.07   12.72 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.41    0.00   12.72 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.19    0.59   13.31 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.19    0.00   13.31 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.37   13.68 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.20    0.00   13.68 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -13.68   data arrival time
-----------------------------------------------------------------------------
                                 36.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.62    0.56   11.64 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.62    0.00   11.64 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    1.41    1.07   12.72 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  1.41    0.00   12.72 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.59    0.38   13.10 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.59    0.00   13.10 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.51    0.47   13.57 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.51    0.00   13.57 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.65   50.18   library setup time
                                 50.18   data required time
-----------------------------------------------------------------------------
                                 50.18   data required time
                                -13.57   data arrival time
-----------------------------------------------------------------------------
                                 36.61   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.88    0.55   11.63 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.88    0.00   11.63 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    1.19    0.65   12.29 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  1.19    0.00   12.29 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.74   50.10   library setup time
                                 50.10   data required time
-----------------------------------------------------------------------------
                                 50.10   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 37.82   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.62    0.56   11.64 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.62    0.00   11.64 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.58    0.52   12.16 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.58    0.00   12.16 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.67   50.17   library setup time
                                 50.17   data required time
-----------------------------------------------------------------------------
                                 50.17   data required time
                                -12.16   data arrival time
-----------------------------------------------------------------------------
                                 38.00   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.21    0.58   11.66 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.21    0.00   11.66 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.27    0.42   12.09 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.27    0.00   12.09 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.61   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -12.09   data arrival time
-----------------------------------------------------------------------------
                                 38.14   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.26    0.62   11.70 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.26    0.00   11.70 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.23    0.40   12.10 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.23    0.00   12.10 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.10   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -12.10   data arrival time
-----------------------------------------------------------------------------
                                 38.14   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.59   11.67 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.22    0.00   11.67 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   12.09 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.25    0.00   12.09 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.60   50.24   library setup time
                                 50.24   data required time
-----------------------------------------------------------------------------
                                 50.24   data required time
                                -12.09   data arrival time
-----------------------------------------------------------------------------
                                 38.16   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.21    0.59   11.67 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.21    0.00   11.67 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.22    0.39   12.06 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.22    0.00   12.06 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 38.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.22    0.60   11.69 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.22    0.00   11.69 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   12.06 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.20    0.00   12.06 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -12.06   data arrival time
-----------------------------------------------------------------------------
                                 38.19   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.44    0.21   10.21 ^ comp_p (in)
                                         comp_p (net)
                  0.44    0.00   10.21 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.96    0.87   11.08 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.96    0.00   11.08 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.18    0.57   11.65 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.18    0.00   11.65 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.21    0.37   12.02 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.21    0.00   12.02 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.02   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.59   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                -12.02   data arrival time
-----------------------------------------------------------------------------
                                 38.23   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ start (in)
                                         start (net)
                  0.24    0.00   10.09 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.30    0.45   10.54 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.30    0.00   10.54 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.60    0.37   10.92 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.60    0.00   10.92 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.64    0.51   11.43 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.64    0.00   11.43 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                         -0.69   50.16   library setup time
                                 50.16   data required time
-----------------------------------------------------------------------------
                                 50.16   data required time
                                -11.43   data arrival time
-----------------------------------------------------------------------------
                                 38.73   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.27    0.11   10.11 ^ single_ended (in)
                                         single_ended (net)
                  0.27    0.00   10.11 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.34    0.48   10.60 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.34    0.00   10.60 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.46    0.27   10.87 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.46    0.00   10.87 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.56    0.44   11.31 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.56    0.00   11.31 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                         -0.68   50.15   library setup time
                                 50.15   data required time
-----------------------------------------------------------------------------
                                 50.15   data required time
                                -11.31   data arrival time
-----------------------------------------------------------------------------
                                 38.84   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.35 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.35 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.35 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.87   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.34   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.34   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.34   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.34   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.34   51.18   library recovery time
                                 51.18   data required time
-----------------------------------------------------------------------------
                                 51.18   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    1.05    0.97   12.28 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  1.05    0.00   12.28 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.37   51.21   library recovery time
                                 51.21   data required time
-----------------------------------------------------------------------------
                                 51.21   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.00   50.85   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.38   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.38   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.38   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.38   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.38   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.90    0.96   12.27 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.90    0.00   12.27 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.38   51.22   library recovery time
                                 51.22   data required time
-----------------------------------------------------------------------------
                                 51.22   data required time
                                -12.27   data arrival time
-----------------------------------------------------------------------------
                                 38.95   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.35   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -11.31   data arrival time
-----------------------------------------------------------------------------
                                 39.88   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.35   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -11.31   data arrival time
-----------------------------------------------------------------------------
                                 39.88   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.98    0.68    8.07 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.98    0.00    8.07 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.88    0.81    8.88 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.88    0.00    8.88 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.71   50.20   library setup time
                                 50.20   data required time
-----------------------------------------------------------------------------
                                 50.20   data required time
                                 -8.88   data arrival time
-----------------------------------------------------------------------------
                                 41.33   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.58    0.36    7.75 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.58    0.00    7.75 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    1.09    0.86    8.61 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  1.09    0.00    8.62 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.62   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.12   50.96   clock reconvergence pessimism
                         -0.76   50.21   library setup time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                 -8.62   data arrival time
-----------------------------------------------------------------------------
                                 41.59   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.79    0.63    8.02 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.79    0.00    8.02 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.57    0.55    8.56 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.57    0.00    8.56 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.56   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.66   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                 -8.56   data arrival time
-----------------------------------------------------------------------------
                                 41.68   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.85    0.61    8.00 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.85    0.00    8.00 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.51    0.49    8.49 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.51    0.00    8.49 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.49   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.65   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                 -8.49   data arrival time
-----------------------------------------------------------------------------
                                 41.76   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.75    0.58    7.97 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.75    0.00    7.97 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.48    0.47    8.43 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.48    0.00    8.43 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.43   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.12   50.96   clock reconvergence pessimism
                         -0.67   50.30   library setup time
                                 50.30   data required time
-----------------------------------------------------------------------------
                                 50.30   data required time
                                 -8.43   data arrival time
-----------------------------------------------------------------------------
                                 41.86   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.64    0.51    7.90 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.64    0.00    7.90 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.36    0.35    8.25 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.36    0.00    8.25 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.25   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.64   50.27   library setup time
                                 50.27   data required time
-----------------------------------------------------------------------------
                                 50.27   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 42.01   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.01    7.39 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.43    0.29    7.68 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.43    0.00    7.68 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.59    0.50    8.18 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.59    0.00    8.18 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.69   50.22   library setup time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                 -8.18   data arrival time
-----------------------------------------------------------------------------
                                 42.05   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.00    7.39 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.71    0.50    7.89 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.71    0.00    7.89 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.38    0.38    8.27 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.38    0.00    8.27 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  8.27   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.12   50.96   clock reconvergence pessimism
                         -0.65   50.32   library setup time
                                 50.32   data required time
-----------------------------------------------------------------------------
                                 50.32   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 42.05   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.01    7.39 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.51    0.24    7.64 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.51    0.00    7.64 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.51    0.48    8.11 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.51    0.00    8.11 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.21    0.44   51.09 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.21    0.00   51.09 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.65   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                 -8.11   data arrival time
-----------------------------------------------------------------------------
                                 42.14   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    1.04    0.84    7.17 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  1.04    0.00    7.17 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.75    0.72    7.89 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.75    0.00    7.89 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.12   50.96   clock reconvergence pessimism
                         -0.71   50.26   library setup time
                                 50.26   data required time
-----------------------------------------------------------------------------
                                 50.26   data required time
                                 -7.89   data arrival time
-----------------------------------------------------------------------------
                                 42.36   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    1.57    1.12    6.33 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  1.57    0.00    6.33 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.67    1.05    7.39 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.67    0.01    7.39 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.50    0.29    7.68 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.50    0.00    7.68 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.27    0.26    7.94 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.27    0.00    7.94 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.21    0.44   51.09 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   51.09 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.07   50.91   clock reconvergence pessimism
                         -0.60   50.31   library setup time
                                 50.31   data required time
-----------------------------------------------------------------------------
                                 50.31   data required time
                                 -7.94   data arrival time
-----------------------------------------------------------------------------
                                 42.37   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.48    1.20 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    1.20 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    1.19    2.46    3.66 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  1.19    0.00    3.66 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.79    1.08    4.74 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.79    0.01    4.75 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.50    0.41    5.16 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.50    0.00    5.16 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.71    0.54    5.70 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.71    0.00    5.70 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.59    0.46    6.16 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.59    0.00    6.16 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    1.21    0.86    7.03 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  1.21    0.00    7.03 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  7.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.85   clock uncertainty
                          0.07   50.92   clock reconvergence pessimism
                         -0.77   50.15   library setup time
                                 50.15   data required time
-----------------------------------------------------------------------------
                                 50.15   data required time
                                 -7.03   data arrival time
-----------------------------------------------------------------------------
                                 43.12   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    1.14    2.43    3.64 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  1.14    0.00    3.65 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.67    0.56    4.21 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.67    0.00    4.21 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.64    0.99    5.20 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.64    0.00    5.21 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.56    5.77 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.61    0.00    5.77 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  5.77   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.84   clock uncertainty
                          0.07   50.90   clock reconvergence pessimism
                         -0.69   50.21   library setup time
                                 50.21   data required time
-----------------------------------------------------------------------------
                                 50.21   data required time
                                 -5.77   data arrival time
-----------------------------------------------------------------------------
                                 44.45   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.31    0.16    0.16 ^ clk (in)
                                         clk (net)
                  0.31    0.00    0.16 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.56    0.71 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00    0.72 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.49    1.21 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00    1.21 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.08    0.67    1.84    3.05 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.67    0.00    3.05 v _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.87    0.75    3.80 ^ _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.87    0.00    3.80 ^ _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.95    0.70    4.51 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.95    0.00    4.51 v _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.94    0.78    5.29 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.94    0.00    5.29 ^ _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.22    0.45   51.10 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.22    0.00   51.10 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.85   clock uncertainty
                          0.12   50.96   clock reconvergence pessimism
                         -0.71   50.25   library setup time
                                 50.25   data required time
-----------------------------------------------------------------------------
                                 50.25   data required time
                                 -5.29   data arrival time
-----------------------------------------------------------------------------
                                 44.96   slack (MET)



worst slack corner Slowest: 11.5791
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.11    0.06   25.06 v clk (in)
                                         clk (net)
                  0.11    0.00   25.06 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30   25.35 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.36 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.27   25.63 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   25.63 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.17   25.80 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.27    0.00   25.80 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.36    1.00   26.80 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.36    0.00   26.81 ^ en_comp (out)
                                 26.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.81   data arrival time
-----------------------------------------------------------------------------
                                 12.94   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.02    0.66    0.45   12.32 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.66    0.00   12.32 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.72    0.64   12.96 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.72    0.00   12.96 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   13.51 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00   13.51 ^ vss_p_o[7] (out)
                                 13.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.51   data arrival time
-----------------------------------------------------------------------------
                                 26.24   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.03    1.52    0.52   12.70 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  1.52    0.00   12.70 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.66   13.36 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.37    0.00   13.36 ^ vss_n_o[3] (out)
                                 13.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.36   data arrival time
-----------------------------------------------------------------------------
                                 26.39   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.04    0.56   12.74 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  1.04    0.00   12.74 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.61   13.35 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.37    0.00   13.35 ^ vss_n_o[1] (out)
                                 13.35   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.35   data arrival time
-----------------------------------------------------------------------------
                                 26.40   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.77 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.37    0.20   11.96 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.37    0.00   11.96 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.65    0.53   12.49 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.65    0.00   12.49 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.31   12.80 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.37    0.00   12.80 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.31 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00   13.31 v vref_z_p_o[5] (out)
                                 13.31   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.31   data arrival time
-----------------------------------------------------------------------------
                                 26.44   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.76 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.40    0.22   11.99 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.40    0.00   11.99 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.56    0.47   12.46 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.56    0.00   12.46 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.39    0.33   12.79 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.39    0.00   12.79 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.30 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00   13.30 v vref_z_p_o[8] (out)
                                 13.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.30   data arrival time
-----------------------------------------------------------------------------
                                 26.45   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.76 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.17   11.93 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.35    0.00   11.93 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.60    0.49   12.42 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.60    0.00   12.42 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.38    0.32   12.74 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.38    0.00   12.74 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   13.25 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00   13.26 v vref_z_p_o[6] (out)
                                 13.26   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 26.49   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.73    0.44   12.63 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.73    0.00   12.63 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.56   13.19 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.37    0.00   13.19 ^ vss_n_o[0] (out)
                                 13.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.70    0.43   12.62 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.70    0.00   12.62 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.55   13.16 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.35    0.00   13.16 ^ vss_n_o[5] (out)
                                 13.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.16   data arrival time
-----------------------------------------------------------------------------
                                 26.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.02    0.85    0.40   12.58 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.85    0.00   12.58 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.36    0.58   13.16 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.36    0.00   13.16 ^ vss_n_o[2] (out)
                                 13.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.16   data arrival time
-----------------------------------------------------------------------------
                                 26.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.54    0.43   12.64 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.54    0.00   12.64 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.51   13.15 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00   13.16 ^ vcm_o[4] (out)
                                 13.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.16   data arrival time
-----------------------------------------------------------------------------
                                 26.59   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.68    0.43   12.61 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.68    0.00   12.61 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   13.15 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00   13.15 ^ vss_n_o[4] (out)
                                 13.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.15   data arrival time
-----------------------------------------------------------------------------
                                 26.60   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.68    0.43   12.61 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.68    0.00   12.61 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   13.15 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00   13.15 ^ vss_n_o[7] (out)
                                 13.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.15   data arrival time
-----------------------------------------------------------------------------
                                 26.60   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.76 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.15   11.91 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.33    0.00   11.91 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.50    0.43   12.34 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.50    0.00   12.34 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.35    0.30   12.64 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.35    0.00   12.64 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.15 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00   13.15 v vref_z_p_o[7] (out)
                                 13.15   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.15   data arrival time
-----------------------------------------------------------------------------
                                 26.60   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.19    0.11   10.11 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.19    0.00   10.11 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.28   10.39 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.19    0.00   10.39 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.48    0.92   11.31 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.48    0.00   11.31 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.49   11.80 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.80 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.42    0.43   12.23 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.42    0.00   12.23 v _326_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.47    0.40   12.64 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.47    0.00   12.64 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.14 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00   13.14 ^ vss_p_o[8] (out)
                                 13.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.14   data arrival time
-----------------------------------------------------------------------------
                                 26.61   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.52    0.40   12.61 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.52    0.00   12.61 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.51   13.12 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00   13.12 ^ vcm_o[6] (out)
                                 13.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.12   data arrival time
-----------------------------------------------------------------------------
                                 26.63   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.50    0.40   12.61 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.50    0.00   12.61 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.51   13.12 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.35    0.00   13.12 ^ vcm_o[5] (out)
                                 13.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.12   data arrival time
-----------------------------------------------------------------------------
                                 26.63   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.48    0.39   12.60 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.48    0.00   12.60 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.52   13.11 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.36    0.00   13.12 ^ vcm_o[9] (out)
                                 13.12   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.12   data arrival time
-----------------------------------------------------------------------------
                                 26.63   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.77 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.20   11.97 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.38    0.00   11.97 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.50    0.44   12.40 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.50    0.00   12.40 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.23   12.63 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.28    0.00   12.63 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   13.11 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00   13.11 v vref_z_p_o[0] (out)
                                 13.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.52    0.36   12.23 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.52    0.00   12.23 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.40    0.39   12.62 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.40    0.00   12.62 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   13.11 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00   13.11 ^ vss_p_o[6] (out)
                                 13.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.49    0.39   12.61 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.49    0.00   12.61 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.50   13.11 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00   13.11 ^ vcm_o[3] (out)
                                 13.11   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.40    0.31   12.19 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.40    0.00   12.19 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.47    0.41   12.60 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.47    0.00   12.60 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.10 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00   13.10 ^ vss_p_o[3] (out)
                                 13.10   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.10   data arrival time
-----------------------------------------------------------------------------
                                 26.65   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    1.08    0.43   12.08 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.08    0.00   12.08 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    0.58    0.45   12.53 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.58    0.00   12.53 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.56   13.09 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00   13.09 v vref_z_p_o[10] (out)
                                 13.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 26.66   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.58    0.38   12.57 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.58    0.00   12.57 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   13.09 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00   13.09 ^ vss_n_o[6] (out)
                                 13.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 26.66   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.46    0.37   12.59 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.46    0.00   12.59 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.50   13.08 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00   13.08 ^ vcm_o[2] (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 26.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.46    0.37   12.58 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.46    0.00   12.58 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.50   13.08 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00   13.08 ^ vcm_o[1] (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 26.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.76 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.32    0.13   11.89 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.32    0.00   11.89 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.50    0.42   12.31 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.50    0.00   12.31 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.33    0.27   12.58 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.33    0.00   12.58 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.08 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00   13.08 v vref_z_p_o[4] (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 26.67   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.44    0.35   12.57 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.44    0.00   12.57 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.50   13.06 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00   13.06 ^ vcm_o[0] (out)
                                 13.06   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 26.69   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.39    0.28   12.16 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.39    0.00   12.16 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.43    0.38   12.54 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.43    0.00   12.55 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   13.04 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00   13.04 ^ vss_p_o[4] (out)
                                 13.04   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.04   data arrival time
-----------------------------------------------------------------------------
                                 26.71   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.00   12.21 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.33   12.54 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.39    0.00   12.54 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.49   13.03 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.35    0.00   13.03 ^ vcm_o[7] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.41    0.56   12.21 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _128_ (net)
                  0.41    0.01   12.21 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.32   12.53 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.38    0.00   12.53 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.49   13.03 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.36    0.00   13.03 ^ vcm_o[8] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.03    1.11    0.78   12.42 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  1.11    0.00   12.43 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.60   13.03 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.35    0.00   13.03 ^ vss_p_o[10] (out)
                                 13.03   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.03   data arrival time
-----------------------------------------------------------------------------
                                 26.72   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.37    0.29   12.17 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.37    0.00   12.17 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.39    0.36   12.52 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.39    0.00   12.52 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   13.01 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00   13.01 ^ vss_p_o[2] (out)
                                 13.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 26.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.41    0.33   12.20 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.41    0.00   12.20 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.35    0.32   12.53 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.35    0.00   12.53 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.48   13.01 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00   13.01 ^ vss_p_o[5] (out)
                                 13.01   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.01   data arrival time
-----------------------------------------------------------------------------
                                 26.74   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.77 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.38    0.20   11.97 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.38    0.00   11.97 v _291_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.44    0.31   12.28 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.44    0.00   12.28 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.36    0.21   12.49 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.36    0.00   12.49 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.51   13.00 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00   13.00 v vss_p_o[0] (out)
                                 13.00   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 26.75   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.40    0.32   12.50 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.40    0.00   12.50 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.49   12.99 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00   12.99 ^ vss_n_o[9] (out)
                                 12.99   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.99   data arrival time
-----------------------------------------------------------------------------
                                 26.76   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.29   12.17 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.34    0.00   12.17 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.34    0.31   12.48 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.34    0.00   12.48 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.37    0.49   12.97 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.37    0.00   12.98 ^ vss_p_o[1] (out)
                                 12.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.98   data arrival time
-----------------------------------------------------------------------------
                                 26.77   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.53   12.18 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _051_ (net)
                  0.37    0.00   12.18 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.30   12.49 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.37    0.00   12.49 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.34    0.49   12.97 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00   12.97 ^ vss_n_o[8] (out)
                                 12.97   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.97   data arrival time
-----------------------------------------------------------------------------
                                 26.78   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     7    0.05    1.12    0.83   11.76 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                         _076_ (net)
                  1.12    0.00   11.77 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.15   11.92 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.33    0.00   11.92 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.24   12.16 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.24    0.00   12.16 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.32    0.28   12.44 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.32    0.00   12.44 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.50   12.94 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00   12.94 v vref_z_p_o[1] (out)
                                 12.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.94   data arrival time
-----------------------------------------------------------------------------
                                 26.81   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.48    0.39   12.04 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.48    0.00   12.04 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.02    0.41    0.34   12.38 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.41    0.00   12.38 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.89 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00   12.90 v vref_z_p_o[9] (out)
                                 12.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.90   data arrival time
-----------------------------------------------------------------------------
                                 26.85   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.46    0.37   12.02 ^ _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.46    0.00   12.02 ^ _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.38    0.32   12.34 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.38    0.00   12.34 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.85 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00   12.85 v vref_z_p_o[3] (out)
                                 12.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.85   data arrival time
-----------------------------------------------------------------------------
                                 26.90   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.35   12.00 ^ _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.43    0.00   12.00 ^ _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.38    0.30   12.30 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.38    0.00   12.31 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.81 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00   12.81 v vref_z_p_o[2] (out)
                                 12.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.81   data arrival time
-----------------------------------------------------------------------------
                                 26.94   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.19    0.11   10.11 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.19    0.00   10.11 v input16/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.28   10.39 v input16/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net16 (net)
                  0.19    0.00   10.39 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.03    0.48    0.92   11.31 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.48    0.00   11.31 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.49   11.80 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.16    0.00   11.80 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.42    0.43   12.23 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.42    0.00   12.23 v output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.52   12.75 v output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00   12.75 v vref_z_n_o[8] (out)
                                 12.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.75   data arrival time
-----------------------------------------------------------------------------
                                 27.00   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.04    0.41    0.31   11.65 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _050_ (net)
                  0.41    0.00   11.65 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.02    1.08    0.43   12.08 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  1.08    0.00   12.08 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.60   12.68 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.35    0.00   12.68 ^ vss_n_o[10] (out)
                                 12.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.13    0.00   10.07 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.23    0.30   10.37 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.23    0.00   10.37 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.29    0.56   10.92 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.29    0.00   10.92 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.47   11.39 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00   11.39 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.34    0.39   11.78 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.34    0.00   11.78 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.50    0.39   12.17 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.50    0.00   12.17 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   12.68 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00   12.68 ^ vss_p_o[9] (out)
                                 12.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.12    0.00   10.06 v input15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.26   10.32 v input15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net15 (net)
                  0.17    0.00   10.32 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.02    0.40    0.85   11.17 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.40    0.00   11.17 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.47   11.64 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.16    0.00   11.64 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.48    0.47   12.12 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.48    0.00   12.12 v output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.53   12.65 v output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00   12.65 v vref_z_n_o[7] (out)
                                 12.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 27.10   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.45    0.31   11.64 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.45    0.00   11.65 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.02    0.59    0.46   12.11 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.59    0.00   12.11 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.37    0.54   12.65 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.37    0.00   12.65 ^ vcm_o[10] (out)
                                 12.65   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 27.10   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.26    0.43   11.72 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.26    0.00   11.72 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.29    0.35   12.07 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.29    0.00   12.07 ^ output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.48   12.55 ^ output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.36    0.00   12.55 ^ en_offset_cal_o (out)
                                 12.55   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.55   data arrival time
-----------------------------------------------------------------------------
                                 27.20   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.02    0.30    0.16   10.16 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.30    0.00   10.16 ^ input3/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40   10.55 ^ input3/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net3 (net)
                  0.35    0.00   10.56 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.04    0.73    0.56   11.12 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.73    0.00   11.12 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.02    0.91    0.73   11.85 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.91    0.00   11.85 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.35    0.57   12.42 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.35    0.00   12.42 ^ sample_o (out)
                                 12.42   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.42   data arrival time
-----------------------------------------------------------------------------
                                 27.33   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.12    0.06   10.06 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.12    0.00   10.06 v input19/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.30    0.34   10.40 v input19/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net19 (net)
                  0.30    0.00   10.40 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_2)
     2    0.04    0.28    0.52   10.93 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_2)
                                         _044_ (net)
                  0.28    0.00   10.93 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.51    0.41   11.34 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.51    0.00   11.34 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.09    0.38    0.54   11.88 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.38    0.00   11.88 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.50   12.37 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.36    0.00   12.38 ^ vcm_dummy_o (out)
                                 12.38   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.38   data arrival time
-----------------------------------------------------------------------------
                                 27.37   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.15    0.08   10.08 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.15    0.00   10.08 v input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.13    0.23   10.31 v input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net9 (net)
                  0.13    0.00   10.31 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.30    0.53   10.84 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.30    0.00   10.84 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.16    0.44   11.29 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.16    0.00   11.29 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.03    0.52    0.50   11.78 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.52    0.00   11.78 v output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   12.33 v output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00   12.33 v vref_z_n_o[1] (out)
                                 12.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.33   data arrival time
-----------------------------------------------------------------------------
                                 27.42   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.13    0.07   10.07 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.13    0.00   10.07 v input17/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.23    0.30   10.37 v input17/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net17 (net)
                  0.23    0.00   10.37 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.02    0.29    0.56   10.92 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.29    0.00   10.92 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.18    0.47   11.39 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.18    0.00   11.39 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.34    0.39   11.78 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.34    0.00   11.78 v output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.50   12.28 v output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.35    0.00   12.28 v vref_z_n_o[9] (out)
                                 12.28   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.28   data arrival time
-----------------------------------------------------------------------------
                                 27.47   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.11    0.05   10.05 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.11    0.00   10.05 v input14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.25   10.31 v input14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net14 (net)
                  0.17    0.00   10.31 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    1.20    0.81   11.12 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  1.20    0.00   11.12 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.67    0.47   11.59 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.67    0.00   11.59 v output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.58   12.17 v output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.35    0.00   12.17 v vref_z_n_o[6] (out)
                                 12.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.17   data arrival time
-----------------------------------------------------------------------------
                                 27.58   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.17    0.10   10.10 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.17    0.00   10.10 v input13/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.27   10.37 v input13/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net13 (net)
                  0.17    0.00   10.37 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.87    0.61   10.98 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.87    0.00   10.98 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.62    0.43   11.41 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.62    0.00   11.41 v output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.57   11.97 v output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.35    0.00   11.98 v vref_z_n_o[5] (out)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 27.77   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.18    0.08   10.08 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.18    0.00   10.08 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.04    0.68    0.57   10.65 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.68    0.00   10.65 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.25    0.53   11.19 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.25    0.00   11.19 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.21    0.30   11.48 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.21    0.00   11.48 ^ output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.36    0.46   11.94 ^ output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.36    0.00   11.95 ^ offset_cal_cycle (out)
                                 11.95   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.95   data arrival time
-----------------------------------------------------------------------------
                                 27.80   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.02    0.18    0.10   10.10 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.18    0.00   10.10 v input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.18    0.27   10.37 v input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net8 (net)
                  0.18    0.00   10.37 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.01    0.23    0.63   11.01 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.23    0.00   11.01 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.35    0.41   11.41 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.35    0.00   11.41 v output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.51   11.92 v output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00   11.92 v vref_z_n_o[10] (out)
                                 11.92   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.92   data arrival time
-----------------------------------------------------------------------------
                                 27.83   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.07   10.07 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.14    0.00   10.07 v input7/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.15    0.25   10.32 v input7/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net7 (net)
                  0.15    0.00   10.32 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.75    0.52   10.84 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.75    0.00   10.84 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.04    0.64    0.48   11.32 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.64    0.00   11.32 v output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.35    0.57   11.89 v output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.35    0.00   11.89 v vref_z_n_o[0] (out)
                                 11.89   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.89   data arrival time
-----------------------------------------------------------------------------
                                 27.86   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.15    0.08   10.08 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.15    0.00   10.08 v input12/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.27   10.35 v input12/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net12 (net)
                  0.18    0.00   10.35 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.02    0.86    0.60   10.95 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.86    0.00   10.95 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.50    0.37   11.31 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.50    0.00   11.31 v output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   11.85 v output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00   11.85 v vref_z_n_o[4] (out)
                                 11.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.85   data arrival time
-----------------------------------------------------------------------------
                                 27.90   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.08   10.08 v vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.14    0.00   10.08 v input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.34    0.38   10.46 v input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net10 (net)
                  0.34    0.00   10.46 v _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.60    0.44   10.90 ^ _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.60    0.00   10.90 ^ _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.53    0.39   11.28 v _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.53    0.00   11.28 v output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.55   11.83 v output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00   11.83 v vref_z_n_o[2] (out)
                                 11.83   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.83   data arrival time
-----------------------------------------------------------------------------
                                 27.92   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 v input external delay
     1    0.01    0.14    0.08   10.08 v vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.14    0.00   10.08 v input11/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.25    0.32   10.39 v input11/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net11 (net)
                  0.25    0.00   10.39 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.02    0.64    0.45   10.85 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.64    0.00   10.85 ^ _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.03    0.52    0.36   11.21 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.52    0.00   11.21 v output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.54   11.76 v output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00   11.76 v vref_z_n_o[3] (out)
                                 11.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.76   data arrival time
-----------------------------------------------------------------------------
                                 27.99   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.69    1.31    1.99 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.69    0.00    1.99 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.45    0.61    2.60 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.45    0.01    2.60 ^ _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.08    0.68    0.59    3.19 ^ _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _039_ (net)
                  0.68    0.00    3.19 ^ _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.07    0.61    0.56    3.76 ^ _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _040_ (net)
                  0.61    0.00    3.76 ^ _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.40    0.27    4.03 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.40    0.00    4.03 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.29    0.51    4.54 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    4.54 v data[5] (out)
                                  4.54   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                 35.21   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.27    0.68 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00    0.68 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.05    0.92    1.42    2.10 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.92    0.00    2.10 ^ _248_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.56    0.49    2.59 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _047_ (net)
                  0.56    0.00    2.59 v _407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.03    0.69    0.60    3.19 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.69    0.00    3.19 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.39    0.27    3.46 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.39    0.00    3.46 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.63    0.48    3.93 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.63    0.00    3.93 ^ output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.54    4.47 ^ output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    4.47 ^ en_vcm_sw_o (out)
                                  4.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 35.28   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.07    0.58    1.25    1.93 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.58    0.00    1.93 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.04    0.40    0.35    2.28 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         _140_ (net)
                  0.40    0.00    2.28 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     7    0.07    0.72    0.55    2.83 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _141_ (net)
                  0.72    0.00    2.83 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.18    3.02 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.27    0.00    3.02 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.35    0.42    3.43 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.35    0.00    3.43 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.50    3.94 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.30    0.00    3.94 v clk_data (out)
                                  3.94   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.94   data arrival time
-----------------------------------------------------------------------------
                                 35.81   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.67 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.67 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.48    2.15 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.37    0.00    2.15 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.50    2.66 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.37    0.00    2.66 ^ _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.15    2.81 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.19    0.00    2.81 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.40    0.26    3.07 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.40    0.00    3.07 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.46    0.50    3.56 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.46    0.00    3.57 ^ data[0] (out)
                                  3.57   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                 36.18   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.67 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.67 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.48    2.15 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.37    0.00    2.15 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.50    2.66 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.37    0.00    2.66 ^ _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.45    0.22    2.88 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.45    0.00    2.88 v output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.52    3.40 v output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.29    0.00    3.40 v data[1] (out)
                                  3.40   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                 36.35   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04    0.65    1.25    1.93 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.65    0.00    1.93 ^ _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.03    0.54    0.47    2.40 v _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.54    0.00    2.40 v _229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.27    0.29    2.69 ^ _229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _033_ (net)
                  0.27    0.00    2.69 ^ _230_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.19    2.88 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.29    0.00    2.88 v output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.48    3.36 v output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.29    0.00    3.36 v data[2] (out)
                                  3.36   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                 36.39   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.67 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.67 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.48    2.15 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.37    0.00    2.15 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.50    2.66 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.37    0.00    2.66 ^ _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.36    0.17    2.83 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.36    0.00    2.83 v output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.50    3.33 v output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.29    0.00    3.33 v data[3] (out)
                                  3.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                 36.42   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.27    0.68 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00    0.68 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.26    0.99    1.67 ^ _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.26    0.00    1.67 ^ _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.48    2.15 ^ _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.37    0.00    2.15 ^ _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.37    0.50    2.66 ^ _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.37    0.00    2.66 ^ _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.17    2.83 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.35    0.00    2.83 v output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.49    3.32 v output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.29    0.00    3.32 v data[4] (out)
                                  3.32   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                 36.43   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.35    0.31   10.94 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.35    0.00   10.94 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.77    0.58   11.52 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.77    0.00   11.52 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.84 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00   11.84 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.21   12.05 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.12    0.00   12.05 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.05   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -12.05   data arrival time
-----------------------------------------------------------------------------
                                 38.01   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.35    0.31   10.94 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.35    0.00   10.94 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.77    0.58   11.52 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.77    0.00   11.52 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.84 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00   11.84 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   12.04 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00   12.04 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.04   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -12.04   data arrival time
-----------------------------------------------------------------------------
                                 38.02   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.35    0.31   10.94 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.35    0.00   10.94 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.77    0.58   11.52 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.77    0.00   11.52 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.32   11.84 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00   11.84 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   12.04 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00   12.04 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.04   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -12.04   data arrival time
-----------------------------------------------------------------------------
                                 38.03   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.35    0.31   10.94 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.35    0.00   10.94 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.04    0.77    0.58   11.52 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _154_ (net)
                  0.77    0.00   11.52 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.33    0.20   11.72 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.33    0.00   11.72 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.29    0.26   11.98 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.29    0.00   11.98 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.98   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.33   50.03   library setup time
                                 50.03   data required time
-----------------------------------------------------------------------------
                                 50.03   data required time
                                -11.98   data arrival time
-----------------------------------------------------------------------------
                                 38.05   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.48    0.30   10.92 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.48    0.00   10.93 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.62    0.36   11.29 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.62    0.00   11.29 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.38   49.99   library setup time
                                 49.99   data required time
-----------------------------------------------------------------------------
                                 49.99   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 38.70   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.02    0.35    0.31   10.94 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.35    0.00   10.94 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.31    0.28   11.23 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.31    0.00   11.23 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.23   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.34   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                -11.23   data arrival time
-----------------------------------------------------------------------------
                                 38.80   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.32   10.94 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.12    0.00   10.94 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.16    0.23   11.18 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.16    0.00   11.18 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.31   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.15    0.34   10.96 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.15    0.00   10.96 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.22   11.19 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.13    0.00   11.19 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.19   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.19   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.32   10.95 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.12    0.00   10.95 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   11.18 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.14    0.00   11.18 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 38.88   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.32   10.95 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00   10.95 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.13    0.22   11.16 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.13    0.00   11.16 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.33   10.96 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.12    0.00   10.96 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   11.16 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00   11.16 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -11.16   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.25    0.13   10.13 ^ comp_p (in)
                                         comp_p (net)
                  0.25    0.00   10.13 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.07    0.56    0.50   10.62 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net1 (net)
                  0.56    0.00   10.63 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.94 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.10    0.00   10.94 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.20   11.14 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.11    0.00   11.14 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.14   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.30   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                -11.14   data arrival time
-----------------------------------------------------------------------------
                                 38.93   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.34 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.34 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.34 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.15   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.15   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.15   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.15   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.15   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ start (in)
                                         start (net)
                  0.14    0.00   10.06 ^ input6/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.17    0.25   10.31 ^ input6/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net6 (net)
                  0.17    0.00   10.31 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.21   10.51 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.33    0.00   10.51 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.28   10.80 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.35    0.00   10.80 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.80   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                         -0.35   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                -10.80   data arrival time
-----------------------------------------------------------------------------
                                 39.22   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.16   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.16   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.07    0.61    0.55   11.30 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.61    0.00   11.30 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.17   50.54   library recovery time
                                 50.54   data required time
-----------------------------------------------------------------------------
                                 50.54   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.00   50.37   clock reconvergence pessimism
                          0.16   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.24   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.25   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.25   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.25   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.25   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.25   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.52    0.54   11.29 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.52    0.00   11.29 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.18   50.55   library recovery time
                                 50.55   data required time
-----------------------------------------------------------------------------
                                 50.55   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 39.26   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.16    0.07   10.07 ^ single_ended (in)
                                         single_ended (net)
                  0.16    0.00   10.07 ^ input5/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.27   10.34 ^ input5/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net5 (net)
                  0.19    0.00   10.34 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.15   10.49 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.26    0.00   10.49 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.31    0.25   10.73 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.31    0.00   10.73 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.73   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                         -0.34   50.02   library setup time
                                 50.02   data required time
-----------------------------------------------------------------------------
                                 50.02   data required time
                                -10.73   data arrival time
-----------------------------------------------------------------------------
                                 39.28   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.16   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 39.78   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.75 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.75   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.16   50.52   library recovery time
                                 50.52   data required time
-----------------------------------------------------------------------------
                                 50.52   data required time
                                -10.75   data arrival time
-----------------------------------------------------------------------------
                                 39.78   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.55    0.37    4.44 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.55    0.00    4.44 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.03    0.51    0.46    4.90 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.51    0.00    4.90 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.90   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.37   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                 -4.90   data arrival time
-----------------------------------------------------------------------------
                                 45.14   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.20    4.27 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.33    0.00    4.27 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.03    0.64    0.49    4.76 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.64    0.00    4.76 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.76   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.06   50.43   clock reconvergence pessimism
                         -0.39   50.04   library setup time
                                 50.04   data required time
-----------------------------------------------------------------------------
                                 50.04   data required time
                                 -4.76   data arrival time
-----------------------------------------------------------------------------
                                 45.28   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.44    0.34    4.41 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.44    0.00    4.41 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.33    0.31    4.72 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.33    0.00    4.72 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.72   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.34   50.06   library setup time
                                 50.06   data required time
-----------------------------------------------------------------------------
                                 50.06   data required time
                                 -4.72   data arrival time
-----------------------------------------------------------------------------
                                 45.34   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.48    0.33    4.40 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.48    0.00    4.40 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.29    0.28    4.68 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.29    0.00    4.68 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.68   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.33   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.68   data arrival time
-----------------------------------------------------------------------------
                                 45.39   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.42    0.32    4.38 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.42    0.00    4.38 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.28    0.26    4.64 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.28    0.00    4.64 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.64   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.06   50.43   clock reconvergence pessimism
                         -0.34   50.10   library setup time
                                 50.10   data required time
-----------------------------------------------------------------------------
                                 50.10   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                 45.45   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.36    0.28    4.35 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.36    0.00    4.35 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.21    0.20    4.54 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.21    0.00    4.54 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.54   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.32   50.08   library setup time
                                 50.08   data required time
-----------------------------------------------------------------------------
                                 50.08   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                 45.53   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.01    4.07 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.16    4.23 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.24    0.00    4.23 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.33    0.28    4.51 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.33    0.00    4.51 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.51   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.35   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                 45.55   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.00    4.07 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.41    0.27    4.34 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.41    0.00    4.34 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.22    0.21    4.55 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.22    0.00    4.55 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.55   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.06   50.43   clock reconvergence pessimism
                         -0.33   50.11   library setup time
                                 50.11   data required time
-----------------------------------------------------------------------------
                                 50.11   data required time
                                 -4.55   data arrival time
-----------------------------------------------------------------------------
                                 45.55   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.01    4.07 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.29    0.13    4.20 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.29    0.00    4.20 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.30    0.27    4.47 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.30    0.00    4.47 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.47   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.12    0.24   50.61 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.12    0.00   50.61 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.33   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                 45.60   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.08    0.38    0.59    4.07 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _184_ (net)
                  0.38    0.01    4.07 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.29    0.15    4.22 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.29    0.00    4.22 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.15    4.37 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.15    0.00    4.37 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.37   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.12    0.25   50.61 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.12    0.00   50.61 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.30   50.10   library setup time
                                 50.10   data required time
-----------------------------------------------------------------------------
                                 50.10   data required time
                                 -4.37   data arrival time
-----------------------------------------------------------------------------
                                 45.73   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.03    0.86    0.61    3.47 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.86    0.00    3.48 ^ _477_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.02    0.58    0.45    3.93 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.58    0.00    3.93 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.02    0.43    0.40    4.33 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.43    0.00    4.33 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  4.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.06   50.43   clock reconvergence pessimism
                         -0.36   50.07   library setup time
                                 50.07   data required time
-----------------------------------------------------------------------------
                                 50.07   data required time
                                 -4.33   data arrival time
-----------------------------------------------------------------------------
                                 45.74   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.27    0.67 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00    0.67 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.08    0.69    1.31    1.99 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         single_ended_reg (net)
                  0.69    0.00    1.99 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.10    0.45    0.61    2.60 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _038_ (net)
                  0.45    0.01    2.60 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.28    0.22    2.83 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.28    0.00    2.83 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.02    0.41    0.31    3.13 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.41    0.00    3.13 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
     1    0.01    0.34    0.25    3.39 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_2)
                                         _139_ (net)
                  0.34    0.00    3.39 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.01    0.67    0.47    3.85 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.67    0.00    3.85 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.85   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.37   clock uncertainty
                          0.04   50.41   clock reconvergence pessimism
                         -0.40   50.01   library setup time
                                 50.01   data required time
-----------------------------------------------------------------------------
                                 50.01   data required time
                                 -3.85   data arrival time
-----------------------------------------------------------------------------
                                 46.16   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.37    0.57    2.86 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         _075_ (net)
                  0.37    0.00    2.86 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.34    0.30    3.16 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.34    0.00    3.16 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  3.16   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                         -0.25   50.36   clock uncertainty
                          0.04   50.40   clock reconvergence pessimism
                         -0.35   50.05   library setup time
                                 50.05   data required time
-----------------------------------------------------------------------------
                                 50.05   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 46.89   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.18    0.09    0.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00    0.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.31    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00    0.41 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.27    0.68 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00    0.68 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.07    0.65    1.29    1.97 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.65    0.00    1.97 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__inv_2)
     4    0.06    0.39    0.32    2.29 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_2)
                                         _043_ (net)
                  0.39    0.00    2.29 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.06    0.62    0.50    2.80 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.62    0.00    2.80 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.29    3.09 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.37    0.00    3.09 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.09   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.06    0.12    0.25   50.62 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.12    0.00   50.62 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.37   clock uncertainty
                          0.06   50.43   clock reconvergence pessimism
                         -0.21   50.23   library setup time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                 -3.09   data arrival time
-----------------------------------------------------------------------------
                                 47.14   slack (MET)



worst slack corner Typical: 12.9431
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.35    0.30   10.49 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.35    0.00   10.49 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.39    0.39   10.88 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.39    0.00   10.88 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.12    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.12    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.16   50.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.40 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.15   clock uncertainty
                          0.00   50.15   clock reconvergence pessimism
                          0.08   50.23   library recovery time
                                 50.23   data required time
-----------------------------------------------------------------------------
                                 50.23   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 39.35   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.07    0.04   25.04 v clk (in)
                                         clk (net)
                  0.07    0.00   25.04 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.19   25.23 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   25.23 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17   25.40 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   25.41 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.11   25.51 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.17    0.00   25.51 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.90    0.66   26.18 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.90    0.00   26.18 ^ en_comp (out)
                                 26.18   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.18   data arrival time
-----------------------------------------------------------------------------
                                 13.57   slack (MET)



======================= Slowest Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.51 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.51 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.90    0.80   11.31 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.90    0.00   11.31 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    1.03    1.04   12.34 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  1.03    0.00   12.34 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.34   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.31    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.31    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.65 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.65 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.09 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.09 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.84   clock uncertainty
                          0.00   50.84   clock reconvergence pessimism
                          0.36   51.20   library recovery time
                                 51.20   data required time
-----------------------------------------------------------------------------
                                 51.20   data required time
                                -12.34   data arrival time
-----------------------------------------------------------------------------
                                 38.86   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.18    0.10   25.10 v clk (in)
                                         clk (net)
                  0.18    0.00   25.10 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.53   25.63 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   25.63 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.20    0.49   26.12 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00   26.12 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.50    0.32   26.44 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.50    0.00   26.44 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    2.32    1.72   28.17 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  2.32    0.00   28.17 ^ en_comp (out)
                                 28.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -28.17   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)



======================= Typical Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.06   10.06 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.06 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.52    0.46   10.74 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.52    0.00   10.74 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.59    0.59   11.33 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.59    0.00   11.33 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.33   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.18    0.09   50.09 ^ clk (in)
                                         clk (net)
                  0.18    0.00   50.09 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.37 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.37 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.61 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.61 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.36   clock uncertainty
                          0.00   50.36   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.33   data arrival time
-----------------------------------------------------------------------------
                                 39.20   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.11    0.06   25.06 v clk (in)
                                         clk (net)
                  0.11    0.00   25.06 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.30   25.35 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.36 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.27   25.63 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   25.63 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.17   25.80 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.27    0.00   25.80 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.36    1.00   26.80 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.36    0.00   26.81 ^ en_comp (out)
                                 26.81   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.81   data arrival time
-----------------------------------------------------------------------------
                                 12.94   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================


max slew violations count Slowest: 0
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/ZN
 clkload1/Z
 clkload2/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Fastest Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.34e-04   1.60e-04   1.52e-08   6.95e-04  23.5%
Combinational          5.98e-04   9.53e-04   5.98e-08   1.55e-03  52.4%
Clock                  5.13e-04   2.03e-04   2.30e-08   7.16e-04  24.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.65e-03   1.32e-03   9.80e-08   2.96e-03 100.0%
                          55.6%      44.4%       0.0%

======================= Slowest Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.57e-04   1.09e-04   3.48e-08   4.66e-04  24.2%
Combinational          3.53e-04   6.47e-04   2.38e-07   1.00e-03  52.0%
Clock                  3.19e-04   1.37e-04   1.56e-07   4.56e-04  23.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.03e-03   8.93e-04   4.29e-07   1.92e-03 100.0%
                          53.5%      46.5%       0.0%

======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.34e-04   1.33e-04   1.27e-08   5.67e-04  23.8%
Combinational          4.56e-04   7.91e-04   4.94e-08   1.25e-03  52.3%
Clock                  4.03e-04   1.68e-04   1.90e-08   5.71e-04  23.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.29e-03   1.09e-03   8.11e-08   2.39e-03 100.0%
                          54.2%      45.8%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   1.21 source latency _529_/CLK ^
  -1.09 target latency _526_/CLK ^
   0.25 clock uncertainty
  -0.07 CRPR
--------------
   0.31 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 11.58

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.40
summary_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF files for all corners…
Writing SDF for the Fastest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_nom/state_machine.Fastest.sdf…
Writing SDF for the Slowest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_nom/state_machine.Slowest.sdf…
Writing SDF for the Typical corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_nom/state_machine.Typical.sdf…
Writing timing models for all corners…
Writing timing models for the Fastest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_nom/state_machine.Fastest.lib…
Writing timing models for the Slowest corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_nom/state_machine.Slowest.lib…
Writing timing models for the Typical corner to /home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/routing/mca/process_corner_nom/state_machine.Typical.lib…
