-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Xilinx
-------------------------------------------------------------
Selection summary:
Platform Name: Xilinx
Device Name:   xilinx_u280_xdma_201920_3
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:random_access_kernels_single.xclbin
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the random access benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 2.0.3

Summary:
Array Size                    536870912 (4.29497e+09 Byte )
Kernel File                   random_access_kernels_single.xclbin
Kernel Replications           32
Repetitions                   10
Device                        xilinx_u280_xdma_201920_3

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Error: 1.06281e-02%
           best           mean          GUOPS
    1.67631e+01    1.68038e+01    1.28108e-01