Running in Lattice mode


Starting:    C:\lscc\diamond\3.9\synpbase\bin\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.9\synpbase
Hostname:    DIEGO
Date:        Thu Nov 02 22:55:57 2017
Version:     L-2016.09L

Arguments:   -product synplify_pro -batch rom00_rom00_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\rom00_rom00.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen completed
# Thu Nov 02 22:55:57 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\rom00_rom00.srr to C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\rom00_rom00.srf

log file: "C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\rom00_rom00.srr"

Running: rom00 in foreground



Running proj_1|rom00


Running: compile (Compile) on proj_1|rom00
# Thu Nov 02 22:55:57 2017


Running: compile_flow (Compile Process) on proj_1|rom00
# Thu Nov 02 22:55:57 2017


Running: compiler (Compile Input) on proj_1|rom00
# Thu Nov 02 22:55:57 2017


compiler completed
# Thu Nov 02 22:55:58 2017

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|rom00
# Thu Nov 02 22:55:58 2017


multi_srs_gen completed
# Thu Nov 02 22:55:58 2017

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\synwork\rom00_rom00_mult.srs to C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\rom00_rom00.srs

Complete: Compile Process on proj_1|rom00


Running: premap (Pre-mapping) on proj_1|rom00
# Thu Nov 02 22:55:58 2017


premap completed with warnings
# Thu Nov 02 22:55:59 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on proj_1|rom00


Running: map (Map) on proj_1|rom00
# Thu Nov 02 22:55:59 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|rom00
# Thu Nov 02 22:55:59 2017


fpga_mapper completed with warnings
# Thu Nov 02 22:56:01 2017

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on proj_1|rom00

Complete: Logic Synthesis on proj_1|rom00

TCL script complete: "rom00_rom00_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\Diego EG\Desktop\ArqPracticas\Rom00\rom00\proj_1.prj

batch mode default:no

