// Seed: 1533927890
module module_0 #(
    parameter id_6 = 32'd55
) (
    input  wor  id_0,
    input  tri0 id_1,
    output tri1 id_2,
    output tri0 id_3
);
  bit id_5;
  assign module_1.id_7 = 0;
  logic _id_6;
  assign id_3 = id_6 ? id_0 == "" : 1'h0 ? id_6 : -1;
  logic id_7;
  ;
  parameter id_8 = 1;
  wire [id_6 : id_6] id_9;
  always_comb @(id_8 or posedge -1) id_5 = id_8;
  wire id_10, id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_0
  );
  logic id_7 = 1 == -1;
  genvar id_8;
  assign id_7 = -1;
endmodule
