{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 18:46:35 2020 " "Info: Processing started: Tue Nov 10 18:46:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TLC_v3 -c TLC_v3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TLC_v3 -c TLC_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "next_state\[0\]\$latch " "Warning: Node \"next_state\[0\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state\[1\]\$latch " "Warning: Node \"next_state\[1\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state\[2\]\$latch " "Warning: Node \"next_state\[2\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state\[3\]\$latch " "Warning: Node \"next_state\[3\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_state\[4\]\$latch " "Warning: Node \"next_state\[4\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[0\]\$latch " "Warning: Node \"ID\[0\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[1\]\$latch " "Warning: Node \"ID\[1\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[2\]\$latch " "Warning: Node \"ID\[2\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[3\]\$latch " "Warning: Node \"ID\[3\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[4\]\$latch " "Warning: Node \"ID\[4\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[5\]\$latch " "Warning: Node \"ID\[5\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[6\]\$latch " "Warning: Node \"ID\[6\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[7\]\$latch " "Warning: Node \"ID\[7\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[8\]\$latch " "Warning: Node \"ID\[8\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[9\]\$latch " "Warning: Node \"ID\[9\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[10\]\$latch " "Warning: Node \"ID\[10\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ID\[11\]\$latch " "Warning: Node \"ID\[11\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "camera\$latch " "Warning: Node \"camera\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maxoutput\[0\]\$latch " "Warning: Node \"maxoutput\[0\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maxoutput\[1\]\$latch " "Warning: Node \"maxoutput\[1\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "maxoutput\[2\]\$latch " "Warning: Node \"maxoutput\[2\]\$latch\" is a latch" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ss3 " "Info: Assuming node \"ss3\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ss2 " "Info: Assuming node \"ss2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ss4 " "Info: Assuming node \"ss4\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a2 " "Info: Assuming node \"a2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "c3 " "Info: Assuming node \"c3\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a1 " "Info: Assuming node \"a1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d3 " "Info: Assuming node \"d3\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b3 " "Info: Assuming node \"b3\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "c2 " "Info: Assuming node \"c2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "c1 " "Info: Assuming node \"c1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ss1 " "Info: Assuming node \"ss1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "a3 " "Info: Assuming node \"a3\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b2 " "Info: Assuming node \"b2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b1 " "Info: Assuming node \"b1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d1 " "Info: Assuming node \"d1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d2 " "Info: Assuming node \"d2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clear " "Info: Assuming node \"clear\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux1~37 " "Info: Detected gated clock \"Mux1~37\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux4~14 " "Info: Detected gated clock \"Mux4~14\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux4~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~71 " "Info: Detected gated clock \"Mux1~71\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~35 " "Info: Detected gated clock \"Mux1~35\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~34 " "Info: Detected gated clock \"Mux1~34\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always2~112 " "Info: Detected gated clock \"always2~112\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "always2~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~33 " "Info: Detected gated clock \"Mux1~33\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~31 " "Info: Detected gated clock \"Mux1~31\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~64 " "Info: Detected gated clock \"Mux1~64\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~29 " "Info: Detected gated clock \"Mux1~29\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~28 " "Info: Detected gated clock \"Mux1~28\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~27 " "Info: Detected gated clock \"Mux1~27\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~25 " "Info: Detected gated clock \"Mux1~25\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "always2~111 " "Info: Detected gated clock \"always2~111\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "always2~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~57 " "Info: Detected gated clock \"Mux1~57\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~23 " "Info: Detected gated clock \"Mux1~23\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~11 " "Info: Detected gated clock \"Mux1~11\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~10 " "Info: Detected gated clock \"Mux1~10\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~9 " "Info: Detected gated clock \"Mux1~9\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~8 " "Info: Detected gated clock \"Mux1~8\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~41 " "Info: Detected gated clock \"Mux1~41\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~40 " "Info: Detected gated clock \"Mux1~40\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "maxoutput\[2\]~0 " "Info: Detected gated clock \"maxoutput\[2\]~0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "maxoutput\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "next_state\[2\]~71 " "Info: Detected gated clock \"next_state\[2\]~71\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "next_state\[2\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~48 " "Info: Detected gated clock \"Mux1~48\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~12 " "Info: Detected gated clock \"Mux1~12\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~42 " "Info: Detected gated clock \"Mux1~42\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~39 " "Info: Detected gated clock \"Mux1~39\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "next_state\[5\]~32 " "Info: Detected gated clock \"next_state\[5\]~32\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "next_state\[5\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "camera~8 " "Info: Detected gated clock \"camera~8\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 36 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "camera~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux2~1 " "Info: Detected gated clock \"Mux2~1\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Decoder0~5 " "Info: Detected gated clock \"Decoder0~5\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoder0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr12~0 " "Info: Detected gated clock \"WideOr12~0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr15~0 " "Info: Detected gated clock \"WideOr15~0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr0~1 " "Info: Detected gated clock \"WideOr0~1\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr0~0 " "Info: Detected gated clock \"WideOr0~0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state\[4\]~reg0 " "Info: Detected ripple clock \"state\[4\]~reg0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state\[3\]~reg0 " "Info: Detected ripple clock \"state\[3\]~reg0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state\[2\]~reg0 " "Info: Detected ripple clock \"state\[2\]~reg0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state\[1\]~reg0 " "Info: Detected ripple clock \"state\[1\]~reg0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state\[0\]~reg0 " "Info: Detected ripple clock \"state\[0\]~reg0\" as buffer" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register next_state\[3\]\$latch register state\[3\]~reg0 40.32 MHz 24.8 ns Internal " "Info: Clock \"clock\" has Internal fmax of 40.32 MHz between source register \"next_state\[3\]\$latch\" and destination register \"state\[3\]~reg0\" (period= 24.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns + Longest register register " "Info: + Longest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state\[3\]\$latch 1 REG LC4_A17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_A17; Fanout = 2; REG Node = 'next_state\[3\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[3]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.900 ns) 1.500 ns state\[3\]~reg0 2 REG LC8_A17 41 " "Info: 2: + IC(0.600 ns) + CELL(0.900 ns) = 1.500 ns; Loc. = LC8_A17; Fanout = 41; REG Node = 'state\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { next_state[3]$latch state[3]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 60.00 % ) " "Info: Total cell delay = 0.900 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 40.00 % ) " "Info: Total interconnect delay = 0.600 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { next_state[3]$latch state[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { next_state[3]$latch {} state[3]~reg0 {} } { 0.000ns 0.600ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-22.000 ns - Smallest " "Info: - Smallest clock skew is -22.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns state\[3\]~reg0 2 REG LC8_A17 41 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC8_A17; Fanout = 41; REG Node = 'state\[3\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clock state[3]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock state[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} state[3]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 25.900 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 25.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns state\[1\]~reg0 2 REG LC2_C17 51 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC2_C17; Fanout = 51; REG Node = 'state\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock state[1]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.900 ns) 9.300 ns WideOr12~0 3 COMB LC8_B14 4 " "Info: 3: + IC(2.600 ns) + CELL(1.900 ns) = 9.300 ns; Loc. = LC8_B14; Fanout = 4; COMB Node = 'WideOr12~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { state[1]~reg0 WideOr12~0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.400 ns) 14.100 ns Mux1~64 4 COMB LC1_C5 1 " "Info: 4: + IC(3.400 ns) + CELL(1.400 ns) = 14.100 ns; Loc. = LC1_C5; Fanout = 1; COMB Node = 'Mux1~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { WideOr12~0 Mux1~64 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 15.400 ns Mux1~41 5 COMB LC2_C5 1 " "Info: 5: + IC(0.000 ns) + CELL(1.300 ns) = 15.400 ns; Loc. = LC2_C5; Fanout = 1; COMB Node = 'Mux1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux1~64 Mux1~41 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 19.400 ns Mux1~48 6 COMB LC4_C24 1 " "Info: 6: + IC(2.600 ns) + CELL(1.400 ns) = 19.400 ns; Loc. = LC4_C24; Fanout = 1; COMB Node = 'Mux1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux1~41 Mux1~48 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 20.700 ns Mux1~39 7 COMB LC5_C24 5 " "Info: 7: + IC(0.000 ns) + CELL(1.300 ns) = 20.700 ns; Loc. = LC5_C24; Fanout = 5; COMB Node = 'Mux1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux1~48 Mux1~39 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.900 ns) 25.900 ns next_state\[3\]\$latch 8 REG LC4_A17 2 " "Info: 8: + IC(3.300 ns) + CELL(1.900 ns) = 25.900 ns; Loc. = LC4_A17; Fanout = 2; REG Node = 'next_state\[3\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Mux1~39 next_state[3]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 46.33 % ) " "Info: Total cell delay = 12.000 ns ( 46.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.900 ns ( 53.67 % ) " "Info: Total interconnect delay = 13.900 ns ( 53.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clock state[1]~reg0 WideOr12~0 Mux1~64 Mux1~41 Mux1~48 Mux1~39 next_state[3]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clock {} clock~out {} state[1]~reg0 {} WideOr12~0 {} Mux1~64 {} Mux1~41 {} Mux1~48 {} Mux1~39 {} next_state[3]$latch {} } { 0.000ns 0.000ns 2.000ns 2.600ns 3.400ns 0.000ns 2.600ns 0.000ns 3.300ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns 1.300ns 1.400ns 1.300ns 1.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock state[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} state[3]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clock state[1]~reg0 WideOr12~0 Mux1~64 Mux1~41 Mux1~48 Mux1~39 next_state[3]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clock {} clock~out {} state[1]~reg0 {} WideOr12~0 {} Mux1~64 {} Mux1~41 {} Mux1~48 {} Mux1~39 {} next_state[3]$latch {} } { 0.000ns 0.000ns 2.000ns 2.600ns 3.400ns 0.000ns 2.600ns 0.000ns 3.300ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns 1.300ns 1.400ns 1.300ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { next_state[3]$latch state[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { next_state[3]$latch {} state[3]~reg0 {} } { 0.000ns 0.600ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock state[3]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} state[3]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clock state[1]~reg0 WideOr12~0 Mux1~64 Mux1~41 Mux1~48 Mux1~39 next_state[3]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clock {} clock~out {} state[1]~reg0 {} WideOr12~0 {} Mux1~64 {} Mux1~41 {} Mux1~48 {} Mux1~39 {} next_state[3]$latch {} } { 0.000ns 0.000ns 2.000ns 2.600ns 3.400ns 0.000ns 2.600ns 0.000ns 3.300ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns 1.300ns 1.400ns 1.300ns 1.900ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 88 " "Warning: Circuit may not operate. Detected 88 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state\[4\]~reg0 next_state\[4\]\$latch clock 16.1 ns " "Info: Found hold time violation between source  pin or register \"state\[4\]~reg0\" and destination pin or register \"next_state\[4\]\$latch\" for clock \"clock\" (Hold time is 16.1 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "22.000 ns + Largest " "Info: + Largest clock skew is 22.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 25.900 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 25.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns state\[1\]~reg0 2 REG LC2_C17 51 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC2_C17; Fanout = 51; REG Node = 'state\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock state[1]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.900 ns) 9.300 ns WideOr12~0 3 COMB LC8_B14 4 " "Info: 3: + IC(2.600 ns) + CELL(1.900 ns) = 9.300 ns; Loc. = LC8_B14; Fanout = 4; COMB Node = 'WideOr12~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { state[1]~reg0 WideOr12~0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.400 ns) 14.100 ns Mux1~64 4 COMB LC1_C5 1 " "Info: 4: + IC(3.400 ns) + CELL(1.400 ns) = 14.100 ns; Loc. = LC1_C5; Fanout = 1; COMB Node = 'Mux1~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { WideOr12~0 Mux1~64 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 15.400 ns Mux1~41 5 COMB LC2_C5 1 " "Info: 5: + IC(0.000 ns) + CELL(1.300 ns) = 15.400 ns; Loc. = LC2_C5; Fanout = 1; COMB Node = 'Mux1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux1~64 Mux1~41 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.400 ns) 19.400 ns Mux1~48 6 COMB LC4_C24 1 " "Info: 6: + IC(2.600 ns) + CELL(1.400 ns) = 19.400 ns; Loc. = LC4_C24; Fanout = 1; COMB Node = 'Mux1~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux1~41 Mux1~48 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 20.700 ns Mux1~39 7 COMB LC5_C24 5 " "Info: 7: + IC(0.000 ns) + CELL(1.300 ns) = 20.700 ns; Loc. = LC5_C24; Fanout = 5; COMB Node = 'Mux1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux1~48 Mux1~39 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.900 ns) 25.900 ns next_state\[4\]\$latch 8 REG LC3_A17 2 " "Info: 8: + IC(3.300 ns) + CELL(1.900 ns) = 25.900 ns; Loc. = LC3_A17; Fanout = 2; REG Node = 'next_state\[4\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 46.33 % ) " "Info: Total cell delay = 12.000 ns ( 46.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.900 ns ( 53.67 % ) " "Info: Total interconnect delay = 13.900 ns ( 53.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clock state[1]~reg0 WideOr12~0 Mux1~64 Mux1~41 Mux1~48 Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clock {} clock~out {} state[1]~reg0 {} WideOr12~0 {} Mux1~64 {} Mux1~41 {} Mux1~48 {} Mux1~39 {} next_state[4]$latch {} } { 0.000ns 0.000ns 2.000ns 2.600ns 3.400ns 0.000ns 2.600ns 0.000ns 3.300ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns 1.300ns 1.400ns 1.300ns 1.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 3.900 ns state\[4\]~reg0 2 REG LC1_A17 30 " "Info: 2: + IC(2.000 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC1_A17; Fanout = 30; REG Node = 'state\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clock state[4]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 48.72 % ) " "Info: Total cell delay = 1.900 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 51.28 % ) " "Info: Total interconnect delay = 2.000 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock state[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} state[4]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clock state[1]~reg0 WideOr12~0 Mux1~64 Mux1~41 Mux1~48 Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clock {} clock~out {} state[1]~reg0 {} WideOr12~0 {} Mux1~64 {} Mux1~41 {} Mux1~48 {} Mux1~39 {} next_state[4]$latch {} } { 0.000ns 0.000ns 2.000ns 2.600ns 3.400ns 0.000ns 2.600ns 0.000ns 3.300ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns 1.300ns 1.400ns 1.300ns 1.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock state[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} state[4]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns - " "Info: - Micro clock to output delay of source is 0.900 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.000 ns - Shortest register register " "Info: - Shortest register to register delay is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[4\]~reg0 1 REG LC1_A17 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A17; Fanout = 30; REG Node = 'state\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[4]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 2.500 ns Mux2~15 2 COMB LC7_A17 1 " "Info: 2: + IC(0.600 ns) + CELL(1.900 ns) = 2.500 ns; Loc. = LC7_A17; Fanout = 1; COMB Node = 'Mux2~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { state[4]~reg0 Mux2~15 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 5.000 ns next_state\[4\]\$latch 3 REG LC3_A17 2 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 5.000 ns; Loc. = LC3_A17; Fanout = 2; REG Node = 'next_state\[4\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux2~15 next_state[4]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 76.00 % ) " "Info: Total cell delay = 3.800 ns ( 76.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 24.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 24.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { state[4]~reg0 Mux2~15 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { state[4]~reg0 {} Mux2~15 {} next_state[4]$latch {} } { 0.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { clock state[1]~reg0 WideOr12~0 Mux1~64 Mux1~41 Mux1~48 Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { clock {} clock~out {} state[1]~reg0 {} WideOr12~0 {} Mux1~64 {} Mux1~41 {} Mux1~48 {} Mux1~39 {} next_state[4]$latch {} } { 0.000ns 0.000ns 2.000ns 2.600ns 3.400ns 0.000ns 2.600ns 0.000ns 3.300ns } { 0.000ns 1.900ns 0.900ns 1.900ns 1.400ns 1.300ns 1.400ns 1.300ns 1.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { clock state[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { clock {} clock~out {} state[4]~reg0 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 1.900ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { state[4]~reg0 Mux2~15 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { state[4]~reg0 {} Mux2~15 {} next_state[4]$latch {} } { 0.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "next_state\[2\]\$latch a3 clock 29.100 ns register " "Info: tsu for register \"next_state\[2\]\$latch\" (data pin = \"a3\", clock pin = \"clock\") is 29.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.200 ns + Longest pin register " "Info: + Longest pin to register delay is 39.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns a3 1 CLK PIN_144 15 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_144; Fanout = 15; CLK Node = 'a3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { a3 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.900 ns) 8.800 ns LessThan2~1 2 COMB LC4_C19 1 " "Info: 2: + IC(3.800 ns) + CELL(1.900 ns) = 8.800 ns; Loc. = LC4_C19; Fanout = 1; COMB Node = 'LessThan2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { a3 LessThan2~1 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 11.300 ns LessThan2~2 3 COMB LC8_C19 2 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 11.300 ns; Loc. = LC8_C19; Fanout = 2; COMB Node = 'LessThan2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { LessThan2~1 LessThan2~2 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.900 ns) 15.800 ns max~16 4 COMB LC7_C1 2 " "Info: 4: + IC(2.600 ns) + CELL(1.900 ns) = 15.800 ns; Loc. = LC7_C1; Fanout = 2; COMB Node = 'max~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { LessThan2~2 max~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 18.300 ns max~22 5 COMB LC5_C1 3 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 18.300 ns; Loc. = LC5_C1; Fanout = 3; COMB Node = 'max~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { max~16 max~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 20.300 ns next_state~72 6 COMB LC3_C1 1 " "Info: 6: + IC(0.600 ns) + CELL(1.400 ns) = 20.300 ns; Loc. = LC3_C1; Fanout = 1; COMB Node = 'next_state~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { max~22 next_state~72 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.900 ns) 24.800 ns Mux4~7 7 COMB LC7_C16 1 " "Info: 7: + IC(2.600 ns) + CELL(1.900 ns) = 24.800 ns; Loc. = LC7_C16; Fanout = 1; COMB Node = 'Mux4~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { next_state~72 Mux4~7 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 27.300 ns Mux4~8 8 COMB LC8_C16 1 " "Info: 8: + IC(0.600 ns) + CELL(1.900 ns) = 27.300 ns; Loc. = LC8_C16; Fanout = 1; COMB Node = 'Mux4~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux4~7 Mux4~8 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 30.500 ns Mux4~9 9 COMB LC6_C13 1 " "Info: 9: + IC(1.800 ns) + CELL(1.400 ns) = 30.500 ns; Loc. = LC6_C13; Fanout = 1; COMB Node = 'Mux4~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux4~8 Mux4~9 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 33.000 ns Mux4~12 10 COMB LC7_C13 1 " "Info: 10: + IC(0.600 ns) + CELL(1.900 ns) = 33.000 ns; Loc. = LC7_C13; Fanout = 1; COMB Node = 'Mux4~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux4~9 Mux4~12 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 35.500 ns Mux4~13 11 COMB LC1_C13 1 " "Info: 11: + IC(0.600 ns) + CELL(1.900 ns) = 35.500 ns; Loc. = LC1_C13; Fanout = 1; COMB Node = 'Mux4~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux4~12 Mux4~13 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 39.200 ns next_state\[2\]\$latch 12 REG LC4_C14 2 " "Info: 12: + IC(1.800 ns) + CELL(1.900 ns) = 39.200 ns; Loc. = LC4_C14; Fanout = 2; REG Node = 'next_state\[2\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Mux4~13 next_state[2]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 58.67 % ) " "Info: Total cell delay = 23.000 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.200 ns ( 41.33 % ) " "Info: Total interconnect delay = 16.200 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "39.200 ns" { a3 LessThan2~1 LessThan2~2 max~16 max~22 next_state~72 Mux4~7 Mux4~8 Mux4~9 Mux4~12 Mux4~13 next_state[2]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "39.200 ns" { a3 {} a3~out {} LessThan2~1 {} LessThan2~2 {} max~16 {} max~22 {} next_state~72 {} Mux4~7 {} Mux4~8 {} Mux4~9 {} Mux4~12 {} Mux4~13 {} next_state[2]$latch {} } { 0.000ns 0.000ns 3.800ns 0.600ns 2.600ns 0.600ns 0.600ns 2.600ns 0.600ns 1.800ns 0.600ns 0.600ns 1.800ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.900ns 1.900ns 1.400ns 1.900ns 1.900ns 1.400ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.400 ns + " "Info: + Micro setup delay of destination is 4.400 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 14.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clock 1 CLK PIN_55 5 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns state\[4\]~reg0 2 REG LC1_A17 30 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC1_A17; Fanout = 30; REG Node = 'state\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clock state[4]~reg0 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.400 ns) 9.800 ns Mux1~39 3 COMB LC5_C24 5 " "Info: 3: + IC(3.600 ns) + CELL(1.400 ns) = 9.800 ns; Loc. = LC5_C24; Fanout = 5; COMB Node = 'Mux1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { state[4]~reg0 Mux1~39 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.900 ns) 14.500 ns next_state\[2\]\$latch 4 REG LC4_C14 2 " "Info: 4: + IC(2.800 ns) + CELL(1.900 ns) = 14.500 ns; Loc. = LC4_C14; Fanout = 2; REG Node = 'next_state\[2\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Mux1~39 next_state[2]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 42.07 % ) " "Info: Total cell delay = 6.100 ns ( 42.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 57.93 % ) " "Info: Total interconnect delay = 8.400 ns ( 57.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clock state[4]~reg0 Mux1~39 next_state[2]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clock {} clock~out {} state[4]~reg0 {} Mux1~39 {} next_state[2]$latch {} } { 0.000ns 0.000ns 2.000ns 3.600ns 2.800ns } { 0.000ns 1.900ns 0.900ns 1.400ns 1.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "39.200 ns" { a3 LessThan2~1 LessThan2~2 max~16 max~22 next_state~72 Mux4~7 Mux4~8 Mux4~9 Mux4~12 Mux4~13 next_state[2]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "39.200 ns" { a3 {} a3~out {} LessThan2~1 {} LessThan2~2 {} max~16 {} max~22 {} next_state~72 {} Mux4~7 {} Mux4~8 {} Mux4~9 {} Mux4~12 {} Mux4~13 {} next_state[2]$latch {} } { 0.000ns 0.000ns 3.800ns 0.600ns 2.600ns 0.600ns 0.600ns 2.600ns 0.600ns 1.800ns 0.600ns 0.600ns 1.800ns } { 0.000ns 3.100ns 1.900ns 1.900ns 1.900ns 1.900ns 1.400ns 1.900ns 1.900ns 1.400ns 1.900ns 1.900ns 1.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { clock state[4]~reg0 Mux1~39 next_state[2]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { clock {} clock~out {} state[4]~reg0 {} Mux1~39 {} next_state[2]$latch {} } { 0.000ns 0.000ns 2.000ns 3.600ns 2.800ns } { 0.000ns 1.900ns 0.900ns 1.400ns 1.900ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ss2 next_state\[4\] next_state\[4\]\$latch 32.500 ns register " "Info: tco from clock \"ss2\" to destination pin \"next_state\[4\]\" through register \"next_state\[4\]\$latch\" is 32.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ss2 source 27.400 ns + Longest register " "Info: + Longest clock path from clock \"ss2\" to source register is 27.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns ss2 1 CLK PIN_137 12 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_137; Fanout = 12; CLK Node = 'ss2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss2 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.900 ns) 8.700 ns always2~112 2 COMB LC3_C24 2 " "Info: 2: + IC(3.700 ns) + CELL(1.900 ns) = 8.700 ns; Loc. = LC3_C24; Fanout = 2; COMB Node = 'always2~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ss2 always2~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.400 ns) 12.600 ns Mux1~34 3 COMB LC8_C15 1 " "Info: 3: + IC(2.500 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC8_C15; Fanout = 1; COMB Node = 'Mux1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { always2~112 Mux1~34 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 15.100 ns Mux1~35 4 COMB LC3_C15 1 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 15.100 ns; Loc. = LC3_C15; Fanout = 1; COMB Node = 'Mux1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux1~34 Mux1~35 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 18.400 ns Mux1~71 5 COMB LC1_C24 1 " "Info: 5: + IC(1.900 ns) + CELL(1.400 ns) = 18.400 ns; Loc. = LC1_C24; Fanout = 1; COMB Node = 'Mux1~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Mux1~35 Mux1~71 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 19.700 ns Mux1~42 6 COMB LC2_C24 1 " "Info: 6: + IC(0.000 ns) + CELL(1.300 ns) = 19.700 ns; Loc. = LC2_C24; Fanout = 1; COMB Node = 'Mux1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux1~71 Mux1~42 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 22.200 ns Mux1~39 7 COMB LC5_C24 5 " "Info: 7: + IC(0.600 ns) + CELL(1.900 ns) = 22.200 ns; Loc. = LC5_C24; Fanout = 5; COMB Node = 'Mux1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux1~42 Mux1~39 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.900 ns) 27.400 ns next_state\[4\]\$latch 8 REG LC3_A17 2 " "Info: 8: + IC(3.300 ns) + CELL(1.900 ns) = 27.400 ns; Loc. = LC3_A17; Fanout = 2; REG Node = 'next_state\[4\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.800 ns ( 54.01 % ) " "Info: Total cell delay = 14.800 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 45.99 % ) " "Info: Total interconnect delay = 12.600 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.400 ns" { ss2 always2~112 Mux1~34 Mux1~35 Mux1~71 Mux1~42 Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.400 ns" { ss2 {} ss2~out {} always2~112 {} Mux1~34 {} Mux1~35 {} Mux1~71 {} Mux1~42 {} Mux1~39 {} next_state[4]$latch {} } { 0.000ns 0.000ns 3.700ns 2.500ns 0.600ns 1.900ns 0.000ns 0.600ns 3.300ns } { 0.000ns 3.100ns 1.900ns 1.400ns 1.900ns 1.400ns 1.300ns 1.900ns 1.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.100 ns + Longest register pin " "Info: + Longest register to pin delay is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state\[4\]\$latch 1 REG LC3_A17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A17; Fanout = 2; REG Node = 'next_state\[4\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state[4]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.900 ns) 5.100 ns next_state\[4\] 2 PIN PIN_9 0 " "Info: 2: + IC(1.200 ns) + CELL(3.900 ns) = 5.100 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'next_state\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { next_state[4]$latch next_state[4] } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 76.47 % ) " "Info: Total cell delay = 3.900 ns ( 76.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 23.53 % ) " "Info: Total interconnect delay = 1.200 ns ( 23.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { next_state[4]$latch next_state[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { next_state[4]$latch {} next_state[4] {} } { 0.000ns 1.200ns } { 0.000ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.400 ns" { ss2 always2~112 Mux1~34 Mux1~35 Mux1~71 Mux1~42 Mux1~39 next_state[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.400 ns" { ss2 {} ss2~out {} always2~112 {} Mux1~34 {} Mux1~35 {} Mux1~71 {} Mux1~42 {} Mux1~39 {} next_state[4]$latch {} } { 0.000ns 0.000ns 3.700ns 2.500ns 0.600ns 1.900ns 0.000ns 0.600ns 3.300ns } { 0.000ns 3.100ns 1.900ns 1.400ns 1.900ns 1.400ns 1.300ns 1.900ns 1.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { next_state[4]$latch next_state[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { next_state[4]$latch {} next_state[4] {} } { 0.000ns 1.200ns } { 0.000ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "next_state\[0\]\$latch d1 ss2 15.000 ns register " "Info: th for register \"next_state\[0\]\$latch\" (data pin = \"d1\", clock pin = \"ss2\") is 15.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ss2 destination 27.100 ns + Longest register " "Info: + Longest clock path from clock \"ss2\" to destination register is 27.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns ss2 1 CLK PIN_137 12 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_137; Fanout = 12; CLK Node = 'ss2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ss2 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.900 ns) 8.700 ns always2~112 2 COMB LC3_C24 2 " "Info: 2: + IC(3.700 ns) + CELL(1.900 ns) = 8.700 ns; Loc. = LC3_C24; Fanout = 2; COMB Node = 'always2~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ss2 always2~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.400 ns) 12.600 ns Mux1~34 3 COMB LC8_C15 1 " "Info: 3: + IC(2.500 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC8_C15; Fanout = 1; COMB Node = 'Mux1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { always2~112 Mux1~34 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 15.100 ns Mux1~35 4 COMB LC3_C15 1 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 15.100 ns; Loc. = LC3_C15; Fanout = 1; COMB Node = 'Mux1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux1~34 Mux1~35 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 18.400 ns Mux1~71 5 COMB LC1_C24 1 " "Info: 5: + IC(1.900 ns) + CELL(1.400 ns) = 18.400 ns; Loc. = LC1_C24; Fanout = 1; COMB Node = 'Mux1~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Mux1~35 Mux1~71 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 19.700 ns Mux1~42 6 COMB LC2_C24 1 " "Info: 6: + IC(0.000 ns) + CELL(1.300 ns) = 19.700 ns; Loc. = LC2_C24; Fanout = 1; COMB Node = 'Mux1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Mux1~71 Mux1~42 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 22.200 ns Mux1~39 7 COMB LC5_C24 5 " "Info: 7: + IC(0.600 ns) + CELL(1.900 ns) = 22.200 ns; Loc. = LC5_C24; Fanout = 5; COMB Node = 'Mux1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux1~42 Mux1~39 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.900 ns) 27.100 ns next_state\[0\]\$latch 8 REG LC2_C12 2 " "Info: 8: + IC(3.000 ns) + CELL(1.900 ns) = 27.100 ns; Loc. = LC2_C12; Fanout = 2; REG Node = 'next_state\[0\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Mux1~39 next_state[0]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.800 ns ( 54.61 % ) " "Info: Total cell delay = 14.800 ns ( 54.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.300 ns ( 45.39 % ) " "Info: Total interconnect delay = 12.300 ns ( 45.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.100 ns" { ss2 always2~112 Mux1~34 Mux1~35 Mux1~71 Mux1~42 Mux1~39 next_state[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.100 ns" { ss2 {} ss2~out {} always2~112 {} Mux1~34 {} Mux1~35 {} Mux1~71 {} Mux1~42 {} Mux1~39 {} next_state[0]$latch {} } { 0.000ns 0.000ns 3.700ns 2.500ns 0.600ns 1.900ns 0.000ns 0.600ns 3.000ns } { 0.000ns 3.100ns 1.900ns 1.400ns 1.900ns 1.400ns 1.300ns 1.900ns 1.900ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns d1 1 CLK PIN_56 16 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_56; Fanout = 16; CLK Node = 'd1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d1 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.400 ns) 5.800 ns Mux8~17 2 COMB LC1_C15 1 " "Info: 2: + IC(2.500 ns) + CELL(1.400 ns) = 5.800 ns; Loc. = LC1_C15; Fanout = 1; COMB Node = 'Mux8~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { d1 Mux8~17 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.400 ns) 9.600 ns Mux8~18 3 COMB LC8_C12 1 " "Info: 3: + IC(2.400 ns) + CELL(1.400 ns) = 9.600 ns; Loc. = LC8_C12; Fanout = 1; COMB Node = 'Mux8~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Mux8~17 Mux8~18 } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 12.100 ns next_state\[0\]\$latch 4 REG LC2_C12 2 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 12.100 ns; Loc. = LC2_C12; Fanout = 2; REG Node = 'next_state\[0\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux8~18 next_state[0]$latch } "NODE_NAME" } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 54.55 % ) " "Info: Total cell delay = 6.600 ns ( 54.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 45.45 % ) " "Info: Total interconnect delay = 5.500 ns ( 45.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { d1 Mux8~17 Mux8~18 next_state[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { d1 {} d1~out {} Mux8~17 {} Mux8~18 {} next_state[0]$latch {} } { 0.000ns 0.000ns 2.500ns 2.400ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "27.100 ns" { ss2 always2~112 Mux1~34 Mux1~35 Mux1~71 Mux1~42 Mux1~39 next_state[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "27.100 ns" { ss2 {} ss2~out {} always2~112 {} Mux1~34 {} Mux1~35 {} Mux1~71 {} Mux1~42 {} Mux1~39 {} next_state[0]$latch {} } { 0.000ns 0.000ns 3.700ns 2.500ns 0.600ns 1.900ns 0.000ns 0.600ns 3.000ns } { 0.000ns 3.100ns 1.900ns 1.400ns 1.900ns 1.400ns 1.300ns 1.900ns 1.900ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { d1 Mux8~17 Mux8~18 next_state[0]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { d1 {} d1~out {} Mux8~17 {} Mux8~18 {} next_state[0]$latch {} } { 0.000ns 0.000ns 2.500ns 2.400ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 25 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 18:46:36 2020 " "Info: Processing ended: Tue Nov 10 18:46:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
