{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656005820997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656005820999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 14:37:00 2022 " "Processing started: Thu Jun 23 14:37:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656005820999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005820999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off base_circuit_extended -c base_circuit_extended " "Command: quartus_map --read_settings_files=on --write_settings_files=off base_circuit_extended -c base_circuit_extended" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005821021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656005823118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656005823118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Found design unit 1: xor2-dataflow" {  } { { "VHDL/xor2.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843551 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "VHDL/xor2.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "VHDL/wisdom_package.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/step_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Found design unit 1: step_counter-arch" {  } { { "VHDL/step_counter.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843706 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Found entity 1: step_counter" {  } { { "VHDL/step_counter.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Found design unit 1: reg_bank-arch" {  } { { "VHDL/reg_bank.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843735 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "VHDL/reg_bank.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "VHDL/reg.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843746 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "VHDL/reg.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referee-fsm_arch " "Found design unit 1: referee-fsm_arch" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843773 ""} { "Info" "ISGN_ENTITY_NAME" "1 referee " "Found entity 1: referee" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "VHDL/rc_adder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843797 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "VHDL/rc_adder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rand_num.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rand_num.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand_num-arch " "Found design unit 1: rand_num-arch" {  } { { "VHDL/rand_num.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843813 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand_num " "Found entity 1: rand_num" {  } { { "VHDL/rand_num.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Found design unit 1: or_2-dataflow" {  } { { "VHDL/or2.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843822 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "VHDL/or2.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/num_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Found design unit 1: num_gen-arch" {  } { { "VHDL/num_gen.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843843 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Found entity 1: num_gen" {  } { { "VHDL/num_gen.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mem_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Found design unit 1: mem_2port-SYN" {  } { { "VHDL/mem_2port.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843863 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Found entity 1: mem_2port" {  } { { "VHDL/mem_2port.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holder-fsm_arch " "Found design unit 1: holder-fsm_arch" {  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843900 ""} { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/galois_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/galois_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Galois_2bits-arch " "Found design unit 1: Galois_2bits-arch" {  } { { "VHDL/galois_2bits.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Galois_2bits " "Found entity 1: Galois_2bits" {  } { { "VHDL/galois_2bits.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "VHDL/full_adder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843945 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "VHDL/full_adder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "VHDL/fsm_main.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843968 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "VHDL/fsm_main.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "VHDL/fsm_init.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843993 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "VHDL/fsm_init.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005843993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005843993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "VHDL/fsm_guru.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844016 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "VHDL/fsm_guru.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "VHDL/counter_trigger.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844038 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "VHDL/counter_trigger.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "VHDL/comparator.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844060 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "VHDL/comparator.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/coll_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Found design unit 1: coll_ovf-arch" {  } { { "VHDL/coll_ovf.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844076 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Found entity 1: coll_ovf" {  } { { "VHDL/coll_ovf.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "VHDL/code_gen.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844088 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "VHDL/code_gen.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/button_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Found design unit 1: button_handler-arch" {  } { { "VHDL/button_handler.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844145 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "VHDL/button_handler.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/base_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Found design unit 1: base_datapath-arch" {  } { { "VHDL/base_datapath.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844200 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Found entity 1: base_datapath" {  } { { "VHDL/base_datapath.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "VHDL/base_control.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844233 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "VHDL/base_control.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/base_circuit_extended.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/base_circuit_extended.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit_extended-arch " "Found design unit 1: base_circuit_extended-arch" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844242 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit_extended " "Found entity 1: base_circuit_extended" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/base_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Found design unit 1: base_circuit-arch" {  } { { "VHDL/base_circuit.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844286 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Found entity 1: base_circuit" {  } { { "VHDL/base_circuit.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "VHDL/alu.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844304 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VHDL/alu.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005844304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005844304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "base_circuit_extended " "Elaborating entity \"base_circuit_extended\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656005844632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disc_data_s base_circuit_extended.vhd(157) " "Verilog HDL or VHDL warning at base_circuit_extended.vhd(157): object \"disc_data_s\" assigned a value but never read" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656005844724 "|base_circuit_extended"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_value_s base_circuit_extended.vhd(159) " "Verilog HDL or VHDL warning at base_circuit_extended.vhd(159): object \"cnt_value_s\" assigned a value but never read" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656005844724 "|base_circuit_extended"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:button " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:button\"" {  } { { "VHDL/base_circuit_extended.vhd" "button" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005845235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_2port mem_2port:mem " "Elaborating entity \"mem_2port\" for hierarchy \"mem_2port:mem\"" {  } { { "VHDL/base_circuit_extended.vhd" "mem" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005845357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_2port:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "VHDL/mem_2port.vhd" "altsyncram_component" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005846700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_2port:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_2port:mem\|altsyncram:altsyncram_component\"" {  } { { "VHDL/mem_2port.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005846749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_2port:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_2port:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656005846803 ""}  } { { "VHDL/mem_2port.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656005846803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1d2 " "Found entity 1: altsyncram_a1d2" {  } { { "db/altsyncram_a1d2.tdf" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/db/altsyncram_a1d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656005847147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1d2 mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_a1d2:auto_generated " "Elaborating entity \"altsyncram_a1d2\" for hierarchy \"mem_2port:mem\|altsyncram:altsyncram_component\|altsyncram_a1d2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_circuit base_circuit:basis " "Elaborating entity \"base_circuit\" for hierarchy \"base_circuit:basis\"" {  } { { "VHDL/base_circuit_extended.vhd" "basis" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_control base_circuit:basis\|base_control:control " "Elaborating entity \"base_control\" for hierarchy \"base_circuit:basis\|base_control:control\"" {  } { { "VHDL/base_circuit.vhd" "control" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_main base_circuit:basis\|base_control:control\|fsm_main:main " "Elaborating entity \"fsm_main\" for hierarchy \"base_circuit:basis\|base_control:control\|fsm_main:main\"" {  } { { "VHDL/base_control.vhd" "main" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_trigger base_circuit:basis\|base_control:control\|counter_trigger:cnt_prep " "Elaborating entity \"counter_trigger\" for hierarchy \"base_circuit:basis\|base_control:control\|counter_trigger:cnt_prep\"" {  } { { "VHDL/base_control.vhd" "cnt_prep" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_init base_circuit:basis\|base_control:control\|fsm_init:init " "Elaborating entity \"fsm_init\" for hierarchy \"base_circuit:basis\|base_control:control\|fsm_init:init\"" {  } { { "VHDL/base_control.vhd" "init" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847527 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_GURU_en\" at fsm_init.vhd(26)" {  } { { "VHDL/fsm_init.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847528 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_PRE_GURU_en fsm_init.vhd(26) " "Using initial value X (don't care) for net \"flags_2_dp.rb_PRE_GURU_en\" at fsm_init.vhd(26)" {  } { { "VHDL/fsm_init.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847528 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_init.vhd(27)" {  } { { "VHDL/fsm_init.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847528 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_init.vhd(27) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_init.vhd(27)" {  } { { "VHDL/fsm_init.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847528 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_init:init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_guru base_circuit:basis\|base_control:control\|fsm_guru:guru " "Elaborating entity \"fsm_guru\" for hierarchy \"base_circuit:basis\|base_control:control\|fsm_guru:guru\"" {  } { { "VHDL/base_control.vhd" "guru" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847555 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en fsm_guru.vhd(28) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at fsm_guru.vhd(28)" {  } { { "VHDL/fsm_guru.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847557 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_a_addr fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.mem_a_addr\" at fsm_guru.vhd(29)" {  } { { "VHDL/fsm_guru.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847557 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_a fsm_guru.vhd(29) " "Using initial value X (don't care) for net \"flags_2_mem.data_a\" at fsm_guru.vhd(29)" {  } { { "VHDL/fsm_guru.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847557 "|base_circuit_extended|base_circuit:basis|base_control:control|fsm_guru:guru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_datapath base_circuit:basis\|base_datapath:data " "Elaborating entity \"base_datapath\" for hierarchy \"base_circuit:basis\|base_datapath:data\"" {  } { { "VHDL/base_circuit.vhd" "data" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847573 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en base_datapath.vhd(18) " "Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at base_datapath.vhd(18)" {  } { { "VHDL/base_datapath.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847576 "|base_circuit_extended|base_circuit:basis|base_datapath:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen base_circuit:basis\|base_datapath:data\|num_gen:n_g " "Elaborating entity \"num_gen\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\"" {  } { { "VHDL/base_datapath.vhd" "n_g" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen " "Elaborating entity \"rand_num\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\"" {  } { { "VHDL/num_gen.vhd" "rand_number_gen" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Galois_2bits base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR " "Elaborating entity \"Galois_2bits\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\"" {  } { { "VHDL/rand_num.vhd" "LFSR" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|or_2:\\Select_Ds:0:or_comp " "Elaborating entity \"or_2\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|or_2:\\Select_Ds:0:or_comp\"" {  } { { "VHDL/galois_2bits.vhd" "\\Select_Ds:0:or_comp" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|reg:\\DFFs:0:FF " "Elaborating entity \"reg\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|reg:\\DFFs:0:FF\"" {  } { { "VHDL/galois_2bits.vhd" "\\DFFs:0:FF" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|xor2:\\TAP_XOR:0:xor_tap " "Elaborating entity \"xor2\" for hierarchy \"base_circuit:basis\|base_datapath:data\|num_gen:n_g\|rand_num:rand_number_gen\|Galois_2bits:LFSR\|xor2:\\TAP_XOR:0:xor_tap\"" {  } { { "VHDL/galois_2bits.vhd" "\\TAP_XOR:0:xor_tap" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank base_circuit:basis\|base_datapath:data\|reg_bank:rb " "Elaborating entity \"reg_bank\" for hierarchy \"base_circuit:basis\|base_datapath:data\|reg_bank:rb\"" {  } { { "VHDL/base_datapath.vhd" "rb" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg base_circuit:basis\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT " "Elaborating entity \"reg\" for hierarchy \"base_circuit:basis\|base_datapath:data\|reg_bank:rb\|reg:reg_INIT\"" {  } { { "VHDL/reg_bank.vhd" "reg_INIT" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu base_circuit:basis\|base_datapath:data\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"base_circuit:basis\|base_datapath:data\|alu:alu_1\"" {  } { { "VHDL/base_datapath.vhd" "alu_1" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s alu.vhd(66) " "Verilog HDL or VHDL warning at alu.vhd(66): object \"carry_out_s\" assigned a value but never read" {  } { { "VHDL/alu.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656005847729 "|base_circuit_extended|base_circuit:basis|base_datapath:data|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add " "Elaborating entity \"rc_adder\" for hierarchy \"base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add\"" {  } { { "VHDL/alu.vhd" "add" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1 " "Elaborating entity \"full_adder_1\" for hierarchy \"base_circuit:basis\|base_datapath:data\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1\"" {  } { { "VHDL/rc_adder.vhd" "adder_1" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_gen base_circuit:basis\|base_datapath:data\|code_gen:c_g " "Elaborating entity \"code_gen\" for hierarchy \"base_circuit:basis\|base_datapath:data\|code_gen:c_g\"" {  } { { "VHDL/base_datapath.vhd" "c_g" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_ovf base_circuit:basis\|base_datapath:data\|coll_ovf:dut " "Elaborating entity \"coll_ovf\" for hierarchy \"base_circuit:basis\|base_datapath:data\|coll_ovf:dut\"" {  } { { "VHDL/base_datapath.vhd" "dut" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_counter step_counter:step " "Elaborating entity \"step_counter\" for hierarchy \"step_counter:step\"" {  } { { "VHDL/base_circuit_extended.vhd" "step" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847808 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_disc_rdy_s step_counter.vhd(45) " "Inferred latch for \"cnt_disc_rdy_s\" at step_counter.vhd(45)" {  } { { "VHDL/step_counter.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847811 "|base_circuit_extended|step_counter:step"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referee referee:ref " "Elaborating entity \"referee\" for hierarchy \"referee:ref\"" {  } { { "VHDL/base_circuit_extended.vhd" "ref" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847866 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitNGCountNext referee.vhd(86) " "VHDL Process Statement warning at referee.vhd(86): inferring latch(es) for signal or variable \"waitNGCountNext\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1656005847891 "|base_circuit_extended|referee:ref"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waitNDCountNext referee.vhd(162) " "VHDL Process Statement warning at referee.vhd(162): inferring latch(es) for signal or variable \"waitNDCountNext\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1656005847894 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[0\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[0\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847912 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[1\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[1\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847913 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[2\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[2\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847913 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[3\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[3\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847913 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[4\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[4\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847913 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[5\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[5\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847913 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[6\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[6\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[7\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[7\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[8\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[8\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[9\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[9\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[10\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[10\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[11\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[11\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[12\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[12\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[13\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[13\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[14\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[14\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[15\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[15\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847914 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[16\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[16\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[17\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[17\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[18\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[18\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[19\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[19\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[20\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[20\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[21\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[21\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[22\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[22\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[23\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[23\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[24\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[24\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847915 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[25\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[25\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[26\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[26\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[27\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[27\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[28\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[28\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[29\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[29\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[30\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[30\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNDCountNext\[31\] referee.vhd(162) " "Inferred latch for \"waitNDCountNext\[31\]\" at referee.vhd(162)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847916 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[0\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[0\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847917 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[1\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[1\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847917 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[2\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[2\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847917 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[3\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[3\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847917 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[4\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[4\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847917 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[5\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[5\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847917 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[6\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[6\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[7\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[7\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[8\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[8\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[9\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[9\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[10\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[10\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[11\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[11\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[12\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[12\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[13\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[13\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[14\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[14\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[15\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[15\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[16\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[16\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847918 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[17\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[17\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[18\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[18\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[19\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[19\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[20\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[20\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[21\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[21\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[22\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[22\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[23\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[23\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[24\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[24\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[25\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[25\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[26\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[26\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[27\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[27\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[28\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[28\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847919 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[29\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[29\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847920 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[30\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[30\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847920 "|base_circuit_extended|referee:ref"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitNGCountNext\[31\] referee.vhd(86) " "Inferred latch for \"waitNGCountNext\[31\]\" at referee.vhd(86)" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847920 "|base_circuit_extended|referee:ref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holder holder:hold " "Elaborating entity \"holder\" for hierarchy \"holder:hold\"" {  } { { "VHDL/base_circuit_extended.vhd" "hold" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005847951 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next holder.vhd(36) " "VHDL Process Statement warning at holder.vhd(36): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1656005847952 "|base_circuit_extended|holder:hold"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next holder.vhd(36) " "Inferred latch for \"state_next\" at holder.vhd(36)" {  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005847952 "|base_circuit_extended|holder:hold"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "step_counter:step\|cnt_disc_rdy_s " "LATCH primitive \"step_counter:step\|cnt_disc_rdy_s\" is permanently enabled" {  } { { "VHDL/step_counter.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656005850805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "holder:hold3\|state_next " "LATCH primitive \"holder:hold3\|state_next\" is permanently enabled" {  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656005850977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "holder:hold2\|state_next " "Latch holder:hold2\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|guru_right_behind " "Ports D and ENA on the latch are fed by the same signal referee:ref\|guru_right_behind" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851844 ""}  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "holder:hold\|state_next " "Latch holder:hold\|state_next has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|duo_formed " "Ports D and ENA on the latch are fed by the same signal referee:ref\|duo_formed" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851845 ""}  } { { "VHDL/holder.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[31\] " "Latch referee:ref\|waitNGCountNext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851845 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[30\] " "Latch referee:ref\|waitNGCountNext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851845 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[29\] " "Latch referee:ref\|waitNGCountNext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851846 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[28\] " "Latch referee:ref\|waitNGCountNext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851846 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[27\] " "Latch referee:ref\|waitNGCountNext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851846 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[26\] " "Latch referee:ref\|waitNGCountNext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851846 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[25\] " "Latch referee:ref\|waitNGCountNext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851846 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[24\] " "Latch referee:ref\|waitNGCountNext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851846 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[23\] " "Latch referee:ref\|waitNGCountNext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[22\] " "Latch referee:ref\|waitNGCountNext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[21\] " "Latch referee:ref\|waitNGCountNext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[20\] " "Latch referee:ref\|waitNGCountNext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[19\] " "Latch referee:ref\|waitNGCountNext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[18\] " "Latch referee:ref\|waitNGCountNext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[17\] " "Latch referee:ref\|waitNGCountNext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[16\] " "Latch referee:ref\|waitNGCountNext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[15\] " "Latch referee:ref\|waitNGCountNext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[14\] " "Latch referee:ref\|waitNGCountNext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[13\] " "Latch referee:ref\|waitNGCountNext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851847 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[12\] " "Latch referee:ref\|waitNGCountNext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[11\] " "Latch referee:ref\|waitNGCountNext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[10\] " "Latch referee:ref\|waitNGCountNext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[9\] " "Latch referee:ref\|waitNGCountNext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[8\] " "Latch referee:ref\|waitNGCountNext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[7\] " "Latch referee:ref\|waitNGCountNext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[6\] " "Latch referee:ref\|waitNGCountNext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[5\] " "Latch referee:ref\|waitNGCountNext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[4\] " "Latch referee:ref\|waitNGCountNext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851848 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[3\] " "Latch referee:ref\|waitNGCountNext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[2\] " "Latch referee:ref\|waitNGCountNext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[1\] " "Latch referee:ref\|waitNGCountNext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNGCountNext\[0\] " "Latch referee:ref\|waitNGCountNext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateG_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateG_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[31\] " "Latch referee:ref\|waitNDCountNext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[30\] " "Latch referee:ref\|waitNDCountNext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[29\] " "Latch referee:ref\|waitNDCountNext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[28\] " "Latch referee:ref\|waitNDCountNext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[27\] " "Latch referee:ref\|waitNDCountNext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[26\] " "Latch referee:ref\|waitNDCountNext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[25\] " "Latch referee:ref\|waitNDCountNext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851849 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[24\] " "Latch referee:ref\|waitNDCountNext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[23\] " "Latch referee:ref\|waitNDCountNext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[22\] " "Latch referee:ref\|waitNDCountNext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[21\] " "Latch referee:ref\|waitNDCountNext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[20\] " "Latch referee:ref\|waitNDCountNext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[19\] " "Latch referee:ref\|waitNDCountNext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[18\] " "Latch referee:ref\|waitNDCountNext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[17\] " "Latch referee:ref\|waitNDCountNext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[16\] " "Latch referee:ref\|waitNDCountNext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[15\] " "Latch referee:ref\|waitNDCountNext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[14\] " "Latch referee:ref\|waitNDCountNext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[13\] " "Latch referee:ref\|waitNDCountNext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[12\] " "Latch referee:ref\|waitNDCountNext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851850 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[11\] " "Latch referee:ref\|waitNDCountNext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[10\] " "Latch referee:ref\|waitNDCountNext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[9\] " "Latch referee:ref\|waitNDCountNext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[8\] " "Latch referee:ref\|waitNDCountNext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[7\] " "Latch referee:ref\|waitNDCountNext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[6\] " "Latch referee:ref\|waitNDCountNext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[5\] " "Latch referee:ref\|waitNDCountNext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[4\] " "Latch referee:ref\|waitNDCountNext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[3\] " "Latch referee:ref\|waitNDCountNext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[2\] " "Latch referee:ref\|waitNDCountNext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[1\] " "Latch referee:ref\|waitNDCountNext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "referee:ref\|waitNDCountNext\[0\] " "Latch referee:ref\|waitNDCountNext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA referee:ref\|stateD_reg.waitNClk " "Ports D and ENA on the latch are fed by the same signal referee:ref\|stateD_reg.waitNClk" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656005851851 ""}  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656005851851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656005852441 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[30\] High " "Register referee:ref\|mainCnt\[30\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[29\] High " "Register referee:ref\|mainCnt\[29\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[28\] High " "Register referee:ref\|mainCnt\[28\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[27\] High " "Register referee:ref\|mainCnt\[27\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[26\] High " "Register referee:ref\|mainCnt\[26\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[25\] High " "Register referee:ref\|mainCnt\[25\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[24\] High " "Register referee:ref\|mainCnt\[24\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[23\] High " "Register referee:ref\|mainCnt\[23\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[22\] High " "Register referee:ref\|mainCnt\[22\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[21\] High " "Register referee:ref\|mainCnt\[21\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[20\] High " "Register referee:ref\|mainCnt\[20\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[19\] High " "Register referee:ref\|mainCnt\[19\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[18\] High " "Register referee:ref\|mainCnt\[18\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[17\] High " "Register referee:ref\|mainCnt\[17\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[16\] High " "Register referee:ref\|mainCnt\[16\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[15\] High " "Register referee:ref\|mainCnt\[15\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[14\] High " "Register referee:ref\|mainCnt\[14\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[13\] High " "Register referee:ref\|mainCnt\[13\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[12\] High " "Register referee:ref\|mainCnt\[12\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[11\] High " "Register referee:ref\|mainCnt\[11\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[10\] High " "Register referee:ref\|mainCnt\[10\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[9\] High " "Register referee:ref\|mainCnt\[9\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[8\] High " "Register referee:ref\|mainCnt\[8\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[7\] High " "Register referee:ref\|mainCnt\[7\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[6\] High " "Register referee:ref\|mainCnt\[6\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[5\] High " "Register referee:ref\|mainCnt\[5\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[4\] High " "Register referee:ref\|mainCnt\[4\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[3\] High " "Register referee:ref\|mainCnt\[3\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[2\] High " "Register referee:ref\|mainCnt\[2\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|mainCnt\[1\] High " "Register referee:ref\|mainCnt\[1\] will power up to High" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 189 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNGCount\[31\] Low " "Register referee:ref\|waitNGCount\[31\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNGCount\[0\] Low " "Register referee:ref\|waitNGCount\[0\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNDCount\[31\] Low " "Register referee:ref\|waitNDCount\[31\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 113 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "referee:ref\|waitNDCount\[0\] Low " "Register referee:ref\|waitNDCount\[0\] will power up to Low" {  } { { "VHDL/referee.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd" 113 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1656005852727 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1656005852727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656005853797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656005855858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656005855858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.DUO " "No output dependent on input pin \"disc_2_mem.cg_sel.DUO\"" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656005857846 "|base_circuit_extended|disc_2_mem.cg_sel.DUO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.DISC " "No output dependent on input pin \"disc_2_mem.cg_sel.DISC\"" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656005857846 "|base_circuit_extended|disc_2_mem.cg_sel.DISC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.GURU " "No output dependent on input pin \"disc_2_mem.cg_sel.GURU\"" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656005857846 "|base_circuit_extended|disc_2_mem.cg_sel.GURU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_mem.cg_sel.BLANK " "No output dependent on input pin \"disc_2_mem.cg_sel.BLANK\"" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656005857846 "|base_circuit_extended|disc_2_mem.cg_sel.BLANK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "disc_2_ref.end_of_disc " "No output dependent on input pin \"disc_2_ref.end_of_disc\"" {  } { { "VHDL/base_circuit_extended.vhd" "" { Text "C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656005857846 "|base_circuit_extended|disc_2_ref.end_of_disc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656005857846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "711 " "Implemented 711 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656005857853 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656005857853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "639 " "Implemented 639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656005857853 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656005857853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656005857853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656005857962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 14:37:37 2022 " "Processing ended: Thu Jun 23 14:37:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656005857962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656005857962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656005857962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656005857962 ""}
