<stg><name>activation_fwd</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="cmp11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="12" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="16" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="17" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="24" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="25" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="28" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 200, void @empty_12, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dimension

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %type_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %type_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %type_r

]]></Node>
<StgValue><ssdm name="type_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %dimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dimension

]]></Node>
<StgValue><ssdm name="dimension_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:18 %in_t = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_t"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:19 %out_t = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_t"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %icmp_ln21 = icmp_ne  i32 %dimension_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21 %br_ln21 = br i1 %icmp_ln21, void %loop-memcpy-residual-header16, void %loop-memcpy-expansion13.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:0 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion13.preheader:1 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion13.preheader:2 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion13.preheader:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion13.preheader:4 %br_ln0 = br void %loop-memcpy-expansion13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion13:0 %loop_index14 = phi i7 %empty_21, void %loop-memcpy-expansion13.split, i7 0, void %loop-memcpy-expansion13.preheader

]]></Node>
<StgValue><ssdm name="loop_index14"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion13:1 %empty_21 = add i7 %loop_index14, i7 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion13:2 %loop_index14_cast16 = zext i7 %loop_index14

]]></Node>
<StgValue><ssdm name="loop_index14_cast16"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion13:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion13:4 %exitcond247 = icmp_eq  i32 %loop_index14_cast16, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="exitcond247"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion13:5 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion13:6 %br_ln0 = br i1 %exitcond247, void %loop-memcpy-expansion13.split, void %loop-memcpy-residual-header16.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion13.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion13.split:0 %loop_index14_cast4 = zext i7 %loop_index14

]]></Node>
<StgValue><ssdm name="loop_index14_cast4"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion13.split:2 %empty_23 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion13.split:3 %in_t_addr = getelementptr i32 %in_t, i64 0, i64 %loop_index14_cast4

]]></Node>
<StgValue><ssdm name="in_t_addr"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion13.split:4 %store_ln0 = store i32 %empty_23, i7 %in_t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion13.split:5 %br_ln0 = br void %loop-memcpy-expansion13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header16.loopexit:0 %br_ln0 = br void %loop-memcpy-residual-header16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header16:0 %icmp_ln24 = icmp_eq  i32 %type_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header16:1 %cmp11 = icmp_sgt  i32 %dimension_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp11"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual-header16:2 %br_ln24 = br i1 %icmp_ln24, void, void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln42 = br i1 %cmp11, void %._crit_edge, void %.lr.ph6

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph6:0 %trunc_ln42 = trunc i32 %dimension_read

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph6:1 %br_ln42 = br void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln27 = br i1 %cmp11, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln27 = trunc i32 %dimension_read

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:1 %br_ln27 = br void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_1_0 = phi i7 %add_ln42_4, void %.split5.4, i7 0, void %.lr.ph6

]]></Node>
<StgValue><ssdm name="i_1_0"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="7">
<![CDATA[
:1 %i_1_0_cast = zext i7 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_cast"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %icmp_ln42 = icmp_eq  i31 %i_1_0_cast, i31 %trunc_ln42

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln42 = br i1 %icmp_ln42, void %.split5.0, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="7">
<![CDATA[
.split5.0:0 %i_1_0_cast6 = zext i7 %i_1_0

]]></Node>
<StgValue><ssdm name="i_1_0_cast6"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.0:2 %in_t_addr_2 = getelementptr i32 %in_t, i64 0, i64 %i_1_0_cast6

]]></Node>
<StgValue><ssdm name="in_t_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
.split5.0:3 %in_t_load_1 = load i7 %in_t_addr_2

]]></Node>
<StgValue><ssdm name="in_t_load_1"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5.0:6 %add_ln42 = add i7 %i_1_0, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
.split5.0:7 %zext_ln42 = zext i7 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="7">
<![CDATA[
.split5.0:8 %zext_ln42_1 = zext i7 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split5.0:9 %icmp_ln42_1 = icmp_eq  i31 %zext_ln42_1, i31 %trunc_ln42

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.0:10 %br_ln42 = br i1 %icmp_ln42_1, void %.split5.1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.1:0 %in_t_addr_4 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="in_t_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
.split5.1:1 %in_t_load_6 = load i7 %in_t_addr_4

]]></Node>
<StgValue><ssdm name="in_t_load_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5.0:1 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
.split5.0:3 %in_t_load_1 = load i7 %in_t_addr_2

]]></Node>
<StgValue><ssdm name="in_t_load_1"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.0:4 %out_t_addr_1 = getelementptr i32 %out_t, i64 0, i64 %i_1_0_cast6

]]></Node>
<StgValue><ssdm name="out_t_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.0:5 %store_ln44 = store i32 %in_t_load_1, i7 %out_t_addr_1

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
.split5.1:1 %in_t_load_6 = load i7 %in_t_addr_4

]]></Node>
<StgValue><ssdm name="in_t_load_6"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.1:2 %out_t_addr_6 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="out_t_addr_6"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.1:3 %store_ln44 = store i32 %in_t_load_6, i7 %out_t_addr_6

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5.1:4 %add_ln42_1 = add i7 %i_1_0, i7 2

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
.split5.1:5 %zext_ln42_2 = zext i7 %add_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="7">
<![CDATA[
.split5.1:6 %zext_ln42_3 = zext i7 %add_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split5.1:7 %icmp_ln42_2 = icmp_eq  i31 %zext_ln42_3, i31 %trunc_ln42

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.1:8 %br_ln42 = br i1 %icmp_ln42_2, void %.split5.2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.2:0 %in_t_addr_6 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="in_t_addr_6"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
.split5.2:1 %in_t_load_7 = load i7 %in_t_addr_6

]]></Node>
<StgValue><ssdm name="in_t_load_7"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5.2:4 %add_ln42_2 = add i7 %i_1_0, i7 3

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
.split5.2:5 %zext_ln42_4 = zext i7 %add_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="7">
<![CDATA[
.split5.2:6 %zext_ln42_5 = zext i7 %add_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split5.2:7 %icmp_ln42_3 = icmp_eq  i31 %zext_ln42_5, i31 %trunc_ln42

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.2:8 %br_ln42 = br i1 %icmp_ln42_3, void %.split5.3, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.3:0 %in_t_addr_8 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="in_t_addr_8"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
.split5.3:1 %in_t_load_8 = load i7 %in_t_addr_8

]]></Node>
<StgValue><ssdm name="in_t_load_8"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5.3:4 %add_ln42_3 = add i7 %i_1_0, i7 4

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="7">
<![CDATA[
.split5.3:6 %zext_ln42_7 = zext i7 %add_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split5.3:7 %icmp_ln42_4 = icmp_eq  i31 %zext_ln42_7, i31 %trunc_ln42

]]></Node>
<StgValue><ssdm name="icmp_ln42_4"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5.3:8 %br_ln42 = br i1 %icmp_ln42_4, void %.split5.4, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7">
<![CDATA[
.split5.2:1 %in_t_load_7 = load i7 %in_t_addr_6

]]></Node>
<StgValue><ssdm name="in_t_load_7"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.2:2 %out_t_addr_8 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="out_t_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.2:3 %store_ln44 = store i32 %in_t_load_7, i7 %out_t_addr_8

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="7">
<![CDATA[
.split5.3:1 %in_t_load_8 = load i7 %in_t_addr_8

]]></Node>
<StgValue><ssdm name="in_t_load_8"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.3:2 %out_t_addr_9 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="out_t_addr_9"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.3:3 %store_ln44 = store i32 %in_t_load_8, i7 %out_t_addr_9

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="7">
<![CDATA[
.split5.3:5 %zext_ln42_6 = zext i7 %add_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.4:0 %in_t_addr_10 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="in_t_addr_10"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="7">
<![CDATA[
.split5.4:1 %in_t_load_9 = load i7 %in_t_addr_10

]]></Node>
<StgValue><ssdm name="in_t_load_9"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split5.4:4 %add_ln42_4 = add i7 %i_1_0, i7 5

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="7">
<![CDATA[
.split5.4:1 %in_t_load_9 = load i7 %in_t_addr_10

]]></Node>
<StgValue><ssdm name="in_t_load_9"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5.4:2 %out_t_addr_10 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="out_t_addr_10"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split5.4:3 %store_ln44 = store i32 %in_t_load_9, i7 %out_t_addr_10

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln42_2" val="0"/>
<literal name="icmp_ln42_3" val="0"/>
<literal name="icmp_ln42_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.split5.4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_0 = phi i7 0, void %.lr.ph, i7 %add_ln27_4, void %.split.4

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="7">
<![CDATA[
:1 %i_0_cast = zext i7 %i_0

]]></Node>
<StgValue><ssdm name="i_0_cast"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4 %icmp_ln27 = icmp_eq  i31 %i_0_cast, i31 %trunc_ln27

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln27 = br i1 %icmp_ln27, void %.split.0, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="7">
<![CDATA[
.split.0:0 %i_0_cast5 = zext i7 %i_0

]]></Node>
<StgValue><ssdm name="i_0_cast5"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:2 %in_t_addr_1 = getelementptr i32 %in_t, i64 0, i64 %i_0_cast5

]]></Node>
<StgValue><ssdm name="in_t_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
.split.0:3 %in_t_load = load i7 %in_t_addr_1

]]></Node>
<StgValue><ssdm name="in_t_load"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.0:15 %add_ln27 = add i7 %i_0, i7 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="7">
<![CDATA[
.split.0:16 %zext_ln27 = zext i7 %add_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="7">
<![CDATA[
.split.0:17 %zext_ln27_1 = zext i7 %add_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.0:18 %icmp_ln27_1 = icmp_eq  i31 %zext_ln27_1, i31 %trunc_ln27

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0:19 %br_ln27 = br i1 %icmp_ln27_1, void %.split.1, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.1:0 %in_t_addr_3 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="in_t_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="7">
<![CDATA[
.split.1:1 %in_t_load_5 = load i7 %in_t_addr_3

]]></Node>
<StgValue><ssdm name="in_t_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="162" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="7">
<![CDATA[
.split.0:3 %in_t_load = load i7 %in_t_addr_1

]]></Node>
<StgValue><ssdm name="in_t_load"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="7">
<![CDATA[
.split.1:1 %in_t_load_5 = load i7 %in_t_addr_3

]]></Node>
<StgValue><ssdm name="in_t_load_5"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.1:13 %add_ln27_1 = add i7 %i_0, i7 2

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="7">
<![CDATA[
.split.1:14 %zext_ln27_2 = zext i7 %add_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="7">
<![CDATA[
.split.1:15 %zext_ln27_3 = zext i7 %add_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.1:16 %icmp_ln27_2 = icmp_eq  i31 %zext_ln27_3, i31 %trunc_ln27

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.1:17 %br_ln27 = br i1 %icmp_ln27_2, void %.split.2, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.2:0 %in_t_addr_5 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="in_t_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
.split.2:1 %in_t_load_2 = load i7 %in_t_addr_5

]]></Node>
<StgValue><ssdm name="in_t_load_2"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.2:13 %add_ln27_2 = add i7 %i_0, i7 3

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="7">
<![CDATA[
.split.2:14 %zext_ln27_4 = zext i7 %add_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="7">
<![CDATA[
.split.2:15 %zext_ln27_5 = zext i7 %add_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.2:16 %icmp_ln27_3 = icmp_eq  i31 %zext_ln27_5, i31 %trunc_ln27

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.2:17 %br_ln27 = br i1 %icmp_ln27_3, void %.split.3, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.3:0 %in_t_addr_7 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="in_t_addr_7"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
.split.3:1 %in_t_load_3 = load i7 %in_t_addr_7

]]></Node>
<StgValue><ssdm name="in_t_load_3"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.3:13 %add_ln27_3 = add i7 %i_0, i7 4

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="7">
<![CDATA[
.split.3:15 %zext_ln27_7 = zext i7 %add_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.3:16 %icmp_ln27_4 = icmp_eq  i31 %zext_ln27_7, i31 %trunc_ln27

]]></Node>
<StgValue><ssdm name="icmp_ln27_4"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.3:17 %br_ln27 = br i1 %icmp_ln27_4, void %.split.4, void %._crit_edge.loopexit1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="182" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %tmp_1 = fcmp_ogt  i32 %in_t_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.1:8 %tmp_3 = fcmp_ogt  i32 %in_t_load_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
.split.2:1 %in_t_load_2 = load i7 %in_t_addr_5

]]></Node>
<StgValue><ssdm name="in_t_load_2"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
.split.3:1 %in_t_load_3 = load i7 %in_t_addr_7

]]></Node>
<StgValue><ssdm name="in_t_load_3"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="7">
<![CDATA[
.split.3:14 %zext_ln27_6 = zext i7 %add_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.4:0 %in_t_addr_9 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="in_t_addr_9"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="7">
<![CDATA[
.split.4:1 %in_t_load_4 = load i7 %in_t_addr_9

]]></Node>
<StgValue><ssdm name="in_t_load_4"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.4:13 %add_ln27_4 = add i7 %i_0, i7 5

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
.split.0:4 %bitcast_ln29 = bitcast i32 %in_t_load

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:5 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="23" op_0_bw="32">
<![CDATA[
.split.0:6 %trunc_ln29 = trunc i32 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:7 %icmp_ln29 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:8 %icmp_ln29_1 = icmp_eq  i23 %trunc_ln29, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0:9 %or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %tmp_1 = fcmp_ogt  i32 %in_t_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0:11 %and_ln29 = and i1 %or_ln29, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.0:13 %select_ln29 = select i1 %and_ln29, i32 %in_t_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.split.1:2 %bitcast_ln29_1 = bitcast i32 %in_t_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.1:3 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="32">
<![CDATA[
.split.1:4 %trunc_ln29_1 = trunc i32 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.1:5 %icmp_ln29_2 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.1:6 %icmp_ln29_3 = icmp_eq  i23 %trunc_ln29_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.1:7 %or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.1:8 %tmp_3 = fcmp_ogt  i32 %in_t_load_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.1:9 %and_ln29_1 = and i1 %or_ln29_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.1:11 %select_ln29_1 = select i1 %and_ln29_1, i32 %in_t_load_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.2:8 %tmp_5 = fcmp_ogt  i32 %in_t_load_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.3:8 %tmp_7 = fcmp_ogt  i32 %in_t_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="7">
<![CDATA[
.split.4:1 %in_t_load_4 = load i7 %in_t_addr_9

]]></Node>
<StgValue><ssdm name="in_t_load_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.0:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:12 %out_t_addr = getelementptr i32 %out_t, i64 0, i64 %i_0_cast5

]]></Node>
<StgValue><ssdm name="out_t_addr"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.0:14 %store_ln30 = store i32 %select_ln29, i7 %out_t_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.1:10 %out_t_addr_5 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_t_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.1:12 %store_ln30 = store i32 %select_ln29_1, i7 %out_t_addr_5

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
.split.2:2 %bitcast_ln29_2 = bitcast i32 %in_t_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln29_2"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.2:3 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="32">
<![CDATA[
.split.2:4 %trunc_ln29_2 = trunc i32 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.2:5 %icmp_ln29_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.2:6 %icmp_ln29_5 = icmp_eq  i23 %trunc_ln29_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.2:7 %or_ln29_2 = or i1 %icmp_ln29_5, i1 %icmp_ln29_4

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.2:8 %tmp_5 = fcmp_ogt  i32 %in_t_load_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.2:9 %and_ln29_2 = and i1 %or_ln29_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.2:11 %select_ln29_2 = select i1 %and_ln29_2, i32 %in_t_load_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.split.3:2 %bitcast_ln29_3 = bitcast i32 %in_t_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln29_3"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.3:3 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="32">
<![CDATA[
.split.3:4 %trunc_ln29_3 = trunc i32 %bitcast_ln29_3

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.3:5 %icmp_ln29_6 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.3:6 %icmp_ln29_7 = icmp_eq  i23 %trunc_ln29_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.3:7 %or_ln29_3 = or i1 %icmp_ln29_7, i1 %icmp_ln29_6

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.3:8 %tmp_7 = fcmp_ogt  i32 %in_t_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.3:9 %and_ln29_3 = and i1 %or_ln29_3, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.3:11 %select_ln29_3 = select i1 %and_ln29_3, i32 %in_t_load_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.4:8 %tmp_9 = fcmp_ogt  i32 %in_t_load_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.2:10 %out_t_addr_7 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="out_t_addr_7"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.2:12 %store_ln30 = store i32 %select_ln29_2, i7 %out_t_addr_7

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.3:10 %out_t_addr_3 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="out_t_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.3:12 %store_ln30 = store i32 %select_ln29_3, i7 %out_t_addr_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
.split.4:2 %bitcast_ln29_4 = bitcast i32 %in_t_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln29_4"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.4:3 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="32">
<![CDATA[
.split.4:4 %trunc_ln29_4 = trunc i32 %bitcast_ln29_4

]]></Node>
<StgValue><ssdm name="trunc_ln29_4"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.4:5 %icmp_ln29_8 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.4:6 %icmp_ln29_9 = icmp_eq  i23 %trunc_ln29_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.4:7 %or_ln29_4 = or i1 %icmp_ln29_9, i1 %icmp_ln29_8

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.4:8 %tmp_9 = fcmp_ogt  i32 %in_t_load_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.4:9 %and_ln29_4 = and i1 %or_ln29_4, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.4:11 %select_ln29_4 = select i1 %and_ln29_4, i32 %in_t_load_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.4:10 %out_t_addr_4 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="out_t_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split.4:12 %store_ln30 = store i32 %select_ln29_4, i7 %out_t_addr_4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="icmp_ln27_1" val="0"/>
<literal name="icmp_ln27_2" val="0"/>
<literal name="icmp_ln27_3" val="0"/>
<literal name="icmp_ln27_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.split.4:14 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
<literal name="cmp11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit1:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0 %br_ln50 = br i1 %icmp_ln21, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:0 %p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="62">
<![CDATA[
loop-memcpy-expansion.preheader:1 %p_cast2_cast = sext i62 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast2_cast"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion.preheader:2 %gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast2_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion.preheader:3 %empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.preheader:4 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index = phi i7 %empty_27, void %loop-memcpy-expansion.split, i7 0, void %loop-memcpy-expansion.preheader

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop-memcpy-expansion:1 %empty_27 = add i7 %loop_index, i7 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion:2 %loop_index_cast1 = zext i7 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast1"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion:4 %exitcond3 = icmp_eq  i32 %loop_index_cast1, i32 %dimension_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion:5 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:6 %br_ln0 = br i1 %exitcond3, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:0 %loop_index_cast = zext i7 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:1 %out_t_addr_2 = getelementptr i32 %out_t, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="out_t_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:2 %out_t_load = load i7 %out_t_addr_2

]]></Node>
<StgValue><ssdm name="out_t_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="268" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="7">
<![CDATA[
loop-memcpy-expansion.split:2 %out_t_load = load i7 %out_t_addr_2

]]></Node>
<StgValue><ssdm name="out_t_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion.split:3 %empty_29 = bitcast i32 %out_t_load

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="270" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion.split:4 %write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %empty_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="271" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:5 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="272" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="273" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="274" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="275" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="276" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header.loopexit:0 %empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="277" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header.loopexit:1 %br_ln52 = br void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0">
<![CDATA[
loop-memcpy-residual-header:0 %ret_ln52 = ret

]]></Node>
<StgValue><ssdm name="ret_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
