#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 01:07:09 2018
# Process ID: 8256
# Current directory: E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.runs/synth_1
# Command line: vivado.exe -log thinpad_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl
# Log file: E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.runs/synth_1/thinpad_top.vds
# Journal file: E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 383.023 ; gain = 96.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegPC' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/RegPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegPC' (1#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/RegPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder32' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Adder32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder32' (2#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Adder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegIFID' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/RegIFID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegIFID' (3#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/RegIFID.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'NPCInput' does not match port width (1) of module 'RegIFID' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:139]
WARNING: [Synth 8-689] width (32) of port connection 'InstructionInput' does not match port width (1) of module 'RegIFID' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:140]
WARNING: [Synth 8-689] width (32) of port connection 'NPCOutput' does not match port width (1) of module 'RegIFID' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:142]
WARNING: [Synth 8-689] width (32) of port connection 'InstructionOutput' does not match port width (1) of module 'RegIFID' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:143]
WARNING: [Synth 8-3848] Net EXMEMEXResult in module/entity CPU does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:78]
WARNING: [Synth 8-3848] Net EXMEMRegDataB in module/entity CPU does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:80]
WARNING: [Synth 8-3848] Net EXMEMMemReadSelect in module/entity CPU does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-3848] Net EXMEMMemWriteSelect in module/entity CPU does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:87]
WARNING: [Synth 8-3848] Net IFIDclr in module/entity CPU does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:130]
WARNING: [Synth 8-3848] Net IFIDwriteEN in module/entity CPU does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:131]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (4#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'MemReadSelect' does not match port width (2) of module 'CPU' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:104]
WARNING: [Synth 8-350] instance 'CPU_c' of module 'CPU' requires 13 connections, but only 12 given [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:94]
INFO: [Synth 8-6157] synthesizing module 'Memory' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ctrl_SRAM_UART' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Ctrl_SRAM_UART.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Ctrl_SRAM_UART.v:98]
WARNING: [Synth 8-5788] Register data_reg in module Ctrl_SRAM_UART is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Ctrl_SRAM_UART.v:58]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl_SRAM_UART' (5#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Ctrl_SRAM_UART.v:23]
WARNING: [Synth 8-5788] Register mode_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:103]
WARNING: [Synth 8-5788] Register in_data_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:104]
WARNING: [Synth 8-5788] Register ctrl_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:106]
WARNING: [Synth 8-5788] Register BufferData2_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:77]
WARNING: [Synth 8-5788] Register BE_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:80]
WARNING: [Synth 8-5788] Register in_addr_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:141]
WARNING: [Synth 8-5788] Register BufferData1_reg in module Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:76]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (6#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'MemReadSelect' does not match port width (2) of module 'Memory' [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:143]
WARNING: [Synth 8-350] instance 'memory_c' of module 'Memory' requires 31 connections, but only 30 given [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:111]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:14]
WARNING: [Synth 8-3848] Net txd in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (7#1) [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[31]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[30]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[29]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[28]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[27]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[26]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[25]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[24]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[23]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[22]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[21]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[20]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[19]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[18]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[17]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[16]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[15]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[14]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[13]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[12]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[11]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[10]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[9]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[8]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[7]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[6]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[5]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[4]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[3]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[2]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[1]
WARNING: [Synth 8-3331] design Memory has unconnected port SW[0]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[31]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[30]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[29]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[28]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[27]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[26]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[25]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[24]
WARNING: [Synth 8-3331] design Memory has unconnected port InstAddress[23]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[31]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[30]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[29]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[28]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[27]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[26]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[25]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[24]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[23]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[22]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[21]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[20]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[19]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[18]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[17]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[16]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[15]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[14]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[13]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[12]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[11]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[10]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[9]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[8]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[7]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[6]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[5]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[4]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[3]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[2]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[1]
WARNING: [Synth 8-3331] design CPU has unconnected port MemAddress[0]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[31]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[30]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[29]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[28]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[27]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[26]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[25]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[24]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[23]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[22]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[21]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[20]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[19]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[18]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[17]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[16]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[15]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[14]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[13]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[12]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[11]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[10]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[9]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[8]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[7]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[6]
WARNING: [Synth 8-3331] design CPU has unconnected port MemWriteData[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.027 ; gain = 147.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RegIFID_c:clr to constant 0 [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:133]
WARNING: [Synth 8-3295] tying undriven pin RegIFID_c:writeEN to constant 0 [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/CPU.v:133]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.027 ; gain = 147.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.027 ; gain = 147.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 780.305 ; gain = 0.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 780.305 ; gain = 493.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 780.305 ; gain = 493.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 780.305 ; gain = 493.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ctrl_SRAM_UART'
INFO: [Synth 8-5544] ROM "res" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Memory'
INFO: [Synth 8-5545] ROM "mode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BufferData2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             0000
                  iSTATE |                             0010 |                             0001
                 iSTATE0 |                             0100 |                             0010
                 iSTATE1 |                             1000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ctrl_SRAM_UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE4 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE0 |                              100 |                              100
                 iSTATE1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Memory'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 780.305 ; gain = 493.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RegPC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Adder32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module RegIFID 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Ctrl_SRAM_UART 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 6     
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     20 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element CPU_c/RegIFID_c/Instruction_reg was removed.  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/RegIFID.v:40]
WARNING: [Synth 8-6014] Unused sequential element CPU_c/RegIFID_c/NPC_reg was removed.  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/RegIFID.v:39]
WARNING: [Synth 8-6014] Unused sequential element memory_c/BufferData2_reg was removed.  [E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.srcs/sources_1/new/Memory.v:77]
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[0]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[1]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[2]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[3]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[4]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[5]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[6]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[7]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[8]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[9]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[10]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[11]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[12]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[13]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[14]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[15]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[16]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[17]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[18]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[19]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[20]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[21]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[22]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[23]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[24]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[25]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[26]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[27]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[28]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[29]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/in_data_reg[30]' (FDE) to 'memory_c/in_data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_c/in_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[0]' (FDE) to 'memory_c/controller/data_reg[1]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[1]' (FDE) to 'memory_c/controller/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[2]' (FDE) to 'memory_c/controller/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[3]' (FDE) to 'memory_c/controller/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[4]' (FDE) to 'memory_c/controller/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[5]' (FDE) to 'memory_c/controller/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[6]' (FDE) to 'memory_c/controller/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[8]' (FDE) to 'memory_c/controller/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[9]' (FDE) to 'memory_c/controller/data_reg[10]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[10]' (FDE) to 'memory_c/controller/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[11]' (FDE) to 'memory_c/controller/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[12]' (FDE) to 'memory_c/controller/data_reg[13]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[13]' (FDE) to 'memory_c/controller/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[14]' (FDE) to 'memory_c/controller/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[15]' (FDE) to 'memory_c/controller/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[16]' (FDE) to 'memory_c/controller/data_reg[17]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[17]' (FDE) to 'memory_c/controller/data_reg[18]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[18]' (FDE) to 'memory_c/controller/data_reg[19]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[19]' (FDE) to 'memory_c/controller/data_reg[20]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[20]' (FDE) to 'memory_c/controller/data_reg[21]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[21]' (FDE) to 'memory_c/controller/data_reg[22]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[22]' (FDE) to 'memory_c/controller/data_reg[23]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[23]' (FDE) to 'memory_c/controller/data_reg[24]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[24]' (FDE) to 'memory_c/controller/data_reg[25]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[25]' (FDE) to 'memory_c/controller/data_reg[26]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[26]' (FDE) to 'memory_c/controller/data_reg[27]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[27]' (FDE) to 'memory_c/controller/data_reg[28]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[28]' (FDE) to 'memory_c/controller/data_reg[29]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[29]' (FDE) to 'memory_c/controller/data_reg[30]'
INFO: [Synth 8-3886] merging instance 'memory_c/controller/data_reg[30]' (FDE) to 'memory_c/controller/data_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_c/BE_reg[0]' (FDE) to 'memory_c/BE_reg[3]'
INFO: [Synth 8-3886] merging instance 'memory_c/BE_reg[1]' (FDE) to 'memory_c/BE_reg[3]'
INFO: [Synth 8-3886] merging instance 'memory_c/BE_reg[2]' (FDE) to 'memory_c/BE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_c/BE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\CPU_c/RegPC_c/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_62/\CPU_c/RegPC_c/PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_c/controller/data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memory_c/controller/data_reg[31] )
WARNING: [Synth 8-3332] Sequential element (memory_c/in_data_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/data_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/data_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[21]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[20]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[19]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[18]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[17]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[16]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[15]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[14]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[13]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[12]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[11]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[10]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[9]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[8]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[6]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[5]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[4]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[3]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/controller/res_reg[0]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[31]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[30]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[29]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[28]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[27]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[26]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[25]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[24]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[23]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[22]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[21]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[20]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[19]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[18]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[17]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[16]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[15]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[14]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[13]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[12]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[11]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[10]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[9]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[8]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[7]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[6]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[5]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[4]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[3]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[2]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[1]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BufferData1_reg[0]) is unused and will be removed from module thinpad_top.
WARNING: [Synth 8-3332] Sequential element (memory_c/BE_reg[3]) is unused and will be removed from module thinpad_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 780.305 ; gain = 493.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 781.359 ; gain = 494.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 781.422 ; gain = 494.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |     2|
|7     |LUT5   |     8|
|8     |LUT6   |    10|
|9     |FDCE   |    28|
|10    |FDPE   |     9|
|11    |FDRE   |    24|
|12    |IBUF   |     2|
|13    |OBUF   |    74|
|14    |OBUFT  |   131|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   305|
|2     |  CPU_c        |CPU            |    28|
|3     |    RegPC_c    |RegPC          |    28|
|4     |  memory_c     |Memory         |    69|
|5     |    controller |Ctrl_SRAM_UART |    36|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 214 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 800.734 ; gain = 167.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 800.734 ; gain = 513.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 226 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 803.180 ; gain = 528.020
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_pro/MakeAComputer/thinpad_top/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 803.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  1 01:07:51 2018...
