Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 0e5ef3ebec4c41fd943b8b7eb20bdcb5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_test_behav xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.calc_alu_0_0_alu
Compiling module xil_defaultlib.calc_alu_0_0
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.calc_cf_0_0_cf
Compiling module xil_defaultlib.calc_cf_0_0
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.calc_cntrl_fsm_0_1_cntrl_fsm
Compiling module xil_defaultlib.calc_cntrl_fsm_0_1
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.calc_mem_0_0_mem
Compiling module xil_defaultlib.calc_mem_0_0
Compiling module xil_defaultlib.calc_pc_0_0_pc
Compiling module xil_defaultlib.calc_pc_0_0
Compiling module xil_defaultlib.calc_regfile_0_0_regfile
Compiling module xil_defaultlib.calc_regfile_0_0
Compiling module xil_defaultlib.calc
Compiling module xil_defaultlib.cpu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_test_behav
