# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Aug 25 2019 18:30:30

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 123.08 MHz  | Target: 126.26 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        7920             -205        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED        CLK         16294         top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED        CLK         14134                 top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 123.08 MHz | Target: 126.26 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_25_LC_1_12_1/in3
Capture Clock    : blink_counter_25_LC_1_12_1/clk
Setup Constraint : 7920p
Path slack       : -205p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          6926
---------------------------------------   ----- 
End-of-path arrival time (ps)             11739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             10323   -205  RISE       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    186             10509   -205  RISE       2
blink_counter_22_LC_1_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             10509   -205  RISE       1
blink_counter_22_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    186             10695   -205  RISE       2
blink_counter_23_LC_1_11_7/carryin   LogicCell40_SEQ_MODE_1000      0             10695   -205  RISE       1
blink_counter_23_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    186             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin       ICE_CARRY_IN_MUX               0             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout      ICE_CARRY_IN_MUX             289             11170   -205  RISE       2
blink_counter_24_LC_1_12_0/carryin   LogicCell40_SEQ_MODE_1000      0             11170   -205  RISE       1
blink_counter_24_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_1000    186             11356   -205  RISE       1
I__141/I                             InMux                          0             11356   -205  RISE       1
I__141/O                             InMux                        382             11739   -205  RISE       1
blink_counter_25_LC_1_12_1/in3       LogicCell40_SEQ_MODE_1000      0             11739   -205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_25_LC_1_12_1/in3
Capture Clock    : blink_counter_25_LC_1_12_1/clk
Setup Constraint : 7920p
Path slack       : -205p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          6926
---------------------------------------   ----- 
End-of-path arrival time (ps)             11739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             10323   -205  RISE       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    186             10509   -205  RISE       2
blink_counter_22_LC_1_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             10509   -205  RISE       1
blink_counter_22_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    186             10695   -205  RISE       2
blink_counter_23_LC_1_11_7/carryin   LogicCell40_SEQ_MODE_1000      0             10695   -205  RISE       1
blink_counter_23_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    186             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin       ICE_CARRY_IN_MUX               0             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout      ICE_CARRY_IN_MUX             289             11170   -205  RISE       2
blink_counter_24_LC_1_12_0/carryin   LogicCell40_SEQ_MODE_1000      0             11170   -205  RISE       1
blink_counter_24_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_1000    186             11356   -205  RISE       1
I__141/I                             InMux                          0             11356   -205  RISE       1
I__141/O                             InMux                        382             11739   -205  RISE       1
blink_counter_25_LC_1_12_1/in3       LogicCell40_SEQ_MODE_1000      0             11739   -205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

       6.2.1::Path details for port: LED
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 16294


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay             11481
---------------------------- ------
Clock To Out Delay            16294

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__129/I                                          gio2CtrlBuf                0      3335               RISE  1       
I__129/O                                          gio2CtrlBuf                0      3335               RISE  1       
I__130/I                                          GlobalMux                  0      3335               RISE  1       
I__130/O                                          GlobalMux                  227    3562               RISE  1       
I__132/I                                          ClkMux                     0      3562               RISE  1       
I__132/O                                          ClkMux                     455    4017               RISE  1       
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_22_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000  796    4813               RISE  3       
I__159/I                          Odrv12                     0      4813               RISE  1       
I__159/O                          Odrv12                     724    5537               RISE  1       
I__161/I                          LocalMux                   0      5537               RISE  1       
I__161/O                          LocalMux                   486    6022               RISE  1       
I__162/I                          InMux                      0      6022               RISE  1       
I__162/O                          InMux                      382    6405               RISE  1       
LED_obuf_RNO_0_LC_1_8_0/in0       LogicCell40_SEQ_MODE_0000  0      6405               RISE  1       
LED_obuf_RNO_0_LC_1_8_0/lcout     LogicCell40_SEQ_MODE_0000  662    7066               RISE  1       
I__62/I                           LocalMux                   0      7066               RISE  1       
I__62/O                           LocalMux                   486    7552               RISE  1       
I__63/I                           InMux                      0      7552               RISE  1       
I__63/O                           InMux                      382    7935               RISE  1       
LED_obuf_RNO_LC_1_8_2/in1         LogicCell40_SEQ_MODE_0000  0      7935               RISE  1       
LED_obuf_RNO_LC_1_8_2/lcout       LogicCell40_SEQ_MODE_0000  589    8524               RISE  1       
I__56/I                           Odrv4                      0      8524               RISE  1       
I__56/O                           Odrv4                      517    9041               RISE  1       
I__57/I                           Span4Mux_v                 0      9041               RISE  1       
I__57/O                           Span4Mux_v                 517    9558               RISE  1       
I__58/I                           Span4Mux_s0_h              0      9558               RISE  1       
I__58/O                           Span4Mux_s0_h              217    9775               RISE  1       
I__59/I                           LocalMux                   0      9775               RISE  1       
I__59/O                           LocalMux                   486    10261              RISE  1       
I__60/I                           IoInMux                    0      10261              RISE  1       
I__60/O                           IoInMux                    382    10643              RISE  1       
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      10643              RISE  1       
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     3297   13940              FALL  1       
LED_obuf_iopad/DIN                IO_PAD                     0      13940              FALL  1       
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2353   16294              FALL  1       
LED                               top                        0      16294              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 14134


Launch Clock Path Delay        4017
+ Clock To Q Delay              796
+ Data Path Delay              9321
---------------------------- ------
Clock To Out Delay            14134

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3335               RISE  1       
I__129/I                                          gio2CtrlBuf                0      3335               RISE  1       
I__129/O                                          gio2CtrlBuf                0      3335               RISE  1       
I__130/I                                          GlobalMux                  0      3335               RISE  1       
I__130/O                                          GlobalMux                  227    3562               RISE  1       
I__132/I                                          ClkMux                     0      3562               RISE  1       
I__132/O                                          ClkMux                     455    4017               RISE  1       
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000  0      4017               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_23_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000  796    4813               FALL  2       
I__152/I                          Odrv12                     0      4813               FALL  1       
I__152/O                          Odrv12                     796    5609               FALL  1       
I__154/I                          LocalMux                   0      5609               FALL  1       
I__154/O                          LocalMux                   455    6064               FALL  1       
I__156/I                          InMux                      0      6064               FALL  1       
I__156/O                          InMux                      320    6384               FALL  1       
LED_obuf_RNO_LC_1_8_2/in3         LogicCell40_SEQ_MODE_0000  0      6384               FALL  1       
LED_obuf_RNO_LC_1_8_2/lcout       LogicCell40_SEQ_MODE_0000  424    6808               FALL  1       
I__56/I                           Odrv4                      0      6808               FALL  1       
I__56/O                           Odrv4                      548    7356               FALL  1       
I__57/I                           Span4Mux_v                 0      7356               FALL  1       
I__57/O                           Span4Mux_v                 548    7904               FALL  1       
I__58/I                           Span4Mux_s0_h              0      7904               FALL  1       
I__58/O                           Span4Mux_s0_h              207    8110               FALL  1       
I__59/I                           LocalMux                   0      8110               FALL  1       
I__59/O                           LocalMux                   455    8565               FALL  1       
I__60/I                           IoInMux                    0      8565               FALL  1       
I__60/O                           IoInMux                    320    8886               FALL  1       
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      8886               FALL  1       
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2956   11842              RISE  1       
LED_obuf_iopad/DIN                IO_PAD                     0      11842              RISE  1       
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2292   14134              RISE  1       
LED                               top                        0      14134              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_25_LC_1_12_1/in3
Capture Clock    : blink_counter_25_LC_1_12_1/clk
Setup Constraint : 7920p
Path slack       : -205p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          6926
---------------------------------------   ----- 
End-of-path arrival time (ps)             11739
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             10323   -205  RISE       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    186             10509   -205  RISE       2
blink_counter_22_LC_1_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             10509   -205  RISE       1
blink_counter_22_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    186             10695   -205  RISE       2
blink_counter_23_LC_1_11_7/carryin   LogicCell40_SEQ_MODE_1000      0             10695   -205  RISE       1
blink_counter_23_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    186             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin       ICE_CARRY_IN_MUX               0             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout      ICE_CARRY_IN_MUX             289             11170   -205  RISE       2
blink_counter_24_LC_1_12_0/carryin   LogicCell40_SEQ_MODE_1000      0             11170   -205  RISE       1
blink_counter_24_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_1000    186             11356   -205  RISE       1
I__141/I                             InMux                          0             11356   -205  RISE       1
I__141/O                             InMux                        382             11739   -205  RISE       1
blink_counter_25_LC_1_12_1/in3       LogicCell40_SEQ_MODE_1000      0             11739   -205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_24_LC_1_12_0/in3
Capture Clock    : blink_counter_24_LC_1_12_0/clk
Setup Constraint : 7920p
Path slack       : -19p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          6740
---------------------------------------   ----- 
End-of-path arrival time (ps)             11553
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             10323   -205  RISE       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    186             10509   -205  RISE       2
blink_counter_22_LC_1_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             10509   -205  RISE       1
blink_counter_22_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    186             10695   -205  RISE       2
blink_counter_23_LC_1_11_7/carryin   LogicCell40_SEQ_MODE_1000      0             10695   -205  RISE       1
blink_counter_23_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    186             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitin       ICE_CARRY_IN_MUX               0             10881   -205  RISE       1
IN_MUX_bfv_1_12_0_/carryinitout      ICE_CARRY_IN_MUX             289             11170   -205  RISE       2
I__142/I                             InMux                          0             11170    -19  RISE       1
I__142/O                             InMux                        382             11553    -19  RISE       1
blink_counter_24_LC_1_12_0/in3       LogicCell40_SEQ_MODE_1000      0             11553    -19  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_23_LC_1_11_7/in3
Capture Clock    : blink_counter_23_LC_1_11_7/clk
Setup Constraint : 7920p
Path slack       : 457p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          6264
---------------------------------------   ----- 
End-of-path arrival time (ps)             11077
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             10323   -205  RISE       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    186             10509   -205  RISE       2
blink_counter_22_LC_1_11_6/carryin   LogicCell40_SEQ_MODE_1000      0             10509   -205  RISE       1
blink_counter_22_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    186             10695   -205  RISE       2
I__150/I                             InMux                          0             10695    457  RISE       1
I__150/O                             InMux                        382             11077    457  RISE       1
blink_counter_23_LC_1_11_7/in3       LogicCell40_SEQ_MODE_1000      0             11077    457  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_22_LC_1_11_6/in3
Capture Clock    : blink_counter_22_LC_1_11_6/clk
Setup Constraint : 7920p
Path slack       : 643p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          6078
---------------------------------------   ----- 
End-of-path arrival time (ps)             10891
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0             10323   -205  RISE       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    186             10509   -205  RISE       2
I__157/I                             InMux                          0             10509    643  RISE       1
I__157/O                             InMux                        382             10891    643  RISE       1
blink_counter_22_LC_1_11_6/in3       LogicCell40_SEQ_MODE_1000      0             10891    643  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_21_LC_1_11_5/in3
Capture Clock    : blink_counter_21_LC_1_11_5/clk
Setup Constraint : 7920p
Path slack       : 829p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          5892
---------------------------------------   ----- 
End-of-path arrival time (ps)             10705
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
blink_counter_20_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_1000      0             10136   -205  RISE       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    186             10323   -205  RISE       2
I__164/I                             InMux                          0             10323    829  RISE       1
I__164/O                             InMux                        382             10705    829  RISE       1
blink_counter_21_LC_1_11_5/in3       LogicCell40_SEQ_MODE_1000      0             10705    829  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_21_LC_1_11_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_20_LC_1_11_4/in3
Capture Clock    : blink_counter_20_LC_1_11_4/clk
Setup Constraint : 7920p
Path slack       : 1015p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          5706
---------------------------------------   ----- 
End-of-path arrival time (ps)             10519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
blink_counter_19_LC_1_11_3/carryin   LogicCell40_SEQ_MODE_1000      0              9950   -205  RISE       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    186             10136   -205  RISE       2
I__171/I                             InMux                          0             10136   1015  RISE       1
I__171/O                             InMux                        382             10519   1015  RISE       1
blink_counter_20_LC_1_11_4/in3       LogicCell40_SEQ_MODE_1000      0             10519   1015  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_19_LC_1_11_3/in3
Capture Clock    : blink_counter_19_LC_1_11_3/clk
Setup Constraint : 7920p
Path slack       : 1201p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          5520
---------------------------------------   ----- 
End-of-path arrival time (ps)             10333
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
blink_counter_18_LC_1_11_2/carryin   LogicCell40_SEQ_MODE_1000      0              9764   -205  RISE       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    186              9950   -205  RISE       2
I__97/I                              InMux                          0              9950   1201  RISE       1
I__97/O                              InMux                        382             10333   1201  RISE       1
blink_counter_19_LC_1_11_3/in3       LogicCell40_SEQ_MODE_1000      0             10333   1201  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_18_LC_1_11_2/in3
Capture Clock    : blink_counter_18_LC_1_11_2/clk
Setup Constraint : 7920p
Path slack       : 1387p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                          5334
---------------------------------------   ----- 
End-of-path arrival time (ps)             10147
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
blink_counter_17_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_1000      0              9578   -205  RISE       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    186              9764   -205  RISE       2
I__101/I                             InMux                          0              9764   1387  RISE       1
I__101/O                             InMux                        382             10147   1387  RISE       1
blink_counter_18_LC_1_11_2/in3       LogicCell40_SEQ_MODE_1000      0             10147   1387  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_17_LC_1_11_1/in3
Capture Clock    : blink_counter_17_LC_1_11_1/clk
Setup Constraint : 7920p
Path slack       : 1573p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         5148
---------------------------------------   ---- 
End-of-path arrival time (ps)             9961
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
blink_counter_16_LC_1_11_0/carryin   LogicCell40_SEQ_MODE_1000      0              9392   -205  RISE       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    186              9578   -205  RISE       2
I__105/I                             InMux                          0              9578   1573  RISE       1
I__105/O                             InMux                        382              9961   1573  RISE       1
blink_counter_17_LC_1_11_1/in3       LogicCell40_SEQ_MODE_1000      0              9961   1573  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_16_LC_1_11_0/in3
Capture Clock    : blink_counter_16_LC_1_11_0/clk
Setup Constraint : 7920p
Path slack       : 1759p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         4962
---------------------------------------   ---- 
End-of-path arrival time (ps)             9775
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
blink_counter_15_LC_1_10_7/carryin   LogicCell40_SEQ_MODE_1000      0              8917   -205  RISE       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    186              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              9103   -205  RISE       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             289              9392   -205  RISE       2
I__109/I                             InMux                          0              9392   1759  RISE       1
I__109/O                             InMux                        382              9775   1759  RISE       1
blink_counter_16_LC_1_11_0/in3       LogicCell40_SEQ_MODE_1000      0              9775   1759  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_15_LC_1_10_7/in3
Capture Clock    : blink_counter_15_LC_1_10_7/clk
Setup Constraint : 7920p
Path slack       : 2235p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         4486
---------------------------------------   ---- 
End-of-path arrival time (ps)             9299
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
blink_counter_14_LC_1_10_6/carryin   LogicCell40_SEQ_MODE_1000      0              8731   -205  RISE       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    186              8917   -205  RISE       2
I__113/I                             InMux                          0              8917   2235  RISE       1
I__113/O                             InMux                        382              9299   2235  RISE       1
blink_counter_15_LC_1_10_7/in3       LogicCell40_SEQ_MODE_1000      0              9299   2235  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_14_LC_1_10_6/in3
Capture Clock    : blink_counter_14_LC_1_10_6/clk
Setup Constraint : 7920p
Path slack       : 2421p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         4300
---------------------------------------   ---- 
End-of-path arrival time (ps)             9113
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
blink_counter_13_LC_1_10_5/carryin   LogicCell40_SEQ_MODE_1000      0              8545   -205  RISE       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    186              8731   -205  RISE       2
I__117/I                             InMux                          0              8731   2421  RISE       1
I__117/O                             InMux                        382              9113   2421  RISE       1
blink_counter_14_LC_1_10_6/in3       LogicCell40_SEQ_MODE_1000      0              9113   2421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_13_LC_1_10_5/in3
Capture Clock    : blink_counter_13_LC_1_10_5/clk
Setup Constraint : 7920p
Path slack       : 2607p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         4114
---------------------------------------   ---- 
End-of-path arrival time (ps)             8927
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
blink_counter_12_LC_1_10_4/carryin   LogicCell40_SEQ_MODE_1000      0              8359   -205  RISE       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    186              8545   -205  RISE       2
I__121/I                             InMux                          0              8545   2607  RISE       1
I__121/O                             InMux                        382              8927   2607  RISE       1
blink_counter_13_LC_1_10_5/in3       LogicCell40_SEQ_MODE_1000      0              8927   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_12_LC_1_10_4/in3
Capture Clock    : blink_counter_12_LC_1_10_4/clk
Setup Constraint : 7920p
Path slack       : 2793p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         3928
---------------------------------------   ---- 
End-of-path arrival time (ps)             8741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
blink_counter_11_LC_1_10_3/carryin   LogicCell40_SEQ_MODE_1000      0              8172   -205  RISE       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    186              8359   -205  RISE       2
I__125/I                             InMux                          0              8359   2793  RISE       1
I__125/O                             InMux                        382              8741   2793  RISE       1
blink_counter_12_LC_1_10_4/in3       LogicCell40_SEQ_MODE_1000      0              8741   2793  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_11_LC_1_10_3/in3
Capture Clock    : blink_counter_11_LC_1_10_3/clk
Setup Constraint : 7920p
Path slack       : 2979p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             8555
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout       LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                              LocalMux                       0              4813   -205  RISE       1
I__53/O                              LocalMux                     486              5299   -205  RISE       1
I__54/I                              InMux                          0              5299   -205  RISE       1
I__54/O                              InMux                        382              5681   -205  RISE       1
I__55/I                              CascadeMux                     0              5681   -205  RISE       1
I__55/O                              CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2         LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout    LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin     LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout    LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin     LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout    LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin     LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout    LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin     LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout    LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin     LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout    LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin     LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout    LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin     LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout    LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin       ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout      ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin    LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout   LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin    LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout   LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
blink_counter_10_LC_1_10_2/carryin   LogicCell40_SEQ_MODE_1000      0              7986   -205  RISE       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    186              8172   -205  RISE       2
I__64/I                              InMux                          0              8172   2979  RISE       1
I__64/O                              InMux                        382              8555   2979  RISE       1
blink_counter_11_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              8555   2979  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_10_LC_1_10_2/in3
Capture Clock    : blink_counter_10_LC_1_10_2/clk
Setup Constraint : 7920p
Path slack       : 3165p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         3556
---------------------------------------   ---- 
End-of-path arrival time (ps)             8369
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout      LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                             LocalMux                       0              4813   -205  RISE       1
I__53/O                             LocalMux                     486              5299   -205  RISE       1
I__54/I                             InMux                          0              5299   -205  RISE       1
I__54/O                             InMux                        382              5681   -205  RISE       1
I__55/I                             CascadeMux                     0              5681   -205  RISE       1
I__55/O                             CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2        LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout   LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin    LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout   LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin      ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout     ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
blink_counter_9_LC_1_10_1/carryin   LogicCell40_SEQ_MODE_1000      0              7800   -205  RISE       1
blink_counter_9_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    186              7986   -205  RISE       2
I__68/I                             InMux                          0              7986   3165  RISE       1
I__68/O                             InMux                        382              8369   3165  RISE       1
blink_counter_10_LC_1_10_2/in3      LogicCell40_SEQ_MODE_1000      0              8369   3165  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_9_LC_1_10_1/in3
Capture Clock    : blink_counter_9_LC_1_10_1/clk
Setup Constraint : 7920p
Path slack       : 3351p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         3370
---------------------------------------   ---- 
End-of-path arrival time (ps)             8183
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout      LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                             LocalMux                       0              4813   -205  RISE       1
I__53/O                             LocalMux                     486              5299   -205  RISE       1
I__54/I                             InMux                          0              5299   -205  RISE       1
I__54/O                             InMux                        382              5681   -205  RISE       1
I__55/I                             CascadeMux                     0              5681   -205  RISE       1
I__55/O                             CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2        LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout   LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin    LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout   LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin    LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout   LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin    LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout   LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin    LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout   LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin    LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout   LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin    LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout   LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin    LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout   LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin      ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout     ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
blink_counter_8_LC_1_10_0/carryin   LogicCell40_SEQ_MODE_1000      0              7614   -205  RISE       1
blink_counter_8_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    186              7800   -205  RISE       2
I__72/I                             InMux                          0              7800   3351  RISE       1
I__72/O                             InMux                        382              8183   3351  RISE       1
blink_counter_9_LC_1_10_1/in3       LogicCell40_SEQ_MODE_1000      0              8183   3351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_8_LC_1_10_0/in3
Capture Clock    : blink_counter_8_LC_1_10_0/clk
Setup Constraint : 7920p
Path slack       : 3537p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         3184
---------------------------------------   ---- 
End-of-path arrival time (ps)             7997
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
blink_counter_7_LC_1_9_7/carryin   LogicCell40_SEQ_MODE_1000      0              7139   -205  RISE       1
blink_counter_7_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_1000    186              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitin     ICE_CARRY_IN_MUX               0              7325   -205  RISE       1
IN_MUX_bfv_1_10_0_/carryinitout    ICE_CARRY_IN_MUX             289              7614   -205  RISE       2
I__76/I                            InMux                          0              7614   3537  RISE       1
I__76/O                            InMux                        382              7997   3537  RISE       1
blink_counter_8_LC_1_10_0/in3      LogicCell40_SEQ_MODE_1000      0              7997   3537  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_7_LC_1_9_7/in3
Capture Clock    : blink_counter_7_LC_1_9_7/clk
Setup Constraint : 7920p
Path slack       : 4013p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
blink_counter_6_LC_1_9_6/carryin   LogicCell40_SEQ_MODE_1000      0              6953   -205  RISE       1
blink_counter_6_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    186              7139   -205  RISE       2
I__80/I                            InMux                          0              7139   4013  RISE       1
I__80/O                            InMux                        382              7521   4013  RISE       1
blink_counter_7_LC_1_9_7/in3       LogicCell40_SEQ_MODE_1000      0              7521   4013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_6_LC_1_9_6/in3
Capture Clock    : blink_counter_6_LC_1_9_6/clk
Setup Constraint : 7920p
Path slack       : 4199p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         2522
---------------------------------------   ---- 
End-of-path arrival time (ps)             7335
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
blink_counter_5_LC_1_9_5/carryin   LogicCell40_SEQ_MODE_1000      0              6767   -205  RISE       1
blink_counter_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    186              6953   -205  RISE       2
I__84/I                            InMux                          0              6953   4199  RISE       1
I__84/O                            InMux                        382              7335   4199  RISE       1
blink_counter_6_LC_1_9_6/in3       LogicCell40_SEQ_MODE_1000      0              7335   4199  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_5_LC_1_9_5/in3
Capture Clock    : blink_counter_5_LC_1_9_5/clk
Setup Constraint : 7920p
Path slack       : 4385p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         2336
---------------------------------------   ---- 
End-of-path arrival time (ps)             7149
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
blink_counter_4_LC_1_9_4/carryin   LogicCell40_SEQ_MODE_1000      0              6581   -205  RISE       1
blink_counter_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    186              6767   -205  RISE       2
I__88/I                            InMux                          0              6767   4385  RISE       1
I__88/O                            InMux                        382              7149   4385  RISE       1
blink_counter_5_LC_1_9_5/in3       LogicCell40_SEQ_MODE_1000      0              7149   4385  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_4_LC_1_9_4/in3
Capture Clock    : blink_counter_4_LC_1_9_4/clk
Setup Constraint : 7920p
Path slack       : 4571p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         2150
---------------------------------------   ---- 
End-of-path arrival time (ps)             6963
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
blink_counter_3_LC_1_9_3/carryin   LogicCell40_SEQ_MODE_1000      0              6394   -205  RISE       1
blink_counter_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    186              6581   -205  RISE       2
I__92/I                            InMux                          0              6581   4571  RISE       1
I__92/O                            InMux                        382              6963   4571  RISE       1
blink_counter_4_LC_1_9_4/in3       LogicCell40_SEQ_MODE_1000      0              6963   4571  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_3_LC_1_9_3/in3
Capture Clock    : blink_counter_3_LC_1_9_3/clk
Setup Constraint : 7920p
Path slack       : 4757p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1964
---------------------------------------   ---- 
End-of-path arrival time (ps)             6777
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
blink_counter_2_LC_1_9_2/carryin   LogicCell40_SEQ_MODE_1000      0              6208   -205  RISE       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    186              6394   -205  RISE       2
I__96/I                            InMux                          0              6394   4757  RISE       1
I__96/O                            InMux                        382              6777   4757  RISE       1
blink_counter_3_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              6777   4757  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_2_LC_1_9_2/in3
Capture Clock    : blink_counter_2_LC_1_9_2/clk
Setup Constraint : 7920p
Path slack       : 4943p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1778
---------------------------------------   ---- 
End-of-path arrival time (ps)             6591
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
blink_counter_1_LC_1_9_1/carryin   LogicCell40_SEQ_MODE_1000      0              6022   -205  RISE       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    186              6208   -205  RISE       2
I__44/I                            InMux                          0              6208   4943  RISE       1
I__44/O                            InMux                        382              6591   4943  RISE       1
blink_counter_2_LC_1_9_2/in3       LogicCell40_SEQ_MODE_1000      0              6591   4943  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_1_LC_1_9_1/in3
Capture Clock    : blink_counter_1_LC_1_9_1/clk
Setup Constraint : 7920p
Path slack       : 5129p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             11534

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1592
---------------------------------------   ---- 
End-of-path arrival time (ps)             6405
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                            LocalMux                       0              4813   -205  RISE       1
I__53/O                            LocalMux                     486              5299   -205  RISE       1
I__54/I                            InMux                          0              5299   -205  RISE       1
I__54/O                            InMux                        382              5681   -205  RISE       1
I__55/I                            CascadeMux                     0              5681   -205  RISE       1
I__55/O                            CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    341              6022   -205  RISE       2
I__48/I                            InMux                          0              6022   5129  RISE       1
I__48/O                            InMux                        382              6405   5129  RISE       1
blink_counter_1_LC_1_9_1/in3       LogicCell40_SEQ_MODE_1000      0              6405   5129  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_25_LC_1_12_1/lcout
Path End         : blink_counter_25_LC_1_12_1/in1
Capture Clock    : blink_counter_25_LC_1_12_1/clk
Setup Constraint : 7920p
Path slack       : 5667p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             11348

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_25_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   5667  RISE       3
I__135/I                          LocalMux                       0              4813   5667  RISE       1
I__135/O                          LocalMux                     486              5299   5667  RISE       1
I__137/I                          InMux                          0              5299   5667  RISE       1
I__137/O                          InMux                        382              5681   5667  RISE       1
blink_counter_25_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              5681   5667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_22_LC_1_11_6/lcout
Path End         : blink_counter_22_LC_1_11_6/in1
Capture Clock    : blink_counter_22_LC_1_11_6/clk
Setup Constraint : 7920p
Path slack       : 5667p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             11348

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_22_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    796              4813   4426  RISE       3
I__158/I                          LocalMux                       0              4813   4426  RISE       1
I__158/O                          LocalMux                     486              5299   4426  RISE       1
I__160/I                          InMux                          0              5299   4426  RISE       1
I__160/O                          InMux                        382              5681   4426  RISE       1
blink_counter_22_LC_1_11_6/in1    LogicCell40_SEQ_MODE_1000      0              5681   5667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_21_LC_1_11_5/lcout
Path End         : blink_counter_21_LC_1_11_5/in1
Capture Clock    : blink_counter_21_LC_1_11_5/clk
Setup Constraint : 7920p
Path slack       : 5667p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             11348

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_21_LC_1_11_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_21_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    796              4813   4240  RISE       2
I__165/I                          LocalMux                       0              4813   4240  RISE       1
I__165/O                          LocalMux                     486              5299   4240  RISE       1
I__167/I                          InMux                          0              5299   4240  RISE       1
I__167/O                          InMux                        382              5681   4240  RISE       1
blink_counter_21_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              5681   5667  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_21_LC_1_11_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_24_LC_1_12_0/lcout
Path End         : blink_counter_24_LC_1_12_0/in2
Capture Clock    : blink_counter_24_LC_1_12_0/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_24_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   5129  RISE       3
I__143/I                          LocalMux                       0              4813   5129  RISE       1
I__143/O                          LocalMux                     486              5299   5129  RISE       1
I__145/I                          InMux                          0              5299   5129  RISE       1
I__145/O                          InMux                        382              5681   5129  RISE       1
I__147/I                          CascadeMux                     0              5681   5129  RISE       1
I__147/O                          CascadeMux                     0              5681   5129  RISE       1
blink_counter_24_LC_1_12_0/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_23_LC_1_11_7/lcout
Path End         : blink_counter_23_LC_1_11_7/in2
Capture Clock    : blink_counter_23_LC_1_11_7/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_23_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    796              4813   4654  RISE       2
I__151/I                          LocalMux                       0              4813   4654  RISE       1
I__151/O                          LocalMux                     486              5299   4654  RISE       1
I__153/I                          InMux                          0              5299   4654  RISE       1
I__153/O                          InMux                        382              5681   4654  RISE       1
I__155/I                          CascadeMux                     0              5681   4654  RISE       1
I__155/O                          CascadeMux                     0              5681   4654  RISE       1
blink_counter_23_LC_1_11_7/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_20_LC_1_11_4/lcout
Path End         : blink_counter_20_LC_1_11_4/in2
Capture Clock    : blink_counter_20_LC_1_11_4/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_20_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    796              4813   4095  RISE       1
I__172/I                          LocalMux                       0              4813   4095  RISE       1
I__172/O                          LocalMux                     486              5299   4095  RISE       1
I__173/I                          InMux                          0              5299   4095  RISE       1
I__173/O                          InMux                        382              5681   4095  RISE       1
I__174/I                          CascadeMux                     0              5681   4095  RISE       1
I__174/O                          CascadeMux                     0              5681   4095  RISE       1
blink_counter_20_LC_1_11_4/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_19_LC_1_11_3/lcout
Path End         : blink_counter_19_LC_1_11_3/in2
Capture Clock    : blink_counter_19_LC_1_11_3/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_19_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    796              4813   3909  RISE       1
I__98/I                           LocalMux                       0              4813   3909  RISE       1
I__98/O                           LocalMux                     486              5299   3909  RISE       1
I__99/I                           InMux                          0              5299   3909  RISE       1
I__99/O                           InMux                        382              5681   3909  RISE       1
I__100/I                          CascadeMux                     0              5681   3909  RISE       1
I__100/O                          CascadeMux                     0              5681   3909  RISE       1
blink_counter_19_LC_1_11_3/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_18_LC_1_11_2/lcout
Path End         : blink_counter_18_LC_1_11_2/in2
Capture Clock    : blink_counter_18_LC_1_11_2/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_18_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    796              4813   3723  RISE       1
I__102/I                          LocalMux                       0              4813   3723  RISE       1
I__102/O                          LocalMux                     486              5299   3723  RISE       1
I__103/I                          InMux                          0              5299   3723  RISE       1
I__103/O                          InMux                        382              5681   3723  RISE       1
I__104/I                          CascadeMux                     0              5681   3723  RISE       1
I__104/O                          CascadeMux                     0              5681   3723  RISE       1
blink_counter_18_LC_1_11_2/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_17_LC_1_11_1/lcout
Path End         : blink_counter_17_LC_1_11_1/in2
Capture Clock    : blink_counter_17_LC_1_11_1/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_17_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   3537  RISE       1
I__106/I                          LocalMux                       0              4813   3537  RISE       1
I__106/O                          LocalMux                     486              5299   3537  RISE       1
I__107/I                          InMux                          0              5299   3537  RISE       1
I__107/O                          InMux                        382              5681   3537  RISE       1
I__108/I                          CascadeMux                     0              5681   3537  RISE       1
I__108/O                          CascadeMux                     0              5681   3537  RISE       1
blink_counter_17_LC_1_11_1/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_16_LC_1_11_0/lcout
Path End         : blink_counter_16_LC_1_11_0/in2
Capture Clock    : blink_counter_16_LC_1_11_0/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_16_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   3351  RISE       1
I__110/I                          LocalMux                       0              4813   3351  RISE       1
I__110/O                          LocalMux                     486              5299   3351  RISE       1
I__111/I                          InMux                          0              5299   3351  RISE       1
I__111/O                          InMux                        382              5681   3351  RISE       1
I__112/I                          CascadeMux                     0              5681   3351  RISE       1
I__112/O                          CascadeMux                     0              5681   3351  RISE       1
blink_counter_16_LC_1_11_0/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_15_LC_1_10_7/lcout
Path End         : blink_counter_15_LC_1_10_7/in2
Capture Clock    : blink_counter_15_LC_1_10_7/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_15_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    796              4813   2876  RISE       1
I__114/I                          LocalMux                       0              4813   2876  RISE       1
I__114/O                          LocalMux                     486              5299   2876  RISE       1
I__115/I                          InMux                          0              5299   2876  RISE       1
I__115/O                          InMux                        382              5681   2876  RISE       1
I__116/I                          CascadeMux                     0              5681   2876  RISE       1
I__116/O                          CascadeMux                     0              5681   2876  RISE       1
blink_counter_15_LC_1_10_7/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14_LC_1_10_6/lcout
Path End         : blink_counter_14_LC_1_10_6/in2
Capture Clock    : blink_counter_14_LC_1_10_6/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    796              4813   2690  RISE       1
I__118/I                          LocalMux                       0              4813   2690  RISE       1
I__118/O                          LocalMux                     486              5299   2690  RISE       1
I__119/I                          InMux                          0              5299   2690  RISE       1
I__119/O                          InMux                        382              5681   2690  RISE       1
I__120/I                          CascadeMux                     0              5681   2690  RISE       1
I__120/O                          CascadeMux                     0              5681   2690  RISE       1
blink_counter_14_LC_1_10_6/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_13_LC_1_10_5/lcout
Path End         : blink_counter_13_LC_1_10_5/in2
Capture Clock    : blink_counter_13_LC_1_10_5/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_13_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4813   2503  RISE       1
I__122/I                          LocalMux                       0              4813   2503  RISE       1
I__122/O                          LocalMux                     486              5299   2503  RISE       1
I__123/I                          InMux                          0              5299   2503  RISE       1
I__123/O                          InMux                        382              5681   2503  RISE       1
I__124/I                          CascadeMux                     0              5681   2503  RISE       1
I__124/O                          CascadeMux                     0              5681   2503  RISE       1
blink_counter_13_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_12_LC_1_10_4/lcout
Path End         : blink_counter_12_LC_1_10_4/in2
Capture Clock    : blink_counter_12_LC_1_10_4/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_12_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4813   2317  RISE       1
I__126/I                          LocalMux                       0              4813   2317  RISE       1
I__126/O                          LocalMux                     486              5299   2317  RISE       1
I__127/I                          InMux                          0              5299   2317  RISE       1
I__127/O                          InMux                        382              5681   2317  RISE       1
I__128/I                          CascadeMux                     0              5681   2317  RISE       1
I__128/O                          CascadeMux                     0              5681   2317  RISE       1
blink_counter_12_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_11_LC_1_10_3/lcout
Path End         : blink_counter_11_LC_1_10_3/in2
Capture Clock    : blink_counter_11_LC_1_10_3/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_11_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4813   2131  RISE       1
I__65/I                           LocalMux                       0              4813   2131  RISE       1
I__65/O                           LocalMux                     486              5299   2131  RISE       1
I__66/I                           InMux                          0              5299   2131  RISE       1
I__66/O                           InMux                        382              5681   2131  RISE       1
I__67/I                           CascadeMux                     0              5681   2131  RISE       1
I__67/O                           CascadeMux                     0              5681   2131  RISE       1
blink_counter_11_LC_1_10_3/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_10_LC_1_10_2/lcout
Path End         : blink_counter_10_LC_1_10_2/in2
Capture Clock    : blink_counter_10_LC_1_10_2/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_10_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1945  RISE       1
I__69/I                           LocalMux                       0              4813   1945  RISE       1
I__69/O                           LocalMux                     486              5299   1945  RISE       1
I__70/I                           InMux                          0              5299   1945  RISE       1
I__70/O                           InMux                        382              5681   1945  RISE       1
I__71/I                           CascadeMux                     0              5681   1945  RISE       1
I__71/O                           CascadeMux                     0              5681   1945  RISE       1
blink_counter_10_LC_1_10_2/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_9_LC_1_10_1/lcout
Path End         : blink_counter_9_LC_1_10_1/in2
Capture Clock    : blink_counter_9_LC_1_10_1/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_9_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1759  RISE       1
I__73/I                          LocalMux                       0              4813   1759  RISE       1
I__73/O                          LocalMux                     486              5299   1759  RISE       1
I__74/I                          InMux                          0              5299   1759  RISE       1
I__74/O                          InMux                        382              5681   1759  RISE       1
I__75/I                          CascadeMux                     0              5681   1759  RISE       1
I__75/O                          CascadeMux                     0              5681   1759  RISE       1
blink_counter_9_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_8_LC_1_10_0/lcout
Path End         : blink_counter_8_LC_1_10_0/in2
Capture Clock    : blink_counter_8_LC_1_10_0/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_8_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1573  RISE       1
I__77/I                          LocalMux                       0              4813   1573  RISE       1
I__77/O                          LocalMux                     486              5299   1573  RISE       1
I__78/I                          InMux                          0              5299   1573  RISE       1
I__78/O                          InMux                        382              5681   1573  RISE       1
I__79/I                          CascadeMux                     0              5681   1573  RISE       1
I__79/O                          CascadeMux                     0              5681   1573  RISE       1
blink_counter_8_LC_1_10_0/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_7_LC_1_9_7/lcout
Path End         : blink_counter_7_LC_1_9_7/in2
Capture Clock    : blink_counter_7_LC_1_9_7/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_7_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1098  RISE       1
I__81/I                         LocalMux                       0              4813   1098  RISE       1
I__81/O                         LocalMux                     486              5299   1098  RISE       1
I__82/I                         InMux                          0              5299   1098  RISE       1
I__82/O                         InMux                        382              5681   1098  RISE       1
I__83/I                         CascadeMux                     0              5681   1098  RISE       1
I__83/O                         CascadeMux                     0              5681   1098  RISE       1
blink_counter_7_LC_1_9_7/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_6_LC_1_9_6/lcout
Path End         : blink_counter_6_LC_1_9_6/in2
Capture Clock    : blink_counter_6_LC_1_9_6/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_6_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    796              4813    912  RISE       1
I__85/I                         LocalMux                       0              4813    912  RISE       1
I__85/O                         LocalMux                     486              5299    912  RISE       1
I__86/I                         InMux                          0              5299    912  RISE       1
I__86/O                         InMux                        382              5681    912  RISE       1
I__87/I                         CascadeMux                     0              5681    912  RISE       1
I__87/O                         CascadeMux                     0              5681    912  RISE       1
blink_counter_6_LC_1_9_6/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_5_LC_1_9_5/lcout
Path End         : blink_counter_5_LC_1_9_5/in2
Capture Clock    : blink_counter_5_LC_1_9_5/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_5_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    796              4813    726  RISE       1
I__89/I                         LocalMux                       0              4813    726  RISE       1
I__89/O                         LocalMux                     486              5299    726  RISE       1
I__90/I                         InMux                          0              5299    726  RISE       1
I__90/O                         InMux                        382              5681    726  RISE       1
I__91/I                         CascadeMux                     0              5681    726  RISE       1
I__91/O                         CascadeMux                     0              5681    726  RISE       1
blink_counter_5_LC_1_9_5/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_4_LC_1_9_4/lcout
Path End         : blink_counter_4_LC_1_9_4/in2
Capture Clock    : blink_counter_4_LC_1_9_4/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_4_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    796              4813    539  RISE       1
I__93/I                         LocalMux                       0              4813    539  RISE       1
I__93/O                         LocalMux                     486              5299    539  RISE       1
I__94/I                         InMux                          0              5299    539  RISE       1
I__94/O                         InMux                        382              5681    539  RISE       1
I__95/I                         CascadeMux                     0              5681    539  RISE       1
I__95/O                         CascadeMux                     0              5681    539  RISE       1
blink_counter_4_LC_1_9_4/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_3_LC_1_9_3/lcout
Path End         : blink_counter_3_LC_1_9_3/in2
Capture Clock    : blink_counter_3_LC_1_9_3/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    796              4813    353  RISE       1
I__41/I                         LocalMux                       0              4813    353  RISE       1
I__41/O                         LocalMux                     486              5299    353  RISE       1
I__42/I                         InMux                          0              5299    353  RISE       1
I__42/O                         InMux                        382              5681    353  RISE       1
I__43/I                         CascadeMux                     0              5681    353  RISE       1
I__43/O                         CascadeMux                     0              5681    353  RISE       1
blink_counter_3_LC_1_9_3/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_2_LC_1_9_2/lcout
Path End         : blink_counter_2_LC_1_9_2/in2
Capture Clock    : blink_counter_2_LC_1_9_2/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_2_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4813    167  RISE       1
I__45/I                         LocalMux                       0              4813    167  RISE       1
I__45/O                         LocalMux                     486              5299    167  RISE       1
I__46/I                         InMux                          0              5299    167  RISE       1
I__46/O                         InMux                        382              5681    167  RISE       1
I__47/I                         CascadeMux                     0              5681    167  RISE       1
I__47/O                         CascadeMux                     0              5681    167  RISE       1
blink_counter_2_LC_1_9_2/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_1_LC_1_9_1/lcout
Path End         : blink_counter_1_LC_1_9_1/in2
Capture Clock    : blink_counter_1_LC_1_9_1/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_1_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813    -19  RISE       1
I__49/I                         LocalMux                       0              4813    -19  RISE       1
I__49/O                         LocalMux                     486              5299    -19  RISE       1
I__50/I                         InMux                          0              5299    -19  RISE       1
I__50/O                         InMux                        382              5681    -19  RISE       1
I__51/I                         CascadeMux                     0              5681    -19  RISE       1
I__51/O                         CascadeMux                     0              5681    -19  RISE       1
blink_counter_1_LC_1_9_1/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_0_LC_1_9_0/in2
Capture Clock    : blink_counter_0_LC_1_9_0/clk
Setup Constraint : 7920p
Path slack       : 5708p

Capture Clock Arrival Time (top|CLK:R#2)    7920
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  4017
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             11389

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   -205  RISE       1
I__53/I                         LocalMux                       0              4813   -205  RISE       1
I__53/O                         LocalMux                     486              5299   -205  RISE       1
I__54/I                         InMux                          0              5299   -205  RISE       1
I__54/O                         InMux                        382              5681   -205  RISE       1
I__55/I                         CascadeMux                     0              5681   -205  RISE       1
I__55/O                         CascadeMux                     0              5681   -205  RISE       1
blink_counter_0_LC_1_9_0/in2    LogicCell40_SEQ_MODE_1000      0              5681   5708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_25_LC_1_12_1/lcout
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                         10395
---------------------------------------   ----- 
End-of-path arrival time (ps)             15208
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_25_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   +INF  RISE       3
I__136/I                          Odrv12                         0              4813   +INF  RISE       1
I__136/O                          Odrv12                       724              5537   +INF  RISE       1
I__138/I                          LocalMux                       0              5537   +INF  RISE       1
I__138/O                          LocalMux                     486              6022   +INF  RISE       1
I__139/I                          InMux                          0              6022   +INF  RISE       1
I__139/O                          InMux                        382              6405   +INF  RISE       1
LED_obuf_RNO_1_LC_1_8_1/in1       LogicCell40_SEQ_MODE_0000      0              6405   +INF  RISE       1
LED_obuf_RNO_1_LC_1_8_1/ltout     LogicCell40_SEQ_MODE_0000    558              6963   +INF  FALL       1
I__61/I                           CascadeMux                     0              6963   +INF  FALL       1
I__61/O                           CascadeMux                     0              6963   +INF  FALL       1
LED_obuf_RNO_LC_1_8_2/in2         LogicCell40_SEQ_MODE_0000      0              6963   +INF  FALL       1
LED_obuf_RNO_LC_1_8_2/lcout       LogicCell40_SEQ_MODE_0000    517              7480   +INF  FALL       1
I__56/I                           Odrv4                          0              7480   +INF  FALL       1
I__56/O                           Odrv4                        548              8028   +INF  FALL       1
I__57/I                           Span4Mux_v                     0              8028   +INF  FALL       1
I__57/O                           Span4Mux_v                   548              8576   +INF  FALL       1
I__58/I                           Span4Mux_s0_h                  0              8576   +INF  FALL       1
I__58/O                           Span4Mux_s0_h                207              8782   +INF  FALL       1
I__59/I                           LocalMux                       0              8782   +INF  FALL       1
I__59/O                           LocalMux                     455              9237   +INF  FALL       1
I__60/I                           IoInMux                        0              9237   +INF  FALL       1
I__60/O                           IoInMux                      320              9558   +INF  FALL       1
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              9558   +INF  FALL       1
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297             12855   +INF  FALL       1
LED_obuf_iopad/DIN                IO_PAD                         0             12855   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2353             15208   +INF  FALL       1
LED                               top                            0             15208   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_25_LC_1_12_1/lcout
Path End         : blink_counter_25_LC_1_12_1/in1
Capture Clock    : blink_counter_25_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_25_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       3
I__135/I                          LocalMux                       0              4813   1571  FALL       1
I__135/O                          LocalMux                     455              5268   1571  FALL       1
I__137/I                          InMux                          0              5268   1571  FALL       1
I__137/O                          InMux                        320              5588   1571  FALL       1
blink_counter_25_LC_1_12_1/in1    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_24_LC_1_12_0/lcout
Path End         : blink_counter_24_LC_1_12_0/in2
Capture Clock    : blink_counter_24_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_24_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       3
I__143/I                          LocalMux                       0              4813   1571  FALL       1
I__143/O                          LocalMux                     455              5268   1571  FALL       1
I__145/I                          InMux                          0              5268   1571  FALL       1
I__145/O                          InMux                        320              5588   1571  FALL       1
I__147/I                          CascadeMux                     0              5588   1571  FALL       1
I__147/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_24_LC_1_12_0/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_23_LC_1_11_7/lcout
Path End         : blink_counter_23_LC_1_11_7/in2
Capture Clock    : blink_counter_23_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_23_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       2
I__151/I                          LocalMux                       0              4813   1571  FALL       1
I__151/O                          LocalMux                     455              5268   1571  FALL       1
I__153/I                          InMux                          0              5268   1571  FALL       1
I__153/O                          InMux                        320              5588   1571  FALL       1
I__155/I                          CascadeMux                     0              5588   1571  FALL       1
I__155/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_23_LC_1_11_7/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_22_LC_1_11_6/lcout
Path End         : blink_counter_22_LC_1_11_6/in1
Capture Clock    : blink_counter_22_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_22_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       3
I__158/I                          LocalMux                       0              4813   1571  FALL       1
I__158/O                          LocalMux                     455              5268   1571  FALL       1
I__160/I                          InMux                          0              5268   1571  FALL       1
I__160/O                          InMux                        320              5588   1571  FALL       1
blink_counter_22_LC_1_11_6/in1    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_21_LC_1_11_5/lcout
Path End         : blink_counter_21_LC_1_11_5/in1
Capture Clock    : blink_counter_21_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_21_LC_1_11_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_21_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       2
I__165/I                          LocalMux                       0              4813   1571  FALL       1
I__165/O                          LocalMux                     455              5268   1571  FALL       1
I__167/I                          InMux                          0              5268   1571  FALL       1
I__167/O                          InMux                        320              5588   1571  FALL       1
blink_counter_21_LC_1_11_5/in1    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_21_LC_1_11_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_20_LC_1_11_4/lcout
Path End         : blink_counter_20_LC_1_11_4/in2
Capture Clock    : blink_counter_20_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_20_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__172/I                          LocalMux                       0              4813   1571  FALL       1
I__172/O                          LocalMux                     455              5268   1571  FALL       1
I__173/I                          InMux                          0              5268   1571  FALL       1
I__173/O                          InMux                        320              5588   1571  FALL       1
I__174/I                          CascadeMux                     0              5588   1571  FALL       1
I__174/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_20_LC_1_11_4/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_19_LC_1_11_3/lcout
Path End         : blink_counter_19_LC_1_11_3/in2
Capture Clock    : blink_counter_19_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_19_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__98/I                           LocalMux                       0              4813   1571  FALL       1
I__98/O                           LocalMux                     455              5268   1571  FALL       1
I__99/I                           InMux                          0              5268   1571  FALL       1
I__99/O                           InMux                        320              5588   1571  FALL       1
I__100/I                          CascadeMux                     0              5588   1571  FALL       1
I__100/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_19_LC_1_11_3/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_18_LC_1_11_2/lcout
Path End         : blink_counter_18_LC_1_11_2/in2
Capture Clock    : blink_counter_18_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_18_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__102/I                          LocalMux                       0              4813   1571  FALL       1
I__102/O                          LocalMux                     455              5268   1571  FALL       1
I__103/I                          InMux                          0              5268   1571  FALL       1
I__103/O                          InMux                        320              5588   1571  FALL       1
I__104/I                          CascadeMux                     0              5588   1571  FALL       1
I__104/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_18_LC_1_11_2/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_17_LC_1_11_1/lcout
Path End         : blink_counter_17_LC_1_11_1/in2
Capture Clock    : blink_counter_17_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_17_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__106/I                          LocalMux                       0              4813   1571  FALL       1
I__106/O                          LocalMux                     455              5268   1571  FALL       1
I__107/I                          InMux                          0              5268   1571  FALL       1
I__107/O                          InMux                        320              5588   1571  FALL       1
I__108/I                          CascadeMux                     0              5588   1571  FALL       1
I__108/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_17_LC_1_11_1/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_16_LC_1_11_0/lcout
Path End         : blink_counter_16_LC_1_11_0/in2
Capture Clock    : blink_counter_16_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_16_LC_1_11_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__110/I                          LocalMux                       0              4813   1571  FALL       1
I__110/O                          LocalMux                     455              5268   1571  FALL       1
I__111/I                          InMux                          0              5268   1571  FALL       1
I__111/O                          InMux                        320              5588   1571  FALL       1
I__112/I                          CascadeMux                     0              5588   1571  FALL       1
I__112/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_16_LC_1_11_0/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_15_LC_1_10_7/lcout
Path End         : blink_counter_15_LC_1_10_7/in2
Capture Clock    : blink_counter_15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_15_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__114/I                          LocalMux                       0              4813   1571  FALL       1
I__114/O                          LocalMux                     455              5268   1571  FALL       1
I__115/I                          InMux                          0              5268   1571  FALL       1
I__115/O                          InMux                        320              5588   1571  FALL       1
I__116/I                          CascadeMux                     0              5588   1571  FALL       1
I__116/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_15_LC_1_10_7/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14_LC_1_10_6/lcout
Path End         : blink_counter_14_LC_1_10_6/in2
Capture Clock    : blink_counter_14_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__118/I                          LocalMux                       0              4813   1571  FALL       1
I__118/O                          LocalMux                     455              5268   1571  FALL       1
I__119/I                          InMux                          0              5268   1571  FALL       1
I__119/O                          InMux                        320              5588   1571  FALL       1
I__120/I                          CascadeMux                     0              5588   1571  FALL       1
I__120/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_14_LC_1_10_6/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_13_LC_1_10_5/lcout
Path End         : blink_counter_13_LC_1_10_5/in2
Capture Clock    : blink_counter_13_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_13_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__122/I                          LocalMux                       0              4813   1571  FALL       1
I__122/O                          LocalMux                     455              5268   1571  FALL       1
I__123/I                          InMux                          0              5268   1571  FALL       1
I__123/O                          InMux                        320              5588   1571  FALL       1
I__124/I                          CascadeMux                     0              5588   1571  FALL       1
I__124/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_13_LC_1_10_5/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_12_LC_1_10_4/lcout
Path End         : blink_counter_12_LC_1_10_4/in2
Capture Clock    : blink_counter_12_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_12_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__126/I                          LocalMux                       0              4813   1571  FALL       1
I__126/O                          LocalMux                     455              5268   1571  FALL       1
I__127/I                          InMux                          0              5268   1571  FALL       1
I__127/O                          InMux                        320              5588   1571  FALL       1
I__128/I                          CascadeMux                     0              5588   1571  FALL       1
I__128/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_12_LC_1_10_4/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_11_LC_1_10_3/lcout
Path End         : blink_counter_11_LC_1_10_3/in2
Capture Clock    : blink_counter_11_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_11_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__65/I                           LocalMux                       0              4813   1571  FALL       1
I__65/O                           LocalMux                     455              5268   1571  FALL       1
I__66/I                           InMux                          0              5268   1571  FALL       1
I__66/O                           InMux                        320              5588   1571  FALL       1
I__67/I                           CascadeMux                     0              5588   1571  FALL       1
I__67/O                           CascadeMux                     0              5588   1571  FALL       1
blink_counter_11_LC_1_10_3/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_10_LC_1_10_2/lcout
Path End         : blink_counter_10_LC_1_10_2/in2
Capture Clock    : blink_counter_10_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_10_LC_1_10_2/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__69/I                           LocalMux                       0              4813   1571  FALL       1
I__69/O                           LocalMux                     455              5268   1571  FALL       1
I__70/I                           InMux                          0              5268   1571  FALL       1
I__70/O                           InMux                        320              5588   1571  FALL       1
I__71/I                           CascadeMux                     0              5588   1571  FALL       1
I__71/O                           CascadeMux                     0              5588   1571  FALL       1
blink_counter_10_LC_1_10_2/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_9_LC_1_10_1/lcout
Path End         : blink_counter_9_LC_1_10_1/in2
Capture Clock    : blink_counter_9_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_9_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__73/I                          LocalMux                       0              4813   1571  FALL       1
I__73/O                          LocalMux                     455              5268   1571  FALL       1
I__74/I                          InMux                          0              5268   1571  FALL       1
I__74/O                          InMux                        320              5588   1571  FALL       1
I__75/I                          CascadeMux                     0              5588   1571  FALL       1
I__75/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_9_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_8_LC_1_10_0/lcout
Path End         : blink_counter_8_LC_1_10_0/in2
Capture Clock    : blink_counter_8_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_8_LC_1_10_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__77/I                          LocalMux                       0              4813   1571  FALL       1
I__77/O                          LocalMux                     455              5268   1571  FALL       1
I__78/I                          InMux                          0              5268   1571  FALL       1
I__78/O                          InMux                        320              5588   1571  FALL       1
I__79/I                          CascadeMux                     0              5588   1571  FALL       1
I__79/O                          CascadeMux                     0              5588   1571  FALL       1
blink_counter_8_LC_1_10_0/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_7_LC_1_9_7/lcout
Path End         : blink_counter_7_LC_1_9_7/in2
Capture Clock    : blink_counter_7_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_7_LC_1_9_7/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__81/I                         LocalMux                       0              4813   1571  FALL       1
I__81/O                         LocalMux                     455              5268   1571  FALL       1
I__82/I                         InMux                          0              5268   1571  FALL       1
I__82/O                         InMux                        320              5588   1571  FALL       1
I__83/I                         CascadeMux                     0              5588   1571  FALL       1
I__83/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_7_LC_1_9_7/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_6_LC_1_9_6/lcout
Path End         : blink_counter_6_LC_1_9_6/in2
Capture Clock    : blink_counter_6_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_6_LC_1_9_6/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__85/I                         LocalMux                       0              4813   1571  FALL       1
I__85/O                         LocalMux                     455              5268   1571  FALL       1
I__86/I                         InMux                          0              5268   1571  FALL       1
I__86/O                         InMux                        320              5588   1571  FALL       1
I__87/I                         CascadeMux                     0              5588   1571  FALL       1
I__87/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_6_LC_1_9_6/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_5_LC_1_9_5/lcout
Path End         : blink_counter_5_LC_1_9_5/in2
Capture Clock    : blink_counter_5_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_5_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__89/I                         LocalMux                       0              4813   1571  FALL       1
I__89/O                         LocalMux                     455              5268   1571  FALL       1
I__90/I                         InMux                          0              5268   1571  FALL       1
I__90/O                         InMux                        320              5588   1571  FALL       1
I__91/I                         CascadeMux                     0              5588   1571  FALL       1
I__91/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_5_LC_1_9_5/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_4_LC_1_9_4/lcout
Path End         : blink_counter_4_LC_1_9_4/in2
Capture Clock    : blink_counter_4_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_4_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__93/I                         LocalMux                       0              4813   1571  FALL       1
I__93/O                         LocalMux                     455              5268   1571  FALL       1
I__94/I                         InMux                          0              5268   1571  FALL       1
I__94/O                         InMux                        320              5588   1571  FALL       1
I__95/I                         CascadeMux                     0              5588   1571  FALL       1
I__95/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_4_LC_1_9_4/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_3_LC_1_9_3/lcout
Path End         : blink_counter_3_LC_1_9_3/in2
Capture Clock    : blink_counter_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__41/I                         LocalMux                       0              4813   1571  FALL       1
I__41/O                         LocalMux                     455              5268   1571  FALL       1
I__42/I                         InMux                          0              5268   1571  FALL       1
I__42/O                         InMux                        320              5588   1571  FALL       1
I__43/I                         CascadeMux                     0              5588   1571  FALL       1
I__43/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_3_LC_1_9_3/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_2_LC_1_9_2/lcout
Path End         : blink_counter_2_LC_1_9_2/in2
Capture Clock    : blink_counter_2_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_2_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__45/I                         LocalMux                       0              4813   1571  FALL       1
I__45/O                         LocalMux                     455              5268   1571  FALL       1
I__46/I                         InMux                          0              5268   1571  FALL       1
I__46/O                         InMux                        320              5588   1571  FALL       1
I__47/I                         CascadeMux                     0              5588   1571  FALL       1
I__47/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_2_LC_1_9_2/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_1_LC_1_9_1/lcout
Path End         : blink_counter_1_LC_1_9_1/in2
Capture Clock    : blink_counter_1_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_1_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__49/I                         LocalMux                       0              4813   1571  FALL       1
I__49/O                         LocalMux                     455              5268   1571  FALL       1
I__50/I                         InMux                          0              5268   1571  FALL       1
I__50/O                         InMux                        320              5588   1571  FALL       1
I__51/I                         CascadeMux                     0              5588   1571  FALL       1
I__51/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_1_LC_1_9_1/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_0_LC_1_9_0/in2
Capture Clock    : blink_counter_0_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5588
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__53/I                         LocalMux                       0              4813   1571  FALL       1
I__53/O                         LocalMux                     455              5268   1571  FALL       1
I__54/I                         InMux                          0              5268   1571  FALL       1
I__54/O                         InMux                        320              5588   1571  FALL       1
I__55/I                         CascadeMux                     0              5588   1571  FALL       1
I__55/O                         CascadeMux                     0              5588   1571  FALL       1
blink_counter_0_LC_1_9_0/in2    LogicCell40_SEQ_MODE_1000      0              5588   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_24_LC_1_12_0/lcout
Path End         : blink_counter_25_LC_1_12_1/in3
Capture Clock    : blink_counter_25_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_24_LC_1_12_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       3
I__143/I                             LocalMux                       0              4813   1571  FALL       1
I__143/O                             LocalMux                     455              5268   1571  FALL       1
I__145/I                             InMux                          0              5268   1571  FALL       1
I__145/O                             InMux                        320              5588   1571  FALL       1
I__147/I                             CascadeMux                     0              5588   1571  FALL       1
I__147/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_24_LC_1_12_0/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_24_LC_1_12_0/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       1
I__141/I                             InMux                          0              5785   2088  FALL       1
I__141/O                             InMux                        320              6105   2088  FALL       1
blink_counter_25_LC_1_12_1/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_20_LC_1_11_4/lcout
Path End         : blink_counter_21_LC_1_11_5/in3
Capture Clock    : blink_counter_21_LC_1_11_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_20_LC_1_11_4/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__172/I                             LocalMux                       0              4813   1571  FALL       1
I__172/O                             LocalMux                     455              5268   1571  FALL       1
I__173/I                             InMux                          0              5268   1571  FALL       1
I__173/O                             InMux                        320              5588   1571  FALL       1
I__174/I                             CascadeMux                     0              5588   1571  FALL       1
I__174/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_20_LC_1_11_4/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__164/I                             InMux                          0              5785   2088  FALL       1
I__164/O                             InMux                        320              6105   2088  FALL       1
blink_counter_21_LC_1_11_5/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_21_LC_1_11_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_19_LC_1_11_3/lcout
Path End         : blink_counter_20_LC_1_11_4/in3
Capture Clock    : blink_counter_20_LC_1_11_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_19_LC_1_11_3/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__98/I                              LocalMux                       0              4813   1571  FALL       1
I__98/O                              LocalMux                     455              5268   1571  FALL       1
I__99/I                              InMux                          0              5268   1571  FALL       1
I__99/O                              InMux                        320              5588   1571  FALL       1
I__100/I                             CascadeMux                     0              5588   1571  FALL       1
I__100/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_19_LC_1_11_3/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_19_LC_1_11_3/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__171/I                             InMux                          0              5785   2088  FALL       1
I__171/O                             InMux                        320              6105   2088  FALL       1
blink_counter_20_LC_1_11_4/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_18_LC_1_11_2/lcout
Path End         : blink_counter_19_LC_1_11_3/in3
Capture Clock    : blink_counter_19_LC_1_11_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_18_LC_1_11_2/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__102/I                             LocalMux                       0              4813   1571  FALL       1
I__102/O                             LocalMux                     455              5268   1571  FALL       1
I__103/I                             InMux                          0              5268   1571  FALL       1
I__103/O                             InMux                        320              5588   1571  FALL       1
I__104/I                             CascadeMux                     0              5588   1571  FALL       1
I__104/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_18_LC_1_11_2/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_18_LC_1_11_2/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__97/I                              InMux                          0              5785   2088  FALL       1
I__97/O                              InMux                        320              6105   2088  FALL       1
blink_counter_19_LC_1_11_3/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_19_LC_1_11_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_17_LC_1_11_1/lcout
Path End         : blink_counter_18_LC_1_11_2/in3
Capture Clock    : blink_counter_18_LC_1_11_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_17_LC_1_11_1/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__106/I                             LocalMux                       0              4813   1571  FALL       1
I__106/O                             LocalMux                     455              5268   1571  FALL       1
I__107/I                             InMux                          0              5268   1571  FALL       1
I__107/O                             InMux                        320              5588   1571  FALL       1
I__108/I                             CascadeMux                     0              5588   1571  FALL       1
I__108/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_17_LC_1_11_1/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_17_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__101/I                             InMux                          0              5785   2088  FALL       1
I__101/O                             InMux                        320              6105   2088  FALL       1
blink_counter_18_LC_1_11_2/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_18_LC_1_11_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_16_LC_1_11_0/lcout
Path End         : blink_counter_17_LC_1_11_1/in3
Capture Clock    : blink_counter_17_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_16_LC_1_11_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__110/I                             LocalMux                       0              4813   1571  FALL       1
I__110/O                             LocalMux                     455              5268   1571  FALL       1
I__111/I                             InMux                          0              5268   1571  FALL       1
I__111/O                             InMux                        320              5588   1571  FALL       1
I__112/I                             CascadeMux                     0              5588   1571  FALL       1
I__112/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_16_LC_1_11_0/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_16_LC_1_11_0/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__105/I                             InMux                          0              5785   2088  FALL       1
I__105/O                             InMux                        320              6105   2088  FALL       1
blink_counter_17_LC_1_11_1/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_17_LC_1_11_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14_LC_1_10_6/lcout
Path End         : blink_counter_15_LC_1_10_7/in3
Capture Clock    : blink_counter_15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__118/I                             LocalMux                       0              4813   1571  FALL       1
I__118/O                             LocalMux                     455              5268   1571  FALL       1
I__119/I                             InMux                          0              5268   1571  FALL       1
I__119/O                             InMux                        320              5588   1571  FALL       1
I__120/I                             CascadeMux                     0              5588   1571  FALL       1
I__120/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_14_LC_1_10_6/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_14_LC_1_10_6/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__113/I                             InMux                          0              5785   2088  FALL       1
I__113/O                             InMux                        320              6105   2088  FALL       1
blink_counter_15_LC_1_10_7/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_13_LC_1_10_5/lcout
Path End         : blink_counter_14_LC_1_10_6/in3
Capture Clock    : blink_counter_14_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_13_LC_1_10_5/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__122/I                             LocalMux                       0              4813   1571  FALL       1
I__122/O                             LocalMux                     455              5268   1571  FALL       1
I__123/I                             InMux                          0              5268   1571  FALL       1
I__123/O                             InMux                        320              5588   1571  FALL       1
I__124/I                             CascadeMux                     0              5588   1571  FALL       1
I__124/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_13_LC_1_10_5/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_13_LC_1_10_5/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__117/I                             InMux                          0              5785   2088  FALL       1
I__117/O                             InMux                        320              6105   2088  FALL       1
blink_counter_14_LC_1_10_6/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_14_LC_1_10_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_12_LC_1_10_4/lcout
Path End         : blink_counter_13_LC_1_10_5/in3
Capture Clock    : blink_counter_13_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_12_LC_1_10_4/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__126/I                             LocalMux                       0              4813   1571  FALL       1
I__126/O                             LocalMux                     455              5268   1571  FALL       1
I__127/I                             InMux                          0              5268   1571  FALL       1
I__127/O                             InMux                        320              5588   1571  FALL       1
I__128/I                             CascadeMux                     0              5588   1571  FALL       1
I__128/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_12_LC_1_10_4/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_12_LC_1_10_4/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__121/I                             InMux                          0              5785   2088  FALL       1
I__121/O                             InMux                        320              6105   2088  FALL       1
blink_counter_13_LC_1_10_5/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_13_LC_1_10_5/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_11_LC_1_10_3/lcout
Path End         : blink_counter_12_LC_1_10_4/in3
Capture Clock    : blink_counter_12_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_11_LC_1_10_3/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__65/I                              LocalMux                       0              4813   1571  FALL       1
I__65/O                              LocalMux                     455              5268   1571  FALL       1
I__66/I                              InMux                          0              5268   1571  FALL       1
I__66/O                              InMux                        320              5588   1571  FALL       1
I__67/I                              CascadeMux                     0              5588   1571  FALL       1
I__67/O                              CascadeMux                     0              5588   1571  FALL       1
blink_counter_11_LC_1_10_3/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_11_LC_1_10_3/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__125/I                             InMux                          0              5785   2088  FALL       1
I__125/O                             InMux                        320              6105   2088  FALL       1
blink_counter_12_LC_1_10_4/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_12_LC_1_10_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_10_LC_1_10_2/lcout
Path End         : blink_counter_11_LC_1_10_3/in3
Capture Clock    : blink_counter_11_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_10_LC_1_10_2/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__69/I                              LocalMux                       0              4813   1571  FALL       1
I__69/O                              LocalMux                     455              5268   1571  FALL       1
I__70/I                              InMux                          0              5268   1571  FALL       1
I__70/O                              InMux                        320              5588   1571  FALL       1
I__71/I                              CascadeMux                     0              5588   1571  FALL       1
I__71/O                              CascadeMux                     0              5588   1571  FALL       1
blink_counter_10_LC_1_10_2/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_10_LC_1_10_2/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__64/I                              InMux                          0              5785   2088  FALL       1
I__64/O                              InMux                        320              6105   2088  FALL       1
blink_counter_11_LC_1_10_3/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_11_LC_1_10_3/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_9_LC_1_10_1/lcout
Path End         : blink_counter_10_LC_1_10_2/in3
Capture Clock    : blink_counter_10_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_9_LC_1_10_1/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__73/I                             LocalMux                       0              4813   1571  FALL       1
I__73/O                             LocalMux                     455              5268   1571  FALL       1
I__74/I                             InMux                          0              5268   1571  FALL       1
I__74/O                             InMux                        320              5588   1571  FALL       1
I__75/I                             CascadeMux                     0              5588   1571  FALL       1
I__75/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_9_LC_1_10_1/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_9_LC_1_10_1/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__68/I                             InMux                          0              5785   2088  FALL       1
I__68/O                             InMux                        320              6105   2088  FALL       1
blink_counter_10_LC_1_10_2/in3      LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_10_LC_1_10_2/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_8_LC_1_10_0/lcout
Path End         : blink_counter_9_LC_1_10_1/in3
Capture Clock    : blink_counter_9_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_8_LC_1_10_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__77/I                             LocalMux                       0              4813   1571  FALL       1
I__77/O                             LocalMux                     455              5268   1571  FALL       1
I__78/I                             InMux                          0              5268   1571  FALL       1
I__78/O                             InMux                        320              5588   1571  FALL       1
I__79/I                             CascadeMux                     0              5588   1571  FALL       1
I__79/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_8_LC_1_10_0/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_8_LC_1_10_0/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__72/I                             InMux                          0              5785   2088  FALL       1
I__72/O                             InMux                        320              6105   2088  FALL       1
blink_counter_9_LC_1_10_1/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_9_LC_1_10_1/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_6_LC_1_9_6/lcout
Path End         : blink_counter_7_LC_1_9_7/in3
Capture Clock    : blink_counter_7_LC_1_9_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_6_LC_1_9_6/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__85/I                            LocalMux                       0              4813   1571  FALL       1
I__85/O                            LocalMux                     455              5268   1571  FALL       1
I__86/I                            InMux                          0              5268   1571  FALL       1
I__86/O                            InMux                        320              5588   1571  FALL       1
I__87/I                            CascadeMux                     0              5588   1571  FALL       1
I__87/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_6_LC_1_9_6/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_6_LC_1_9_6/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__80/I                            InMux                          0              5785   2088  FALL       1
I__80/O                            InMux                        320              6105   2088  FALL       1
blink_counter_7_LC_1_9_7/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_5_LC_1_9_5/lcout
Path End         : blink_counter_6_LC_1_9_6/in3
Capture Clock    : blink_counter_6_LC_1_9_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_5_LC_1_9_5/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__89/I                            LocalMux                       0              4813   1571  FALL       1
I__89/O                            LocalMux                     455              5268   1571  FALL       1
I__90/I                            InMux                          0              5268   1571  FALL       1
I__90/O                            InMux                        320              5588   1571  FALL       1
I__91/I                            CascadeMux                     0              5588   1571  FALL       1
I__91/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_5_LC_1_9_5/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_5_LC_1_9_5/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__84/I                            InMux                          0              5785   2088  FALL       1
I__84/O                            InMux                        320              6105   2088  FALL       1
blink_counter_6_LC_1_9_6/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_6_LC_1_9_6/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_4_LC_1_9_4/lcout
Path End         : blink_counter_5_LC_1_9_5/in3
Capture Clock    : blink_counter_5_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_4_LC_1_9_4/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__93/I                            LocalMux                       0              4813   1571  FALL       1
I__93/O                            LocalMux                     455              5268   1571  FALL       1
I__94/I                            InMux                          0              5268   1571  FALL       1
I__94/O                            InMux                        320              5588   1571  FALL       1
I__95/I                            CascadeMux                     0              5588   1571  FALL       1
I__95/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_4_LC_1_9_4/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_4_LC_1_9_4/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__88/I                            InMux                          0              5785   2088  FALL       1
I__88/O                            InMux                        320              6105   2088  FALL       1
blink_counter_5_LC_1_9_5/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_5_LC_1_9_5/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_3_LC_1_9_3/lcout
Path End         : blink_counter_4_LC_1_9_4/in3
Capture Clock    : blink_counter_4_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_3_LC_1_9_3/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__41/I                            LocalMux                       0              4813   1571  FALL       1
I__41/O                            LocalMux                     455              5268   1571  FALL       1
I__42/I                            InMux                          0              5268   1571  FALL       1
I__42/O                            InMux                        320              5588   1571  FALL       1
I__43/I                            CascadeMux                     0              5588   1571  FALL       1
I__43/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_3_LC_1_9_3/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_3_LC_1_9_3/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__92/I                            InMux                          0              5785   2088  FALL       1
I__92/O                            InMux                        320              6105   2088  FALL       1
blink_counter_4_LC_1_9_4/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_4_LC_1_9_4/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_2_LC_1_9_2/lcout
Path End         : blink_counter_3_LC_1_9_3/in3
Capture Clock    : blink_counter_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_2_LC_1_9_2/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__45/I                            LocalMux                       0              4813   1571  FALL       1
I__45/O                            LocalMux                     455              5268   1571  FALL       1
I__46/I                            InMux                          0              5268   1571  FALL       1
I__46/O                            InMux                        320              5588   1571  FALL       1
I__47/I                            CascadeMux                     0              5588   1571  FALL       1
I__47/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_2_LC_1_9_2/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__96/I                            InMux                          0              5785   2088  FALL       1
I__96/O                            InMux                        320              6105   2088  FALL       1
blink_counter_3_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_3_LC_1_9_3/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_1_LC_1_9_1/lcout
Path End         : blink_counter_2_LC_1_9_2/in3
Capture Clock    : blink_counter_2_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_1_LC_1_9_1/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__49/I                            LocalMux                       0              4813   1571  FALL       1
I__49/O                            LocalMux                     455              5268   1571  FALL       1
I__50/I                            InMux                          0              5268   1571  FALL       1
I__50/O                            InMux                        320              5588   1571  FALL       1
I__51/I                            CascadeMux                     0              5588   1571  FALL       1
I__51/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_1_LC_1_9_1/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__44/I                            InMux                          0              5785   2088  FALL       1
I__44/O                            InMux                        320              6105   2088  FALL       1
blink_counter_2_LC_1_9_2/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_2_LC_1_9_2/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_0_LC_1_9_0/lcout
Path End         : blink_counter_1_LC_1_9_1/in3
Capture Clock    : blink_counter_1_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             6105
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_0_LC_1_9_0/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__53/I                            LocalMux                       0              4813   1571  FALL       1
I__53/O                            LocalMux                     455              5268   1571  FALL       1
I__54/I                            InMux                          0              5268   1571  FALL       1
I__54/O                            InMux                        320              5588   1571  FALL       1
I__55/I                            CascadeMux                     0              5588   1571  FALL       1
I__55/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_0_LC_1_9_0/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
I__48/I                            InMux                          0              5785   2088  FALL       1
I__48/O                            InMux                        320              6105   2088  FALL       1
blink_counter_1_LC_1_9_1/in3       LogicCell40_SEQ_MODE_1000      0              6105   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_1_LC_1_9_1/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_20_LC_1_11_4/lcout
Path End         : blink_counter_22_LC_1_11_6/in3
Capture Clock    : blink_counter_22_LC_1_11_6/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             6260
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_20_LC_1_11_4/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_20_LC_1_11_4/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__172/I                             LocalMux                       0              4813   1571  FALL       1
I__172/O                             LocalMux                     455              5268   1571  FALL       1
I__173/I                             InMux                          0              5268   1571  FALL       1
I__173/O                             InMux                        320              5588   1571  FALL       1
I__174/I                             CascadeMux                     0              5588   1571  FALL       1
I__174/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_20_LC_1_11_4/in2       LogicCell40_SEQ_MODE_1000      0              5588   2088  FALL       1
blink_counter_20_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2088  FALL       2
blink_counter_21_LC_1_11_5/carryin   LogicCell40_SEQ_MODE_1000      0              5785   2243  FALL       1
blink_counter_21_LC_1_11_5/carryout  LogicCell40_SEQ_MODE_1000    155              5940   2243  FALL       2
I__157/I                             InMux                          0              5940   2243  FALL       1
I__157/O                             InMux                        320              6260   2243  FALL       1
blink_counter_22_LC_1_11_6/in3       LogicCell40_SEQ_MODE_1000      0              6260   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_22_LC_1_11_6/lcout
Path End         : blink_counter_23_LC_1_11_7/in3
Capture Clock    : blink_counter_23_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             6270
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_22_LC_1_11_6/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_22_LC_1_11_6/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       3
I__158/I                             LocalMux                       0              4813   1571  FALL       1
I__158/O                             LocalMux                     455              5268   1571  FALL       1
I__160/I                             InMux                          0              5268   1571  FALL       1
I__160/O                             InMux                        320              5588   1571  FALL       1
blink_counter_22_LC_1_11_6/in1       LogicCell40_SEQ_MODE_1000      0              5588   2253  FALL       1
blink_counter_22_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_1000    362              5950   2253  FALL       2
I__150/I                             InMux                          0              5950   2253  FALL       1
I__150/O                             InMux                        320              6270   2253  FALL       1
blink_counter_23_LC_1_11_7/in3       LogicCell40_SEQ_MODE_1000      0              6270   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_23_LC_1_11_7/lcout
Path End         : blink_counter_24_LC_1_12_0/in3
Capture Clock    : blink_counter_24_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1550
---------------------------------------   ---- 
End-of-path arrival time (ps)             6363
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_23_LC_1_11_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_23_LC_1_11_7/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       2
I__151/I                             LocalMux                       0              4813   1571  FALL       1
I__151/O                             LocalMux                     455              5268   1571  FALL       1
I__153/I                             InMux                          0              5268   1571  FALL       1
I__153/O                             InMux                        320              5588   1571  FALL       1
I__155/I                             CascadeMux                     0              5588   1571  FALL       1
I__155/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_23_LC_1_11_7/in2       LogicCell40_SEQ_MODE_1000      0              5588   2346  FALL       1
blink_counter_23_LC_1_11_7/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2346  FALL       1
IN_MUX_bfv_1_12_0_/carryinitin       ICE_CARRY_IN_MUX               0              5785   2346  FALL       1
IN_MUX_bfv_1_12_0_/carryinitout      ICE_CARRY_IN_MUX             258              6043   2346  FALL       2
I__142/I                             InMux                          0              6043   2346  FALL       1
I__142/O                             InMux                        320              6363   2346  FALL       1
blink_counter_24_LC_1_12_0/in3       LogicCell40_SEQ_MODE_1000      0              6363   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_24_LC_1_12_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_15_LC_1_10_7/lcout
Path End         : blink_counter_16_LC_1_11_0/in3
Capture Clock    : blink_counter_16_LC_1_11_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1550
---------------------------------------   ---- 
End-of-path arrival time (ps)             6363
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_15_LC_1_10_7/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_15_LC_1_10_7/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__114/I                             LocalMux                       0              4813   1571  FALL       1
I__114/O                             LocalMux                     455              5268   1571  FALL       1
I__115/I                             InMux                          0              5268   1571  FALL       1
I__115/O                             InMux                        320              5588   1571  FALL       1
I__116/I                             CascadeMux                     0              5588   1571  FALL       1
I__116/O                             CascadeMux                     0              5588   1571  FALL       1
blink_counter_15_LC_1_10_7/in2       LogicCell40_SEQ_MODE_1000      0              5588   2346  FALL       1
blink_counter_15_LC_1_10_7/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2346  FALL       1
IN_MUX_bfv_1_11_0_/carryinitin       ICE_CARRY_IN_MUX               0              5785   2346  FALL       1
IN_MUX_bfv_1_11_0_/carryinitout      ICE_CARRY_IN_MUX             258              6043   2346  FALL       2
I__109/I                             InMux                          0              6043   2346  FALL       1
I__109/O                             InMux                        320              6363   2346  FALL       1
blink_counter_16_LC_1_11_0/in3       LogicCell40_SEQ_MODE_1000      0              6363   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__132/I                                          ClkMux                         0              3562  RISE       1
I__132/O                                          ClkMux                       455              4017  RISE       1
blink_counter_16_LC_1_11_0/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_7_LC_1_9_7/lcout
Path End         : blink_counter_8_LC_1_10_0/in3
Capture Clock    : blink_counter_8_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 4017
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             4017

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 4017
+ Clock To Q                               796
+ Data Path Delay                         1550
---------------------------------------   ---- 
End-of-path arrival time (ps)             6363
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__134/I                                          ClkMux                         0              3562  RISE       1
I__134/O                                          ClkMux                       455              4017  RISE       1
blink_counter_7_LC_1_9_7/clk                      LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_7_LC_1_9_7/lcout     LogicCell40_SEQ_MODE_1000    796              4813   1571  FALL       1
I__81/I                            LocalMux                       0              4813   1571  FALL       1
I__81/O                            LocalMux                     455              5268   1571  FALL       1
I__82/I                            InMux                          0              5268   1571  FALL       1
I__82/O                            InMux                        320              5588   1571  FALL       1
I__83/I                            CascadeMux                     0              5588   1571  FALL       1
I__83/O                            CascadeMux                     0              5588   1571  FALL       1
blink_counter_7_LC_1_9_7/in2       LogicCell40_SEQ_MODE_1000      0              5588   2346  FALL       1
blink_counter_7_LC_1_9_7/carryout  LogicCell40_SEQ_MODE_1000    196              5785   2346  FALL       1
IN_MUX_bfv_1_10_0_/carryinitin     ICE_CARRY_IN_MUX               0              5785   2346  FALL       1
IN_MUX_bfv_1_10_0_/carryinitout    ICE_CARRY_IN_MUX             258              6043   2346  FALL       2
I__76/I                            InMux                          0              6043   2346  FALL       1
I__76/O                            InMux                        320              6363   2346  FALL       1
blink_counter_8_LC_1_10_0/in3      LogicCell40_SEQ_MODE_1000      0              6363   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__133/I                                          ClkMux                         0              3562  RISE       1
I__133/O                                          ClkMux                       455              4017  RISE       1
blink_counter_8_LC_1_10_0/clk                     LogicCell40_SEQ_MODE_1000      0              4017  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_25_LC_1_12_1/lcout
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4017
+ Clock To Q                                796
+ Data Path Delay                         10395
---------------------------------------   ----- 
End-of-path arrival time (ps)             15208
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3335  RISE       1
I__129/I                                          gio2CtrlBuf                    0              3335  RISE       1
I__129/O                                          gio2CtrlBuf                    0              3335  RISE       1
I__130/I                                          GlobalMux                      0              3335  RISE       1
I__130/O                                          GlobalMux                    227              3562  RISE       1
I__131/I                                          ClkMux                         0              3562  RISE       1
I__131/O                                          ClkMux                       455              4017  RISE       1
blink_counter_25_LC_1_12_1/clk                    LogicCell40_SEQ_MODE_1000      0              4017  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_25_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1000    796              4813   +INF  RISE       3
I__136/I                          Odrv12                         0              4813   +INF  RISE       1
I__136/O                          Odrv12                       724              5537   +INF  RISE       1
I__138/I                          LocalMux                       0              5537   +INF  RISE       1
I__138/O                          LocalMux                     486              6022   +INF  RISE       1
I__139/I                          InMux                          0              6022   +INF  RISE       1
I__139/O                          InMux                        382              6405   +INF  RISE       1
LED_obuf_RNO_1_LC_1_8_1/in1       LogicCell40_SEQ_MODE_0000      0              6405   +INF  RISE       1
LED_obuf_RNO_1_LC_1_8_1/ltout     LogicCell40_SEQ_MODE_0000    558              6963   +INF  FALL       1
I__61/I                           CascadeMux                     0              6963   +INF  FALL       1
I__61/O                           CascadeMux                     0              6963   +INF  FALL       1
LED_obuf_RNO_LC_1_8_2/in2         LogicCell40_SEQ_MODE_0000      0              6963   +INF  FALL       1
LED_obuf_RNO_LC_1_8_2/lcout       LogicCell40_SEQ_MODE_0000    517              7480   +INF  FALL       1
I__56/I                           Odrv4                          0              7480   +INF  FALL       1
I__56/O                           Odrv4                        548              8028   +INF  FALL       1
I__57/I                           Span4Mux_v                     0              8028   +INF  FALL       1
I__57/O                           Span4Mux_v                   548              8576   +INF  FALL       1
I__58/I                           Span4Mux_s0_h                  0              8576   +INF  FALL       1
I__58/O                           Span4Mux_s0_h                207              8782   +INF  FALL       1
I__59/I                           LocalMux                       0              8782   +INF  FALL       1
I__59/O                           LocalMux                     455              9237   +INF  FALL       1
I__60/I                           IoInMux                        0              9237   +INF  FALL       1
I__60/O                           IoInMux                      320              9558   +INF  FALL       1
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              9558   +INF  FALL       1
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297             12855   +INF  FALL       1
LED_obuf_iopad/DIN                IO_PAD                         0             12855   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2353             15208   +INF  FALL       1
LED                               top                            0             15208   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

