
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000a150 vaddr 0x0800a150 paddr 0x0800a150 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000a5d8 memsz 0x0000a5d8 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800a5d8 align 2**15
         filesz 0x00000580 memsz 0x000005dc flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007150  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800a150  0800a150  0000a150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000480  0800a158  0800a158  0000a158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000000  0800a5d8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000005c  20000580  0800ab58  00010580  2**2
                  ALLOC
  5 .debug_info   00003956  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f27  00000000  00000000  00013ed6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000160  00000000  00000000  00014e00  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b18  00000000  00000000  00014f60  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f83  00000000  00000000  00015a78  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  000169fb  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  00016a2b  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000011c8  00000000  00000000  00016a5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000099e  00000000  00000000  00017c24  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001c0  00000000  00000000  000185c2  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800a150 l    d  .ARM.exidx	00000000 .ARM.exidx
0800a158 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000580 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
20000580 l       .bss	00000000 .LANCHOR0
20000580 l     O .bss	00000004 heap.4796
00000000 l    df *ABS*	00000000 stm32f10x_it.c
080035d4 l     F .text	00000038 Stack_Dump
20000584 l       .bss	00000000 .LANCHOR1
0800a158 l     O .rodata	00000020 Stack_reg
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000004 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800a17c l       .rodata	00000000 .LANCHOR0
0800a17c l     O .rodata	00000010 blanks.6752
0800a18c l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005560 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f4 l       .data	00000000 .LANCHOR0
200000f4 l     O .data	00000020 lc_ctype_charset
20000118 l     O .data	00000020 lc_message_charset
20000138 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000170 l       .data	00000000 .LANCHOR0
200005a4 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a1a0 l       .rodata	00000000 .LANCHOR0
0800a1a0 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a2c8 l       .rodata	00000000 .LANCHOR0
0800a2c8 l     O .rodata	00000010 blanks.6696
0800a2d8 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
08008ec0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
0800382c g     F .text	00000006 EXTI2_IRQHandler
0800327c g     F .text	00000006 __set_PRIMASK
08007600 g     F .text	00000034 _mprec_log10
0800767c g     F .text	0000005e __any_on
0800a278 g     O .rodata	00000028 __mprec_tinytens
080099a4 g     F .text	00000012 .hidden __aeabi_dcmple
08008dcc g     F .text	0000001a cleanup_glue
08009acc g     F .text	00000030 .hidden __gnu_uldivmod_helper
080032e8 g     F .text	00000026 Key_Poll_Init
080098e0 g     F .text	0000007a .hidden __cmpdf2
080037bc g     F .text	00000010 DebugMon_Handler
080098e0 g     F .text	0000007a .hidden __eqdf2
08009afc g     F .text	00000352 .hidden __divdi3
08009450 g     F .text	0000005a .hidden __floatdidf
0800408c g     F .text	0000001a vsprintf
080038f0 g     F .text	00000006 TIM1_CC_IRQHandler
08003650 g     F .text	0000012a HardFault_Handler
08006638 g     F .text	00000052 _setlocale_r
08006da0 g     F .text	00000002 __malloc_unlock
08003284 g     F .text	00000006 __get_FAULTMASK
080037dc g     F .text	0000000e SysTick_Handler
080032a4 g     F .text	00000004 __REV
080037f4 g     F .text	00000006 PVD_IRQHandler
08008870 g     F .text	000000ce memmove
080037cc g     F .text	00000010 PendSV_Handler
08003640 g     F .text	00000010 NMI_Handler
08006da4 g     F .text	0000006c _Balloc
08003834 g     F .text	00000006 EXTI3_IRQHandler
080098d0 g     F .text	0000008a .hidden __gtdf2
080032e0 g     F .text	00000006 __STREXW
080032c8 g     F .text	00000006 __LDREXW
200005d8 g     O .bss	00000004 errno
0800996c g     F .text	00000010 .hidden __aeabi_cdcmple
08003a2c g     F .text	0000000c SysTick_Get_Load_Time
080034b4 g     F .text	000000dc Main
20000590 g     O .bss	00000004 Uart1_Rx_Data
08003a90 g     F .text	0000003e TIM2_Stopwatch_Start
08006cf4 g     F .text	000000a6 memcpy
0800995c g     F .text	00000020 .hidden __aeabi_cdrcmple
08003470 g     F .text	0000001c LED_Display
080040a8 g     F .text	000014b4 _svfprintf_r
080093e0 g     F .text	00000022 .hidden __floatsidf
080098d8 g     F .text	00000082 .hidden __ltdf2
08003884 g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
0800381c g     F .text	00000006 EXTI0_IRQHandler
080034a0 g     F .text	00000012 LED_All_Off
08003950 g     F .text	00000006 I2C2_EV_IRQHandler
20000584 g     O .bss	00000004 SysTick_Flag
08009a70 g     F .text	00000000 .hidden __aeabi_uldivmod
080076dc g     F .text	00000050 __fpclassifyd
080075a0 g     F .text	0000005e __ratio
080032b0 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
080066d4 g     F .text	00000010 malloc
08008ec0 g     F .text	0000025c .hidden __udivsi3
0800a1b0 g     O .rodata	000000c8 __mprec_tens
0800379c g     F .text	00000010 UsageFault_Handler
0800328c g     F .text	00000006 __set_FAULTMASK
0800668c g     F .text	0000000a __locale_charset
08009a30 g     F .text	00000040 .hidden __fixunsdfsi
0800387c g     F .text	00000006 ADC1_2_IRQHandler
200005a4 g     O .bss	00000004 __malloc_top_pad
20000114 g     O .data	00000004 __mb_cur_max
080093c0 g     F .text	0000001e .hidden __aeabi_ui2d
080066b0 g     F .text	00000008 _localeconv_r
08007000 g     F .text	00000012 __i2b
08003960 g     F .text	00000006 SPI1_IRQHandler
0800389c g     F .text	00000006 CAN_SCE_IRQHandler
0800913c g     F .text	00000000 .hidden __aeabi_drsub
0800772c g     F .text	00000026 _sbrk_r
080037fc g     F .text	00000006 TAMPER_IRQHandler
08003440 g     F .text	0000002e LED_Init
08003d40 g     F .text	00000022 TIM3_Out_Stop
08009990 g     F .text	00000012 .hidden __aeabi_dcmplt
080031ec g     F .text	00000058 Clock_Init
200005d0 g     O .bss	00000004 __malloc_max_sbrked_mem
08009404 g     F .text	0000003a .hidden __extendsfdf2
08009700 g     F .text	000001d0 .hidden __aeabi_ddiv
08009148 g     F .text	00000276 .hidden __adddf3
20000580 g       .data	00000000 __RW_LIMIT__
08003f80 g     F .text	00000060 Uart1_Printf
08007438 g     F .text	000000ac __b2d
080094ac g     F .text	00000254 .hidden __aeabi_dmul
08003294 g     F .text	00000006 __get_CONTROL
0800a178 g     O .rodata	00000004 _global_impure_ptr
080089e0 g     F .text	000003ea _realloc_r
08009e50 g     F .text	00000300 .hidden __udivdi3
0800385c g     F .text	00000006 DMA1_Channel4_IRQHandler
0800a2a0 g     O .rodata	00000028 __mprec_bigtens
08006ed4 g     F .text	00000098 __s2b
080093c0 g     F .text	0000001e .hidden __floatunsidf
08003590 g     F .text	00000044 _sbrk
080072c4 g     F .text	00000042 __mcmp
08003fe0 g     F .text	00000016 Uart1_Get_Pressed
08004010 g     F .text	00000042 Uart1_RX_Interrupt_Enable
080039a8 g     F .text	00000006 USART3_IRQHandler
08003804 g     F .text	00000006 RTC_IRQHandler
08003244 g     F .text	00000008 __get_PSP
0800339c g     F .text	000000a4 Key_ISR_Enable
0800324c g     F .text	00000006 __set_PSP
08003874 g     F .text	00000006 DMA1_Channel7_IRQHandler
08008de8 g     F .text	000000d6 _reclaim_reent
08006f6c g     F .text	0000003c __hi0bits
080099e0 g     F .text	0000004e .hidden __fixdfsi
08003c84 g     F .text	00000018 TIM4_Change_Value
08003ad0 g     F .text	00000026 TIM2_Stopwatch_Stop
08003908 g     F .text	00000036 TIM4_IRQHandler
08009148 g     F .text	00000276 .hidden __aeabi_dadd
080098d8 g     F .text	00000082 .hidden __ledf2
08003894 g     F .text	00000006 CAN_RX1_IRQHandler
08007154 g     F .text	000000b8 __pow5mult
08009440 g     F .text	0000006a .hidden __aeabi_ul2d
200005a0 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08003940 g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080032b8 g     F .text	00000008 __LDREXB
080099cc g     F .text	00000012 .hidden __aeabi_dcmpgt
0800386c g     F .text	00000006 DMA1_Channel6_IRQHandler
08006c64 g     F .text	00000090 memchr
080086d8 g     F .text	00000198 _free_r
08003900 g     F .text	00000006 TIM3_IRQHandler
08003814 g     F .text	00000006 RCC_IRQHandler
08006698 g     F .text	0000000c __locale_mb_cur_max
080099b8 g     F .text	00000012 .hidden __aeabi_dcmpge
080038e8 g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08003844 g     F .text	00000006 DMA1_Channel1_IRQHandler
08003274 g     F .text	00000006 __get_PRIMASK
2000059c g     O .bss	00000004 __mlocale_changed
08009144 g     F .text	0000027a .hidden __aeabi_dsub
08003c40 g     F .text	00000020 TIM4_Check_Timeout
20000578 g     O .data	00000004 __malloc_sbrk_base
00000580 g       *ABS*	00000000 __RW_SIZE__
08009440 g     F .text	0000006a .hidden __floatundidf
0800720c g     F .text	000000b6 __lshift
080079f0 g     F .text	00000104 __ssprint_r
080039b0 g     F .text	00000006 EXTI15_10_IRQHandler
2000058c g     O .bss	00000004 TIM4_Expired
0800a5d8 g       *ABS*	00000000 __RW_LOAD_ADDR__
080039c8 g     F .text	00000048 SysTick_Run
080032ac g     F .text	00000004 __REVSH
08007014 g     F .text	00000140 __multiply
200005a8 g     O .bss	00000028 __malloc_current_mallinfo
080074e4 g     F .text	000000ba __d2b
0800333c g     F .text	0000002e Key_Wait_Key_Released
080093e0 g     F .text	00000022 .hidden __aeabi_i2d
0800a158 g       .rodata	00000000 __RO_BASE__
08009138  w    F .text	00000002 .hidden __aeabi_ldiv0
080038a4 g     F .text	00000032 EXTI9_5_IRQHandler
08009700 g     F .text	000001d0 .hidden __divdf3
08007634 g     F .text	00000046 __copybits
20000170 g     O .data	00000408 __malloc_av_
080094ac g     F .text	00000254 .hidden __muldf3
08006d9c g     F .text	00000002 __malloc_lock
080085d0 g     F .text	00000062 _calloc_r
08003af8 g     F .text	000000e4 TIM2_Delay
08003968 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
0800388c g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
08008940 g     F .text	0000009e memset
0800377c g     F .text	00000010 MemManage_Handler
200005d4 g     O .bss	00000004 __malloc_max_total_mem
200005d8 g       .bss	00000000 __ZI_LIMIT__
08008ec0 g     F .text	00000000 .hidden __aeabi_uidiv
080037ac g     F .text	00000010 SVC_Handler
08003a48 g     F .text	00000048 SysTick_OS_Tick
0800329c g     F .text	00000006 __set_CONTROL
080056ac g     F .text	00000f8a _dtoa_r
080066f4 g     F .text	0000056e _malloc_r
08009450 g     F .text	0000005a .hidden __aeabi_l2d
08003f3c g     F .text	00000042 Uart1_Send_String
08003f00 g     F .text	0000003a Uart1_Send_Byte
08003310 g     F .text	0000002a Key_Get_Pressed
08003c9c g     F .text	0000004c TIM3_Out_Init
0800348c g     F .text	00000012 LED_All_On
08003864 g     F .text	00000006 DMA1_Channel5_IRQHandler
0800383c g     F .text	00000006 EXTI4_IRQHandler
08008634 g     F .text	000000a2 _malloc_trim_r
08007754 g     F .text	00000000 strcmp
08003254 g     F .text	00000008 __get_MSP
0800a5d8 g       .rodata	00000000 __RO_LIMIT__
080098e0 g     F .text	0000007a .hidden __nedf2
20000588 g     O .bss	00000004 Key_Value
20000598 g     O .bss	00000004 _PathLocale
08004058 g     F .text	00000032 _vsprintf_r
08003854 g     F .text	00000006 DMA1_Channel3_IRQHandler
080066b8 g     F .text	00000012 setlocale
080032a8 g     F .text	00000004 __REV16
20000000 g     O .data	00000004 _impure_ptr
080038e0 g     F .text	00000006 TIM1_UP_IRQHandler
080066ac g     F .text	00000004 __locale_cjk_lang
08007af4 g     F .text	00000adc _svfiprintf_r
0000005c g       *ABS*	00000000 __ZI_SIZE__
080037ec g     F .text	00000006 WWDG_IRQHandler
0800325c g     F .text	00000006 __set_MSP
080073f4 g     F .text	00000042 __ulp
08003a38 g     F .text	0000000e SysTick_Stop
080038f8 g     F .text	00000006 TIM2_IRQHandler
08009a30 g     F .text	00000040 .hidden __aeabi_d2uiz
20000580 g       .bss	00000000 __ZI_BASE__
080066cc g     F .text	00000008 localeconv
080038d8 g     F .text	00000006 TIM1_BRK_IRQHandler
0800911c g     F .text	0000001a .hidden __aeabi_uidivmod
08003824 g     F .text	00000006 EXTI1_IRQHandler
0800326c g     F .text	00000006 __set_BASEPRI
0800997c g     F .text	00000012 .hidden __aeabi_dcmpeq
08003c60 g     F .text	00000022 TIM4_Stop
0800336c g     F .text	0000002e Key_Wait_Key_Pressed
08003e48 g     F .text	000000b8 Uart1_Init
080039b8 g     F .text	00000006 RTCAlarm_IRQHandler
080039a0 g     F .text	00000006 USART2_IRQHandler
2000057c g     O .data	00000004 __malloc_trim_threshold
080066a4 g     F .text	00000008 __locale_msgcharset
080032d8 g     F .text	00000008 __STREXH
08007308 g     F .text	000000ea __mdiff
080099e0 g     F .text	0000004e .hidden __aeabi_d2iz
080032c0 g     F .text	00000008 __LDREXH
08003958 g     F .text	00000006 I2C2_ER_IRQHandler
0800384c g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
20000594 g     O .bss	00000004 Uart1_Rx_In
08009138  w    F .text	00000002 .hidden __aeabi_idiv0
0800380c g     F .text	00000006 FLASH_IRQHandler
0800378c g     F .text	00000010 BusFault_Handler
08003970 g     F .text	00000030 USART1_IRQHandler
08003a20 g     F .text	0000000c SysTick_Get_Time
08007990 g     F .text	0000005e strlen
08003d64 g     F .text	000000e2 TIM4_Repeat_Interrupt_Enable
08003264 g     F .text	00000006 __get_BASEPRI
0800996c g     F .text	00000010 .hidden __aeabi_cdcmpeq
080098d0 g     F .text	0000008a .hidden __gedf2
08003ff8 g     F .text	00000018 Uart1_Get_Char
08003bdc g     F .text	00000062 TIM4_Repeat
08009a9c g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003948 g     F .text	00000006 I2C1_ER_IRQHandler
08003ce8 g     F .text	00000058 TIM3_Out_Freq_Generation
08009404 g     F .text	0000003a .hidden __aeabi_f2d
080032d0 g     F .text	00000008 __STREXB
08009144 g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
08006fa8 g     F .text	00000056 __lo0bits
0800360c g     F .text	00000032 Invalid_ISR
08003a10 g     F .text	00000010 SysTick_Check_Timeout
080039c0 g     F .text	00000006 USBWakeUp_IRQHandler
080066e4 g     F .text	00000010 free
08006e48 g     F .text	0000008c __multadd
08006e10 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__start-0xec>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	080037dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}
 8003040:	080037ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
 8003044:	080037f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
 8003048:	080037fd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
 800304c:	08003805 	stmdaeq	r0, {r0, r2, fp, ip, sp}
 8003050:	0800380d 	stmdaeq	r0, {r0, r2, r3, fp, ip, sp}
 8003054:	08003815 	stmdaeq	r0, {r0, r2, r4, fp, ip, sp}
 8003058:	0800381d 	stmdaeq	r0, {r0, r2, r3, r4, fp, ip, sp}
 800305c:	08003825 	stmdaeq	r0, {r0, r2, r5, fp, ip, sp}
 8003060:	0800382d 	stmdaeq	r0, {r0, r2, r3, r5, fp, ip, sp}
 8003064:	08003835 	stmdaeq	r0, {r0, r2, r4, r5, fp, ip, sp}
 8003068:	0800383d 	stmdaeq	r0, {r0, r2, r3, r4, r5, fp, ip, sp}
 800306c:	08003845 	stmdaeq	r0, {r0, r2, r6, fp, ip, sp}
 8003070:	0800384d 	stmdaeq	r0, {r0, r2, r3, r6, fp, ip, sp}
 8003074:	08003855 	stmdaeq	r0, {r0, r2, r4, r6, fp, ip, sp}
 8003078:	0800385d 	stmdaeq	r0, {r0, r2, r3, r4, r6, fp, ip, sp}
 800307c:	08003865 	stmdaeq	r0, {r0, r2, r5, r6, fp, ip, sp}
 8003080:	0800386d 	stmdaeq	r0, {r0, r2, r3, r5, r6, fp, ip, sp}
 8003084:	08003875 	stmdaeq	r0, {r0, r2, r4, r5, r6, fp, ip, sp}
 8003088:	0800387d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp}
	...
 800309c:	080038a5 	stmdaeq	r0, {r0, r2, r5, r7, fp, ip, sp}
 80030a0:	080038d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, fp, ip, sp}
 80030a4:	080038e1 	stmdaeq	r0, {r0, r5, r6, r7, fp, ip, sp}
 80030a8:	080038e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, fp, ip, sp}
 80030ac:	080038f1 	stmdaeq	r0, {r0, r4, r5, r6, r7, fp, ip, sp}
 80030b0:	080038f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, fp, ip, sp}
 80030b4:	08003901 	stmdaeq	r0, {r0, r8, fp, ip, sp}
 80030b8:	08003909 	stmdaeq	r0, {r0, r3, r8, fp, ip, sp}
 80030bc:	08003941 	stmdaeq	r0, {r0, r6, r8, fp, ip, sp}
 80030c0:	08003949 	stmdaeq	r0, {r0, r3, r6, r8, fp, ip, sp}
 80030c4:	08003951 	stmdaeq	r0, {r0, r4, r6, r8, fp, ip, sp}
 80030c8:	08003959 	stmdaeq	r0, {r0, r3, r4, r6, r8, fp, ip, sp}
 80030cc:	08003961 	stmdaeq	r0, {r0, r5, r6, r8, fp, ip, sp}
 80030d0:	08003969 	stmdaeq	r0, {r0, r3, r5, r6, r8, fp, ip, sp}
 80030d4:	08003971 	stmdaeq	r0, {r0, r4, r5, r6, r8, fp, ip, sp}
 80030d8:	080039a1 	stmdaeq	r0, {r0, r5, r7, r8, fp, ip, sp}
 80030dc:	080039a9 	stmdaeq	r0, {r0, r3, r5, r7, r8, fp, ip, sp}
 80030e0:	080039b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, fp, ip, sp}
 80030e4:	080039b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, fp, ip, sp}
 80030e8:	080039c1 	stmdaeq	r0, {r0, r6, r7, r8, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f000 f9c8 	bl	80034b4 <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f000 ff1d 	bl	8003f80 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f000 ff11 	bl	8003f80 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RW_LOAD_ADDR__+0x815830>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RW_LOAD_ADDR__+0x1606c5c>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f000 fa43 	bl	8003650 <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	0800a5d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, sp, pc}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000580 	andcs	r0, r0, r0, lsl #11
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	200005d8 	ldrdcs	r0, [r0], -r8
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80031ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031f4:	2201      	movs	r2, #1
 80031f6:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 80031f8:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 80031fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 80031fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003202:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003206:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003208:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800320a:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800320c:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 800320e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003212:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003214:	680a      	ldr	r2, [r1, #0]
 8003216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800321a:	0192      	lsls	r2, r2, #6
 800321c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003220:	d5f8      	bpl.n	8003214 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003226:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800322a:	6811      	ldr	r1, [r2, #0]
 800322c:	f021 0103 	bic.w	r1, r1, #3
 8003230:	f041 0102 	orr.w	r1, r1, #2
 8003234:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	f022 0203 	bic.w	r2, r2, #3
 800323c:	f042 0202 	orr.w	r2, r2, #2
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	4770      	bx	lr

08003244 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003244:	f3ef 8009 	mrs	r0, PSP
 8003248:	4600      	mov	r0, r0
 800324a:	4770      	bx	lr

0800324c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 800324c:	f380 8809 	msr	PSP, r0
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003254:	f3ef 8008 	mrs	r0, MSP
 8003258:	4600      	mov	r0, r0
 800325a:	4770      	bx	lr

0800325c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 800325c:	f380 8808 	msr	MSP, r0
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop

08003264 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003264:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800326c:	f380 8811 	msr	BASEPRI, r0
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003274:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800327c:	f380 8810 	msr	PRIMASK, r0
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003284:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop

0800328c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800328c:	f380 8813 	msr	FAULTMASK, r0
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003294:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800329c:	f380 8814 	msr	CONTROL, r0
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	ba00      	rev	r0, r0
  return(result);
}
 80032a6:	4770      	bx	lr

080032a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	ba40      	rev16	r0, r0
  return(result);
}
 80032aa:	4770      	bx	lr

080032ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	bac0      	revsh	r0, r0
  return(result);
}
 80032ae:	4770      	bx	lr

080032b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80032b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80032bc:	b2c0      	uxtb	r0, r0
 80032be:	4770      	bx	lr

080032c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80032c4:	b280      	uxth	r0, r0
 80032c6:	4770      	bx	lr

080032c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80032d4:	4618      	mov	r0, r3
   return(result);
}
 80032d6:	4770      	bx	lr

080032d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80032dc:	4618      	mov	r0, r3
   return(result);
}
 80032de:	4770      	bx	lr

080032e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80032e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80032f0:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80032f2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80032f6:	f041 0108 	orr.w	r1, r1, #8
 80032fa:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 80032fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003306:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop

08003310 <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003310:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003314:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003318:	6888      	ldr	r0, [r1, #8]
 800331a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800331e:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 8003322:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003326:	688a      	ldr	r2, [r1, #8]
 8003328:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 800332c:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003330:	4290      	cmp	r0, r2
 8003332:	d1f1      	bne.n	8003318 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003334:	3b01      	subs	r3, #1
 8003336:	d1f6      	bne.n	8003326 <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop

0800333c <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800333c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003340:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8003344:	6881      	ldr	r1, [r0, #8]
 8003346:	f644 6320 	movw	r3, #20000	; 0x4e20
 800334a:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 800334e:	f3c1 1181 	ubfx	r1, r1, #6, #2
 8003352:	6882      	ldr	r2, [r0, #8]
 8003354:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003358:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800335c:	4291      	cmp	r1, r2
 800335e:	d1f1      	bne.n	8003344 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003360:	3b01      	subs	r3, #1
 8003362:	d1f6      	bne.n	8003352 <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003364:	2900      	cmp	r1, #0
 8003366:	d1ed      	bne.n	8003344 <Key_Wait_Key_Released+0x8>
}
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop

0800336c <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 800336c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003370:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003374:	6888      	ldr	r0, [r1, #8]
 8003376:	f644 6320 	movw	r3, #20000	; 0x4e20
 800337a:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800337e:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003382:	688a      	ldr	r2, [r1, #8]
 8003384:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003388:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 800338c:	4290      	cmp	r0, r2
 800338e:	d1f1      	bne.n	8003374 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 8003390:	3b01      	subs	r3, #1
 8003392:	d1f6      	bne.n	8003382 <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 8003394:	2800      	cmp	r0, #0
 8003396:	d0ed      	beq.n	8003374 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 800339c:	b410      	push	{r4}
	if(en)
 800339e:	b9b0      	cbnz	r0, 80033ce <Key_ISR_Enable+0x32>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80033a0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80033a4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80033a8:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
	}

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
 80033ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033b0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 80033b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033b8:	699a      	ldr	r2, [r3, #24]
 80033ba:	f022 0208 	bic.w	r2, r2, #8
 80033be:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	f022 0201 	bic.w	r2, r2, #1
 80033c6:	619a      	str	r2, [r3, #24]
	}
}
 80033c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033cc:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 80033ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80033d6:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 80033dc:	f042 0208 	orr.w	r2, r2, #8
 80033e0:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);
 80033e2:	699a      	ldr	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033e4:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);
 80033e8:	f042 0201 	orr.w	r2, r2, #1
 80033ec:	619a      	str	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033ee:	680b      	ldr	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80033f0:	2200      	movs	r2, #0
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 80033f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80033f6:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 80033fa:	600b      	str	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80033fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003400:	68d1      	ldr	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003402:	f44f 6380 	mov.w	r3, #1024	; 0x400
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003406:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800340a:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 800340e:	60d1      	str	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003410:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003414:	68dc      	ldr	r4, [r3, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003416:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800341a:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
		EXTI->PR = (0x3<<6);
 800341e:	20c0      	movs	r0, #192	; 0xc0
 8003420:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003424:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003428:	60dc      	str	r4, [r3, #12]
		EXTI->PR = (0x3<<6);
 800342a:	6158      	str	r0, [r3, #20]
 800342c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
		NVIC_ClearPendingIRQ((IRQn_Type)23);
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);
 8003430:	6818      	ldr	r0, [r3, #0]
 8003432:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 8003436:	6018      	str	r0, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003438:	6011      	str	r1, [r2, #0]
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,0);
	}
}
 800343a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003440:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003444:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003448:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 800344a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800344e:	f041 0108 	orr.w	r1, r1, #8
 8003452:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8003454:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800345e:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003462:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800346a:	60da      	str	r2, [r3, #12]
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop

08003470 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003470:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003474:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	43c0      	mvns	r0, r0
 800347c:	f000 0003 	and.w	r0, r0, #3
 8003480:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003484:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003488:	60da      	str	r2, [r3, #12]
 800348a:	4770      	bx	lr

0800348c <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 800348c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003490:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800349a:	60da      	str	r2, [r3, #12]
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop

080034a0 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 80034a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80034a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80034ae:	60da      	str	r2, [r3, #12]
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop

080034b4 <Main>:
extern volatile int Uart1_Rx_In;
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
 80034b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034b8:	b083      	sub	sp, #12
#include "device_driver.h"

static void Sys_Init(void)
{
	Clock_Init();
 80034ba:	f7ff fe97 	bl	80031ec <Clock_Init>
	LED_Init();
 80034be:	f7ff ffbf 	bl	8003440 <LED_Init>
	Uart_Init(115200);
 80034c2:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80034c6:	f000 fcbf 	bl	8003e48 <Uart1_Init>
	Key_Poll_Init();
 80034ca:	f7ff ff0d 	bl	80032e8 <Key_Poll_Init>

	SCB->VTOR = 0x08003000;
 80034ce:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80034d2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80034d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80034da:	f6c0 0200 	movt	r2, #2048	; 0x800
	SCB->SHCSR = 0;
 80034de:	2700      	movs	r7, #0
void Main(void)
{
	int d = 1;

	Sys_Init();
	Uart1_Printf("Timer Interrupt Test\n");
 80034e0:	f24a 20e8 	movw	r0, #41704	; 0xa2e8
	Clock_Init();
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();

	SCB->VTOR = 0x08003000;
 80034e4:	609a      	str	r2, [r3, #8]
void Main(void)
{
	int d = 1;

	Sys_Init();
	Uart1_Printf("Timer Interrupt Test\n");
 80034e6:	f6c0 0000 	movt	r0, #2048	; 0x800
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();

	SCB->VTOR = 0x08003000;
	SCB->SHCSR = 0;
 80034ea:	625f      	str	r7, [r3, #36]	; 0x24
void Main(void)
{
	int d = 1;

	Sys_Init();
	Uart1_Printf("Timer Interrupt Test\n");
 80034ec:	f000 fd48 	bl	8003f80 <Uart1_Printf>

	Key_ISR_Enable(1);
 80034f0:	2001      	movs	r0, #1
 80034f2:	f7ff ff53 	bl	800339c <Key_ISR_Enable>
	Uart1_RX_Interrupt_Enable(1);
 80034f6:	2001      	movs	r0, #1
 80034f8:	f000 fd8a 	bl	8004010 <Uart1_RX_Interrupt_Enable>
 80034fc:	f240 5588 	movw	r5, #1416	; 0x588
	TIM4_Repeat_Interrupt_Enable(1, 200);
 8003500:	2001      	movs	r0, #1
 8003502:	21c8      	movs	r1, #200	; 0xc8
 8003504:	f240 5494 	movw	r4, #1428	; 0x594
 8003508:	f000 fc2c 	bl	8003d64 <TIM4_Repeat_Interrupt_Enable>
 800350c:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8003510:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8003514:	f240 5990 	movw	r9, #1424	; 0x590
 8003518:	f240 568c 	movw	r6, #1420	; 0x58c
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
	int d = 1;
 800351c:	2301      	movs	r3, #1
	Uart1_RX_Interrupt_Enable(1);
	TIM4_Repeat_Interrupt_Enable(1, 200);

	for(;;)
	{
		if(Key_Value)
 800351e:	46a8      	mov	r8, r5
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 8003520:	46a2      	mov	sl, r4
 8003522:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8003526:	f2c2 0600 	movt	r6, #8192	; 0x2000
extern volatile int Uart1_Rx_Data;
extern volatile int TIM4_Expired;

void Main(void)
{
	int d = 1;
 800352a:	9301      	str	r3, [sp, #4]
 800352c:	e005      	b.n	800353a <Main+0x86>
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 800352e:	6822      	ldr	r2, [r4, #0]
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 8003530:	f2c2 0b00 	movt	fp, #8192	; 0x2000
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 8003534:	b9aa      	cbnz	r2, 8003562 <Main+0xae>
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 8003536:	6832      	ldr	r2, [r6, #0]
 8003538:	bb02      	cbnz	r2, 800357c <Main+0xc8>
	Uart1_RX_Interrupt_Enable(1);
	TIM4_Repeat_Interrupt_Enable(1, 200);

	for(;;)
	{
		if(Key_Value)
 800353a:	682a      	ldr	r2, [r5, #0]
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 800353c:	f240 5b8c 	movw	fp, #1420	; 0x58c
	Uart1_RX_Interrupt_Enable(1);
	TIM4_Repeat_Interrupt_Enable(1, 200);

	for(;;)
	{
		if(Key_Value)
 8003540:	2a00      	cmp	r2, #0
 8003542:	d0f4      	beq.n	800352e <Main+0x7a>
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
 8003544:	f24a 3000 	movw	r0, #41728	; 0xa300
 8003548:	f8d8 1000 	ldr.w	r1, [r8]
 800354c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003550:	f000 fd16 	bl	8003f80 <Uart1_Printf>
			Key_Value = 0;
 8003554:	f8c8 7000 	str.w	r7, [r8]
		}

	    if(Uart1_Rx_In)
 8003558:	6822      	ldr	r2, [r4, #0]
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
			Uart1_Rx_In = 0;
	    }

	    if(TIM4_Expired)
 800355a:	f2c2 0b00 	movt	fp, #8192	; 0x2000
		{
			Uart1_Printf("KEY=%d\n", Key_Value);
			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 800355e:	2a00      	cmp	r2, #0
 8003560:	d0e9      	beq.n	8003536 <Main+0x82>
	    {
			Uart1_Printf("RX Data=%c\n", Uart1_Rx_Data);
 8003562:	f24a 3008 	movw	r0, #41736	; 0xa308
 8003566:	f8d9 1000 	ldr.w	r1, [r9]
 800356a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800356e:	f000 fd07 	bl	8003f80 <Uart1_Printf>
			Uart1_Rx_In = 0;
 8003572:	f8ca 7000 	str.w	r7, [sl]
	    }

	    if(TIM4_Expired)
 8003576:	6832      	ldr	r2, [r6, #0]
 8003578:	2a00      	cmp	r2, #0
 800357a:	d0de      	beq.n	800353a <Main+0x86>
	    {
			LED_Display(d^=0x3);
 800357c:	9b01      	ldr	r3, [sp, #4]
 800357e:	f083 0303 	eor.w	r3, r3, #3
 8003582:	4618      	mov	r0, r3
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	f7ff ff73 	bl	8003470 <LED_Display>
			TIM4_Expired = 0;
 800358a:	f8cb 7000 	str.w	r7, [fp]
 800358e:	e7d4      	b.n	800353a <Main+0x86>

08003590 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003590:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003592:	f240 5380 	movw	r3, #1408	; 0x580
 8003596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800359a:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 800359c:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 800359e:	b181      	cbz	r1, 80035c2 <_sbrk+0x32>
 80035a0:	4c0b      	ldr	r4, [pc, #44]	; (80035d0 <_sbrk+0x40>)
 80035a2:	4608      	mov	r0, r1
 80035a4:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 80035a8:	3207      	adds	r2, #7
 80035aa:	4402      	add	r2, r0
 80035ac:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80035b0:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 80035b4:	428a      	cmp	r2, r1

	heap = nextHeap;
 80035b6:	bf34      	ite	cc
 80035b8:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 80035ba:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 80035bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035c0:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80035c2:	4903      	ldr	r1, [pc, #12]	; (80035d0 <_sbrk+0x40>)
 80035c4:	f021 0107 	bic.w	r1, r1, #7
 80035c8:	6019      	str	r1, [r3, #0]
 80035ca:	4608      	mov	r0, r1
 80035cc:	e7ec      	b.n	80035a8 <_sbrk+0x18>
 80035ce:	bf00      	nop
 80035d0:	200005df 	ldrdcs	r0, [r0], -pc	; <UNPREDICTABLE>

080035d4 <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80035d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035d6:	2300      	movs	r3, #0
 80035d8:	4d0b      	ldr	r5, [pc, #44]	; (8003608 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 80035da:	b083      	sub	sp, #12
 80035dc:	4606      	mov	r6, r0
 80035de:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035e0:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80035e2:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80035e6:	f24a 3014 	movw	r0, #41748	; 0xa314
 80035ea:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80035ee:	9200      	str	r2, [sp, #0]
 80035f0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035f4:	4622      	mov	r2, r4
 80035f6:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035f8:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 80035fa:	f000 fcc1 	bl	8003f80 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 80035fe:	2c08      	cmp	r4, #8
 8003600:	4623      	mov	r3, r4
 8003602:	d1ee      	bne.n	80035e2 <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 8003604:	b003      	add	sp, #12
 8003606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003608:	0800a154 	stmdaeq	r0, {r2, r4, r6, r8, sp, pc}

0800360c <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 800360c:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 800360e:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003612:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003616:	6861      	ldr	r1, [r4, #4]
 8003618:	f24a 3028 	movw	r0, #41768	; 0xa328
 800361c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003620:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003624:	f000 fcac 	bl	8003f80 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003628:	6861      	ldr	r1, [r4, #4]
 800362a:	f24a 3040 	movw	r0, #41792	; 0xa340
 800362e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003632:	3910      	subs	r1, #16
 8003634:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003638:	f000 fca2 	bl	8003f80 <Uart1_Printf>
 800363c:	e7fe      	b.n	800363c <Invalid_ISR+0x30>
 800363e:	bf00      	nop

08003640 <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8003640:	f24a 3054 	movw	r0, #41812	; 0xa354
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 8003644:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 8003646:	f6c0 0000 	movt	r0, #2048	; 0x800
 800364a:	f000 fc99 	bl	8003f80 <Uart1_Printf>
 800364e:	e7fe      	b.n	800364e <NMI_Handler+0xe>

08003650 <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003650:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 8003652:	f24a 305c 	movw	r0, #41820	; 0xa35c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003656:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 8003658:	f6c0 0000 	movt	r0, #2048	; 0x800
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 800365c:	4616      	mov	r6, r2
 800365e:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 8003660:	f000 fc8e 	bl	8003f80 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003664:	f24a 306c 	movw	r0, #41836	; 0xa36c
 8003668:	4629      	mov	r1, r5
 800366a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800366e:	f000 fc87 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 8003672:	f24a 3084 	movw	r0, #41860	; 0xa384
 8003676:	4621      	mov	r1, r4
 8003678:	f6c0 0000 	movt	r0, #2048	; 0x800
 800367c:	f000 fc80 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8003680:	f24a 3090 	movw	r0, #41872	; 0xa390
 8003684:	4631      	mov	r1, r6
 8003686:	f6c0 0000 	movt	r0, #2048	; 0x800
 800368a:	f000 fc79 	bl	8003f80 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 800368e:	230f      	movs	r3, #15
 8003690:	f2cf 0300 	movt	r3, #61440	; 0xf000
 8003694:	2209      	movs	r2, #9
 8003696:	402b      	ands	r3, r5
 8003698:	f2cf 0200 	movt	r2, #61440	; 0xf000
 800369c:	4293      	cmp	r3, r2
 800369e:	d050      	beq.n	8003742 <HardFault_Handler+0xf2>
 80036a0:	220d      	movs	r2, #13
 80036a2:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d059      	beq.n	800375e <HardFault_Handler+0x10e>
 80036aa:	2201      	movs	r2, #1
 80036ac:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80036b0:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 80036b2:	bf04      	itt	eq
 80036b4:	f24a 309c 	movweq	r0, #41884	; 0xa39c
 80036b8:	f6c0 0000 	movteq	r0, #2048	; 0x800
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 80036bc:	d045      	beq.n	800374a <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 80036be:	f24a 4020 	movw	r0, #42016	; 0xa420
 80036c2:	f005 010f 	and.w	r1, r5, #15
 80036c6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036ca:	f000 fc59 	bl	8003f80 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 80036ce:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 80036d2:	f2ce 0400 	movt	r4, #57344	; 0xe000
 80036d6:	f24a 404c 	movw	r0, #42060	; 0xa44c
 80036da:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80036dc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036e0:	f000 fc4e 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 80036e4:	f24a 405c 	movw	r0, #42076	; 0xa45c
 80036e8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80036ea:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036ee:	f000 fc47 	bl	8003f80 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 80036f2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80036f4:	f24a 407c 	movw	r0, #42108	; 0xa47c
 80036f8:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80036fc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003700:	f000 fc3e 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 8003704:	f24a 4090 	movw	r0, #42128	; 0xa490
 8003708:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800370a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800370e:	f000 fc37 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 8003712:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003714:	f24a 40a0 	movw	r0, #42144	; 0xa4a0
 8003718:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 800371c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003720:	f000 fc2e 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 8003724:	f24a 40b4 	movw	r0, #42164	; 0xa4b4
 8003728:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800372a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800372e:	f000 fc27 	bl	8003f80 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 8003732:	f24a 40c4 	movw	r0, #42180	; 0xa4c4
 8003736:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003738:	f6c0 0000 	movt	r0, #2048	; 0x800
 800373c:	f000 fc20 	bl	8003f80 <Uart1_Printf>
 8003740:	e7fe      	b.n	8003740 <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 8003742:	f24a 30c4 	movw	r0, #41924	; 0xa3c4
 8003746:	f6c0 0000 	movt	r0, #2048	; 0x800
 800374a:	f000 fc19 	bl	8003f80 <Uart1_Printf>
 800374e:	f24a 30c0 	movw	r0, #41920	; 0xa3c0
 8003752:	4621      	mov	r1, r4
 8003754:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003758:	f7ff ff3c 	bl	80035d4 <Stack_Dump>
 800375c:	e7b7      	b.n	80036ce <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 800375e:	f24a 30f0 	movw	r0, #41968	; 0xa3f0
 8003762:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003766:	f000 fc0b 	bl	8003f80 <Uart1_Printf>
 800376a:	f24a 401c 	movw	r0, #42012	; 0xa41c
 800376e:	4631      	mov	r1, r6
 8003770:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003774:	f7ff ff2e 	bl	80035d4 <Stack_Dump>
 8003778:	e7a9      	b.n	80036ce <HardFault_Handler+0x7e>
 800377a:	bf00      	nop

0800377c <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 800377c:	f24a 40e8 	movw	r0, #42216	; 0xa4e8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003780:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 8003782:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003786:	f000 fbfb 	bl	8003f80 <Uart1_Printf>
 800378a:	e7fe      	b.n	800378a <MemManage_Handler+0xe>

0800378c <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 800378c:	f24a 5004 	movw	r0, #42244	; 0xa504
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 8003790:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 8003792:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003796:	f000 fbf3 	bl	8003f80 <Uart1_Printf>
 800379a:	e7fe      	b.n	800379a <BusFault_Handler+0xe>

0800379c <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 800379c:	f24a 5010 	movw	r0, #42256	; 0xa510
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80037a0:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 80037a2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037a6:	f000 fbeb 	bl	8003f80 <Uart1_Printf>
 80037aa:	e7fe      	b.n	80037aa <UsageFault_Handler+0xe>

080037ac <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 80037ac:	f24a 5020 	movw	r0, #42272	; 0xa520
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 80037b0:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 80037b2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037b6:	f000 fbe3 	bl	8003f80 <Uart1_Printf>
 80037ba:	e7fe      	b.n	80037ba <SVC_Handler+0xe>

080037bc <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 80037bc:	f24a 502c 	movw	r0, #42284	; 0xa52c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 80037c0:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 80037c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037c6:	f000 fbdb 	bl	8003f80 <Uart1_Printf>
 80037ca:	e7fe      	b.n	80037ca <DebugMon_Handler+0xe>

080037cc <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 80037cc:	f24a 503c 	movw	r0, #42300	; 0xa53c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 80037d0:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 80037d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037d6:	f000 fbd3 	bl	8003f80 <Uart1_Printf>
 80037da:	e7fe      	b.n	80037da <PendSV_Handler+0xe>

080037dc <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 80037dc:	f240 5384 	movw	r3, #1412	; 0x584
 80037e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037e4:	2201      	movs	r2, #1
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop

080037ec <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 80037ec:	b508      	push	{r3, lr}
  Invalid_ISR();
 80037ee:	f7ff ff0d 	bl	800360c <Invalid_ISR>
 80037f2:	bf00      	nop

080037f4 <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 80037f4:	b508      	push	{r3, lr}
  Invalid_ISR();
 80037f6:	f7ff ff09 	bl	800360c <Invalid_ISR>
 80037fa:	bf00      	nop

080037fc <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 80037fc:	b508      	push	{r3, lr}
  Invalid_ISR();
 80037fe:	f7ff ff05 	bl	800360c <Invalid_ISR>
 8003802:	bf00      	nop

08003804 <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 8003804:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003806:	f7ff ff01 	bl	800360c <Invalid_ISR>
 800380a:	bf00      	nop

0800380c <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 800380c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800380e:	f7ff fefd 	bl	800360c <Invalid_ISR>
 8003812:	bf00      	nop

08003814 <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 8003814:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003816:	f7ff fef9 	bl	800360c <Invalid_ISR>
 800381a:	bf00      	nop

0800381c <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 800381c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800381e:	f7ff fef5 	bl	800360c <Invalid_ISR>
 8003822:	bf00      	nop

08003824 <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003824:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003826:	f7ff fef1 	bl	800360c <Invalid_ISR>
 800382a:	bf00      	nop

0800382c <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 800382c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800382e:	f7ff feed 	bl	800360c <Invalid_ISR>
 8003832:	bf00      	nop

08003834 <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003834:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003836:	f7ff fee9 	bl	800360c <Invalid_ISR>
 800383a:	bf00      	nop

0800383c <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 800383c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800383e:	f7ff fee5 	bl	800360c <Invalid_ISR>
 8003842:	bf00      	nop

08003844 <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003844:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003846:	f7ff fee1 	bl	800360c <Invalid_ISR>
 800384a:	bf00      	nop

0800384c <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 800384c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800384e:	f7ff fedd 	bl	800360c <Invalid_ISR>
 8003852:	bf00      	nop

08003854 <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003854:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003856:	f7ff fed9 	bl	800360c <Invalid_ISR>
 800385a:	bf00      	nop

0800385c <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 800385c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800385e:	f7ff fed5 	bl	800360c <Invalid_ISR>
 8003862:	bf00      	nop

08003864 <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003864:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003866:	f7ff fed1 	bl	800360c <Invalid_ISR>
 800386a:	bf00      	nop

0800386c <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 800386c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800386e:	f7ff fecd 	bl	800360c <Invalid_ISR>
 8003872:	bf00      	nop

08003874 <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003874:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003876:	f7ff fec9 	bl	800360c <Invalid_ISR>
 800387a:	bf00      	nop

0800387c <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 800387c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800387e:	f7ff fec5 	bl	800360c <Invalid_ISR>
 8003882:	bf00      	nop

08003884 <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003884:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003886:	f7ff fec1 	bl	800360c <Invalid_ISR>
 800388a:	bf00      	nop

0800388c <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 800388c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800388e:	f7ff febd 	bl	800360c <Invalid_ISR>
 8003892:	bf00      	nop

08003894 <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003894:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003896:	f7ff feb9 	bl	800360c <Invalid_ISR>
 800389a:	bf00      	nop

0800389c <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 800389c:	b508      	push	{r3, lr}
  Invalid_ISR();
 800389e:	f7ff feb5 	bl	800360c <Invalid_ISR>
 80038a2:	bf00      	nop

080038a4 <EXTI9_5_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
 80038a4:	b430      	push	{r4, r5}
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 80038a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038aa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80038ae:	695d      	ldr	r5, [r3, #20]
 80038b0:	f240 5284 	movw	r2, #1412	; 0x584
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80038b4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80038b8:	f3c5 1581 	ubfx	r5, r5, #6, #2

	EXTI->PR = 0x3<<6;
 80038bc:	24c0      	movs	r4, #192	; 0xc0
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 80038be:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80038c2:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80038c6:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80038ca:	6055      	str	r5, [r2, #4]

	EXTI->PR = 0x3<<6;
 80038cc:	615c      	str	r4, [r3, #20]
 80038ce:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(23);
}
 80038d2:	bc30      	pop	{r4, r5}
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop

080038d8 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 80038d8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038da:	f7ff fe97 	bl	800360c <Invalid_ISR>
 80038de:	bf00      	nop

080038e0 <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 80038e0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038e2:	f7ff fe93 	bl	800360c <Invalid_ISR>
 80038e6:	bf00      	nop

080038e8 <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 80038e8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038ea:	f7ff fe8f 	bl	800360c <Invalid_ISR>
 80038ee:	bf00      	nop

080038f0 <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 80038f0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038f2:	f7ff fe8b 	bl	800360c <Invalid_ISR>
 80038f6:	bf00      	nop

080038f8 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 80038f8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80038fa:	f7ff fe87 	bl	800360c <Invalid_ISR>
 80038fe:	bf00      	nop

08003900 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003900:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003902:	f7ff fe83 	bl	800360c <Invalid_ISR>
 8003906:	bf00      	nop

08003908 <TIM4_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
 8003908:	b430      	push	{r4, r5}
	Macro_Clear_Bit(TIM4->SR, 0);
 800390a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800390e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003912:	8a0b      	ldrh	r3, [r1, #16]
 8003914:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	041b      	lsls	r3, r3, #16
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 800391e:	f240 5284 	movw	r2, #1412	; 0x584
 8003922:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8003926:	2401      	movs	r4, #1
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003928:	0c1b      	lsrs	r3, r3, #16
 800392a:	f2ce 0000 	movt	r0, #57344	; 0xe000
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 800392e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003932:	820b      	strh	r3, [r1, #16]
 8003934:	f8c0 5180 	str.w	r5, [r0, #384]	; 0x180
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003938:	6094      	str	r4, [r2, #8]
}
 800393a:	bc30      	pop	{r4, r5}
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop

08003940 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003940:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003942:	f7ff fe63 	bl	800360c <Invalid_ISR>
 8003946:	bf00      	nop

08003948 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003948:	b508      	push	{r3, lr}
  Invalid_ISR();
 800394a:	f7ff fe5f 	bl	800360c <Invalid_ISR>
 800394e:	bf00      	nop

08003950 <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003950:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003952:	f7ff fe5b 	bl	800360c <Invalid_ISR>
 8003956:	bf00      	nop

08003958 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003958:	b508      	push	{r3, lr}
  Invalid_ISR();
 800395a:	f7ff fe57 	bl	800360c <Invalid_ISR>
 800395e:	bf00      	nop

08003960 <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003960:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003962:	f7ff fe53 	bl	800360c <Invalid_ISR>
 8003966:	bf00      	nop

08003968 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003968:	b508      	push	{r3, lr}
  Invalid_ISR();
 800396a:	f7ff fe4f 	bl	800360c <Invalid_ISR>
 800396e:	bf00      	nop

08003970 <USART1_IRQHandler>:
 *******************************************************************************/
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
 8003970:	b410      	push	{r4}
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003972:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003976:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800397a:	889c      	ldrh	r4, [r3, #4]
 800397c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003980:	f240 5384 	movw	r3, #1412	; 0x584
 8003984:	b2e4      	uxtb	r4, r4
 8003986:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Uart1_Rx_In = 1;
 800398a:	2001      	movs	r0, #1
 800398c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003990:	2120      	movs	r1, #32
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003992:	60dc      	str	r4, [r3, #12]
	Uart1_Rx_In = 1;
 8003994:	6118      	str	r0, [r3, #16]
 8003996:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184
	NVIC_ClearPendingIRQ(37);
}
 800399a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 80039a0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039a2:	f7ff fe33 	bl	800360c <Invalid_ISR>
 80039a6:	bf00      	nop

080039a8 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 80039a8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039aa:	f7ff fe2f 	bl	800360c <Invalid_ISR>
 80039ae:	bf00      	nop

080039b0 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 80039b0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039b2:	f7ff fe2b 	bl	800360c <Invalid_ISR>
 80039b6:	bf00      	nop

080039b8 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 80039b8:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039ba:	f7ff fe27 	bl	800360c <Invalid_ISR>
 80039be:	bf00      	nop

080039c0 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 80039c0:	b508      	push	{r3, lr}
  Invalid_ISR();
 80039c2:	f7ff fe23 	bl	800360c <Invalid_ISR>
 80039c6:	bf00      	nop

080039c8 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 80039c8:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 80039ca:	f24e 0410 	movw	r4, #57360	; 0xe010
 80039ce:	f2ce 0400 	movt	r4, #57344	; 0xe000
 80039d2:	2500      	movs	r5, #0
 80039d4:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 80039d6:	f005 fcf3 	bl	80093c0 <__aeabi_ui2d>
 80039da:	a30b      	add	r3, pc, #44	; (adr r3, 8003a08 <SysTick_Run+0x40>)
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f005 fd64 	bl	80094ac <__aeabi_dmul>
 80039e4:	2300      	movs	r3, #0
 80039e6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80039ea:	2200      	movs	r2, #0
 80039ec:	f005 fbac 	bl	8009148 <__adddf3>
 80039f0:	f006 f81e 	bl	8009a30 <__aeabi_d2uiz>
 80039f4:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 80039f6:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	6023      	str	r3, [r4, #0]
 8003a00:	bd38      	pop	{r3, r4, r5, pc}
 8003a02:	bf00      	nop
 8003a04:	f3af 8000 	nop.w
 8003a08:	00000000 	andeq	r0, r0, r0
 8003a0c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003a10 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003a10:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a14:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a18:	6818      	ldr	r0, [r3, #0]
}
 8003a1a:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003a1e:	4770      	bx	lr

08003a20 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003a20:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a24:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a28:	6898      	ldr	r0, [r3, #8]
}
 8003a2a:	4770      	bx	lr

08003a2c <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003a2c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a30:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a34:	6858      	ldr	r0, [r3, #4]
}
 8003a36:	4770      	bx	lr

08003a38 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8003a38:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a3c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop

08003a48 <SysTick_OS_Tick>:
}

void SysTick_OS_Tick(unsigned int msec)
{
 8003a48:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8003a4a:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003a4e:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003a52:	2302      	movs	r3, #2
 8003a54:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003a56:	f005 fcb3 	bl	80093c0 <__aeabi_ui2d>
 8003a5a:	a30b      	add	r3, pc, #44	; (adr r3, 8003a88 <SysTick_OS_Tick+0x40>)
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f005 fd24 	bl	80094ac <__aeabi_dmul>
 8003a64:	2300      	movs	r3, #0
 8003a66:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f005 fb6c 	bl	8009148 <__adddf3>
 8003a70:	f005 ffde 	bl	8009a30 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 8003a74:	2300      	movs	r3, #0
}

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003a76:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8003a78:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8003a7a:	6823      	ldr	r3, [r4, #0]
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	6023      	str	r3, [r4, #0]
 8003a82:	bd10      	pop	{r4, pc}
 8003a84:	f3af 8000 	nop.w
 8003a88:	00000000 	andeq	r0, r0, r0
 8003a8c:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003a90 <TIM2_Stopwatch_Start>:
#define TIM3_FREQ 	  		(8000000) 	      	// Hz
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
 8003a90:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003a92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003a96:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003a9a:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003a9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aa0:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003aa4:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003aa6:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003aaa:	f64f 71ff 	movw	r1, #65535	; 0xffff
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003aae:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003ab0:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003ab2:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003ab4:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003ab6:	8a9a      	ldrh	r2, [r3, #20]
 8003ab8:	b292      	uxth	r2, r2
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003ac0:	881a      	ldrh	r2, [r3, #0]
 8003ac2:	b292      	uxth	r2, r2
 8003ac4:	f042 0201 	orr.w	r2, r2, #1
 8003ac8:	801a      	strh	r2, [r3, #0]
}
 8003aca:	bc30      	pop	{r4, r5}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop

08003ad0 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003ad0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ad4:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003ad6:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003ada:	f023 0301 	bic.w	r3, r3, #1
 8003ade:	041b      	lsls	r3, r3, #16
 8003ae0:	0c1b      	lsrs	r3, r3, #16
 8003ae2:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003ae4:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8003ae6:	f2c0 0113 	movt	r1, #19
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8003af0:	fb00 1003 	mla	r0, r0, r3, r1
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop

08003af8 <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003af8:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003afa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003afe:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003b02:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b08:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 8003b0a:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b0e:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b12:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003b16:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003b18:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003b1a:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003b1c:	8591      	strh	r1, [r2, #44]	; 0x2c
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003b1e:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b20:	8a93      	ldrh	r3, [r2, #20]
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003b22:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b26:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b28:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b30:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b34:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b36:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b3a:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b3c:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003b46:	bf18      	it	ne
 8003b48:	2100      	movne	r1, #0
 8003b4a:	d015      	beq.n	8003b78 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003b4c:	8a93      	ldrh	r3, [r2, #20]
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003b56:	8a13      	ldrh	r3, [r2, #16]
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	041b      	lsls	r3, r3, #16
 8003b5e:	0c1b      	lsrs	r3, r3, #16
 8003b60:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003b62:	8813      	ldrh	r3, [r2, #0]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003b6c:	8a13      	ldrh	r3, [r2, #16]
 8003b6e:	07dd      	lsls	r5, r3, #31
 8003b70:	d5fc      	bpl.n	8003b6c <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003b72:	3101      	adds	r1, #1
 8003b74:	42a1      	cmp	r1, r4
 8003b76:	d1e9      	bne.n	8003b4c <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003b78:	f248 0301 	movw	r3, #32769	; 0x8001
 8003b7c:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003b80:	fba3 2300 	umull	r2, r3, r3, r0
 8003b84:	0bdb      	lsrs	r3, r3, #15
 8003b86:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003b8a:	1ac2      	subs	r2, r0, r3
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b92:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003b94:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003b96:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003b98:	b292      	uxth	r2, r2
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003ba0:	8a1a      	ldrh	r2, [r3, #16]
 8003ba2:	f022 0201 	bic.w	r2, r2, #1
 8003ba6:	0412      	lsls	r2, r2, #16
 8003ba8:	0c12      	lsrs	r2, r2, #16
 8003baa:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003bac:	881a      	ldrh	r2, [r3, #0]
 8003bae:	b292      	uxth	r2, r2
 8003bb0:	f042 0201 	orr.w	r2, r2, #1
 8003bb4:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003bb6:	8a0b      	ldrh	r3, [r1, #16]
 8003bb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003bbc:	07db      	lsls	r3, r3, #31
 8003bbe:	d5fa      	bpl.n	8003bb6 <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003bc0:	8813      	ldrh	r3, [r2, #0]
 8003bc2:	f023 0301 	bic.w	r3, r3, #1
 8003bc6:	041b      	lsls	r3, r3, #16
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003bcc:	8993      	ldrh	r3, [r2, #12]
 8003bce:	f023 0301 	bic.w	r3, r3, #1
 8003bd2:	041b      	lsls	r3, r3, #16
 8003bd4:	0c1b      	lsrs	r3, r3, #16
 8003bd6:	8193      	strh	r3, [r2, #12]
}
 8003bd8:	bc70      	pop	{r4, r5, r6}
 8003bda:	4770      	bx	lr

08003bdc <TIM4_Repeat>:

#endif

void TIM4_Repeat(int time)
{
 8003bdc:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bde:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003be2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003be6:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bea:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003bee:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003bf0:	0040      	lsls	r0, r0, #1
 8003bf2:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003bf4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003bf8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003bfc:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003bfe:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c02:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c04:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003c08:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003c0a:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003c0c:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003c0e:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003c10:	8a9a      	ldrh	r2, [r3, #20]
 8003c12:	b292      	uxth	r2, r2
 8003c14:	f042 0201 	orr.w	r2, r2, #1
 8003c18:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003c1a:	8a1a      	ldrh	r2, [r3, #16]
 8003c1c:	f022 0201 	bic.w	r2, r2, #1
 8003c20:	40a2      	lsls	r2, r4
 8003c22:	40e2      	lsrs	r2, r4
 8003c24:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003c26:	899a      	ldrh	r2, [r3, #12]
 8003c28:	b292      	uxth	r2, r2
 8003c2a:	f042 0201 	orr.w	r2, r2, #1
 8003c2e:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003c30:	881a      	ldrh	r2, [r3, #0]
 8003c32:	b292      	uxth	r2, r2
 8003c34:	f042 0201 	orr.w	r2, r2, #1
 8003c38:	801a      	strh	r2, [r3, #0]
}
 8003c3a:	bc30      	pop	{r4, r5}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop

08003c40 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8003c40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c44:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c48:	8a18      	ldrh	r0, [r3, #16]
 8003c4a:	f010 0001 	ands.w	r0, r0, #1
 8003c4e:	d006      	beq.n	8003c5e <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c50:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8003c52:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003c54:	f022 0201 	bic.w	r2, r2, #1
 8003c58:	0412      	lsls	r2, r2, #16
 8003c5a:	0c12      	lsrs	r2, r2, #16
 8003c5c:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8003c5e:	4770      	bx	lr

08003c60 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8003c60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c64:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c68:	881a      	ldrh	r2, [r3, #0]
 8003c6a:	f022 0201 	bic.w	r2, r2, #1
 8003c6e:	0412      	lsls	r2, r2, #16
 8003c70:	0c12      	lsrs	r2, r2, #16
 8003c72:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003c74:	899a      	ldrh	r2, [r3, #12]
 8003c76:	f022 0201 	bic.w	r2, r2, #1
 8003c7a:	0412      	lsls	r2, r2, #16
 8003c7c:	0c12      	lsrs	r2, r2, #16
 8003c7e:	819a      	strh	r2, [r3, #12]
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop

08003c84 <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003c84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003c88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003c8c:	0040      	lsls	r0, r0, #1
 8003c8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003c92:	b280      	uxth	r0, r0
 8003c94:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003c98:	8598      	strh	r0, [r3, #44]	; 0x2c
 8003c9a:	4770      	bx	lr

08003c9c <TIM3_Out_Init>:
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ca0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003ca4:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003ca6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003caa:	f042 0202 	orr.w	r2, r2, #2
 8003cae:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003cb0:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cb2:	f2c4 0101 	movt	r1, #16385	; 0x4001
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003cb6:	f042 0208 	orr.w	r2, r2, #8
 8003cba:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cbc:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003cbe:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003cc2:	f023 030f 	bic.w	r3, r3, #15
 8003cc6:	f043 030b 	orr.w	r3, r3, #11
 8003cca:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003ccc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003cd0:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003cd2:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cda:	041b      	lsls	r3, r3, #16
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003ce2:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003ce4:	8411      	strh	r1, [r2, #32]
 8003ce6:	4770      	bx	lr

08003ce8 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
 8003ce8:	b510      	push	{r4, lr}
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
 8003cea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003cee:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003cf2:	2308      	movs	r3, #8
 8003cf4:	8523      	strh	r3, [r4, #40]	; 0x28
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
 8003cf6:	f005 fb73 	bl	80093e0 <__aeabi_i2d>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	a10e      	add	r1, pc, #56	; (adr r1, 8003d38 <TIM3_Out_Freq_Generation+0x50>)
 8003d00:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003d04:	f005 fcfc 	bl	8009700 <__aeabi_ddiv>
 8003d08:	2300      	movs	r3, #0
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003d10:	f005 fa18 	bl	8009144 <__aeabi_dsub>
 8003d14:	f005 fe8c 	bl	8009a30 <__aeabi_d2uiz>
 8003d18:	b280      	uxth	r0, r0
 8003d1a:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM3->CCR3 = TIM3->ARR/2;
 8003d1c:	8da2      	ldrh	r2, [r4, #44]	; 0x2c

	Macro_Set_Bit(TIM3->EGR,0);
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8003d1e:	2311      	movs	r3, #17

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
	TIM3->CCR3 = TIM3->ARR/2;
 8003d20:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8003d24:	87a2      	strh	r2, [r4, #60]	; 0x3c

	Macro_Set_Bit(TIM3->EGR,0);
 8003d26:	8aa2      	ldrh	r2, [r4, #20]
 8003d28:	b292      	uxth	r2, r2
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	82a2      	strh	r2, [r4, #20]
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8003d30:	8023      	strh	r3, [r4, #0]
 8003d32:	bd10      	pop	{r4, pc}
 8003d34:	f3af 8000 	nop.w
 8003d38:	00000000 	andeq	r0, r0, r0
 8003d3c:	415e8480 	cmpmi	lr, r0, lsl #9

08003d40 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8003d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d44:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003d48:	881a      	ldrh	r2, [r3, #0]
 8003d4a:	f022 0201 	bic.w	r2, r2, #1
 8003d4e:	0412      	lsls	r2, r2, #16
 8003d50:	0c12      	lsrs	r2, r2, #16
 8003d52:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8003d54:	899a      	ldrh	r2, [r3, #12]
 8003d56:	f022 0201 	bic.w	r2, r2, #1
 8003d5a:	0412      	lsls	r2, r2, #16
 8003d5c:	0c12      	lsrs	r2, r2, #16
 8003d5e:	819a      	strh	r2, [r3, #12]
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop

08003d64 <TIM4_Repeat_Interrupt_Enable>:
}

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
 8003d64:	b4f0      	push	{r4, r5, r6, r7}
	if(en)
 8003d66:	b9c8      	cbnz	r0, 8003d9c <TIM4_Repeat_Interrupt_Enable+0x38>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8003d68:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003d6c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003d70:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	}

	else
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
 8003d74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d78:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 8003d7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003d80:	881a      	ldrh	r2, [r3, #0]
 8003d82:	f022 0201 	bic.w	r2, r2, #1
 8003d86:	0412      	lsls	r2, r2, #16
 8003d88:	0c12      	lsrs	r2, r2, #16
 8003d8a:	801a      	strh	r2, [r3, #0]
		Macro_Clear_Bit(TIM4->DIER, 0);
 8003d8c:	899a      	ldrh	r2, [r3, #12]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	0412      	lsls	r2, r2, #16
 8003d94:	0c12      	lsrs	r2, r2, #16
 8003d96:	819a      	strh	r2, [r3, #12]
	}
}
 8003d98:	bcf0      	pop	{r4, r5, r6, r7}
 8003d9a:	4770      	bx	lr

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003d9c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003da0:	f2c4 0202 	movt	r2, #16386	; 0x4002

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003da4:	eb01 0181 	add.w	r1, r1, r1, lsl #2

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003da8:	69d0      	ldr	r0, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003daa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003dae:	0049      	lsls	r1, r1, #1
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);

		TIM4->CR1 = (1<<4)|(0<<3);
 8003db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003db4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003db8:	2610      	movs	r6, #16
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003dba:	f240 559f 	movw	r5, #1439	; 0x59f
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003dbe:	b289      	uxth	r1, r1

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003dc0:	f040 0004 	orr.w	r0, r0, #4
 8003dc4:	61d0      	str	r0, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
 8003dc6:	801e      	strh	r6, [r3, #0]
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003dc8:	851d      	strh	r5, [r3, #40]	; 0x28
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003dca:	8599      	strh	r1, [r3, #44]	; 0x2c
		Macro_Set_Bit(TIM4->EGR,0);
 8003dcc:	8a99      	ldrh	r1, [r3, #20]

		// TIM4->SR  Timer Pending Clear
		Macro_Clear_Bit(TIM3->SR, 0);
 8003dce:	f44f 6480 	mov.w	r4, #1024	; 0x400
		Macro_Set_Bit(RCC->APB1ENR, 2);

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
		Macro_Set_Bit(TIM4->EGR,0);
 8003dd2:	b289      	uxth	r1, r1
 8003dd4:	f041 0101 	orr.w	r1, r1, #1
 8003dd8:	8299      	strh	r1, [r3, #20]

		// TIM4->SR  Timer Pending Clear
		Macro_Clear_Bit(TIM3->SR, 0);
 8003dda:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003dde:	8a21      	ldrh	r1, [r4, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003de0:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003de4:	f021 0101 	bic.w	r1, r1, #1
 8003de8:	40b1      	lsls	r1, r6
 8003dea:	40f1      	lsrs	r1, r6
 8003dec:	f2ce 0000 	movt	r0, #57344	; 0xe000
 8003df0:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 8003df4:	8221      	strh	r1, [r4, #16]
 8003df6:	f8c0 7180 	str.w	r7, [r0, #384]	; 0x180
		// NVIC 30  Pending Clear => NVIC Macro 
		NVIC_ClearPendingIRQ(30);
		// TIM4->DIER  Timer  
		Macro_Set_Bit(TIM4->DIER, 0);
 8003dfa:	899c      	ldrh	r4, [r3, #12]
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003dfc:	f649 413f 	movw	r1, #39999	; 0x9c3f
		// TIM4->SR  Timer Pending Clear
		Macro_Clear_Bit(TIM3->SR, 0);
		// NVIC 30  Pending Clear => NVIC Macro 
		NVIC_ClearPendingIRQ(30);
		// TIM4->DIER  Timer  
		Macro_Set_Bit(TIM4->DIER, 0);
 8003e00:	b2a4      	uxth	r4, r4
 8003e02:	f044 0401 	orr.w	r4, r4, #1
 8003e06:	819c      	strh	r4, [r3, #12]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003e08:	6007      	str	r7, [r0, #0]

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003e0a:	69d0      	ldr	r0, [r2, #28]
 8003e0c:	f040 0004 	orr.w	r0, r0, #4
 8003e10:	61d0      	str	r0, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003e12:	801e      	strh	r6, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003e14:	851d      	strh	r5, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003e16:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003e18:	8a9a      	ldrh	r2, [r3, #20]
 8003e1a:	b292      	uxth	r2, r2
 8003e1c:	f042 0201 	orr.w	r2, r2, #1
 8003e20:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003e22:	8a1a      	ldrh	r2, [r3, #16]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	40b2      	lsls	r2, r6
 8003e2a:	40f2      	lsrs	r2, r6
 8003e2c:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003e2e:	899a      	ldrh	r2, [r3, #12]
 8003e30:	b292      	uxth	r2, r2
 8003e32:	f042 0201 	orr.w	r2, r2, #1
 8003e36:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003e38:	881a      	ldrh	r2, [r3, #0]
 8003e3a:	b292      	uxth	r2, r2
 8003e3c:	f042 0201 	orr.w	r2, r2, #1
 8003e40:	801a      	strh	r2, [r3, #0]
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
		Macro_Clear_Bit(TIM4->DIER, 0);
	}
}
 8003e42:	bcf0      	pop	{r4, r5, r6, r7}
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop

08003e48 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8003e48:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003e4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003e52:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003e54:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8003e58:	f041 0104 	orr.w	r1, r1, #4
 8003e5c:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003e5e:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003e60:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8003e64:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003e68:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8003e70:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8003e74:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e7c:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 8003e7e:	f005 faaf 	bl	80093e0 <__aeabi_i2d>
 8003e82:	2300      	movs	r3, #0
 8003e84:	2200      	movs	r2, #0
 8003e86:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003e8a:	f005 fb0f 	bl	80094ac <__aeabi_dmul>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	a119      	add	r1, pc, #100	; (adr r1, 8003ef8 <Uart1_Init+0xb0>)
 8003e94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e98:	f005 fc32 	bl	8009700 <__aeabi_ddiv>
 8003e9c:	460d      	mov	r5, r1
 8003e9e:	4604      	mov	r4, r0
	mant = (int)div;
 8003ea0:	f005 fd9e 	bl	80099e0 <__aeabi_d2iz>
 8003ea4:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 8003ea6:	f005 fa8b 	bl	80093c0 <__aeabi_ui2d>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	4620      	mov	r0, r4
 8003eb0:	4629      	mov	r1, r5
 8003eb2:	f005 f947 	bl	8009144 <__aeabi_dsub>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8003ebe:	f005 faf5 	bl	80094ac <__aeabi_dmul>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003eca:	f005 f93d 	bl	8009148 <__adddf3>
 8003ece:	f005 fd87 	bl	80099e0 <__aeabi_d2iz>
	mant += frac >> 4;
 8003ed2:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 8003ed6:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 8003eda:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8003ede:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ee2:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 8003ee6:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003ee8:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003eea:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8003eee:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8003ef0:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 8003ef2:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 8003ef4:	829a      	strh	r2, [r3, #20]
 8003ef6:	bd70      	pop	{r4, r5, r6, pc}
 8003ef8:	00000000 	andeq	r0, r0, r0
 8003efc:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08003f00 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003f00:	280a      	cmp	r0, #10
 8003f02:	d00c      	beq.n	8003f1e <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f04:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003f08:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003f0c:	880a      	ldrh	r2, [r1, #0]
 8003f0e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f12:	0612      	lsls	r2, r2, #24
 8003f14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f18:	d5f8      	bpl.n	8003f0c <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 8003f1a:	8098      	strh	r0, [r3, #4]
 8003f1c:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f1e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003f22:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003f26:	880a      	ldrh	r2, [r1, #0]
 8003f28:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f2c:	0612      	lsls	r2, r2, #24
 8003f2e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f32:	d5f8      	bpl.n	8003f26 <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 8003f34:	220d      	movs	r2, #13
 8003f36:	809a      	strh	r2, [r3, #4]
 8003f38:	e7e4      	b.n	8003f04 <Uart1_Send_Byte+0x4>
 8003f3a:	bf00      	nop

08003f3c <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 8003f3c:	b430      	push	{r4, r5}
	while(*pt!=0)
 8003f3e:	7804      	ldrb	r4, [r0, #0]
 8003f40:	b194      	cbz	r4, 8003f68 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f42:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003f46:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003f4a:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003f4c:	2c0a      	cmp	r4, #10
 8003f4e:	d00d      	beq.n	8003f6c <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f50:	880a      	ldrh	r2, [r1, #0]
 8003f52:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f56:	0612      	lsls	r2, r2, #24
 8003f58:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f5c:	d5f8      	bpl.n	8003f50 <Uart1_Send_String+0x14>
	USART1->DR = data;
 8003f5e:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003f60:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003f64:	2c00      	cmp	r4, #0
 8003f66:	d1f1      	bne.n	8003f4c <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 8003f68:	bc30      	pop	{r4, r5}
 8003f6a:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f6c:	880a      	ldrh	r2, [r1, #0]
 8003f6e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003f72:	0612      	lsls	r2, r2, #24
 8003f74:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003f78:	d5f8      	bpl.n	8003f6c <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 8003f7a:	809d      	strh	r5, [r3, #4]
 8003f7c:	e7e8      	b.n	8003f50 <Uart1_Send_String+0x14>
 8003f7e:	bf00      	nop

08003f80 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 8003f80:	b40f      	push	{r0, r1, r2, r3}
 8003f82:	b530      	push	{r4, r5, lr}
 8003f84:	b0c3      	sub	sp, #268	; 0x10c
 8003f86:	ab46      	add	r3, sp, #280	; 0x118
 8003f88:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 8003f8c:	a802      	add	r0, sp, #8
 8003f8e:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8003f90:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 8003f92:	f000 f87b 	bl	800408c <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003f96:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003f9a:	b198      	cbz	r0, 8003fc4 <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003f9c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8003fa0:	ac02      	add	r4, sp, #8
 8003fa2:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 8003fa6:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8003fa8:	280a      	cmp	r0, #10
 8003faa:	d010      	beq.n	8003fce <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003fac:	880a      	ldrh	r2, [r1, #0]
 8003fae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003fb2:	0612      	lsls	r2, r2, #24
 8003fb4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003fb8:	d5f8      	bpl.n	8003fac <Uart1_Printf+0x2c>
	USART1->DR = data;
 8003fba:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8003fbc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003fc0:	2800      	cmp	r0, #0
 8003fc2:	d1f1      	bne.n	8003fa8 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 8003fc4:	b043      	add	sp, #268	; 0x10c
 8003fc6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003fca:	b004      	add	sp, #16
 8003fcc:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8003fce:	880a      	ldrh	r2, [r1, #0]
 8003fd0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003fd4:	0612      	lsls	r2, r2, #24
 8003fd6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003fda:	d5f8      	bpl.n	8003fce <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 8003fdc:	809d      	strh	r5, [r3, #4]
 8003fde:	e7e5      	b.n	8003fac <Uart1_Printf+0x2c>

08003fe0 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8003fe0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003fe4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003fe8:	8818      	ldrh	r0, [r3, #0]
 8003fea:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003fee:	b108      	cbz	r0, 8003ff4 <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8003ff0:	8898      	ldrh	r0, [r3, #4]
 8003ff2:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop

08003ff8 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8003ff8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003ffc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004000:	8813      	ldrh	r3, [r2, #0]
 8004002:	0699      	lsls	r1, r3, #26
 8004004:	d5fc      	bpl.n	8004000 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 8004006:	8890      	ldrh	r0, [r2, #4]
 8004008:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 800400a:	2800      	cmp	r0, #0
 800400c:	d0f8      	beq.n	8004000 <Uart1_Get_Char+0x8>

	return rx;
}
 800400e:	4770      	bx	lr

08004010 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8004010:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004014:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return rx;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 8004018:	b968      	cbnz	r0, 8004036 <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ(37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 800401a:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800401c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8004020:	f023 0320 	bic.w	r3, r3, #32
 8004024:	041b      	lsls	r3, r3, #16
 8004026:	0c1b      	lsrs	r3, r3, #16
 8004028:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800402c:	2020      	movs	r0, #32
 800402e:	8193      	strh	r3, [r2, #12]
 8004030:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 8004034:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8004036:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004038:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800403c:	b280      	uxth	r0, r0
 800403e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004042:	2120      	movs	r1, #32
 8004044:	f040 0020 	orr.w	r0, r0, #32
 8004048:	8190      	strh	r0, [r2, #12]
 800404a:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800404e:	6059      	str	r1, [r3, #4]
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	f3af 8000 	nop.w

08004058 <_vsprintf_r>:
 8004058:	b530      	push	{r4, r5, lr}
 800405a:	b09b      	sub	sp, #108	; 0x6c
 800405c:	460c      	mov	r4, r1
 800405e:	4669      	mov	r1, sp
 8004060:	9400      	str	r4, [sp, #0]
 8004062:	f44f 7502 	mov.w	r5, #520	; 0x208
 8004066:	9404      	str	r4, [sp, #16]
 8004068:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800406c:	f8ad 500c 	strh.w	r5, [sp, #12]
 8004070:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8004074:	9402      	str	r4, [sp, #8]
 8004076:	9405      	str	r4, [sp, #20]
 8004078:	f8ad 500e 	strh.w	r5, [sp, #14]
 800407c:	f000 f814 	bl	80040a8 <_svfprintf_r>
 8004080:	9b00      	ldr	r3, [sp, #0]
 8004082:	2200      	movs	r2, #0
 8004084:	701a      	strb	r2, [r3, #0]
 8004086:	b01b      	add	sp, #108	; 0x6c
 8004088:	bd30      	pop	{r4, r5, pc}
 800408a:	bf00      	nop

0800408c <vsprintf>:
 800408c:	b430      	push	{r4, r5}
 800408e:	f240 0400 	movw	r4, #0
 8004092:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004096:	460d      	mov	r5, r1
 8004098:	4613      	mov	r3, r2
 800409a:	4601      	mov	r1, r0
 800409c:	462a      	mov	r2, r5
 800409e:	6820      	ldr	r0, [r4, #0]
 80040a0:	bc30      	pop	{r4, r5}
 80040a2:	f7ff bfd9 	b.w	8004058 <_vsprintf_r>
 80040a6:	bf00      	nop

080040a8 <_svfprintf_r>:
 80040a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ac:	b0c9      	sub	sp, #292	; 0x124
 80040ae:	4691      	mov	r9, r2
 80040b0:	9314      	str	r3, [sp, #80]	; 0x50
 80040b2:	910b      	str	r1, [sp, #44]	; 0x2c
 80040b4:	900e      	str	r0, [sp, #56]	; 0x38
 80040b6:	f002 fafb 	bl	80066b0 <_localeconv_r>
 80040ba:	6800      	ldr	r0, [r0, #0]
 80040bc:	901a      	str	r0, [sp, #104]	; 0x68
 80040be:	f003 fc67 	bl	8007990 <strlen>
 80040c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80040c4:	89a3      	ldrh	r3, [r4, #12]
 80040c6:	901d      	str	r0, [sp, #116]	; 0x74
 80040c8:	0618      	lsls	r0, r3, #24
 80040ca:	d503      	bpl.n	80040d4 <_svfprintf_r+0x2c>
 80040cc:	6923      	ldr	r3, [r4, #16]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f001 8079 	beq.w	80051c6 <_svfprintf_r+0x111e>
 80040d4:	f24a 157c 	movw	r5, #41340	; 0xa17c
 80040d8:	ac38      	add	r4, sp, #224	; 0xe0
 80040da:	f6c0 0500 	movt	r5, #2048	; 0x800
 80040de:	9515      	str	r5, [sp, #84]	; 0x54
 80040e0:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 80040e4:	9508      	str	r5, [sp, #32]
 80040e6:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80040e8:	af38      	add	r7, sp, #224	; 0xe0
 80040ea:	9409      	str	r4, [sp, #36]	; 0x24
 80040ec:	f24a 54b4 	movw	r4, #42420	; 0xa5b4
 80040f0:	f105 0610 	add.w	r6, r5, #16
 80040f4:	9d08      	ldr	r5, [sp, #32]
 80040f6:	2300      	movs	r3, #0
 80040f8:	f6c0 0400 	movt	r4, #2048	; 0x800
 80040fc:	9311      	str	r3, [sp, #68]	; 0x44
 80040fe:	9417      	str	r4, [sp, #92]	; 0x5c
 8004100:	1b7c      	subs	r4, r7, r5
 8004102:	931b      	str	r3, [sp, #108]	; 0x6c
 8004104:	931c      	str	r3, [sp, #112]	; 0x70
 8004106:	9319      	str	r3, [sp, #100]	; 0x64
 8004108:	931e      	str	r3, [sp, #120]	; 0x78
 800410a:	9312      	str	r3, [sp, #72]	; 0x48
 800410c:	9421      	str	r4, [sp, #132]	; 0x84
 800410e:	932d      	str	r3, [sp, #180]	; 0xb4
 8004110:	932c      	str	r3, [sp, #176]	; 0xb0
 8004112:	972b      	str	r7, [sp, #172]	; 0xac
 8004114:	f899 3000 	ldrb.w	r3, [r9]
 8004118:	2b25      	cmp	r3, #37	; 0x25
 800411a:	bf18      	it	ne
 800411c:	2b00      	cmpne	r3, #0
 800411e:	f000 80b3 	beq.w	8004288 <_svfprintf_r+0x1e0>
 8004122:	f109 0201 	add.w	r2, r9, #1
 8004126:	4614      	mov	r4, r2
 8004128:	3201      	adds	r2, #1
 800412a:	7823      	ldrb	r3, [r4, #0]
 800412c:	2b25      	cmp	r3, #37	; 0x25
 800412e:	bf18      	it	ne
 8004130:	2b00      	cmpne	r3, #0
 8004132:	d1f8      	bne.n	8004126 <_svfprintf_r+0x7e>
 8004134:	ebb4 0509 	subs.w	r5, r4, r9
 8004138:	d00f      	beq.n	800415a <_svfprintf_r+0xb2>
 800413a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800413c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800413e:	3301      	adds	r3, #1
 8004140:	f8c7 9000 	str.w	r9, [r7]
 8004144:	2b07      	cmp	r3, #7
 8004146:	607d      	str	r5, [r7, #4]
 8004148:	442a      	add	r2, r5
 800414a:	932c      	str	r3, [sp, #176]	; 0xb0
 800414c:	922d      	str	r2, [sp, #180]	; 0xb4
 800414e:	bfd8      	it	le
 8004150:	3708      	addle	r7, #8
 8004152:	dc7f      	bgt.n	8004254 <_svfprintf_r+0x1ac>
 8004154:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004156:	4428      	add	r0, r5
 8004158:	9012      	str	r0, [sp, #72]	; 0x48
 800415a:	7823      	ldrb	r3, [r4, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 8081 	beq.w	8004264 <_svfprintf_r+0x1bc>
 8004162:	2300      	movs	r3, #0
 8004164:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004168:	461a      	mov	r2, r3
 800416a:	9313      	str	r3, [sp, #76]	; 0x4c
 800416c:	930a      	str	r3, [sp, #40]	; 0x28
 800416e:	f104 0901 	add.w	r9, r4, #1
 8004172:	7863      	ldrb	r3, [r4, #1]
 8004174:	f04f 34ff 	mov.w	r4, #4294967295
 8004178:	940c      	str	r4, [sp, #48]	; 0x30
 800417a:	f109 0901 	add.w	r9, r9, #1
 800417e:	f1a3 0120 	sub.w	r1, r3, #32
 8004182:	2958      	cmp	r1, #88	; 0x58
 8004184:	f200 840a 	bhi.w	800499c <_svfprintf_r+0x8f4>
 8004188:	e8df f011 	tbh	[pc, r1, lsl #1]
 800418c:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8004190:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 8004194:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004198:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800419c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041a0:	0348039c 	movteq	r0, #33692	; 0x839c
 80041a4:	005d0408 	subseq	r0, sp, r8, lsl #8
 80041a8:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 80041ac:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 80041b0:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80041b4:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80041b8:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80041bc:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80041c0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041c4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041c8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041cc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041d0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041d4:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 80041d8:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 80041dc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041e0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041e4:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 80041e8:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 80041ec:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041f0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041f4:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 80041f8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80041fc:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8004200:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004204:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004208:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800420c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004210:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 8004214:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 8004218:	02900290 	addseq	r0, r0, #144, 4
 800421c:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8004220:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004224:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8004228:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 800422c:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8004230:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 8004234:	00800408 	addeq	r0, r0, r8, lsl #8
 8004238:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800423c:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004240:	9314      	str	r3, [sp, #80]	; 0x50
 8004242:	4264      	negs	r4, r4
 8004244:	9413      	str	r4, [sp, #76]	; 0x4c
 8004246:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004248:	f045 0504 	orr.w	r5, r5, #4
 800424c:	950a      	str	r5, [sp, #40]	; 0x28
 800424e:	f899 3000 	ldrb.w	r3, [r9]
 8004252:	e792      	b.n	800417a <_svfprintf_r+0xd2>
 8004254:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004256:	aa2b      	add	r2, sp, #172	; 0xac
 8004258:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800425a:	f003 fbc9 	bl	80079f0 <__ssprint_r>
 800425e:	b940      	cbnz	r0, 8004272 <_svfprintf_r+0x1ca>
 8004260:	af38      	add	r7, sp, #224	; 0xe0
 8004262:	e777      	b.n	8004154 <_svfprintf_r+0xac>
 8004264:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004266:	b123      	cbz	r3, 8004272 <_svfprintf_r+0x1ca>
 8004268:	980e      	ldr	r0, [sp, #56]	; 0x38
 800426a:	aa2b      	add	r2, sp, #172	; 0xac
 800426c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800426e:	f003 fbbf 	bl	80079f0 <__ssprint_r>
 8004272:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004274:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004276:	89a3      	ldrh	r3, [r4, #12]
 8004278:	f013 0f40 	tst.w	r3, #64	; 0x40
 800427c:	bf18      	it	ne
 800427e:	f04f 30ff 	movne.w	r0, #4294967295
 8004282:	b049      	add	sp, #292	; 0x124
 8004284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004288:	464c      	mov	r4, r9
 800428a:	e766      	b.n	800415a <_svfprintf_r+0xb2>
 800428c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800428e:	9316      	str	r3, [sp, #88]	; 0x58
 8004290:	06a3      	lsls	r3, r4, #26
 8004292:	f140 81d9 	bpl.w	8004648 <_svfprintf_r+0x5a0>
 8004296:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004298:	2301      	movs	r3, #1
 800429a:	1dea      	adds	r2, r5, #7
 800429c:	f022 0207 	bic.w	r2, r2, #7
 80042a0:	f102 0408 	add.w	r4, r2, #8
 80042a4:	9414      	str	r4, [sp, #80]	; 0x50
 80042a6:	e9d2 4500 	ldrd	r4, r5, [r2]
 80042aa:	f04f 0a00 	mov.w	sl, #0
 80042ae:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80042b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80042b4:	2800      	cmp	r0, #0
 80042b6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80042b8:	bfa2      	ittt	ge
 80042ba:	990a      	ldrge	r1, [sp, #40]	; 0x28
 80042bc:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80042c0:	910a      	strge	r1, [sp, #40]	; 0x28
 80042c2:	ea54 0205 	orrs.w	r2, r4, r5
 80042c6:	bf0c      	ite	eq
 80042c8:	2200      	moveq	r2, #0
 80042ca:	2201      	movne	r2, #1
 80042cc:	2800      	cmp	r0, #0
 80042ce:	bf18      	it	ne
 80042d0:	f042 0201 	orrne.w	r2, r2, #1
 80042d4:	2a00      	cmp	r2, #0
 80042d6:	f000 83e5 	beq.w	8004aa4 <_svfprintf_r+0x9fc>
 80042da:	2b01      	cmp	r3, #1
 80042dc:	f000 8509 	beq.w	8004cf2 <_svfprintf_r+0xc4a>
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 80042e6:	f040 8159 	bne.w	800459c <_svfprintf_r+0x4f4>
 80042ea:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 80042ee:	f004 010f 	and.w	r1, r4, #15
 80042f2:	0923      	lsrs	r3, r4, #4
 80042f4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80042f8:	0928      	lsrs	r0, r5, #4
 80042fa:	f81c 1001 	ldrb.w	r1, [ip, r1]
 80042fe:	461c      	mov	r4, r3
 8004300:	4605      	mov	r5, r0
 8004302:	4690      	mov	r8, r2
 8004304:	ea54 0005 	orrs.w	r0, r4, r5
 8004308:	f102 32ff 	add.w	r2, r2, #4294967295
 800430c:	f888 1000 	strb.w	r1, [r8]
 8004310:	d1ed      	bne.n	80042ee <_svfprintf_r+0x246>
 8004312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004314:	ebc8 0303 	rsb	r3, r8, r3
 8004318:	9310      	str	r3, [sp, #64]	; 0x40
 800431a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800431c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800431e:	42a5      	cmp	r5, r4
 8004320:	bfb8      	it	lt
 8004322:	4625      	movlt	r5, r4
 8004324:	2400      	movs	r4, #0
 8004326:	950d      	str	r5, [sp, #52]	; 0x34
 8004328:	9418      	str	r4, [sp, #96]	; 0x60
 800432a:	f1ba 0f00 	cmp.w	sl, #0
 800432e:	d002      	beq.n	8004336 <_svfprintf_r+0x28e>
 8004330:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004332:	3501      	adds	r5, #1
 8004334:	950d      	str	r5, [sp, #52]	; 0x34
 8004336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004338:	f013 0302 	ands.w	r3, r3, #2
 800433c:	930f      	str	r3, [sp, #60]	; 0x3c
 800433e:	bf1e      	ittt	ne
 8004340:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 8004342:	3402      	addne	r4, #2
 8004344:	940d      	strne	r4, [sp, #52]	; 0x34
 8004346:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004348:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 800434c:	f040 8346 	bne.w	80049dc <_svfprintf_r+0x934>
 8004350:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8004352:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004354:	ebc0 0b04 	rsb	fp, r0, r4
 8004358:	f1bb 0f00 	cmp.w	fp, #0
 800435c:	f340 833e 	ble.w	80049dc <_svfprintf_r+0x934>
 8004360:	f1bb 0f10 	cmp.w	fp, #16
 8004364:	f24a 1a7c 	movw	sl, #41340	; 0xa17c
 8004368:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800436a:	bfdc      	itt	le
 800436c:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004370:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 8004372:	dd32      	ble.n	80043da <_svfprintf_r+0x332>
 8004374:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004378:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 800437c:	9520      	str	r5, [sp, #128]	; 0x80
 800437e:	46d8      	mov	r8, fp
 8004380:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004382:	46d3      	mov	fp, sl
 8004384:	2410      	movs	r4, #16
 8004386:	46ca      	mov	sl, r9
 8004388:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800438a:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800438e:	e004      	b.n	800439a <_svfprintf_r+0x2f2>
 8004390:	f1a8 0810 	sub.w	r8, r8, #16
 8004394:	f1b8 0f10 	cmp.w	r8, #16
 8004398:	dd19      	ble.n	80043ce <_svfprintf_r+0x326>
 800439a:	3201      	adds	r2, #1
 800439c:	3110      	adds	r1, #16
 800439e:	2a07      	cmp	r2, #7
 80043a0:	603d      	str	r5, [r7, #0]
 80043a2:	607c      	str	r4, [r7, #4]
 80043a4:	f107 0708 	add.w	r7, r7, #8
 80043a8:	922c      	str	r2, [sp, #176]	; 0xb0
 80043aa:	912d      	str	r1, [sp, #180]	; 0xb4
 80043ac:	ddf0      	ble.n	8004390 <_svfprintf_r+0x2e8>
 80043ae:	980e      	ldr	r0, [sp, #56]	; 0x38
 80043b0:	4649      	mov	r1, r9
 80043b2:	aa2b      	add	r2, sp, #172	; 0xac
 80043b4:	af38      	add	r7, sp, #224	; 0xe0
 80043b6:	f003 fb1b 	bl	80079f0 <__ssprint_r>
 80043ba:	2800      	cmp	r0, #0
 80043bc:	f47f af59 	bne.w	8004272 <_svfprintf_r+0x1ca>
 80043c0:	f1a8 0810 	sub.w	r8, r8, #16
 80043c4:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80043c6:	f1b8 0f10 	cmp.w	r8, #16
 80043ca:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80043cc:	dce5      	bgt.n	800439a <_svfprintf_r+0x2f2>
 80043ce:	46d1      	mov	r9, sl
 80043d0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80043d2:	46da      	mov	sl, fp
 80043d4:	46c3      	mov	fp, r8
 80043d6:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80043da:	3201      	adds	r2, #1
 80043dc:	eb0b 0401 	add.w	r4, fp, r1
 80043e0:	2a07      	cmp	r2, #7
 80043e2:	922c      	str	r2, [sp, #176]	; 0xb0
 80043e4:	942d      	str	r4, [sp, #180]	; 0xb4
 80043e6:	e887 0c00 	stmia.w	r7, {sl, fp}
 80043ea:	f300 82ec 	bgt.w	80049c6 <_svfprintf_r+0x91e>
 80043ee:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80043f2:	3708      	adds	r7, #8
 80043f4:	f1ba 0f00 	cmp.w	sl, #0
 80043f8:	d00e      	beq.n	8004418 <_svfprintf_r+0x370>
 80043fa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80043fc:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 8004400:	3401      	adds	r4, #1
 8004402:	603a      	str	r2, [r7, #0]
 8004404:	3301      	adds	r3, #1
 8004406:	2201      	movs	r2, #1
 8004408:	2b07      	cmp	r3, #7
 800440a:	607a      	str	r2, [r7, #4]
 800440c:	942d      	str	r4, [sp, #180]	; 0xb4
 800440e:	bfd8      	it	le
 8004410:	3708      	addle	r7, #8
 8004412:	932c      	str	r3, [sp, #176]	; 0xb0
 8004414:	f300 8402 	bgt.w	8004c1c <_svfprintf_r+0xb74>
 8004418:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800441a:	b16b      	cbz	r3, 8004438 <_svfprintf_r+0x390>
 800441c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800441e:	aa24      	add	r2, sp, #144	; 0x90
 8004420:	3402      	adds	r4, #2
 8004422:	603a      	str	r2, [r7, #0]
 8004424:	3301      	adds	r3, #1
 8004426:	2202      	movs	r2, #2
 8004428:	2b07      	cmp	r3, #7
 800442a:	607a      	str	r2, [r7, #4]
 800442c:	942d      	str	r4, [sp, #180]	; 0xb4
 800442e:	bfd8      	it	le
 8004430:	3708      	addle	r7, #8
 8004432:	932c      	str	r3, [sp, #176]	; 0xb0
 8004434:	f300 83fe 	bgt.w	8004c34 <_svfprintf_r+0xb8c>
 8004438:	2d80      	cmp	r5, #128	; 0x80
 800443a:	f000 8346 	beq.w	8004aca <_svfprintf_r+0xa22>
 800443e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004440:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004442:	ebc3 0a05 	rsb	sl, r3, r5
 8004446:	f1ba 0f00 	cmp.w	sl, #0
 800444a:	dd43      	ble.n	80044d4 <_svfprintf_r+0x42c>
 800444c:	f1ba 0f10 	cmp.w	sl, #16
 8004450:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004452:	bfdc      	itt	le
 8004454:	4d94      	ldrle	r5, [pc, #592]	; (80046a8 <_svfprintf_r+0x600>)
 8004456:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004458:	dd27      	ble.n	80044aa <_svfprintf_r+0x402>
 800445a:	4893      	ldr	r0, [pc, #588]	; (80046a8 <_svfprintf_r+0x600>)
 800445c:	4622      	mov	r2, r4
 800445e:	2510      	movs	r5, #16
 8004460:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004464:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004466:	900f      	str	r0, [sp, #60]	; 0x3c
 8004468:	e004      	b.n	8004474 <_svfprintf_r+0x3cc>
 800446a:	f1aa 0a10 	sub.w	sl, sl, #16
 800446e:	f1ba 0f10 	cmp.w	sl, #16
 8004472:	dd19      	ble.n	80044a8 <_svfprintf_r+0x400>
 8004474:	3301      	adds	r3, #1
 8004476:	3210      	adds	r2, #16
 8004478:	2b07      	cmp	r3, #7
 800447a:	603e      	str	r6, [r7, #0]
 800447c:	607d      	str	r5, [r7, #4]
 800447e:	f107 0708 	add.w	r7, r7, #8
 8004482:	932c      	str	r3, [sp, #176]	; 0xb0
 8004484:	922d      	str	r2, [sp, #180]	; 0xb4
 8004486:	ddf0      	ble.n	800446a <_svfprintf_r+0x3c2>
 8004488:	4658      	mov	r0, fp
 800448a:	4621      	mov	r1, r4
 800448c:	aa2b      	add	r2, sp, #172	; 0xac
 800448e:	af38      	add	r7, sp, #224	; 0xe0
 8004490:	f003 faae 	bl	80079f0 <__ssprint_r>
 8004494:	2800      	cmp	r0, #0
 8004496:	f47f aeec 	bne.w	8004272 <_svfprintf_r+0x1ca>
 800449a:	f1aa 0a10 	sub.w	sl, sl, #16
 800449e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80044a0:	f1ba 0f10 	cmp.w	sl, #16
 80044a4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80044a6:	dce5      	bgt.n	8004474 <_svfprintf_r+0x3cc>
 80044a8:	4614      	mov	r4, r2
 80044aa:	3301      	adds	r3, #1
 80044ac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80044ae:	2b07      	cmp	r3, #7
 80044b0:	4454      	add	r4, sl
 80044b2:	932c      	str	r3, [sp, #176]	; 0xb0
 80044b4:	e887 0420 	stmia.w	r7, {r5, sl}
 80044b8:	bfd8      	it	le
 80044ba:	3708      	addle	r7, #8
 80044bc:	942d      	str	r4, [sp, #180]	; 0xb4
 80044be:	dd09      	ble.n	80044d4 <_svfprintf_r+0x42c>
 80044c0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80044c2:	aa2b      	add	r2, sp, #172	; 0xac
 80044c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044c6:	f003 fa93 	bl	80079f0 <__ssprint_r>
 80044ca:	2800      	cmp	r0, #0
 80044cc:	f47f aed1 	bne.w	8004272 <_svfprintf_r+0x1ca>
 80044d0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80044d2:	af38      	add	r7, sp, #224	; 0xe0
 80044d4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80044d6:	05eb      	lsls	r3, r5, #23
 80044d8:	f100 8282 	bmi.w	80049e0 <_svfprintf_r+0x938>
 80044dc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80044de:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80044e0:	3301      	adds	r3, #1
 80044e2:	f8c7 8000 	str.w	r8, [r7]
 80044e6:	2b07      	cmp	r3, #7
 80044e8:	442c      	add	r4, r5
 80044ea:	607d      	str	r5, [r7, #4]
 80044ec:	942d      	str	r4, [sp, #180]	; 0xb4
 80044ee:	932c      	str	r3, [sp, #176]	; 0xb0
 80044f0:	f300 837a 	bgt.w	8004be8 <_svfprintf_r+0xb40>
 80044f4:	3708      	adds	r7, #8
 80044f6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80044f8:	076b      	lsls	r3, r5, #29
 80044fa:	d540      	bpl.n	800457e <_svfprintf_r+0x4d6>
 80044fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80044fe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004500:	1a45      	subs	r5, r0, r1
 8004502:	2d00      	cmp	r5, #0
 8004504:	dd3b      	ble.n	800457e <_svfprintf_r+0x4d6>
 8004506:	2d10      	cmp	r5, #16
 8004508:	f24a 1a7c 	movw	sl, #41340	; 0xa17c
 800450c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800450e:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004512:	dd22      	ble.n	800455a <_svfprintf_r+0x4b2>
 8004514:	4622      	mov	r2, r4
 8004516:	f04f 0810 	mov.w	r8, #16
 800451a:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800451e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004520:	e002      	b.n	8004528 <_svfprintf_r+0x480>
 8004522:	3d10      	subs	r5, #16
 8004524:	2d10      	cmp	r5, #16
 8004526:	dd17      	ble.n	8004558 <_svfprintf_r+0x4b0>
 8004528:	3301      	adds	r3, #1
 800452a:	3210      	adds	r2, #16
 800452c:	2b07      	cmp	r3, #7
 800452e:	e887 0110 	stmia.w	r7, {r4, r8}
 8004532:	932c      	str	r3, [sp, #176]	; 0xb0
 8004534:	f107 0708 	add.w	r7, r7, #8
 8004538:	922d      	str	r2, [sp, #180]	; 0xb4
 800453a:	ddf2      	ble.n	8004522 <_svfprintf_r+0x47a>
 800453c:	4658      	mov	r0, fp
 800453e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004540:	aa2b      	add	r2, sp, #172	; 0xac
 8004542:	af38      	add	r7, sp, #224	; 0xe0
 8004544:	f003 fa54 	bl	80079f0 <__ssprint_r>
 8004548:	2800      	cmp	r0, #0
 800454a:	f47f ae92 	bne.w	8004272 <_svfprintf_r+0x1ca>
 800454e:	3d10      	subs	r5, #16
 8004550:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004552:	2d10      	cmp	r5, #16
 8004554:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004556:	dce7      	bgt.n	8004528 <_svfprintf_r+0x480>
 8004558:	4614      	mov	r4, r2
 800455a:	3301      	adds	r3, #1
 800455c:	442c      	add	r4, r5
 800455e:	2b07      	cmp	r3, #7
 8004560:	932c      	str	r3, [sp, #176]	; 0xb0
 8004562:	942d      	str	r4, [sp, #180]	; 0xb4
 8004564:	f8c7 a000 	str.w	sl, [r7]
 8004568:	607d      	str	r5, [r7, #4]
 800456a:	dd08      	ble.n	800457e <_svfprintf_r+0x4d6>
 800456c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800456e:	aa2b      	add	r2, sp, #172	; 0xac
 8004570:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004572:	f003 fa3d 	bl	80079f0 <__ssprint_r>
 8004576:	2800      	cmp	r0, #0
 8004578:	f47f ae7b 	bne.w	8004272 <_svfprintf_r+0x1ca>
 800457c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800457e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004580:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004582:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004584:	4281      	cmp	r1, r0
 8004586:	bfac      	ite	ge
 8004588:	186d      	addge	r5, r5, r1
 800458a:	182d      	addlt	r5, r5, r0
 800458c:	9512      	str	r5, [sp, #72]	; 0x48
 800458e:	2c00      	cmp	r4, #0
 8004590:	f040 8335 	bne.w	8004bfe <_svfprintf_r+0xb56>
 8004594:	2300      	movs	r3, #0
 8004596:	af38      	add	r7, sp, #224	; 0xe0
 8004598:	932c      	str	r3, [sp, #176]	; 0xb0
 800459a:	e5bb      	b.n	8004114 <_svfprintf_r+0x6c>
 800459c:	08e3      	lsrs	r3, r4, #3
 800459e:	08e9      	lsrs	r1, r5, #3
 80045a0:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 80045a4:	4690      	mov	r8, r2
 80045a6:	460d      	mov	r5, r1
 80045a8:	f004 0207 	and.w	r2, r4, #7
 80045ac:	461c      	mov	r4, r3
 80045ae:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80045b2:	ea54 0105 	orrs.w	r1, r4, r5
 80045b6:	f108 32ff 	add.w	r2, r8, #4294967295
 80045ba:	f888 3000 	strb.w	r3, [r8]
 80045be:	d1ed      	bne.n	800459c <_svfprintf_r+0x4f4>
 80045c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80045c2:	4641      	mov	r1, r8
 80045c4:	07e0      	lsls	r0, r4, #31
 80045c6:	f100 84f5 	bmi.w	8004fb4 <_svfprintf_r+0xf0c>
 80045ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80045cc:	ebc8 0505 	rsb	r5, r8, r5
 80045d0:	9510      	str	r5, [sp, #64]	; 0x40
 80045d2:	e6a2      	b.n	800431a <_svfprintf_r+0x272>
 80045d4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80045d6:	9316      	str	r3, [sp, #88]	; 0x58
 80045d8:	f015 0320 	ands.w	r3, r5, #32
 80045dc:	f000 80b4 	beq.w	8004748 <_svfprintf_r+0x6a0>
 80045e0:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80045e2:	2300      	movs	r3, #0
 80045e4:	1de2      	adds	r2, r4, #7
 80045e6:	f022 0207 	bic.w	r2, r2, #7
 80045ea:	f102 0508 	add.w	r5, r2, #8
 80045ee:	9514      	str	r5, [sp, #80]	; 0x50
 80045f0:	e9d2 4500 	ldrd	r4, r5, [r2]
 80045f4:	e659      	b.n	80042aa <_svfprintf_r+0x202>
 80045f6:	f899 3000 	ldrb.w	r3, [r9]
 80045fa:	f109 0401 	add.w	r4, r9, #1
 80045fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004600:	f000 8791 	beq.w	8005526 <_svfprintf_r+0x147e>
 8004604:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004608:	2909      	cmp	r1, #9
 800460a:	bf82      	ittt	hi
 800460c:	46a1      	movhi	r9, r4
 800460e:	2400      	movhi	r4, #0
 8004610:	940c      	strhi	r4, [sp, #48]	; 0x30
 8004612:	f63f adb4 	bhi.w	800417e <_svfprintf_r+0xd6>
 8004616:	2000      	movs	r0, #0
 8004618:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800461c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004620:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004624:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004628:	2909      	cmp	r1, #9
 800462a:	d9f5      	bls.n	8004618 <_svfprintf_r+0x570>
 800462c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8004630:	46a1      	mov	r9, r4
 8004632:	900c      	str	r0, [sp, #48]	; 0x30
 8004634:	e5a3      	b.n	800417e <_svfprintf_r+0xd6>
 8004636:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004638:	9316      	str	r3, [sp, #88]	; 0x58
 800463a:	f045 0510 	orr.w	r5, r5, #16
 800463e:	950a      	str	r5, [sp, #40]	; 0x28
 8004640:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004642:	06a3      	lsls	r3, r4, #26
 8004644:	f53f ae27 	bmi.w	8004296 <_svfprintf_r+0x1ee>
 8004648:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800464a:	06ed      	lsls	r5, r5, #27
 800464c:	f100 83c4 	bmi.w	8004dd8 <_svfprintf_r+0xd30>
 8004650:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004652:	0664      	lsls	r4, r4, #25
 8004654:	f140 83c0 	bpl.w	8004dd8 <_svfprintf_r+0xd30>
 8004658:	9814      	ldr	r0, [sp, #80]	; 0x50
 800465a:	2500      	movs	r5, #0
 800465c:	2301      	movs	r3, #1
 800465e:	3004      	adds	r0, #4
 8004660:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004664:	9014      	str	r0, [sp, #80]	; 0x50
 8004666:	e620      	b.n	80042aa <_svfprintf_r+0x202>
 8004668:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800466a:	9316      	str	r3, [sp, #88]	; 0x58
 800466c:	f044 0410 	orr.w	r4, r4, #16
 8004670:	940a      	str	r4, [sp, #40]	; 0x28
 8004672:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004674:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004678:	06a9      	lsls	r1, r5, #26
 800467a:	f140 8165 	bpl.w	8004948 <_svfprintf_r+0x8a0>
 800467e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004680:	1de3      	adds	r3, r4, #7
 8004682:	f023 0307 	bic.w	r3, r3, #7
 8004686:	f103 0508 	add.w	r5, r3, #8
 800468a:	9514      	str	r5, [sp, #80]	; 0x50
 800468c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004690:	4614      	mov	r4, r2
 8004692:	461d      	mov	r5, r3
 8004694:	2a00      	cmp	r2, #0
 8004696:	f173 0000 	sbcs.w	r0, r3, #0
 800469a:	f2c0 83bb 	blt.w	8004e14 <_svfprintf_r+0xd6c>
 800469e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80046a2:	2301      	movs	r3, #1
 80046a4:	e605      	b.n	80042b2 <_svfprintf_r+0x20a>
 80046a6:	bf00      	nop
 80046a8:	0800a18c 	stmdaeq	r0, {r2, r3, r7, r8, sp, pc}
 80046ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80046ae:	9316      	str	r3, [sp, #88]	; 0x58
 80046b0:	0725      	lsls	r5, r4, #28
 80046b2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80046b6:	f140 84ab 	bpl.w	8005010 <_svfprintf_r+0xf68>
 80046ba:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80046bc:	1deb      	adds	r3, r5, #7
 80046be:	f023 0307 	bic.w	r3, r3, #7
 80046c2:	f103 0408 	add.w	r4, r3, #8
 80046c6:	9414      	str	r4, [sp, #80]	; 0x50
 80046c8:	681d      	ldr	r5, [r3, #0]
 80046ca:	951b      	str	r5, [sp, #108]	; 0x6c
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	931c      	str	r3, [sp, #112]	; 0x70
 80046d0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80046d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80046d4:	f003 f802 	bl	80076dc <__fpclassifyd>
 80046d8:	2801      	cmp	r0, #1
 80046da:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80046dc:	f040 8478 	bne.w	8004fd0 <_svfprintf_r+0xf28>
 80046e0:	2200      	movs	r2, #0
 80046e2:	2300      	movs	r3, #0
 80046e4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80046e6:	f005 f953 	bl	8009990 <__aeabi_dcmplt>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	f040 864a 	bne.w	8005384 <_svfprintf_r+0x12dc>
 80046f0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80046f4:	2503      	movs	r5, #3
 80046f6:	2400      	movs	r4, #0
 80046f8:	f24a 5878 	movw	r8, #42360	; 0xa578
 80046fc:	f24a 5374 	movw	r3, #42356	; 0xa574
 8004700:	950d      	str	r5, [sp, #52]	; 0x34
 8004702:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004706:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004708:	f6c0 0300 	movt	r3, #2048	; 0x800
 800470c:	940c      	str	r4, [sp, #48]	; 0x30
 800470e:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004710:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004714:	950a      	str	r5, [sp, #40]	; 0x28
 8004716:	2503      	movs	r5, #3
 8004718:	2c47      	cmp	r4, #71	; 0x47
 800471a:	bfd8      	it	le
 800471c:	4698      	movle	r8, r3
 800471e:	9510      	str	r5, [sp, #64]	; 0x40
 8004720:	2400      	movs	r4, #0
 8004722:	9418      	str	r4, [sp, #96]	; 0x60
 8004724:	e601      	b.n	800432a <_svfprintf_r+0x282>
 8004726:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004728:	f045 0508 	orr.w	r5, r5, #8
 800472c:	950a      	str	r5, [sp, #40]	; 0x28
 800472e:	f899 3000 	ldrb.w	r3, [r9]
 8004732:	e522      	b.n	800417a <_svfprintf_r+0xd2>
 8004734:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004736:	9316      	str	r3, [sp, #88]	; 0x58
 8004738:	f044 0410 	orr.w	r4, r4, #16
 800473c:	940a      	str	r4, [sp, #40]	; 0x28
 800473e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004740:	f015 0320 	ands.w	r3, r5, #32
 8004744:	f47f af4c 	bne.w	80045e0 <_svfprintf_r+0x538>
 8004748:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800474a:	f014 0210 	ands.w	r2, r4, #16
 800474e:	f040 834c 	bne.w	8004dea <_svfprintf_r+0xd42>
 8004752:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004754:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004758:	f000 8347 	beq.w	8004dea <_svfprintf_r+0xd42>
 800475c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800475e:	4613      	mov	r3, r2
 8004760:	2500      	movs	r5, #0
 8004762:	3004      	adds	r0, #4
 8004764:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004768:	9014      	str	r0, [sp, #80]	; 0x50
 800476a:	e59e      	b.n	80042aa <_svfprintf_r+0x202>
 800476c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800476e:	f045 0520 	orr.w	r5, r5, #32
 8004772:	950a      	str	r5, [sp, #40]	; 0x28
 8004774:	f899 3000 	ldrb.w	r3, [r9]
 8004778:	e4ff      	b.n	800417a <_svfprintf_r+0xd2>
 800477a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800477c:	2500      	movs	r5, #0
 800477e:	9316      	str	r3, [sp, #88]	; 0x58
 8004780:	3404      	adds	r4, #4
 8004782:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8004786:	f854 8c04 	ldr.w	r8, [r4, #-4]
 800478a:	f1b8 0f00 	cmp.w	r8, #0
 800478e:	f000 85d9 	beq.w	8005344 <_svfprintf_r+0x129c>
 8004792:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004794:	2800      	cmp	r0, #0
 8004796:	4640      	mov	r0, r8
 8004798:	f2c0 85ab 	blt.w	80052f2 <_svfprintf_r+0x124a>
 800479c:	4629      	mov	r1, r5
 800479e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80047a0:	f002 fa60 	bl	8006c64 <memchr>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	f000 85ff 	beq.w	80053a8 <_svfprintf_r+0x1300>
 80047aa:	9414      	str	r4, [sp, #80]	; 0x50
 80047ac:	ebc8 0000 	rsb	r0, r8, r0
 80047b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80047b2:	950c      	str	r5, [sp, #48]	; 0x30
 80047b4:	42a0      	cmp	r0, r4
 80047b6:	bfb8      	it	lt
 80047b8:	4604      	movlt	r4, r0
 80047ba:	9410      	str	r4, [sp, #64]	; 0x40
 80047bc:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 80047c0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80047c2:	950d      	str	r5, [sp, #52]	; 0x34
 80047c4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80047c8:	9418      	str	r4, [sp, #96]	; 0x60
 80047ca:	e5ae      	b.n	800432a <_svfprintf_r+0x282>
 80047cc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80047ce:	f24a 5498 	movw	r4, #42392	; 0xa598
 80047d2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80047d6:	9316      	str	r3, [sp, #88]	; 0x58
 80047d8:	06a8      	lsls	r0, r5, #26
 80047da:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80047de:	9419      	str	r4, [sp, #100]	; 0x64
 80047e0:	f140 809c 	bpl.w	800491c <_svfprintf_r+0x874>
 80047e4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80047e6:	1de3      	adds	r3, r4, #7
 80047e8:	f023 0307 	bic.w	r3, r3, #7
 80047ec:	f103 0508 	add.w	r5, r3, #8
 80047f0:	9514      	str	r5, [sp, #80]	; 0x50
 80047f2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80047f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80047f8:	07c3      	lsls	r3, r0, #31
 80047fa:	f140 8227 	bpl.w	8004c4c <_svfprintf_r+0xba4>
 80047fe:	ea54 0105 	orrs.w	r1, r4, r5
 8004802:	f000 8223 	beq.w	8004c4c <_svfprintf_r+0xba4>
 8004806:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004808:	2330      	movs	r3, #48	; 0x30
 800480a:	f040 0002 	orr.w	r0, r0, #2
 800480e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004812:	900a      	str	r0, [sp, #40]	; 0x28
 8004814:	2302      	movs	r3, #2
 8004816:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 800481a:	e546      	b.n	80042aa <_svfprintf_r+0x202>
 800481c:	f899 3000 	ldrb.w	r3, [r9]
 8004820:	222b      	movs	r2, #43	; 0x2b
 8004822:	e4aa      	b.n	800417a <_svfprintf_r+0xd2>
 8004824:	f899 3000 	ldrb.w	r3, [r9]
 8004828:	4649      	mov	r1, r9
 800482a:	2b6c      	cmp	r3, #108	; 0x6c
 800482c:	bf05      	ittet	eq
 800482e:	f109 0901 	addeq.w	r9, r9, #1
 8004832:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8004834:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8004836:	f045 0520 	orreq.w	r5, r5, #32
 800483a:	bf0b      	itete	eq
 800483c:	784b      	ldrbeq	r3, [r1, #1]
 800483e:	f044 0410 	orrne.w	r4, r4, #16
 8004842:	950a      	streq	r5, [sp, #40]	; 0x28
 8004844:	940a      	strne	r4, [sp, #40]	; 0x28
 8004846:	e498      	b.n	800417a <_svfprintf_r+0xd2>
 8004848:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800484a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800484e:	06a9      	lsls	r1, r5, #26
 8004850:	f140 83eb 	bpl.w	800502a <_svfprintf_r+0xf82>
 8004854:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004856:	6821      	ldr	r1, [r4, #0]
 8004858:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800485a:	4622      	mov	r2, r4
 800485c:	17e5      	asrs	r5, r4, #31
 800485e:	462b      	mov	r3, r5
 8004860:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004862:	e9c1 2300 	strd	r2, r3, [r1]
 8004866:	3504      	adds	r5, #4
 8004868:	9514      	str	r5, [sp, #80]	; 0x50
 800486a:	e453      	b.n	8004114 <_svfprintf_r+0x6c>
 800486c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800486e:	f24a 5098 	movw	r0, #42392	; 0xa598
 8004872:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004874:	2378      	movs	r3, #120	; 0x78
 8004876:	f6c0 0000 	movt	r0, #2048	; 0x800
 800487a:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 800487e:	f045 0502 	orr.w	r5, r5, #2
 8004882:	9316      	str	r3, [sp, #88]	; 0x58
 8004884:	950a      	str	r5, [sp, #40]	; 0x28
 8004886:	2330      	movs	r3, #48	; 0x30
 8004888:	1d15      	adds	r5, r2, #4
 800488a:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800488e:	9514      	str	r5, [sp, #80]	; 0x50
 8004890:	2302      	movs	r3, #2
 8004892:	6814      	ldr	r4, [r2, #0]
 8004894:	2500      	movs	r5, #0
 8004896:	9019      	str	r0, [sp, #100]	; 0x64
 8004898:	e507      	b.n	80042aa <_svfprintf_r+0x202>
 800489a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800489c:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80048a0:	940a      	str	r4, [sp, #40]	; 0x28
 80048a2:	f899 3000 	ldrb.w	r3, [r9]
 80048a6:	e468      	b.n	800417a <_svfprintf_r+0xd2>
 80048a8:	f899 3000 	ldrb.w	r3, [r9]
 80048ac:	2a00      	cmp	r2, #0
 80048ae:	f47f ac64 	bne.w	800417a <_svfprintf_r+0xd2>
 80048b2:	2220      	movs	r2, #32
 80048b4:	e461      	b.n	800417a <_svfprintf_r+0xd2>
 80048b6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80048b8:	f045 0501 	orr.w	r5, r5, #1
 80048bc:	950a      	str	r5, [sp, #40]	; 0x28
 80048be:	f899 3000 	ldrb.w	r3, [r9]
 80048c2:	e45a      	b.n	800417a <_svfprintf_r+0xd2>
 80048c4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80048c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80048c8:	6824      	ldr	r4, [r4, #0]
 80048ca:	1d2b      	adds	r3, r5, #4
 80048cc:	2c00      	cmp	r4, #0
 80048ce:	9413      	str	r4, [sp, #76]	; 0x4c
 80048d0:	f6ff acb5 	blt.w	800423e <_svfprintf_r+0x196>
 80048d4:	9314      	str	r3, [sp, #80]	; 0x50
 80048d6:	f899 3000 	ldrb.w	r3, [r9]
 80048da:	e44e      	b.n	800417a <_svfprintf_r+0xd2>
 80048dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80048de:	2401      	movs	r4, #1
 80048e0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80048e2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80048e6:	9316      	str	r3, [sp, #88]	; 0x58
 80048e8:	2300      	movs	r3, #0
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	3504      	adds	r5, #4
 80048ee:	469a      	mov	sl, r3
 80048f0:	940d      	str	r4, [sp, #52]	; 0x34
 80048f2:	9514      	str	r5, [sp, #80]	; 0x50
 80048f4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80048f8:	930c      	str	r3, [sp, #48]	; 0x30
 80048fa:	9318      	str	r3, [sp, #96]	; 0x60
 80048fc:	9410      	str	r4, [sp, #64]	; 0x40
 80048fe:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8004902:	e518      	b.n	8004336 <_svfprintf_r+0x28e>
 8004904:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004906:	f24a 5484 	movw	r4, #42372	; 0xa584
 800490a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800490e:	9316      	str	r3, [sp, #88]	; 0x58
 8004910:	06a8      	lsls	r0, r5, #26
 8004912:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004916:	9419      	str	r4, [sp, #100]	; 0x64
 8004918:	f53f af64 	bmi.w	80047e4 <_svfprintf_r+0x73c>
 800491c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800491e:	06e1      	lsls	r1, r4, #27
 8004920:	f100 8253 	bmi.w	8004dca <_svfprintf_r+0xd22>
 8004924:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004926:	0662      	lsls	r2, r4, #25
 8004928:	f140 824f 	bpl.w	8004dca <_svfprintf_r+0xd22>
 800492c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800492e:	2500      	movs	r5, #0
 8004930:	3004      	adds	r0, #4
 8004932:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004936:	9014      	str	r0, [sp, #80]	; 0x50
 8004938:	e75d      	b.n	80047f6 <_svfprintf_r+0x74e>
 800493a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800493c:	9316      	str	r3, [sp, #88]	; 0x58
 800493e:	06a9      	lsls	r1, r5, #26
 8004940:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004944:	f53f ae9b 	bmi.w	800467e <_svfprintf_r+0x5d6>
 8004948:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800494a:	06e2      	lsls	r2, r4, #27
 800494c:	f100 8255 	bmi.w	8004dfa <_svfprintf_r+0xd52>
 8004950:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004952:	0663      	lsls	r3, r4, #25
 8004954:	f140 8251 	bpl.w	8004dfa <_svfprintf_r+0xd52>
 8004958:	9814      	ldr	r0, [sp, #80]	; 0x50
 800495a:	3004      	adds	r0, #4
 800495c:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004960:	9014      	str	r0, [sp, #80]	; 0x50
 8004962:	4622      	mov	r2, r4
 8004964:	17e5      	asrs	r5, r4, #31
 8004966:	462b      	mov	r3, r5
 8004968:	e694      	b.n	8004694 <_svfprintf_r+0x5ec>
 800496a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800496c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004970:	950a      	str	r5, [sp, #40]	; 0x28
 8004972:	f899 3000 	ldrb.w	r3, [r9]
 8004976:	e400      	b.n	800417a <_svfprintf_r+0xd2>
 8004978:	2400      	movs	r4, #0
 800497a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800497e:	4620      	mov	r0, r4
 8004980:	9413      	str	r4, [sp, #76]	; 0x4c
 8004982:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004986:	f819 3b01 	ldrb.w	r3, [r9], #1
 800498a:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800498e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004992:	2909      	cmp	r1, #9
 8004994:	d9f5      	bls.n	8004982 <_svfprintf_r+0x8da>
 8004996:	9013      	str	r0, [sp, #76]	; 0x4c
 8004998:	f7ff bbf1 	b.w	800417e <_svfprintf_r+0xd6>
 800499c:	9316      	str	r3, [sp, #88]	; 0x58
 800499e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f43f ac5e 	beq.w	8004264 <_svfprintf_r+0x1bc>
 80049a8:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80049aa:	2300      	movs	r3, #0
 80049ac:	2501      	movs	r5, #1
 80049ae:	469a      	mov	sl, r3
 80049b0:	950d      	str	r5, [sp, #52]	; 0x34
 80049b2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80049b6:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 80049ba:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80049be:	930c      	str	r3, [sp, #48]	; 0x30
 80049c0:	9318      	str	r3, [sp, #96]	; 0x60
 80049c2:	9510      	str	r5, [sp, #64]	; 0x40
 80049c4:	e4b7      	b.n	8004336 <_svfprintf_r+0x28e>
 80049c6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80049c8:	aa2b      	add	r2, sp, #172	; 0xac
 80049ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049cc:	f003 f810 	bl	80079f0 <__ssprint_r>
 80049d0:	2800      	cmp	r0, #0
 80049d2:	f47f ac4e 	bne.w	8004272 <_svfprintf_r+0x1ca>
 80049d6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80049da:	af38      	add	r7, sp, #224	; 0xe0
 80049dc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80049de:	e509      	b.n	80043f4 <_svfprintf_r+0x34c>
 80049e0:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80049e2:	2d65      	cmp	r5, #101	; 0x65
 80049e4:	f340 80b9 	ble.w	8004b5a <_svfprintf_r+0xab2>
 80049e8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80049ea:	2200      	movs	r2, #0
 80049ec:	2300      	movs	r3, #0
 80049ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80049f0:	f004 ffc4 	bl	800997c <__aeabi_dcmpeq>
 80049f4:	2800      	cmp	r0, #0
 80049f6:	f000 812c 	beq.w	8004c52 <_svfprintf_r+0xbaa>
 80049fa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80049fc:	2201      	movs	r2, #1
 80049fe:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004a00:	3401      	adds	r4, #1
 8004a02:	4413      	add	r3, r2
 8004a04:	607a      	str	r2, [r7, #4]
 8004a06:	2b07      	cmp	r3, #7
 8004a08:	942d      	str	r4, [sp, #180]	; 0xb4
 8004a0a:	603d      	str	r5, [r7, #0]
 8004a0c:	bfd8      	it	le
 8004a0e:	3708      	addle	r7, #8
 8004a10:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a12:	f300 8316 	bgt.w	8005042 <_svfprintf_r+0xf9a>
 8004a16:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004a18:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004a1a:	42ab      	cmp	r3, r5
 8004a1c:	db03      	blt.n	8004a26 <_svfprintf_r+0x97e>
 8004a1e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a20:	07ed      	lsls	r5, r5, #31
 8004a22:	f57f ad68 	bpl.w	80044f6 <_svfprintf_r+0x44e>
 8004a26:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004a28:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a2a:	442c      	add	r4, r5
 8004a2c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004a2e:	3301      	adds	r3, #1
 8004a30:	942d      	str	r4, [sp, #180]	; 0xb4
 8004a32:	2b07      	cmp	r3, #7
 8004a34:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a36:	603d      	str	r5, [r7, #0]
 8004a38:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004a3a:	607d      	str	r5, [r7, #4]
 8004a3c:	bfd8      	it	le
 8004a3e:	3708      	addle	r7, #8
 8004a40:	f300 835e 	bgt.w	8005100 <_svfprintf_r+0x1058>
 8004a44:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004a46:	f105 38ff 	add.w	r8, r5, #4294967295
 8004a4a:	f1b8 0f00 	cmp.w	r8, #0
 8004a4e:	f77f ad52 	ble.w	80044f6 <_svfprintf_r+0x44e>
 8004a52:	f1b8 0f10 	cmp.w	r8, #16
 8004a56:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004a58:	f340 81aa 	ble.w	8004db0 <_svfprintf_r+0xd08>
 8004a5c:	4dac      	ldr	r5, [pc, #688]	; (8004d10 <_svfprintf_r+0xc68>)
 8004a5e:	f04f 0a10 	mov.w	sl, #16
 8004a62:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004a66:	950f      	str	r5, [sp, #60]	; 0x3c
 8004a68:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004a6a:	e005      	b.n	8004a78 <_svfprintf_r+0x9d0>
 8004a6c:	f1a8 0810 	sub.w	r8, r8, #16
 8004a70:	f1b8 0f10 	cmp.w	r8, #16
 8004a74:	f340 819e 	ble.w	8004db4 <_svfprintf_r+0xd0c>
 8004a78:	3301      	adds	r3, #1
 8004a7a:	3410      	adds	r4, #16
 8004a7c:	2b07      	cmp	r3, #7
 8004a7e:	e887 0440 	stmia.w	r7, {r6, sl}
 8004a82:	932c      	str	r3, [sp, #176]	; 0xb0
 8004a84:	f107 0708 	add.w	r7, r7, #8
 8004a88:	942d      	str	r4, [sp, #180]	; 0xb4
 8004a8a:	ddef      	ble.n	8004a6c <_svfprintf_r+0x9c4>
 8004a8c:	4628      	mov	r0, r5
 8004a8e:	4659      	mov	r1, fp
 8004a90:	aa2b      	add	r2, sp, #172	; 0xac
 8004a92:	af38      	add	r7, sp, #224	; 0xe0
 8004a94:	f002 ffac 	bl	80079f0 <__ssprint_r>
 8004a98:	2800      	cmp	r0, #0
 8004a9a:	f47f abea 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004a9e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004aa0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004aa2:	e7e3      	b.n	8004a6c <_svfprintf_r+0x9c4>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f040 80b4 	bne.w	8004c12 <_svfprintf_r+0xb6a>
 8004aaa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004aac:	07e2      	lsls	r2, r4, #31
 8004aae:	bf5c      	itt	pl
 8004ab0:	9310      	strpl	r3, [sp, #64]	; 0x40
 8004ab2:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8004ab6:	f57f ac30 	bpl.w	800431a <_svfprintf_r+0x272>
 8004aba:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004abc:	2330      	movs	r3, #48	; 0x30
 8004abe:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004ac2:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8004ac6:	9510      	str	r5, [sp, #64]	; 0x40
 8004ac8:	e427      	b.n	800431a <_svfprintf_r+0x272>
 8004aca:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004acc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004ace:	1a45      	subs	r5, r0, r1
 8004ad0:	2d00      	cmp	r5, #0
 8004ad2:	f77f acb4 	ble.w	800443e <_svfprintf_r+0x396>
 8004ad6:	2d10      	cmp	r5, #16
 8004ad8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ada:	bfdc      	itt	le
 8004adc:	4a8c      	ldrle	r2, [pc, #560]	; (8004d10 <_svfprintf_r+0xc68>)
 8004ade:	920f      	strle	r2, [sp, #60]	; 0x3c
 8004ae0:	dd24      	ble.n	8004b2c <_svfprintf_r+0xa84>
 8004ae2:	488b      	ldr	r0, [pc, #556]	; (8004d10 <_svfprintf_r+0xc68>)
 8004ae4:	4622      	mov	r2, r4
 8004ae6:	f04f 0b10 	mov.w	fp, #16
 8004aea:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8004aee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004af0:	900f      	str	r0, [sp, #60]	; 0x3c
 8004af2:	e002      	b.n	8004afa <_svfprintf_r+0xa52>
 8004af4:	3d10      	subs	r5, #16
 8004af6:	2d10      	cmp	r5, #16
 8004af8:	dd17      	ble.n	8004b2a <_svfprintf_r+0xa82>
 8004afa:	3301      	adds	r3, #1
 8004afc:	3210      	adds	r2, #16
 8004afe:	2b07      	cmp	r3, #7
 8004b00:	e887 0840 	stmia.w	r7, {r6, fp}
 8004b04:	932c      	str	r3, [sp, #176]	; 0xb0
 8004b06:	f107 0708 	add.w	r7, r7, #8
 8004b0a:	922d      	str	r2, [sp, #180]	; 0xb4
 8004b0c:	ddf2      	ble.n	8004af4 <_svfprintf_r+0xa4c>
 8004b0e:	4650      	mov	r0, sl
 8004b10:	4621      	mov	r1, r4
 8004b12:	aa2b      	add	r2, sp, #172	; 0xac
 8004b14:	af38      	add	r7, sp, #224	; 0xe0
 8004b16:	f002 ff6b 	bl	80079f0 <__ssprint_r>
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	f47f aba9 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004b20:	3d10      	subs	r5, #16
 8004b22:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004b24:	2d10      	cmp	r5, #16
 8004b26:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004b28:	dce7      	bgt.n	8004afa <_svfprintf_r+0xa52>
 8004b2a:	4614      	mov	r4, r2
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b30:	2b07      	cmp	r3, #7
 8004b32:	442c      	add	r4, r5
 8004b34:	932c      	str	r3, [sp, #176]	; 0xb0
 8004b36:	e887 0022 	stmia.w	r7, {r1, r5}
 8004b3a:	bfd8      	it	le
 8004b3c:	3708      	addle	r7, #8
 8004b3e:	942d      	str	r4, [sp, #180]	; 0xb4
 8004b40:	f77f ac7d 	ble.w	800443e <_svfprintf_r+0x396>
 8004b44:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b46:	aa2b      	add	r2, sp, #172	; 0xac
 8004b48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b4a:	f002 ff51 	bl	80079f0 <__ssprint_r>
 8004b4e:	2800      	cmp	r0, #0
 8004b50:	f47f ab8f 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004b54:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004b56:	af38      	add	r7, sp, #224	; 0xe0
 8004b58:	e471      	b.n	800443e <_svfprintf_r+0x396>
 8004b5a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004b5c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004b5e:	2d01      	cmp	r5, #1
 8004b60:	f340 81e2 	ble.w	8004f28 <_svfprintf_r+0xe80>
 8004b64:	2101      	movs	r1, #1
 8004b66:	1c62      	adds	r2, r4, #1
 8004b68:	440b      	add	r3, r1
 8004b6a:	f8c7 8000 	str.w	r8, [r7]
 8004b6e:	2b07      	cmp	r3, #7
 8004b70:	6079      	str	r1, [r7, #4]
 8004b72:	922d      	str	r2, [sp, #180]	; 0xb4
 8004b74:	bfd8      	it	le
 8004b76:	3708      	addle	r7, #8
 8004b78:	932c      	str	r3, [sp, #176]	; 0xb0
 8004b7a:	f300 81f4 	bgt.w	8004f66 <_svfprintf_r+0xebe>
 8004b7e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004b80:	1c5c      	adds	r4, r3, #1
 8004b82:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004b86:	2c07      	cmp	r4, #7
 8004b88:	942c      	str	r4, [sp, #176]	; 0xb0
 8004b8a:	603d      	str	r5, [r7, #0]
 8004b8c:	4492      	add	sl, r2
 8004b8e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004b90:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004b94:	607d      	str	r5, [r7, #4]
 8004b96:	bfd8      	it	le
 8004b98:	3708      	addle	r7, #8
 8004b9a:	f300 81d7 	bgt.w	8004f4c <_svfprintf_r+0xea4>
 8004b9e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ba6:	f004 fee9 	bl	800997c <__aeabi_dcmpeq>
 8004baa:	2800      	cmp	r0, #0
 8004bac:	f040 80b2 	bne.w	8004d14 <_svfprintf_r+0xc6c>
 8004bb0:	3401      	adds	r4, #1
 8004bb2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004bb4:	2c07      	cmp	r4, #7
 8004bb6:	f108 0201 	add.w	r2, r8, #1
 8004bba:	f105 33ff 	add.w	r3, r5, #4294967295
 8004bbe:	942c      	str	r4, [sp, #176]	; 0xb0
 8004bc0:	449a      	add	sl, r3
 8004bc2:	603a      	str	r2, [r7, #0]
 8004bc4:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004bc8:	607b      	str	r3, [r7, #4]
 8004bca:	f300 80e4 	bgt.w	8004d96 <_svfprintf_r+0xcee>
 8004bce:	3708      	adds	r7, #8
 8004bd0:	1c63      	adds	r3, r4, #1
 8004bd2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004bd4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004bd6:	2b07      	cmp	r3, #7
 8004bd8:	aa27      	add	r2, sp, #156	; 0x9c
 8004bda:	932c      	str	r3, [sp, #176]	; 0xb0
 8004bdc:	4454      	add	r4, sl
 8004bde:	e887 0024 	stmia.w	r7, {r2, r5}
 8004be2:	942d      	str	r4, [sp, #180]	; 0xb4
 8004be4:	f77f ac86 	ble.w	80044f4 <_svfprintf_r+0x44c>
 8004be8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004bea:	aa2b      	add	r2, sp, #172	; 0xac
 8004bec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bee:	f002 feff 	bl	80079f0 <__ssprint_r>
 8004bf2:	2800      	cmp	r0, #0
 8004bf4:	f47f ab3d 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004bf8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004bfa:	af38      	add	r7, sp, #224	; 0xe0
 8004bfc:	e47b      	b.n	80044f6 <_svfprintf_r+0x44e>
 8004bfe:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c00:	aa2b      	add	r2, sp, #172	; 0xac
 8004c02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c04:	f002 fef4 	bl	80079f0 <__ssprint_r>
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	f43f acc3 	beq.w	8004594 <_svfprintf_r+0x4ec>
 8004c0e:	f7ff bb30 	b.w	8004272 <_svfprintf_r+0x1ca>
 8004c12:	9210      	str	r2, [sp, #64]	; 0x40
 8004c14:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004c18:	f7ff bb7f 	b.w	800431a <_svfprintf_r+0x272>
 8004c1c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c1e:	aa2b      	add	r2, sp, #172	; 0xac
 8004c20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c22:	f002 fee5 	bl	80079f0 <__ssprint_r>
 8004c26:	2800      	cmp	r0, #0
 8004c28:	f47f ab23 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004c2c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004c2e:	af38      	add	r7, sp, #224	; 0xe0
 8004c30:	f7ff bbf2 	b.w	8004418 <_svfprintf_r+0x370>
 8004c34:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004c36:	aa2b      	add	r2, sp, #172	; 0xac
 8004c38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c3a:	f002 fed9 	bl	80079f0 <__ssprint_r>
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	f47f ab17 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004c44:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004c46:	af38      	add	r7, sp, #224	; 0xe0
 8004c48:	f7ff bbf6 	b.w	8004438 <_svfprintf_r+0x390>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	f7ff bb2c 	b.w	80042aa <_svfprintf_r+0x202>
 8004c52:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f340 81ff 	ble.w	8005058 <_svfprintf_r+0xfb0>
 8004c5a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004c5c:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004c5e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004c60:	4285      	cmp	r5, r0
 8004c62:	bfa8      	it	ge
 8004c64:	4605      	movge	r5, r0
 8004c66:	2d00      	cmp	r5, #0
 8004c68:	4441      	add	r1, r8
 8004c6a:	910c      	str	r1, [sp, #48]	; 0x30
 8004c6c:	dd0c      	ble.n	8004c88 <_svfprintf_r+0xbe0>
 8004c6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c70:	442c      	add	r4, r5
 8004c72:	f8c7 8000 	str.w	r8, [r7]
 8004c76:	3301      	adds	r3, #1
 8004c78:	607d      	str	r5, [r7, #4]
 8004c7a:	2b07      	cmp	r3, #7
 8004c7c:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c7e:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c80:	bfd8      	it	le
 8004c82:	3708      	addle	r7, #8
 8004c84:	f300 8343 	bgt.w	800530e <_svfprintf_r+0x1266>
 8004c88:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004c8a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004c8e:	ebc5 0a02 	rsb	sl, r5, r2
 8004c92:	f1ba 0f00 	cmp.w	sl, #0
 8004c96:	f340 80dd 	ble.w	8004e54 <_svfprintf_r+0xdac>
 8004c9a:	f1ba 0f10 	cmp.w	sl, #16
 8004c9e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ca0:	bfdc      	itt	le
 8004ca2:	4d1b      	ldrle	r5, [pc, #108]	; (8004d10 <_svfprintf_r+0xc68>)
 8004ca4:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004ca6:	f340 80c0 	ble.w	8004e2a <_svfprintf_r+0xd82>
 8004caa:	4d19      	ldr	r5, [pc, #100]	; (8004d10 <_svfprintf_r+0xc68>)
 8004cac:	4622      	mov	r2, r4
 8004cae:	f04f 0b10 	mov.w	fp, #16
 8004cb2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004cb4:	950f      	str	r5, [sp, #60]	; 0x3c
 8004cb6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004cb8:	e005      	b.n	8004cc6 <_svfprintf_r+0xc1e>
 8004cba:	f1aa 0a10 	sub.w	sl, sl, #16
 8004cbe:	f1ba 0f10 	cmp.w	sl, #16
 8004cc2:	f340 80b1 	ble.w	8004e28 <_svfprintf_r+0xd80>
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	3210      	adds	r2, #16
 8004cca:	2b07      	cmp	r3, #7
 8004ccc:	e887 0840 	stmia.w	r7, {r6, fp}
 8004cd0:	932c      	str	r3, [sp, #176]	; 0xb0
 8004cd2:	f107 0708 	add.w	r7, r7, #8
 8004cd6:	922d      	str	r2, [sp, #180]	; 0xb4
 8004cd8:	ddef      	ble.n	8004cba <_svfprintf_r+0xc12>
 8004cda:	4628      	mov	r0, r5
 8004cdc:	4621      	mov	r1, r4
 8004cde:	aa2b      	add	r2, sp, #172	; 0xac
 8004ce0:	af38      	add	r7, sp, #224	; 0xe0
 8004ce2:	f002 fe85 	bl	80079f0 <__ssprint_r>
 8004ce6:	2800      	cmp	r0, #0
 8004ce8:	f47f aac3 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004cec:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004cee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004cf0:	e7e3      	b.n	8004cba <_svfprintf_r+0xc12>
 8004cf2:	2d00      	cmp	r5, #0
 8004cf4:	bf08      	it	eq
 8004cf6:	2c0a      	cmpeq	r4, #10
 8004cf8:	f080 8141 	bcs.w	8004f7e <_svfprintf_r+0xed6>
 8004cfc:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004cfe:	3430      	adds	r4, #48	; 0x30
 8004d00:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004d04:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004d08:	9510      	str	r5, [sp, #64]	; 0x40
 8004d0a:	f7ff bb06 	b.w	800431a <_svfprintf_r+0x272>
 8004d0e:	bf00      	nop
 8004d10:	0800a18c 	stmdaeq	r0, {r2, r3, r7, r8, sp, pc}
 8004d14:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004d16:	f105 38ff 	add.w	r8, r5, #4294967295
 8004d1a:	f1b8 0f00 	cmp.w	r8, #0
 8004d1e:	f77f af57 	ble.w	8004bd0 <_svfprintf_r+0xb28>
 8004d22:	f1b8 0f10 	cmp.w	r8, #16
 8004d26:	bfdc      	itt	le
 8004d28:	4ba8      	ldrle	r3, [pc, #672]	; (8004fcc <_svfprintf_r+0xf24>)
 8004d2a:	930f      	strle	r3, [sp, #60]	; 0x3c
 8004d2c:	dd28      	ble.n	8004d80 <_svfprintf_r+0xcd8>
 8004d2e:	4da7      	ldr	r5, [pc, #668]	; (8004fcc <_svfprintf_r+0xf24>)
 8004d30:	4653      	mov	r3, sl
 8004d32:	f04f 0b10 	mov.w	fp, #16
 8004d36:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004d3a:	950f      	str	r5, [sp, #60]	; 0x3c
 8004d3c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004d3e:	e004      	b.n	8004d4a <_svfprintf_r+0xca2>
 8004d40:	f1a8 0810 	sub.w	r8, r8, #16
 8004d44:	f1b8 0f10 	cmp.w	r8, #16
 8004d48:	dd19      	ble.n	8004d7e <_svfprintf_r+0xcd6>
 8004d4a:	3401      	adds	r4, #1
 8004d4c:	3310      	adds	r3, #16
 8004d4e:	2c07      	cmp	r4, #7
 8004d50:	e887 0840 	stmia.w	r7, {r6, fp}
 8004d54:	942c      	str	r4, [sp, #176]	; 0xb0
 8004d56:	f107 0708 	add.w	r7, r7, #8
 8004d5a:	932d      	str	r3, [sp, #180]	; 0xb4
 8004d5c:	ddf0      	ble.n	8004d40 <_svfprintf_r+0xc98>
 8004d5e:	4628      	mov	r0, r5
 8004d60:	4651      	mov	r1, sl
 8004d62:	aa2b      	add	r2, sp, #172	; 0xac
 8004d64:	af38      	add	r7, sp, #224	; 0xe0
 8004d66:	f002 fe43 	bl	80079f0 <__ssprint_r>
 8004d6a:	2800      	cmp	r0, #0
 8004d6c:	f47f aa81 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004d70:	f1a8 0810 	sub.w	r8, r8, #16
 8004d74:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004d76:	f1b8 0f10 	cmp.w	r8, #16
 8004d7a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004d7c:	dce5      	bgt.n	8004d4a <_svfprintf_r+0xca2>
 8004d7e:	469a      	mov	sl, r3
 8004d80:	3401      	adds	r4, #1
 8004d82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d84:	2c07      	cmp	r4, #7
 8004d86:	44c2      	add	sl, r8
 8004d88:	942c      	str	r4, [sp, #176]	; 0xb0
 8004d8a:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004d8e:	e887 0108 	stmia.w	r7, {r3, r8}
 8004d92:	f77f af1c 	ble.w	8004bce <_svfprintf_r+0xb26>
 8004d96:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d98:	aa2b      	add	r2, sp, #172	; 0xac
 8004d9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d9c:	f002 fe28 	bl	80079f0 <__ssprint_r>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	f47f aa66 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004da6:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004daa:	af38      	add	r7, sp, #224	; 0xe0
 8004dac:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004dae:	e70f      	b.n	8004bd0 <_svfprintf_r+0xb28>
 8004db0:	4d86      	ldr	r5, [pc, #536]	; (8004fcc <_svfprintf_r+0xf24>)
 8004db2:	950f      	str	r5, [sp, #60]	; 0x3c
 8004db4:	3301      	adds	r3, #1
 8004db6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004db8:	2b07      	cmp	r3, #7
 8004dba:	4444      	add	r4, r8
 8004dbc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004dbe:	942d      	str	r4, [sp, #180]	; 0xb4
 8004dc0:	e887 0120 	stmia.w	r7, {r5, r8}
 8004dc4:	f77f ab96 	ble.w	80044f4 <_svfprintf_r+0x44c>
 8004dc8:	e70e      	b.n	8004be8 <_svfprintf_r+0xb40>
 8004dca:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004dcc:	3504      	adds	r5, #4
 8004dce:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004dd2:	9514      	str	r5, [sp, #80]	; 0x50
 8004dd4:	2500      	movs	r5, #0
 8004dd6:	e50e      	b.n	80047f6 <_svfprintf_r+0x74e>
 8004dd8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004dda:	2301      	movs	r3, #1
 8004ddc:	3504      	adds	r5, #4
 8004dde:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004de2:	9514      	str	r5, [sp, #80]	; 0x50
 8004de4:	2500      	movs	r5, #0
 8004de6:	f7ff ba60 	b.w	80042aa <_svfprintf_r+0x202>
 8004dea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004dec:	3504      	adds	r5, #4
 8004dee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004df2:	9514      	str	r5, [sp, #80]	; 0x50
 8004df4:	2500      	movs	r5, #0
 8004df6:	f7ff ba58 	b.w	80042aa <_svfprintf_r+0x202>
 8004dfa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004dfc:	3504      	adds	r5, #4
 8004dfe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004e02:	9514      	str	r5, [sp, #80]	; 0x50
 8004e04:	4622      	mov	r2, r4
 8004e06:	17e5      	asrs	r5, r4, #31
 8004e08:	462b      	mov	r3, r5
 8004e0a:	2a00      	cmp	r2, #0
 8004e0c:	f173 0000 	sbcs.w	r0, r3, #0
 8004e10:	f6bf ac45 	bge.w	800469e <_svfprintf_r+0x5f6>
 8004e14:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8004e18:	4264      	negs	r4, r4
 8004e1a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8004e1e:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8004e22:	2301      	movs	r3, #1
 8004e24:	f7ff ba45 	b.w	80042b2 <_svfprintf_r+0x20a>
 8004e28:	4614      	mov	r4, r2
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004e2e:	2b07      	cmp	r3, #7
 8004e30:	4454      	add	r4, sl
 8004e32:	932c      	str	r3, [sp, #176]	; 0xb0
 8004e34:	e887 0420 	stmia.w	r7, {r5, sl}
 8004e38:	bfd8      	it	le
 8004e3a:	3708      	addle	r7, #8
 8004e3c:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e3e:	dd09      	ble.n	8004e54 <_svfprintf_r+0xdac>
 8004e40:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e42:	aa2b      	add	r2, sp, #172	; 0xac
 8004e44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e46:	f002 fdd3 	bl	80079f0 <__ssprint_r>
 8004e4a:	2800      	cmp	r0, #0
 8004e4c:	f47f aa11 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004e50:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e52:	af38      	add	r7, sp, #224	; 0xe0
 8004e54:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8004e56:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e58:	44a8      	add	r8, r5
 8004e5a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e5c:	42ab      	cmp	r3, r5
 8004e5e:	db49      	blt.n	8004ef4 <_svfprintf_r+0xe4c>
 8004e60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004e62:	07e9      	lsls	r1, r5, #31
 8004e64:	d446      	bmi.n	8004ef4 <_svfprintf_r+0xe4c>
 8004e66:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004e68:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004e6a:	ebc8 0500 	rsb	r5, r8, r0
 8004e6e:	1acb      	subs	r3, r1, r3
 8004e70:	42ab      	cmp	r3, r5
 8004e72:	bfb8      	it	lt
 8004e74:	461d      	movlt	r5, r3
 8004e76:	2d00      	cmp	r5, #0
 8004e78:	dd0c      	ble.n	8004e94 <_svfprintf_r+0xdec>
 8004e7a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004e7c:	442c      	add	r4, r5
 8004e7e:	f8c7 8000 	str.w	r8, [r7]
 8004e82:	3201      	adds	r2, #1
 8004e84:	607d      	str	r5, [r7, #4]
 8004e86:	2a07      	cmp	r2, #7
 8004e88:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e8a:	922c      	str	r2, [sp, #176]	; 0xb0
 8004e8c:	bfd8      	it	le
 8004e8e:	3708      	addle	r7, #8
 8004e90:	f300 824a 	bgt.w	8005328 <_svfprintf_r+0x1280>
 8004e94:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004e98:	ebc5 0803 	rsb	r8, r5, r3
 8004e9c:	f1b8 0f00 	cmp.w	r8, #0
 8004ea0:	f77f ab29 	ble.w	80044f6 <_svfprintf_r+0x44e>
 8004ea4:	f1b8 0f10 	cmp.w	r8, #16
 8004ea8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004eaa:	dd81      	ble.n	8004db0 <_svfprintf_r+0xd08>
 8004eac:	4d47      	ldr	r5, [pc, #284]	; (8004fcc <_svfprintf_r+0xf24>)
 8004eae:	f04f 0a10 	mov.w	sl, #16
 8004eb2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004eb6:	950f      	str	r5, [sp, #60]	; 0x3c
 8004eb8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004eba:	e005      	b.n	8004ec8 <_svfprintf_r+0xe20>
 8004ebc:	f1a8 0810 	sub.w	r8, r8, #16
 8004ec0:	f1b8 0f10 	cmp.w	r8, #16
 8004ec4:	f77f af76 	ble.w	8004db4 <_svfprintf_r+0xd0c>
 8004ec8:	3301      	adds	r3, #1
 8004eca:	3410      	adds	r4, #16
 8004ecc:	2b07      	cmp	r3, #7
 8004ece:	e887 0440 	stmia.w	r7, {r6, sl}
 8004ed2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ed4:	f107 0708 	add.w	r7, r7, #8
 8004ed8:	942d      	str	r4, [sp, #180]	; 0xb4
 8004eda:	ddef      	ble.n	8004ebc <_svfprintf_r+0xe14>
 8004edc:	4628      	mov	r0, r5
 8004ede:	4659      	mov	r1, fp
 8004ee0:	aa2b      	add	r2, sp, #172	; 0xac
 8004ee2:	af38      	add	r7, sp, #224	; 0xe0
 8004ee4:	f002 fd84 	bl	80079f0 <__ssprint_r>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	f47f a9c2 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004eee:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004ef0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ef2:	e7e3      	b.n	8004ebc <_svfprintf_r+0xe14>
 8004ef4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004ef6:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8004ef8:	442c      	add	r4, r5
 8004efa:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004efc:	3201      	adds	r2, #1
 8004efe:	942d      	str	r4, [sp, #180]	; 0xb4
 8004f00:	2a07      	cmp	r2, #7
 8004f02:	922c      	str	r2, [sp, #176]	; 0xb0
 8004f04:	603d      	str	r5, [r7, #0]
 8004f06:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004f08:	607d      	str	r5, [r7, #4]
 8004f0a:	bfd8      	it	le
 8004f0c:	3708      	addle	r7, #8
 8004f0e:	ddaa      	ble.n	8004e66 <_svfprintf_r+0xdbe>
 8004f10:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f12:	aa2b      	add	r2, sp, #172	; 0xac
 8004f14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f16:	f002 fd6b 	bl	80079f0 <__ssprint_r>
 8004f1a:	2800      	cmp	r0, #0
 8004f1c:	f47f a9a9 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004f20:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004f22:	af38      	add	r7, sp, #224	; 0xe0
 8004f24:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004f26:	e79e      	b.n	8004e66 <_svfprintf_r+0xdbe>
 8004f28:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004f2a:	07ea      	lsls	r2, r5, #31
 8004f2c:	f53f ae1a 	bmi.w	8004b64 <_svfprintf_r+0xabc>
 8004f30:	2201      	movs	r2, #1
 8004f32:	f104 0a01 	add.w	sl, r4, #1
 8004f36:	189c      	adds	r4, r3, r2
 8004f38:	f8c7 8000 	str.w	r8, [r7]
 8004f3c:	2c07      	cmp	r4, #7
 8004f3e:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004f42:	942c      	str	r4, [sp, #176]	; 0xb0
 8004f44:	607a      	str	r2, [r7, #4]
 8004f46:	f77f ae42 	ble.w	8004bce <_svfprintf_r+0xb26>
 8004f4a:	e724      	b.n	8004d96 <_svfprintf_r+0xcee>
 8004f4c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f4e:	aa2b      	add	r2, sp, #172	; 0xac
 8004f50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f52:	f002 fd4d 	bl	80079f0 <__ssprint_r>
 8004f56:	2800      	cmp	r0, #0
 8004f58:	f47f a98b 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004f5c:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004f60:	af38      	add	r7, sp, #224	; 0xe0
 8004f62:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004f64:	e61b      	b.n	8004b9e <_svfprintf_r+0xaf6>
 8004f66:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004f68:	aa2b      	add	r2, sp, #172	; 0xac
 8004f6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f6c:	f002 fd40 	bl	80079f0 <__ssprint_r>
 8004f70:	2800      	cmp	r0, #0
 8004f72:	f47f a97e 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8004f76:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004f78:	af38      	add	r7, sp, #224	; 0xe0
 8004f7a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f7c:	e5ff      	b.n	8004b7e <_svfprintf_r+0xad6>
 8004f7e:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 8004f82:	4620      	mov	r0, r4
 8004f84:	4629      	mov	r1, r5
 8004f86:	220a      	movs	r2, #10
 8004f88:	2300      	movs	r3, #0
 8004f8a:	f004 fd71 	bl	8009a70 <__aeabi_uldivmod>
 8004f8e:	46d8      	mov	r8, fp
 8004f90:	4620      	mov	r0, r4
 8004f92:	4629      	mov	r1, r5
 8004f94:	2300      	movs	r3, #0
 8004f96:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f9a:	3230      	adds	r2, #48	; 0x30
 8004f9c:	f888 2000 	strb.w	r2, [r8]
 8004fa0:	220a      	movs	r2, #10
 8004fa2:	f004 fd65 	bl	8009a70 <__aeabi_uldivmod>
 8004fa6:	4604      	mov	r4, r0
 8004fa8:	460d      	mov	r5, r1
 8004faa:	ea54 0005 	orrs.w	r0, r4, r5
 8004fae:	d1e8      	bne.n	8004f82 <_svfprintf_r+0xeda>
 8004fb0:	f7ff b9af 	b.w	8004312 <_svfprintf_r+0x26a>
 8004fb4:	2b30      	cmp	r3, #48	; 0x30
 8004fb6:	f43f a9ac 	beq.w	8004312 <_svfprintf_r+0x26a>
 8004fba:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004fbc:	2330      	movs	r3, #48	; 0x30
 8004fbe:	4690      	mov	r8, r2
 8004fc0:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004fc4:	1aa4      	subs	r4, r4, r2
 8004fc6:	9410      	str	r4, [sp, #64]	; 0x40
 8004fc8:	f7ff b9a7 	b.w	800431a <_svfprintf_r+0x272>
 8004fcc:	0800a18c 	stmdaeq	r0, {r2, r3, r7, r8, sp, pc}
 8004fd0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004fd2:	f002 fb83 	bl	80076dc <__fpclassifyd>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	f040 80ab 	bne.w	8005132 <_svfprintf_r+0x108a>
 8004fdc:	2503      	movs	r5, #3
 8004fde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fe0:	f24a 5880 	movw	r8, #42368	; 0xa580
 8004fe4:	f24a 537c 	movw	r3, #42364	; 0xa57c
 8004fe8:	950d      	str	r5, [sp, #52]	; 0x34
 8004fea:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004fee:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004ff0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004ff4:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8004ff8:	900c      	str	r0, [sp, #48]	; 0x30
 8004ffa:	940a      	str	r4, [sp, #40]	; 0x28
 8004ffc:	2d47      	cmp	r5, #71	; 0x47
 8004ffe:	bfd8      	it	le
 8005000:	4698      	movle	r8, r3
 8005002:	2403      	movs	r4, #3
 8005004:	9018      	str	r0, [sp, #96]	; 0x60
 8005006:	9410      	str	r4, [sp, #64]	; 0x40
 8005008:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800500c:	f7ff b98d 	b.w	800432a <_svfprintf_r+0x282>
 8005010:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005012:	1de3      	adds	r3, r4, #7
 8005014:	f023 0307 	bic.w	r3, r3, #7
 8005018:	f103 0508 	add.w	r5, r3, #8
 800501c:	9514      	str	r5, [sp, #80]	; 0x50
 800501e:	681c      	ldr	r4, [r3, #0]
 8005020:	941b      	str	r4, [sp, #108]	; 0x6c
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	931c      	str	r3, [sp, #112]	; 0x70
 8005026:	f7ff bb53 	b.w	80046d0 <_svfprintf_r+0x628>
 800502a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800502c:	06e2      	lsls	r2, r4, #27
 800502e:	d572      	bpl.n	8005116 <_svfprintf_r+0x106e>
 8005030:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005032:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8005034:	3504      	adds	r5, #4
 8005036:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800503a:	9514      	str	r5, [sp, #80]	; 0x50
 800503c:	601c      	str	r4, [r3, #0]
 800503e:	f7ff b869 	b.w	8004114 <_svfprintf_r+0x6c>
 8005042:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005044:	aa2b      	add	r2, sp, #172	; 0xac
 8005046:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005048:	f002 fcd2 	bl	80079f0 <__ssprint_r>
 800504c:	2800      	cmp	r0, #0
 800504e:	f47f a910 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8005052:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005054:	af38      	add	r7, sp, #224	; 0xe0
 8005056:	e4de      	b.n	8004a16 <_svfprintf_r+0x96e>
 8005058:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800505a:	2101      	movs	r1, #1
 800505c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800505e:	3401      	adds	r4, #1
 8005060:	440a      	add	r2, r1
 8005062:	942d      	str	r4, [sp, #180]	; 0xb4
 8005064:	2a07      	cmp	r2, #7
 8005066:	922c      	str	r2, [sp, #176]	; 0xb0
 8005068:	603d      	str	r5, [r7, #0]
 800506a:	6079      	str	r1, [r7, #4]
 800506c:	f300 8112 	bgt.w	8005294 <_svfprintf_r+0x11ec>
 8005070:	3708      	adds	r7, #8
 8005072:	4619      	mov	r1, r3
 8005074:	b929      	cbnz	r1, 8005082 <_svfprintf_r+0xfda>
 8005076:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005078:	b91d      	cbnz	r5, 8005082 <_svfprintf_r+0xfda>
 800507a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800507c:	07e8      	lsls	r0, r5, #31
 800507e:	f57f aa3a 	bpl.w	80044f6 <_svfprintf_r+0x44e>
 8005082:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005084:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005086:	3301      	adds	r3, #1
 8005088:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800508a:	4422      	add	r2, r4
 800508c:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800508e:	2b07      	cmp	r3, #7
 8005090:	922d      	str	r2, [sp, #180]	; 0xb4
 8005092:	607d      	str	r5, [r7, #4]
 8005094:	603c      	str	r4, [r7, #0]
 8005096:	bfd8      	it	le
 8005098:	3708      	addle	r7, #8
 800509a:	932c      	str	r3, [sp, #176]	; 0xb0
 800509c:	f300 81ba 	bgt.w	8005414 <_svfprintf_r+0x136c>
 80050a0:	f1c1 0a00 	rsb	sl, r1, #0
 80050a4:	f1ba 0f00 	cmp.w	sl, #0
 80050a8:	f340 8116 	ble.w	80052d8 <_svfprintf_r+0x1230>
 80050ac:	f1ba 0f10 	cmp.w	sl, #16
 80050b0:	bfdc      	itt	le
 80050b2:	4c9c      	ldrle	r4, [pc, #624]	; (8005324 <_svfprintf_r+0x127c>)
 80050b4:	940f      	strle	r4, [sp, #60]	; 0x3c
 80050b6:	f340 80f9 	ble.w	80052ac <_svfprintf_r+0x1204>
 80050ba:	4d9a      	ldr	r5, [pc, #616]	; (8005324 <_svfprintf_r+0x127c>)
 80050bc:	2410      	movs	r4, #16
 80050be:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80050c2:	950f      	str	r5, [sp, #60]	; 0x3c
 80050c4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80050c6:	e005      	b.n	80050d4 <_svfprintf_r+0x102c>
 80050c8:	f1aa 0a10 	sub.w	sl, sl, #16
 80050cc:	f1ba 0f10 	cmp.w	sl, #16
 80050d0:	f340 80ec 	ble.w	80052ac <_svfprintf_r+0x1204>
 80050d4:	3301      	adds	r3, #1
 80050d6:	3210      	adds	r2, #16
 80050d8:	2b07      	cmp	r3, #7
 80050da:	603e      	str	r6, [r7, #0]
 80050dc:	607c      	str	r4, [r7, #4]
 80050de:	f107 0708 	add.w	r7, r7, #8
 80050e2:	932c      	str	r3, [sp, #176]	; 0xb0
 80050e4:	922d      	str	r2, [sp, #180]	; 0xb4
 80050e6:	ddef      	ble.n	80050c8 <_svfprintf_r+0x1020>
 80050e8:	4628      	mov	r0, r5
 80050ea:	4659      	mov	r1, fp
 80050ec:	aa2b      	add	r2, sp, #172	; 0xac
 80050ee:	af38      	add	r7, sp, #224	; 0xe0
 80050f0:	f002 fc7e 	bl	80079f0 <__ssprint_r>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f47f a8bc 	bne.w	8004272 <_svfprintf_r+0x1ca>
 80050fa:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80050fc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80050fe:	e7e3      	b.n	80050c8 <_svfprintf_r+0x1020>
 8005100:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005102:	aa2b      	add	r2, sp, #172	; 0xac
 8005104:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005106:	f002 fc73 	bl	80079f0 <__ssprint_r>
 800510a:	2800      	cmp	r0, #0
 800510c:	f47f a8b1 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8005110:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005112:	af38      	add	r7, sp, #224	; 0xe0
 8005114:	e496      	b.n	8004a44 <_svfprintf_r+0x99c>
 8005116:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005118:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800511a:	3404      	adds	r4, #4
 800511c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005120:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005124:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005126:	9414      	str	r4, [sp, #80]	; 0x50
 8005128:	bf14      	ite	ne
 800512a:	801d      	strhne	r5, [r3, #0]
 800512c:	601d      	streq	r5, [r3, #0]
 800512e:	f7fe bff1 	b.w	8004114 <_svfprintf_r+0x6c>
 8005132:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005134:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005136:	3501      	adds	r5, #1
 8005138:	f024 0520 	bic.w	r5, r4, #32
 800513c:	bf04      	itt	eq
 800513e:	2406      	moveq	r4, #6
 8005140:	940c      	streq	r4, [sp, #48]	; 0x30
 8005142:	d006      	beq.n	8005152 <_svfprintf_r+0x10aa>
 8005144:	2d47      	cmp	r5, #71	; 0x47
 8005146:	d104      	bne.n	8005152 <_svfprintf_r+0x10aa>
 8005148:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800514a:	2c00      	cmp	r4, #0
 800514c:	bf08      	it	eq
 800514e:	2401      	moveq	r4, #1
 8005150:	940c      	str	r4, [sp, #48]	; 0x30
 8005152:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005154:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005156:	2b00      	cmp	r3, #0
 8005158:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800515c:	940f      	str	r4, [sp, #60]	; 0x3c
 800515e:	bfbd      	ittte	lt
 8005160:	461c      	movlt	r4, r3
 8005162:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 8005166:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 800516a:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 800516e:	bfa8      	it	ge
 8005170:	f04f 0b00 	movge.w	fp, #0
 8005174:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005178:	4261      	negs	r1, r4
 800517a:	4161      	adcs	r1, r4
 800517c:	2900      	cmp	r1, #0
 800517e:	d030      	beq.n	80051e2 <_svfprintf_r+0x113a>
 8005180:	2003      	movs	r0, #3
 8005182:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005184:	4653      	mov	r3, sl
 8005186:	9000      	str	r0, [sp, #0]
 8005188:	a825      	add	r0, sp, #148	; 0x94
 800518a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800518c:	9002      	str	r0, [sp, #8]
 800518e:	a826      	add	r0, sp, #152	; 0x98
 8005190:	9401      	str	r4, [sp, #4]
 8005192:	9003      	str	r0, [sp, #12]
 8005194:	a829      	add	r0, sp, #164	; 0xa4
 8005196:	9004      	str	r0, [sp, #16]
 8005198:	980e      	ldr	r0, [sp, #56]	; 0x38
 800519a:	9107      	str	r1, [sp, #28]
 800519c:	f000 fa86 	bl	80056ac <_dtoa_r>
 80051a0:	2d47      	cmp	r5, #71	; 0x47
 80051a2:	9907      	ldr	r1, [sp, #28]
 80051a4:	4680      	mov	r8, r0
 80051a6:	d103      	bne.n	80051b0 <_svfprintf_r+0x1108>
 80051a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80051aa:	07e0      	lsls	r0, r4, #31
 80051ac:	f140 80f0 	bpl.w	8005390 <_svfprintf_r+0x12e8>
 80051b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80051b2:	4444      	add	r4, r8
 80051b4:	b351      	cbz	r1, 800520c <_svfprintf_r+0x1164>
 80051b6:	f898 3000 	ldrb.w	r3, [r8]
 80051ba:	2b30      	cmp	r3, #48	; 0x30
 80051bc:	f000 8184 	beq.w	80054c8 <_svfprintf_r+0x1420>
 80051c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80051c2:	441c      	add	r4, r3
 80051c4:	e022      	b.n	800520c <_svfprintf_r+0x1164>
 80051c6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051c8:	2140      	movs	r1, #64	; 0x40
 80051ca:	f001 fa93 	bl	80066f4 <_malloc_r>
 80051ce:	6020      	str	r0, [r4, #0]
 80051d0:	6120      	str	r0, [r4, #16]
 80051d2:	2800      	cmp	r0, #0
 80051d4:	f000 81b6 	beq.w	8005544 <_svfprintf_r+0x149c>
 80051d8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80051da:	2340      	movs	r3, #64	; 0x40
 80051dc:	6163      	str	r3, [r4, #20]
 80051de:	f7fe bf79 	b.w	80040d4 <_svfprintf_r+0x2c>
 80051e2:	2d45      	cmp	r5, #69	; 0x45
 80051e4:	f040 8131 	bne.w	800544a <_svfprintf_r+0x13a2>
 80051e8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80051ea:	2102      	movs	r1, #2
 80051ec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80051ee:	4653      	mov	r3, sl
 80051f0:	1c44      	adds	r4, r0, #1
 80051f2:	9100      	str	r1, [sp, #0]
 80051f4:	9401      	str	r4, [sp, #4]
 80051f6:	a925      	add	r1, sp, #148	; 0x94
 80051f8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80051fa:	9102      	str	r1, [sp, #8]
 80051fc:	a926      	add	r1, sp, #152	; 0x98
 80051fe:	9103      	str	r1, [sp, #12]
 8005200:	a929      	add	r1, sp, #164	; 0xa4
 8005202:	9104      	str	r1, [sp, #16]
 8005204:	f000 fa52 	bl	80056ac <_dtoa_r>
 8005208:	4680      	mov	r8, r0
 800520a:	4404      	add	r4, r0
 800520c:	2300      	movs	r3, #0
 800520e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005210:	2200      	movs	r2, #0
 8005212:	4651      	mov	r1, sl
 8005214:	f004 fbb2 	bl	800997c <__aeabi_dcmpeq>
 8005218:	4623      	mov	r3, r4
 800521a:	b948      	cbnz	r0, 8005230 <_svfprintf_r+0x1188>
 800521c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800521e:	429c      	cmp	r4, r3
 8005220:	d906      	bls.n	8005230 <_svfprintf_r+0x1188>
 8005222:	2130      	movs	r1, #48	; 0x30
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	9229      	str	r2, [sp, #164]	; 0xa4
 8005228:	7019      	strb	r1, [r3, #0]
 800522a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800522c:	429c      	cmp	r4, r3
 800522e:	d8f9      	bhi.n	8005224 <_svfprintf_r+0x117c>
 8005230:	2d47      	cmp	r5, #71	; 0x47
 8005232:	ebc8 0303 	rsb	r3, r8, r3
 8005236:	9311      	str	r3, [sp, #68]	; 0x44
 8005238:	f000 80ae 	beq.w	8005398 <_svfprintf_r+0x12f0>
 800523c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800523e:	2c65      	cmp	r4, #101	; 0x65
 8005240:	f340 818a 	ble.w	8005558 <_svfprintf_r+0x14b0>
 8005244:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005246:	2d66      	cmp	r5, #102	; 0x66
 8005248:	f000 8101 	beq.w	800544e <_svfprintf_r+0x13a6>
 800524c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800524e:	9418      	str	r4, [sp, #96]	; 0x60
 8005250:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005252:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005254:	42ac      	cmp	r4, r5
 8005256:	f2c0 80ea 	blt.w	800542e <_svfprintf_r+0x1386>
 800525a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800525c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800525e:	07e0      	lsls	r0, r4, #31
 8005260:	bf4b      	itete	mi
 8005262:	3501      	addmi	r5, #1
 8005264:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005268:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 800526c:	2467      	movpl	r4, #103	; 0x67
 800526e:	bf4d      	iteet	mi
 8005270:	2467      	movmi	r4, #103	; 0x67
 8005272:	9510      	strpl	r5, [sp, #64]	; 0x40
 8005274:	9416      	strpl	r4, [sp, #88]	; 0x58
 8005276:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005278:	bf48      	it	mi
 800527a:	9416      	strmi	r4, [sp, #88]	; 0x58
 800527c:	f1bb 0f00 	cmp.w	fp, #0
 8005280:	d175      	bne.n	800536e <_svfprintf_r+0x12c6>
 8005282:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8005284:	930d      	str	r3, [sp, #52]	; 0x34
 8005286:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800528a:	940a      	str	r4, [sp, #40]	; 0x28
 800528c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005290:	f7ff b84b 	b.w	800432a <_svfprintf_r+0x282>
 8005294:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005296:	aa2b      	add	r2, sp, #172	; 0xac
 8005298:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800529a:	f002 fba9 	bl	80079f0 <__ssprint_r>
 800529e:	2800      	cmp	r0, #0
 80052a0:	f47e afe7 	bne.w	8004272 <_svfprintf_r+0x1ca>
 80052a4:	9925      	ldr	r1, [sp, #148]	; 0x94
 80052a6:	af38      	add	r7, sp, #224	; 0xe0
 80052a8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80052aa:	e6e3      	b.n	8005074 <_svfprintf_r+0xfcc>
 80052ac:	3301      	adds	r3, #1
 80052ae:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80052b0:	2b07      	cmp	r3, #7
 80052b2:	4452      	add	r2, sl
 80052b4:	932c      	str	r3, [sp, #176]	; 0xb0
 80052b6:	e887 0410 	stmia.w	r7, {r4, sl}
 80052ba:	bfd8      	it	le
 80052bc:	3708      	addle	r7, #8
 80052be:	922d      	str	r2, [sp, #180]	; 0xb4
 80052c0:	dd0a      	ble.n	80052d8 <_svfprintf_r+0x1230>
 80052c2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80052c4:	aa2b      	add	r2, sp, #172	; 0xac
 80052c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052c8:	f002 fb92 	bl	80079f0 <__ssprint_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	f47e afd0 	bne.w	8004272 <_svfprintf_r+0x1ca>
 80052d2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80052d4:	af38      	add	r7, sp, #224	; 0xe0
 80052d6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80052d8:	3301      	adds	r3, #1
 80052da:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80052dc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80052de:	2b07      	cmp	r3, #7
 80052e0:	932c      	str	r3, [sp, #176]	; 0xb0
 80052e2:	4414      	add	r4, r2
 80052e4:	f8c7 8000 	str.w	r8, [r7]
 80052e8:	942d      	str	r4, [sp, #180]	; 0xb4
 80052ea:	607d      	str	r5, [r7, #4]
 80052ec:	f77f a902 	ble.w	80044f4 <_svfprintf_r+0x44c>
 80052f0:	e47a      	b.n	8004be8 <_svfprintf_r+0xb40>
 80052f2:	950c      	str	r5, [sp, #48]	; 0x30
 80052f4:	f002 fb4c 	bl	8007990 <strlen>
 80052f8:	9414      	str	r4, [sp, #80]	; 0x50
 80052fa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80052fc:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005300:	9418      	str	r4, [sp, #96]	; 0x60
 8005302:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 8005306:	9010      	str	r0, [sp, #64]	; 0x40
 8005308:	950d      	str	r5, [sp, #52]	; 0x34
 800530a:	f7ff b80e 	b.w	800432a <_svfprintf_r+0x282>
 800530e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005310:	aa2b      	add	r2, sp, #172	; 0xac
 8005312:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005314:	f002 fb6c 	bl	80079f0 <__ssprint_r>
 8005318:	2800      	cmp	r0, #0
 800531a:	f47e afaa 	bne.w	8004272 <_svfprintf_r+0x1ca>
 800531e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005320:	af38      	add	r7, sp, #224	; 0xe0
 8005322:	e4b1      	b.n	8004c88 <_svfprintf_r+0xbe0>
 8005324:	0800a18c 	stmdaeq	r0, {r2, r3, r7, r8, sp, pc}
 8005328:	980e      	ldr	r0, [sp, #56]	; 0x38
 800532a:	aa2b      	add	r2, sp, #172	; 0xac
 800532c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800532e:	f002 fb5f 	bl	80079f0 <__ssprint_r>
 8005332:	2800      	cmp	r0, #0
 8005334:	f47e af9d 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8005338:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800533a:	af38      	add	r7, sp, #224	; 0xe0
 800533c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800533e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	e5a7      	b.n	8004e94 <_svfprintf_r+0xdec>
 8005344:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005346:	46c2      	mov	sl, r8
 8005348:	f24a 58ac 	movw	r8, #42412	; 0xa5ac
 800534c:	9414      	str	r4, [sp, #80]	; 0x50
 800534e:	2d06      	cmp	r5, #6
 8005350:	bf28      	it	cs
 8005352:	2506      	movcs	r5, #6
 8005354:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005358:	9510      	str	r5, [sp, #64]	; 0x40
 800535a:	4654      	mov	r4, sl
 800535c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005360:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 8005364:	950d      	str	r5, [sp, #52]	; 0x34
 8005366:	f6c0 0800 	movt	r8, #2048	; 0x800
 800536a:	f7fe bfde 	b.w	800432a <_svfprintf_r+0x282>
 800536e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005370:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005374:	2400      	movs	r4, #0
 8005376:	930d      	str	r3, [sp, #52]	; 0x34
 8005378:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800537c:	950a      	str	r5, [sp, #40]	; 0x28
 800537e:	940c      	str	r4, [sp, #48]	; 0x30
 8005380:	f7fe bfd6 	b.w	8004330 <_svfprintf_r+0x288>
 8005384:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005388:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800538c:	f7ff b9b2 	b.w	80046f4 <_svfprintf_r+0x64c>
 8005390:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8005392:	ebc8 0303 	rsb	r3, r8, r3
 8005396:	9311      	str	r3, [sp, #68]	; 0x44
 8005398:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800539a:	1cda      	adds	r2, r3, #3
 800539c:	db11      	blt.n	80053c2 <_svfprintf_r+0x131a>
 800539e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80053a0:	429c      	cmp	r4, r3
 80053a2:	db0e      	blt.n	80053c2 <_svfprintf_r+0x131a>
 80053a4:	9318      	str	r3, [sp, #96]	; 0x60
 80053a6:	e753      	b.n	8005250 <_svfprintf_r+0x11a8>
 80053a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053aa:	9414      	str	r4, [sp, #80]	; 0x50
 80053ac:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80053b0:	950d      	str	r5, [sp, #52]	; 0x34
 80053b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053b4:	9018      	str	r0, [sp, #96]	; 0x60
 80053b6:	900c      	str	r0, [sp, #48]	; 0x30
 80053b8:	9510      	str	r5, [sp, #64]	; 0x40
 80053ba:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80053be:	f7fe bfb4 	b.w	800432a <_svfprintf_r+0x282>
 80053c2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80053c4:	3d02      	subs	r5, #2
 80053c6:	9516      	str	r5, [sp, #88]	; 0x58
 80053c8:	3b01      	subs	r3, #1
 80053ca:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	9325      	str	r3, [sp, #148]	; 0x94
 80053d0:	bfba      	itte	lt
 80053d2:	425b      	neglt	r3, r3
 80053d4:	222d      	movlt	r2, #45	; 0x2d
 80053d6:	222b      	movge	r2, #43	; 0x2b
 80053d8:	2b09      	cmp	r3, #9
 80053da:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80053de:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 80053e2:	dc43      	bgt.n	800546c <_svfprintf_r+0x13c4>
 80053e4:	3330      	adds	r3, #48	; 0x30
 80053e6:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 80053ea:	2330      	movs	r3, #48	; 0x30
 80053ec:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 80053f0:	ab28      	add	r3, sp, #160	; 0xa0
 80053f2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80053f4:	aa27      	add	r2, sp, #156	; 0x9c
 80053f6:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80053f8:	1a9a      	subs	r2, r3, r2
 80053fa:	2d01      	cmp	r5, #1
 80053fc:	921e      	str	r2, [sp, #120]	; 0x78
 80053fe:	4414      	add	r4, r2
 8005400:	9410      	str	r4, [sp, #64]	; 0x40
 8005402:	dd78      	ble.n	80054f6 <_svfprintf_r+0x144e>
 8005404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005406:	2400      	movs	r4, #0
 8005408:	9418      	str	r4, [sp, #96]	; 0x60
 800540a:	3301      	adds	r3, #1
 800540c:	9310      	str	r3, [sp, #64]	; 0x40
 800540e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005412:	e733      	b.n	800527c <_svfprintf_r+0x11d4>
 8005414:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005416:	aa2b      	add	r2, sp, #172	; 0xac
 8005418:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800541a:	f002 fae9 	bl	80079f0 <__ssprint_r>
 800541e:	2800      	cmp	r0, #0
 8005420:	f47e af27 	bne.w	8004272 <_svfprintf_r+0x1ca>
 8005424:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005426:	af38      	add	r7, sp, #224	; 0xe0
 8005428:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800542a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800542c:	e638      	b.n	80050a0 <_svfprintf_r+0xff8>
 800542e:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005430:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005432:	2d00      	cmp	r5, #0
 8005434:	bfd4      	ite	le
 8005436:	f1c5 0302 	rsble	r3, r5, #2
 800543a:	2301      	movgt	r3, #1
 800543c:	441c      	add	r4, r3
 800543e:	2567      	movs	r5, #103	; 0x67
 8005440:	9410      	str	r4, [sp, #64]	; 0x40
 8005442:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005446:	9516      	str	r5, [sp, #88]	; 0x58
 8005448:	e718      	b.n	800527c <_svfprintf_r+0x11d4>
 800544a:	2002      	movs	r0, #2
 800544c:	e699      	b.n	8005182 <_svfprintf_r+0x10da>
 800544e:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005450:	2d00      	cmp	r5, #0
 8005452:	9518      	str	r5, [sp, #96]	; 0x60
 8005454:	dd58      	ble.n	8005508 <_svfprintf_r+0x1460>
 8005456:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005458:	2c00      	cmp	r4, #0
 800545a:	d144      	bne.n	80054e6 <_svfprintf_r+0x143e>
 800545c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800545e:	07ed      	lsls	r5, r5, #31
 8005460:	d441      	bmi.n	80054e6 <_svfprintf_r+0x143e>
 8005462:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005464:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005468:	9410      	str	r4, [sp, #64]	; 0x40
 800546a:	e707      	b.n	800527c <_svfprintf_r+0x11d4>
 800546c:	f246 6167 	movw	r1, #26215	; 0x6667
 8005470:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 8005474:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005478:	fb81 2003 	smull	r2, r0, r1, r3
 800547c:	17da      	asrs	r2, r3, #31
 800547e:	462c      	mov	r4, r5
 8005480:	3d01      	subs	r5, #1
 8005482:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 8005486:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 800548a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 800548e:	4613      	mov	r3, r2
 8005490:	2b09      	cmp	r3, #9
 8005492:	f100 0230 	add.w	r2, r0, #48	; 0x30
 8005496:	7022      	strb	r2, [r4, #0]
 8005498:	dcee      	bgt.n	8005478 <_svfprintf_r+0x13d0>
 800549a:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 800549e:	3330      	adds	r3, #48	; 0x30
 80054a0:	42a8      	cmp	r0, r5
 80054a2:	b2da      	uxtb	r2, r3
 80054a4:	f804 2c01 	strb.w	r2, [r4, #-1]
 80054a8:	d953      	bls.n	8005552 <_svfprintf_r+0x14aa>
 80054aa:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 80054ae:	4623      	mov	r3, r4
 80054b0:	e001      	b.n	80054b6 <_svfprintf_r+0x140e>
 80054b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054b6:	4283      	cmp	r3, r0
 80054b8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80054bc:	d1f9      	bne.n	80054b2 <_svfprintf_r+0x140a>
 80054be:	ad48      	add	r5, sp, #288	; 0x120
 80054c0:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 80054c4:	3bf6      	subs	r3, #246	; 0xf6
 80054c6:	e794      	b.n	80053f2 <_svfprintf_r+0x134a>
 80054c8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80054ca:	2200      	movs	r2, #0
 80054cc:	2300      	movs	r3, #0
 80054ce:	4651      	mov	r1, sl
 80054d0:	f004 fa54 	bl	800997c <__aeabi_dcmpeq>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	f47f ae73 	bne.w	80051c0 <_svfprintf_r+0x1118>
 80054da:	980c      	ldr	r0, [sp, #48]	; 0x30
 80054dc:	f1c0 0301 	rsb	r3, r0, #1
 80054e0:	9325      	str	r3, [sp, #148]	; 0x94
 80054e2:	441c      	add	r4, r3
 80054e4:	e692      	b.n	800520c <_svfprintf_r+0x1164>
 80054e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054e8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80054ea:	1c6b      	adds	r3, r5, #1
 80054ec:	441c      	add	r4, r3
 80054ee:	9410      	str	r4, [sp, #64]	; 0x40
 80054f0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 80054f4:	e6c2      	b.n	800527c <_svfprintf_r+0x11d4>
 80054f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80054f8:	f014 0301 	ands.w	r3, r4, #1
 80054fc:	d182      	bne.n	8005404 <_svfprintf_r+0x135c>
 80054fe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005500:	9318      	str	r3, [sp, #96]	; 0x60
 8005502:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005506:	e6b9      	b.n	800527c <_svfprintf_r+0x11d4>
 8005508:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800550a:	b935      	cbnz	r5, 800551a <_svfprintf_r+0x1472>
 800550c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800550e:	07e4      	lsls	r4, r4, #31
 8005510:	bf5c      	itt	pl
 8005512:	2301      	movpl	r3, #1
 8005514:	9310      	strpl	r3, [sp, #64]	; 0x40
 8005516:	f57f aeb1 	bpl.w	800527c <_svfprintf_r+0x11d4>
 800551a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800551c:	3502      	adds	r5, #2
 800551e:	9510      	str	r5, [sp, #64]	; 0x40
 8005520:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005524:	e6aa      	b.n	800527c <_svfprintf_r+0x11d4>
 8005526:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005528:	f899 3001 	ldrb.w	r3, [r9, #1]
 800552c:	46a1      	mov	r9, r4
 800552e:	682d      	ldr	r5, [r5, #0]
 8005530:	950c      	str	r5, [sp, #48]	; 0x30
 8005532:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005534:	1d29      	adds	r1, r5, #4
 8005536:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005538:	9114      	str	r1, [sp, #80]	; 0x50
 800553a:	2d00      	cmp	r5, #0
 800553c:	f6be ae1d 	bge.w	800417a <_svfprintf_r+0xd2>
 8005540:	f7fe be18 	b.w	8004174 <_svfprintf_r+0xcc>
 8005544:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005546:	230c      	movs	r3, #12
 8005548:	f04f 30ff 	mov.w	r0, #4294967295
 800554c:	602b      	str	r3, [r5, #0]
 800554e:	f7fe be98 	b.w	8004282 <_svfprintf_r+0x1da>
 8005552:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 8005556:	e74c      	b.n	80053f2 <_svfprintf_r+0x134a>
 8005558:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800555a:	e735      	b.n	80053c8 <_svfprintf_r+0x1320>
 800555c:	0000      	movs	r0, r0
	...

08005560 <quorem>:
 8005560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005564:	468c      	mov	ip, r1
 8005566:	6903      	ldr	r3, [r0, #16]
 8005568:	4683      	mov	fp, r0
 800556a:	690d      	ldr	r5, [r1, #16]
 800556c:	b085      	sub	sp, #20
 800556e:	429d      	cmp	r5, r3
 8005570:	bfc8      	it	gt
 8005572:	2000      	movgt	r0, #0
 8005574:	f300 8096 	bgt.w	80056a4 <quorem+0x144>
 8005578:	3d01      	subs	r5, #1
 800557a:	f101 0414 	add.w	r4, r1, #20
 800557e:	f10b 0a14 	add.w	sl, fp, #20
 8005582:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 8005586:	00aa      	lsls	r2, r5, #2
 8005588:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800558c:	4691      	mov	r9, r2
 800558e:	3101      	adds	r1, #1
 8005590:	9202      	str	r2, [sp, #8]
 8005592:	f8cd c004 	str.w	ip, [sp, #4]
 8005596:	4452      	add	r2, sl
 8005598:	9203      	str	r2, [sp, #12]
 800559a:	f003 fc91 	bl	8008ec0 <__aeabi_uidiv>
 800559e:	44a1      	add	r9, r4
 80055a0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80055a4:	4680      	mov	r8, r0
 80055a6:	2800      	cmp	r0, #0
 80055a8:	d041      	beq.n	800562e <quorem+0xce>
 80055aa:	2100      	movs	r1, #0
 80055ac:	4622      	mov	r2, r4
 80055ae:	4608      	mov	r0, r1
 80055b0:	4653      	mov	r3, sl
 80055b2:	460f      	mov	r7, r1
 80055b4:	f852 1b04 	ldr.w	r1, [r2], #4
 80055b8:	681e      	ldr	r6, [r3, #0]
 80055ba:	4591      	cmp	r9, r2
 80055bc:	fa1f fe81 	uxth.w	lr, r1
 80055c0:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80055c4:	fb0e 7708 	mla	r7, lr, r8, r7
 80055c8:	fa1f fe86 	uxth.w	lr, r6
 80055cc:	fb01 f108 	mul.w	r1, r1, r8
 80055d0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80055d4:	b2bf      	uxth	r7, r7
 80055d6:	ebc7 0000 	rsb	r0, r7, r0
 80055da:	4486      	add	lr, r0
 80055dc:	b288      	uxth	r0, r1
 80055de:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 80055e2:	ea4f 4711 	mov.w	r7, r1, lsr #16
 80055e6:	eb00 402e 	add.w	r0, r0, lr, asr #16
 80055ea:	fa1f fe8e 	uxth.w	lr, lr
 80055ee:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 80055f2:	ea4f 4020 	mov.w	r0, r0, asr #16
 80055f6:	f843 1b04 	str.w	r1, [r3], #4
 80055fa:	d2db      	bcs.n	80055b4 <quorem+0x54>
 80055fc:	9a02      	ldr	r2, [sp, #8]
 80055fe:	f85a 3002 	ldr.w	r3, [sl, r2]
 8005602:	b9a3      	cbnz	r3, 800562e <quorem+0xce>
 8005604:	9a03      	ldr	r2, [sp, #12]
 8005606:	1f13      	subs	r3, r2, #4
 8005608:	459a      	cmp	sl, r3
 800560a:	d20e      	bcs.n	800562a <quorem+0xca>
 800560c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8005610:	b95b      	cbnz	r3, 800562a <quorem+0xca>
 8005612:	f1a2 0308 	sub.w	r3, r2, #8
 8005616:	e001      	b.n	800561c <quorem+0xbc>
 8005618:	6812      	ldr	r2, [r2, #0]
 800561a:	b932      	cbnz	r2, 800562a <quorem+0xca>
 800561c:	459a      	cmp	sl, r3
 800561e:	461a      	mov	r2, r3
 8005620:	f105 35ff 	add.w	r5, r5, #4294967295
 8005624:	f1a3 0304 	sub.w	r3, r3, #4
 8005628:	d3f6      	bcc.n	8005618 <quorem+0xb8>
 800562a:	f8cb 5010 	str.w	r5, [fp, #16]
 800562e:	4661      	mov	r1, ip
 8005630:	4658      	mov	r0, fp
 8005632:	f001 fe47 	bl	80072c4 <__mcmp>
 8005636:	2800      	cmp	r0, #0
 8005638:	db33      	blt.n	80056a2 <quorem+0x142>
 800563a:	f108 0801 	add.w	r8, r8, #1
 800563e:	4653      	mov	r3, sl
 8005640:	2200      	movs	r2, #0
 8005642:	f854 6b04 	ldr.w	r6, [r4], #4
 8005646:	6818      	ldr	r0, [r3, #0]
 8005648:	45a1      	cmp	r9, r4
 800564a:	b2b1      	uxth	r1, r6
 800564c:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005650:	ebc1 0202 	rsb	r2, r1, r2
 8005654:	b287      	uxth	r7, r0
 8005656:	eb02 0107 	add.w	r1, r2, r7
 800565a:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 800565e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8005662:	b289      	uxth	r1, r1
 8005664:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005668:	ea4f 4222 	mov.w	r2, r2, asr #16
 800566c:	f843 1b04 	str.w	r1, [r3], #4
 8005670:	d2e7      	bcs.n	8005642 <quorem+0xe2>
 8005672:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8005676:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 800567a:	b992      	cbnz	r2, 80056a2 <quorem+0x142>
 800567c:	1f1a      	subs	r2, r3, #4
 800567e:	4592      	cmp	sl, r2
 8005680:	d20d      	bcs.n	800569e <quorem+0x13e>
 8005682:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8005686:	b952      	cbnz	r2, 800569e <quorem+0x13e>
 8005688:	3b08      	subs	r3, #8
 800568a:	e001      	b.n	8005690 <quorem+0x130>
 800568c:	6812      	ldr	r2, [r2, #0]
 800568e:	b932      	cbnz	r2, 800569e <quorem+0x13e>
 8005690:	459a      	cmp	sl, r3
 8005692:	461a      	mov	r2, r3
 8005694:	f105 35ff 	add.w	r5, r5, #4294967295
 8005698:	f1a3 0304 	sub.w	r3, r3, #4
 800569c:	d3f6      	bcc.n	800568c <quorem+0x12c>
 800569e:	f8cb 5010 	str.w	r5, [fp, #16]
 80056a2:	4640      	mov	r0, r8
 80056a4:	b005      	add	sp, #20
 80056a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056aa:	bf00      	nop

080056ac <_dtoa_r>:
 80056ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056b0:	b09b      	sub	sp, #108	; 0x6c
 80056b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80056b4:	4604      	mov	r4, r0
 80056b6:	4692      	mov	sl, r2
 80056b8:	469b      	mov	fp, r3
 80056ba:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 80056bc:	2e00      	cmp	r6, #0
 80056be:	f000 82bb 	beq.w	8005c38 <_dtoa_r+0x58c>
 80056c2:	6833      	ldr	r3, [r6, #0]
 80056c4:	b153      	cbz	r3, 80056dc <_dtoa_r+0x30>
 80056c6:	6872      	ldr	r2, [r6, #4]
 80056c8:	2601      	movs	r6, #1
 80056ca:	4619      	mov	r1, r3
 80056cc:	4096      	lsls	r6, r2
 80056ce:	609e      	str	r6, [r3, #8]
 80056d0:	605a      	str	r2, [r3, #4]
 80056d2:	f001 fb9d 	bl	8006e10 <_Bfree>
 80056d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056d8:	2200      	movs	r2, #0
 80056da:	601a      	str	r2, [r3, #0]
 80056dc:	f1bb 0f00 	cmp.w	fp, #0
 80056e0:	bfb4      	ite	lt
 80056e2:	2301      	movlt	r3, #1
 80056e4:	2300      	movge	r3, #0
 80056e6:	602b      	str	r3, [r5, #0]
 80056e8:	f04f 0300 	mov.w	r3, #0
 80056ec:	bfb4      	ite	lt
 80056ee:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 80056f2:	46d9      	movge	r9, fp
 80056f4:	461a      	mov	r2, r3
 80056f6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80056fa:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80056fe:	ea09 0303 	and.w	r3, r9, r3
 8005702:	bfb8      	it	lt
 8005704:	46cb      	movlt	fp, r9
 8005706:	4293      	cmp	r3, r2
 8005708:	d014      	beq.n	8005734 <_dtoa_r+0x88>
 800570a:	2200      	movs	r2, #0
 800570c:	2300      	movs	r3, #0
 800570e:	4650      	mov	r0, sl
 8005710:	4659      	mov	r1, fp
 8005712:	f004 f933 	bl	800997c <__aeabi_dcmpeq>
 8005716:	4680      	mov	r8, r0
 8005718:	b328      	cbz	r0, 8005766 <_dtoa_r+0xba>
 800571a:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800571c:	2301      	movs	r3, #1
 800571e:	6033      	str	r3, [r6, #0]
 8005720:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005722:	2e00      	cmp	r6, #0
 8005724:	f000 80dc 	beq.w	80058e0 <_dtoa_r+0x234>
 8005728:	4baf      	ldr	r3, [pc, #700]	; (80059e8 <_dtoa_r+0x33c>)
 800572a:	1e58      	subs	r0, r3, #1
 800572c:	6033      	str	r3, [r6, #0]
 800572e:	b01b      	add	sp, #108	; 0x6c
 8005730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005734:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005736:	f24a 50c4 	movw	r0, #42436	; 0xa5c4
 800573a:	f242 730f 	movw	r3, #9999	; 0x270f
 800573e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005742:	6033      	str	r3, [r6, #0]
 8005744:	f1ba 0f00 	cmp.w	sl, #0
 8005748:	f000 80aa 	beq.w	80058a0 <_dtoa_r+0x1f4>
 800574c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800574e:	2e00      	cmp	r6, #0
 8005750:	d0ed      	beq.n	800572e <_dtoa_r+0x82>
 8005752:	78c3      	ldrb	r3, [r0, #3]
 8005754:	2b00      	cmp	r3, #0
 8005756:	f040 80b2 	bne.w	80058be <_dtoa_r+0x212>
 800575a:	1cc3      	adds	r3, r0, #3
 800575c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800575e:	6033      	str	r3, [r6, #0]
 8005760:	b01b      	add	sp, #108	; 0x6c
 8005762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005766:	aa19      	add	r2, sp, #100	; 0x64
 8005768:	ab18      	add	r3, sp, #96	; 0x60
 800576a:	9200      	str	r2, [sp, #0]
 800576c:	4620      	mov	r0, r4
 800576e:	9301      	str	r3, [sp, #4]
 8005770:	4652      	mov	r2, sl
 8005772:	465b      	mov	r3, fp
 8005774:	f001 feb6 	bl	80074e4 <__d2b>
 8005778:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800577c:	900b      	str	r0, [sp, #44]	; 0x2c
 800577e:	f040 80a1 	bne.w	80058c4 <_dtoa_r+0x218>
 8005782:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8005784:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005788:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800578a:	443d      	add	r5, r7
 800578c:	429d      	cmp	r5, r3
 800578e:	f2c0 8278 	blt.w	8005c82 <_dtoa_r+0x5d6>
 8005792:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8005796:	f205 4212 	addw	r2, r5, #1042	; 0x412
 800579a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800579e:	fa2a f202 	lsr.w	r2, sl, r2
 80057a2:	1b5b      	subs	r3, r3, r5
 80057a4:	fa09 f003 	lsl.w	r0, r9, r3
 80057a8:	4310      	orrs	r0, r2
 80057aa:	f003 fe09 	bl	80093c0 <__aeabi_ui2d>
 80057ae:	3d01      	subs	r5, #1
 80057b0:	46b8      	mov	r8, r7
 80057b2:	2601      	movs	r6, #1
 80057b4:	9615      	str	r6, [sp, #84]	; 0x54
 80057b6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80057ba:	2300      	movs	r3, #0
 80057bc:	2200      	movs	r2, #0
 80057be:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80057c2:	f003 fcbf 	bl	8009144 <__aeabi_dsub>
 80057c6:	a382      	add	r3, pc, #520	; (adr r3, 80059d0 <_dtoa_r+0x324>)
 80057c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057cc:	f003 fe6e 	bl	80094ac <__aeabi_dmul>
 80057d0:	a381      	add	r3, pc, #516	; (adr r3, 80059d8 <_dtoa_r+0x32c>)
 80057d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d6:	f003 fcb7 	bl	8009148 <__adddf3>
 80057da:	4606      	mov	r6, r0
 80057dc:	4628      	mov	r0, r5
 80057de:	460f      	mov	r7, r1
 80057e0:	f003 fdfe 	bl	80093e0 <__aeabi_i2d>
 80057e4:	a37e      	add	r3, pc, #504	; (adr r3, 80059e0 <_dtoa_r+0x334>)
 80057e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ea:	f003 fe5f 	bl	80094ac <__aeabi_dmul>
 80057ee:	4602      	mov	r2, r0
 80057f0:	460b      	mov	r3, r1
 80057f2:	4630      	mov	r0, r6
 80057f4:	4639      	mov	r1, r7
 80057f6:	f003 fca7 	bl	8009148 <__adddf3>
 80057fa:	4606      	mov	r6, r0
 80057fc:	460f      	mov	r7, r1
 80057fe:	f004 f8ef 	bl	80099e0 <__aeabi_d2iz>
 8005802:	4639      	mov	r1, r7
 8005804:	2200      	movs	r2, #0
 8005806:	2300      	movs	r3, #0
 8005808:	9004      	str	r0, [sp, #16]
 800580a:	4630      	mov	r0, r6
 800580c:	f004 f8c0 	bl	8009990 <__aeabi_dcmplt>
 8005810:	2800      	cmp	r0, #0
 8005812:	f040 8226 	bne.w	8005c62 <_dtoa_r+0x5b6>
 8005816:	9e04      	ldr	r6, [sp, #16]
 8005818:	2e16      	cmp	r6, #22
 800581a:	bf84      	itt	hi
 800581c:	2601      	movhi	r6, #1
 800581e:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005820:	d812      	bhi.n	8005848 <_dtoa_r+0x19c>
 8005822:	f24a 11b0 	movw	r1, #41392	; 0xa1b0
 8005826:	4652      	mov	r2, sl
 8005828:	f6c0 0100 	movt	r1, #2048	; 0x800
 800582c:	465b      	mov	r3, fp
 800582e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005832:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005836:	f004 f8c9 	bl	80099cc <__aeabi_dcmpgt>
 800583a:	2800      	cmp	r0, #0
 800583c:	f000 821f 	beq.w	8005c7e <_dtoa_r+0x5d2>
 8005840:	3e01      	subs	r6, #1
 8005842:	9604      	str	r6, [sp, #16]
 8005844:	2600      	movs	r6, #0
 8005846:	960f      	str	r6, [sp, #60]	; 0x3c
 8005848:	ebc5 0508 	rsb	r5, r5, r8
 800584c:	3d01      	subs	r5, #1
 800584e:	9506      	str	r5, [sp, #24]
 8005850:	bf49      	itett	mi
 8005852:	426e      	negmi	r6, r5
 8005854:	2600      	movpl	r6, #0
 8005856:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005858:	2600      	movmi	r6, #0
 800585a:	bf54      	ite	pl
 800585c:	960a      	strpl	r6, [sp, #40]	; 0x28
 800585e:	9606      	strmi	r6, [sp, #24]
 8005860:	9e04      	ldr	r6, [sp, #16]
 8005862:	2e00      	cmp	r6, #0
 8005864:	f2c0 81f1 	blt.w	8005c4a <_dtoa_r+0x59e>
 8005868:	f8dd e018 	ldr.w	lr, [sp, #24]
 800586c:	960e      	str	r6, [sp, #56]	; 0x38
 800586e:	44b6      	add	lr, r6
 8005870:	2600      	movs	r6, #0
 8005872:	f8cd e018 	str.w	lr, [sp, #24]
 8005876:	960c      	str	r6, [sp, #48]	; 0x30
 8005878:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800587a:	2e09      	cmp	r6, #9
 800587c:	d835      	bhi.n	80058ea <_dtoa_r+0x23e>
 800587e:	2e05      	cmp	r6, #5
 8005880:	bfc4      	itt	gt
 8005882:	3e04      	subgt	r6, #4
 8005884:	9624      	strgt	r6, [sp, #144]	; 0x90
 8005886:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005888:	bfcc      	ite	gt
 800588a:	2500      	movgt	r5, #0
 800588c:	2501      	movle	r5, #1
 800588e:	1eb3      	subs	r3, r6, #2
 8005890:	2b03      	cmp	r3, #3
 8005892:	d82c      	bhi.n	80058ee <_dtoa_r+0x242>
 8005894:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005898:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 800589c:	058d0370 	streq	r0, [sp, #880]	; 0x370
 80058a0:	f24a 52b8 	movw	r2, #42424	; 0xa5b8
 80058a4:	f24a 53c4 	movw	r3, #42436	; 0xa5c4
 80058a8:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80058ac:	f6c0 0200 	movt	r2, #2048	; 0x800
 80058b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80058b4:	2800      	cmp	r0, #0
 80058b6:	bf0c      	ite	eq
 80058b8:	4610      	moveq	r0, r2
 80058ba:	4618      	movne	r0, r3
 80058bc:	e746      	b.n	800574c <_dtoa_r+0xa0>
 80058be:	f100 0308 	add.w	r3, r0, #8
 80058c2:	e74b      	b.n	800575c <_dtoa_r+0xb0>
 80058c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80058c8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 80058cc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80058d0:	4650      	mov	r0, sl
 80058d2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80058d6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80058da:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 80058de:	e76c      	b.n	80057ba <_dtoa_r+0x10e>
 80058e0:	f24a 50b4 	movw	r0, #42420	; 0xa5b4
 80058e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80058e8:	e721      	b.n	800572e <_dtoa_r+0x82>
 80058ea:	2600      	movs	r6, #0
 80058ec:	9624      	str	r6, [sp, #144]	; 0x90
 80058ee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80058f0:	2300      	movs	r3, #0
 80058f2:	4619      	mov	r1, r3
 80058f4:	4620      	mov	r0, r4
 80058f6:	f04f 36ff 	mov.w	r6, #4294967295
 80058fa:	9325      	str	r3, [sp, #148]	; 0x94
 80058fc:	606b      	str	r3, [r5, #4]
 80058fe:	9609      	str	r6, [sp, #36]	; 0x24
 8005900:	9614      	str	r6, [sp, #80]	; 0x50
 8005902:	f001 fa4f 	bl	8006da4 <_Balloc>
 8005906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005908:	2601      	movs	r6, #1
 800590a:	960d      	str	r6, [sp, #52]	; 0x34
 800590c:	6028      	str	r0, [r5, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	9308      	str	r3, [sp, #32]
 8005912:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005914:	2b00      	cmp	r3, #0
 8005916:	f2c0 80c7 	blt.w	8005aa8 <_dtoa_r+0x3fc>
 800591a:	9e04      	ldr	r6, [sp, #16]
 800591c:	2e0e      	cmp	r6, #14
 800591e:	f300 80c3 	bgt.w	8005aa8 <_dtoa_r+0x3fc>
 8005922:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005926:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
 800592a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800592c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005930:	ea4f 72de 	mov.w	r2, lr, lsr #31
 8005934:	2e00      	cmp	r6, #0
 8005936:	bfcc      	ite	gt
 8005938:	2200      	movgt	r2, #0
 800593a:	f002 0201 	andle.w	r2, r2, #1
 800593e:	9e04      	ldr	r6, [sp, #16]
 8005940:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005944:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005948:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800594c:	2a00      	cmp	r2, #0
 800594e:	f040 846e 	bne.w	800622e <_dtoa_r+0xb82>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4650      	mov	r0, sl
 8005958:	4659      	mov	r1, fp
 800595a:	f003 fed1 	bl	8009700 <__aeabi_ddiv>
 800595e:	9e08      	ldr	r6, [sp, #32]
 8005960:	f004 f83e 	bl	80099e0 <__aeabi_d2iz>
 8005964:	1c75      	adds	r5, r6, #1
 8005966:	4680      	mov	r8, r0
 8005968:	f003 fd3a 	bl	80093e0 <__aeabi_i2d>
 800596c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005970:	f003 fd9c 	bl	80094ac <__aeabi_dmul>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4650      	mov	r0, sl
 800597a:	4659      	mov	r1, fp
 800597c:	f003 fbe2 	bl	8009144 <__aeabi_dsub>
 8005980:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005982:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005986:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800598a:	2a01      	cmp	r2, #1
 800598c:	f88e 3000 	strb.w	r3, [lr]
 8005990:	4606      	mov	r6, r0
 8005992:	460f      	mov	r7, r1
 8005994:	d05b      	beq.n	8005a4e <_dtoa_r+0x3a2>
 8005996:	2300      	movs	r3, #0
 8005998:	2200      	movs	r2, #0
 800599a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800599e:	f003 fd85 	bl	80094ac <__aeabi_dmul>
 80059a2:	2200      	movs	r2, #0
 80059a4:	2300      	movs	r3, #0
 80059a6:	4606      	mov	r6, r0
 80059a8:	460f      	mov	r7, r1
 80059aa:	f003 ffe7 	bl	800997c <__aeabi_dcmpeq>
 80059ae:	2800      	cmp	r0, #0
 80059b0:	f040 8519 	bne.w	80063e6 <_dtoa_r+0xd3a>
 80059b4:	f8dd a020 	ldr.w	sl, [sp, #32]
 80059b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80059ba:	9908      	ldr	r1, [sp, #32]
 80059bc:	4482      	add	sl, r0
 80059be:	f8cd a00c 	str.w	sl, [sp, #12]
 80059c2:	f101 0902 	add.w	r9, r1, #2
 80059c6:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80059ca:	e01a      	b.n	8005a02 <_dtoa_r+0x356>
 80059cc:	f3af 8000 	nop.w
 80059d0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 80059d4:	3fd287a7 	svccc	0x00d287a7
 80059d8:	8b60c8b3 	blhi	9837cac <__RW_LOAD_ADDR__+0x182d6d4>
 80059dc:	3fc68a28 	svccc	0x00c68a28
 80059e0:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 80059e4:	3fd34413 	svccc	0x00d34413
 80059e8:	0800a5b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, sl, sp, pc}
 80059ec:	f003 fd5e 	bl	80094ac <__aeabi_dmul>
 80059f0:	2200      	movs	r2, #0
 80059f2:	2300      	movs	r3, #0
 80059f4:	4606      	mov	r6, r0
 80059f6:	460f      	mov	r7, r1
 80059f8:	f003 ffc0 	bl	800997c <__aeabi_dcmpeq>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	f040 84f2 	bne.w	80063e6 <_dtoa_r+0xd3a>
 8005a02:	4652      	mov	r2, sl
 8005a04:	465b      	mov	r3, fp
 8005a06:	4630      	mov	r0, r6
 8005a08:	4639      	mov	r1, r7
 8005a0a:	f003 fe79 	bl	8009700 <__aeabi_ddiv>
 8005a0e:	464d      	mov	r5, r9
 8005a10:	f003 ffe6 	bl	80099e0 <__aeabi_d2iz>
 8005a14:	4680      	mov	r8, r0
 8005a16:	f003 fce3 	bl	80093e0 <__aeabi_i2d>
 8005a1a:	4652      	mov	r2, sl
 8005a1c:	465b      	mov	r3, fp
 8005a1e:	f003 fd45 	bl	80094ac <__aeabi_dmul>
 8005a22:	4602      	mov	r2, r0
 8005a24:	460b      	mov	r3, r1
 8005a26:	4630      	mov	r0, r6
 8005a28:	4639      	mov	r1, r7
 8005a2a:	f003 fb8b 	bl	8009144 <__aeabi_dsub>
 8005a2e:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 8005a32:	f809 ec01 	strb.w	lr, [r9, #-1]
 8005a36:	2300      	movs	r3, #0
 8005a38:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005a42:	45f1      	cmp	r9, lr
 8005a44:	f109 0901 	add.w	r9, r9, #1
 8005a48:	4606      	mov	r6, r0
 8005a4a:	460f      	mov	r7, r1
 8005a4c:	d1ce      	bne.n	80059ec <_dtoa_r+0x340>
 8005a4e:	4632      	mov	r2, r6
 8005a50:	463b      	mov	r3, r7
 8005a52:	4630      	mov	r0, r6
 8005a54:	4639      	mov	r1, r7
 8005a56:	f003 fb77 	bl	8009148 <__adddf3>
 8005a5a:	4606      	mov	r6, r0
 8005a5c:	460f      	mov	r7, r1
 8005a5e:	4632      	mov	r2, r6
 8005a60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a64:	463b      	mov	r3, r7
 8005a66:	f003 ff93 	bl	8009990 <__aeabi_dcmplt>
 8005a6a:	2800      	cmp	r0, #0
 8005a6c:	f000 8570 	beq.w	8006550 <_dtoa_r+0xea4>
 8005a70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a74:	9e04      	ldr	r6, [sp, #16]
 8005a76:	462a      	mov	r2, r5
 8005a78:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005a7c:	9508      	str	r5, [sp, #32]
 8005a7e:	9616      	str	r6, [sp, #88]	; 0x58
 8005a80:	e005      	b.n	8005a8e <_dtoa_r+0x3e2>
 8005a82:	454b      	cmp	r3, r9
 8005a84:	f000 84b8 	beq.w	80063f8 <_dtoa_r+0xd4c>
 8005a88:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005a92:	f102 33ff 	add.w	r3, r2, #4294967295
 8005a96:	d0f4      	beq.n	8005a82 <_dtoa_r+0x3d6>
 8005a98:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005a9a:	9208      	str	r2, [sp, #32]
 8005a9c:	f108 0201 	add.w	r2, r8, #1
 8005aa0:	9604      	str	r6, [sp, #16]
 8005aa2:	b2d2      	uxtb	r2, r2
 8005aa4:	701a      	strb	r2, [r3, #0]
 8005aa6:	e0b1      	b.n	8005c0c <_dtoa_r+0x560>
 8005aa8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005aaa:	2e00      	cmp	r6, #0
 8005aac:	f040 80f1 	bne.w	8005c92 <_dtoa_r+0x5e6>
 8005ab0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005ab2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005ab4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8005ab8:	9806      	ldr	r0, [sp, #24]
 8005aba:	2800      	cmp	r0, #0
 8005abc:	bfc8      	it	gt
 8005abe:	2d00      	cmpgt	r5, #0
 8005ac0:	dd09      	ble.n	8005ad6 <_dtoa_r+0x42a>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ac6:	42ab      	cmp	r3, r5
 8005ac8:	bfa8      	it	ge
 8005aca:	462b      	movge	r3, r5
 8005acc:	1aed      	subs	r5, r5, r3
 8005ace:	1ac9      	subs	r1, r1, r3
 8005ad0:	1ac0      	subs	r0, r0, r3
 8005ad2:	910a      	str	r1, [sp, #40]	; 0x28
 8005ad4:	9006      	str	r0, [sp, #24]
 8005ad6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ad8:	2a00      	cmp	r2, #0
 8005ada:	dd1c      	ble.n	8005b16 <_dtoa_r+0x46a>
 8005adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 8479 	beq.w	80063d6 <_dtoa_r+0xd2a>
 8005ae4:	2e00      	cmp	r6, #0
 8005ae6:	dd10      	ble.n	8005b0a <_dtoa_r+0x45e>
 8005ae8:	4641      	mov	r1, r8
 8005aea:	4632      	mov	r2, r6
 8005aec:	4620      	mov	r0, r4
 8005aee:	f001 fb31 	bl	8007154 <__pow5mult>
 8005af2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005af4:	4680      	mov	r8, r0
 8005af6:	4620      	mov	r0, r4
 8005af8:	4641      	mov	r1, r8
 8005afa:	f001 fa8b 	bl	8007014 <__multiply>
 8005afe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b00:	4607      	mov	r7, r0
 8005b02:	4620      	mov	r0, r4
 8005b04:	f001 f984 	bl	8006e10 <_Bfree>
 8005b08:	970b      	str	r7, [sp, #44]	; 0x2c
 8005b0a:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005b0e:	ebbe 0206 	subs.w	r2, lr, r6
 8005b12:	f040 84a7 	bne.w	8006464 <_dtoa_r+0xdb8>
 8005b16:	4620      	mov	r0, r4
 8005b18:	2101      	movs	r1, #1
 8005b1a:	f001 fa71 	bl	8007000 <__i2b>
 8005b1e:	4606      	mov	r6, r0
 8005b20:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005b22:	2800      	cmp	r0, #0
 8005b24:	dd05      	ble.n	8005b32 <_dtoa_r+0x486>
 8005b26:	4631      	mov	r1, r6
 8005b28:	4620      	mov	r0, r4
 8005b2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b2c:	f001 fb12 	bl	8007154 <__pow5mult>
 8005b30:	4606      	mov	r6, r0
 8005b32:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005b34:	2901      	cmp	r1, #1
 8005b36:	f340 8390 	ble.w	800625a <_dtoa_r+0xbae>
 8005b3a:	2700      	movs	r7, #0
 8005b3c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	f040 836c 	bne.w	800621c <_dtoa_r+0xb70>
 8005b44:	2001      	movs	r0, #1
 8005b46:	9b06      	ldr	r3, [sp, #24]
 8005b48:	4403      	add	r3, r0
 8005b4a:	f013 031f 	ands.w	r3, r3, #31
 8005b4e:	f000 8293 	beq.w	8006078 <_dtoa_r+0x9cc>
 8005b52:	f1c3 0220 	rsb	r2, r3, #32
 8005b56:	2a04      	cmp	r2, #4
 8005b58:	f340 8568 	ble.w	800662c <_dtoa_r+0xf80>
 8005b5c:	f1c3 031c 	rsb	r3, r3, #28
 8005b60:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b62:	9a06      	ldr	r2, [sp, #24]
 8005b64:	441d      	add	r5, r3
 8005b66:	4419      	add	r1, r3
 8005b68:	910a      	str	r1, [sp, #40]	; 0x28
 8005b6a:	441a      	add	r2, r3
 8005b6c:	9206      	str	r2, [sp, #24]
 8005b6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005b70:	2900      	cmp	r1, #0
 8005b72:	dd05      	ble.n	8005b80 <_dtoa_r+0x4d4>
 8005b74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b76:	4620      	mov	r0, r4
 8005b78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b7a:	f001 fb47 	bl	800720c <__lshift>
 8005b7e:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b80:	9a06      	ldr	r2, [sp, #24]
 8005b82:	2a00      	cmp	r2, #0
 8005b84:	dd04      	ble.n	8005b90 <_dtoa_r+0x4e4>
 8005b86:	4631      	mov	r1, r6
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f001 fb3f 	bl	800720c <__lshift>
 8005b8e:	4606      	mov	r6, r0
 8005b90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f040 8321 	bne.w	80061da <_dtoa_r+0xb2e>
 8005b98:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005b9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b9c:	2802      	cmp	r0, #2
 8005b9e:	bfd4      	ite	le
 8005ba0:	2300      	movle	r3, #0
 8005ba2:	2301      	movgt	r3, #1
 8005ba4:	2900      	cmp	r1, #0
 8005ba6:	bfc8      	it	gt
 8005ba8:	2300      	movgt	r3, #0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 821a 	beq.w	8005fe4 <_dtoa_r+0x938>
 8005bb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bb2:	2800      	cmp	r0, #0
 8005bb4:	f040 820f 	bne.w	8005fd6 <_dtoa_r+0x92a>
 8005bb8:	4631      	mov	r1, r6
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2205      	movs	r2, #5
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	f001 f942 	bl	8006e48 <__multadd>
 8005bc4:	4606      	mov	r6, r0
 8005bc6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005bc8:	4631      	mov	r1, r6
 8005bca:	f001 fb7b 	bl	80072c4 <__mcmp>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	f340 8201 	ble.w	8005fd6 <_dtoa_r+0x92a>
 8005bd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bd8:	2500      	movs	r5, #0
 8005bda:	9a04      	ldr	r2, [sp, #16]
 8005bdc:	2331      	movs	r3, #49	; 0x31
 8005bde:	3201      	adds	r2, #1
 8005be0:	f889 3000 	strb.w	r3, [r9]
 8005be4:	9204      	str	r2, [sp, #16]
 8005be6:	f109 0301 	add.w	r3, r9, #1
 8005bea:	9308      	str	r3, [sp, #32]
 8005bec:	4631      	mov	r1, r6
 8005bee:	4620      	mov	r0, r4
 8005bf0:	f001 f90e 	bl	8006e10 <_Bfree>
 8005bf4:	f1b8 0f00 	cmp.w	r8, #0
 8005bf8:	d008      	beq.n	8005c0c <_dtoa_r+0x560>
 8005bfa:	4545      	cmp	r5, r8
 8005bfc:	bf18      	it	ne
 8005bfe:	2d00      	cmpne	r5, #0
 8005c00:	f040 824a 	bne.w	8006098 <_dtoa_r+0x9ec>
 8005c04:	4641      	mov	r1, r8
 8005c06:	4620      	mov	r0, r4
 8005c08:	f001 f902 	bl	8006e10 <_Bfree>
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c10:	f001 f8fe 	bl	8006e10 <_Bfree>
 8005c14:	9e04      	ldr	r6, [sp, #16]
 8005c16:	2200      	movs	r2, #0
 8005c18:	4648      	mov	r0, r9
 8005c1a:	1c73      	adds	r3, r6, #1
 8005c1c:	9e08      	ldr	r6, [sp, #32]
 8005c1e:	7032      	strb	r2, [r6, #0]
 8005c20:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005c22:	6033      	str	r3, [r6, #0]
 8005c24:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005c26:	2e00      	cmp	r6, #0
 8005c28:	f43f ad81 	beq.w	800572e <_dtoa_r+0x82>
 8005c2c:	9808      	ldr	r0, [sp, #32]
 8005c2e:	6030      	str	r0, [r6, #0]
 8005c30:	4648      	mov	r0, r9
 8005c32:	b01b      	add	sp, #108	; 0x6c
 8005c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c38:	2010      	movs	r0, #16
 8005c3a:	f000 fd4b 	bl	80066d4 <malloc>
 8005c3e:	6260      	str	r0, [r4, #36]	; 0x24
 8005c40:	6046      	str	r6, [r0, #4]
 8005c42:	6086      	str	r6, [r0, #8]
 8005c44:	6006      	str	r6, [r0, #0]
 8005c46:	60c6      	str	r6, [r0, #12]
 8005c48:	e548      	b.n	80056dc <_dtoa_r+0x30>
 8005c4a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005c4c:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005c50:	ebce 0606 	rsb	r6, lr, r6
 8005c54:	960a      	str	r6, [sp, #40]	; 0x28
 8005c56:	f1ce 0600 	rsb	r6, lr, #0
 8005c5a:	960c      	str	r6, [sp, #48]	; 0x30
 8005c5c:	2600      	movs	r6, #0
 8005c5e:	960e      	str	r6, [sp, #56]	; 0x38
 8005c60:	e60a      	b.n	8005878 <_dtoa_r+0x1cc>
 8005c62:	9804      	ldr	r0, [sp, #16]
 8005c64:	f003 fbbc 	bl	80093e0 <__aeabi_i2d>
 8005c68:	4632      	mov	r2, r6
 8005c6a:	463b      	mov	r3, r7
 8005c6c:	f003 fe86 	bl	800997c <__aeabi_dcmpeq>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	f47f add0 	bne.w	8005816 <_dtoa_r+0x16a>
 8005c76:	9e04      	ldr	r6, [sp, #16]
 8005c78:	3e01      	subs	r6, #1
 8005c7a:	9604      	str	r6, [sp, #16]
 8005c7c:	e5cb      	b.n	8005816 <_dtoa_r+0x16a>
 8005c7e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005c80:	e5e2      	b.n	8005848 <_dtoa_r+0x19c>
 8005c82:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005c86:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005c8a:	1b40      	subs	r0, r0, r5
 8005c8c:	fa0a f000 	lsl.w	r0, sl, r0
 8005c90:	e58b      	b.n	80057aa <_dtoa_r+0xfe>
 8005c92:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005c94:	2e01      	cmp	r6, #1
 8005c96:	f340 8415 	ble.w	80064c4 <_dtoa_r+0xe18>
 8005c9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c9e:	1e46      	subs	r6, r0, #1
 8005ca0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ca2:	42b1      	cmp	r1, r6
 8005ca4:	bfaf      	iteee	ge
 8005ca6:	ebc6 0601 	rsbge	r6, r6, r1
 8005caa:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005cac:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005cae:	ebc2 0306 	rsblt	r3, r2, r6
 8005cb2:	bfbf      	itttt	lt
 8005cb4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005cb6:	18f6      	addlt	r6, r6, r3
 8005cb8:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005cba:	2600      	movlt	r6, #0
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	bfb9      	ittee	lt
 8005cc0:	2300      	movlt	r3, #0
 8005cc2:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005cc4:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005cc6:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005cc8:	bfb8      	it	lt
 8005cca:	ebc0 0501 	rsblt	r5, r0, r1
 8005cce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005cd6:	2101      	movs	r1, #1
 8005cd8:	441a      	add	r2, r3
 8005cda:	920a      	str	r2, [sp, #40]	; 0x28
 8005cdc:	449e      	add	lr, r3
 8005cde:	f8cd e018 	str.w	lr, [sp, #24]
 8005ce2:	f001 f98d 	bl	8007000 <__i2b>
 8005ce6:	4680      	mov	r8, r0
 8005ce8:	e6e6      	b.n	8005ab8 <_dtoa_r+0x40c>
 8005cea:	2600      	movs	r6, #0
 8005cec:	960d      	str	r6, [sp, #52]	; 0x34
 8005cee:	9e04      	ldr	r6, [sp, #16]
 8005cf0:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005cf4:	44b6      	add	lr, r6
 8005cf6:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005cfa:	f10e 0601 	add.w	r6, lr, #1
 8005cfe:	9609      	str	r6, [sp, #36]	; 0x24
 8005d00:	2e00      	cmp	r6, #0
 8005d02:	f340 8359 	ble.w	80063b8 <_dtoa_r+0xd0c>
 8005d06:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005d08:	2e0e      	cmp	r6, #14
 8005d0a:	bf8c      	ite	hi
 8005d0c:	2500      	movhi	r5, #0
 8005d0e:	f005 0501 	andls.w	r5, r5, #1
 8005d12:	4637      	mov	r7, r6
 8005d14:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d16:	2f17      	cmp	r7, #23
 8005d18:	f04f 0100 	mov.w	r1, #0
 8005d1c:	6071      	str	r1, [r6, #4]
 8005d1e:	d909      	bls.n	8005d34 <_dtoa_r+0x688>
 8005d20:	2201      	movs	r2, #1
 8005d22:	2304      	movs	r3, #4
 8005d24:	005b      	lsls	r3, r3, #1
 8005d26:	4611      	mov	r1, r2
 8005d28:	f103 0014 	add.w	r0, r3, #20
 8005d2c:	3201      	adds	r2, #1
 8005d2e:	42b8      	cmp	r0, r7
 8005d30:	d9f8      	bls.n	8005d24 <_dtoa_r+0x678>
 8005d32:	6071      	str	r1, [r6, #4]
 8005d34:	4620      	mov	r0, r4
 8005d36:	f001 f835 	bl	8006da4 <_Balloc>
 8005d3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d3c:	6030      	str	r0, [r6, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	9308      	str	r3, [sp, #32]
 8005d42:	2d00      	cmp	r5, #0
 8005d44:	f43f ade5 	beq.w	8005912 <_dtoa_r+0x266>
 8005d48:	9e04      	ldr	r6, [sp, #16]
 8005d4a:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8005d4e:	2e00      	cmp	r6, #0
 8005d50:	f340 81ab 	ble.w	80060aa <_dtoa_r+0x9fe>
 8005d54:	f006 020f 	and.w	r2, r6, #15
 8005d58:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
 8005d5c:	1135      	asrs	r5, r6, #4
 8005d5e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d66:	06e9      	lsls	r1, r5, #27
 8005d68:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005d6c:	f140 818f 	bpl.w	800608e <_dtoa_r+0x9e2>
 8005d70:	f24a 23a0 	movw	r3, #41632	; 0xa2a0
 8005d74:	4650      	mov	r0, sl
 8005d76:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d7a:	4659      	mov	r1, fp
 8005d7c:	f005 050f 	and.w	r5, r5, #15
 8005d80:	f04f 0803 	mov.w	r8, #3
 8005d84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d88:	f003 fcba 	bl	8009700 <__aeabi_ddiv>
 8005d8c:	4682      	mov	sl, r0
 8005d8e:	468b      	mov	fp, r1
 8005d90:	b19d      	cbz	r5, 8005dba <_dtoa_r+0x70e>
 8005d92:	f24a 29a0 	movw	r9, #41632	; 0xa2a0
 8005d96:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005d9a:	07ea      	lsls	r2, r5, #31
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	4639      	mov	r1, r7
 8005da0:	d507      	bpl.n	8005db2 <_dtoa_r+0x706>
 8005da2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005da6:	f108 0801 	add.w	r8, r8, #1
 8005daa:	f003 fb7f 	bl	80094ac <__aeabi_dmul>
 8005dae:	4606      	mov	r6, r0
 8005db0:	460f      	mov	r7, r1
 8005db2:	106d      	asrs	r5, r5, #1
 8005db4:	f109 0908 	add.w	r9, r9, #8
 8005db8:	d1ef      	bne.n	8005d9a <_dtoa_r+0x6ee>
 8005dba:	4632      	mov	r2, r6
 8005dbc:	463b      	mov	r3, r7
 8005dbe:	4650      	mov	r0, sl
 8005dc0:	4659      	mov	r1, fp
 8005dc2:	f003 fc9d 	bl	8009700 <__aeabi_ddiv>
 8005dc6:	4606      	mov	r6, r0
 8005dc8:	460f      	mov	r7, r1
 8005dca:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005dcc:	b150      	cbz	r0, 8005de4 <_dtoa_r+0x738>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	4639      	mov	r1, r7
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8005dda:	f003 fdd9 	bl	8009990 <__aeabi_dcmplt>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	f040 8315 	bne.w	800640e <_dtoa_r+0xd62>
 8005de4:	4640      	mov	r0, r8
 8005de6:	f003 fafb 	bl	80093e0 <__aeabi_i2d>
 8005dea:	4632      	mov	r2, r6
 8005dec:	463b      	mov	r3, r7
 8005dee:	f003 fb5d 	bl	80094ac <__aeabi_dmul>
 8005df2:	2300      	movs	r3, #0
 8005df4:	2200      	movs	r2, #0
 8005df6:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005dfa:	f003 f9a5 	bl	8009148 <__adddf3>
 8005dfe:	4680      	mov	r8, r0
 8005e00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e02:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005e06:	2800      	cmp	r0, #0
 8005e08:	f000 80c9 	beq.w	8005f9e <_dtoa_r+0x8f2>
 8005e0c:	9904      	ldr	r1, [sp, #16]
 8005e0e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8005e12:	9116      	str	r1, [sp, #88]	; 0x58
 8005e14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e16:	2a00      	cmp	r2, #0
 8005e18:	f000 8179 	beq.w	800610e <_dtoa_r+0xa62>
 8005e1c:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
 8005e20:	9a08      	ldr	r2, [sp, #32]
 8005e22:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005e26:	2100      	movs	r1, #0
 8005e28:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8005e32:	1c55      	adds	r5, r2, #1
 8005e34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e38:	f8cd c008 	str.w	ip, [sp, #8]
 8005e3c:	f003 fc60 	bl	8009700 <__aeabi_ddiv>
 8005e40:	4642      	mov	r2, r8
 8005e42:	464b      	mov	r3, r9
 8005e44:	f003 f97e 	bl	8009144 <__aeabi_dsub>
 8005e48:	4682      	mov	sl, r0
 8005e4a:	468b      	mov	fp, r1
 8005e4c:	4630      	mov	r0, r6
 8005e4e:	4639      	mov	r1, r7
 8005e50:	f003 fdc6 	bl	80099e0 <__aeabi_d2iz>
 8005e54:	4680      	mov	r8, r0
 8005e56:	f003 fac3 	bl	80093e0 <__aeabi_i2d>
 8005e5a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005e5e:	fa5f f888 	uxtb.w	r8, r8
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	4630      	mov	r0, r6
 8005e68:	4639      	mov	r1, r7
 8005e6a:	f003 f96b 	bl	8009144 <__aeabi_dsub>
 8005e6e:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005e72:	f88e 8000 	strb.w	r8, [lr]
 8005e76:	4606      	mov	r6, r0
 8005e78:	460f      	mov	r7, r1
 8005e7a:	4650      	mov	r0, sl
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	4632      	mov	r2, r6
 8005e80:	463b      	mov	r3, r7
 8005e82:	f003 fda3 	bl	80099cc <__aeabi_dcmpgt>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	f040 83c2 	bne.w	8006610 <_dtoa_r+0xf64>
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	4632      	mov	r2, r6
 8005e90:	463b      	mov	r3, r7
 8005e92:	2000      	movs	r0, #0
 8005e94:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005e98:	f003 f954 	bl	8009144 <__aeabi_dsub>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4650      	mov	r0, sl
 8005ea2:	4659      	mov	r1, fp
 8005ea4:	f003 fd92 	bl	80099cc <__aeabi_dcmpgt>
 8005ea8:	f8dd c008 	ldr.w	ip, [sp, #8]
 8005eac:	2800      	cmp	r0, #0
 8005eae:	f040 8314 	bne.w	80064da <_dtoa_r+0xe2e>
 8005eb2:	f1bc 0f01 	cmp.w	ip, #1
 8005eb6:	f340 80f5 	ble.w	80060a4 <_dtoa_r+0x9f8>
 8005eba:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ebe:	9417      	str	r4, [sp, #92]	; 0x5c
 8005ec0:	44e1      	add	r9, ip
 8005ec2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8005ec6:	46a9      	mov	r9, r5
 8005ec8:	e010      	b.n	8005eec <_dtoa_r+0x840>
 8005eca:	2100      	movs	r1, #0
 8005ecc:	2000      	movs	r0, #0
 8005ece:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005ed2:	f003 f937 	bl	8009144 <__aeabi_dsub>
 8005ed6:	4652      	mov	r2, sl
 8005ed8:	465b      	mov	r3, fp
 8005eda:	f003 fd59 	bl	8009990 <__aeabi_dcmplt>
 8005ede:	2800      	cmp	r0, #0
 8005ee0:	f040 82f9 	bne.w	80064d6 <_dtoa_r+0xe2a>
 8005ee4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005ee6:	4581      	cmp	r9, r0
 8005ee8:	f000 80db 	beq.w	80060a2 <_dtoa_r+0x9f6>
 8005eec:	2300      	movs	r3, #0
 8005eee:	4650      	mov	r0, sl
 8005ef0:	4659      	mov	r1, fp
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005ef8:	f003 fad8 	bl	80094ac <__aeabi_dmul>
 8005efc:	2300      	movs	r3, #0
 8005efe:	2200      	movs	r2, #0
 8005f00:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005f04:	4682      	mov	sl, r0
 8005f06:	468b      	mov	fp, r1
 8005f08:	4630      	mov	r0, r6
 8005f0a:	4639      	mov	r1, r7
 8005f0c:	f003 face 	bl	80094ac <__aeabi_dmul>
 8005f10:	460d      	mov	r5, r1
 8005f12:	4604      	mov	r4, r0
 8005f14:	f003 fd64 	bl	80099e0 <__aeabi_d2iz>
 8005f18:	4680      	mov	r8, r0
 8005f1a:	f003 fa61 	bl	80093e0 <__aeabi_i2d>
 8005f1e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005f22:	fa5f f888 	uxtb.w	r8, r8
 8005f26:	4602      	mov	r2, r0
 8005f28:	460b      	mov	r3, r1
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	4629      	mov	r1, r5
 8005f2e:	f003 f909 	bl	8009144 <__aeabi_dsub>
 8005f32:	4652      	mov	r2, sl
 8005f34:	465b      	mov	r3, fp
 8005f36:	f809 8b01 	strb.w	r8, [r9], #1
 8005f3a:	4606      	mov	r6, r0
 8005f3c:	460f      	mov	r7, r1
 8005f3e:	f003 fd27 	bl	8009990 <__aeabi_dcmplt>
 8005f42:	4632      	mov	r2, r6
 8005f44:	463b      	mov	r3, r7
 8005f46:	2800      	cmp	r0, #0
 8005f48:	d0bf      	beq.n	8005eca <_dtoa_r+0x81e>
 8005f4a:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005f4c:	464d      	mov	r5, r9
 8005f4e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8005f50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f54:	9604      	str	r6, [sp, #16]
 8005f56:	9508      	str	r5, [sp, #32]
 8005f58:	e658      	b.n	8005c0c <_dtoa_r+0x560>
 8005f5a:	2600      	movs	r6, #0
 8005f5c:	960d      	str	r6, [sp, #52]	; 0x34
 8005f5e:	9825      	ldr	r0, [sp, #148]	; 0x94
 8005f60:	2800      	cmp	r0, #0
 8005f62:	f340 8233 	ble.w	80063cc <_dtoa_r+0xd20>
 8005f66:	280e      	cmp	r0, #14
 8005f68:	bf8c      	ite	hi
 8005f6a:	2500      	movhi	r5, #0
 8005f6c:	f005 0501 	andls.w	r5, r5, #1
 8005f70:	4607      	mov	r7, r0
 8005f72:	9014      	str	r0, [sp, #80]	; 0x50
 8005f74:	9009      	str	r0, [sp, #36]	; 0x24
 8005f76:	e6cd      	b.n	8005d14 <_dtoa_r+0x668>
 8005f78:	2601      	movs	r6, #1
 8005f7a:	960d      	str	r6, [sp, #52]	; 0x34
 8005f7c:	e7ef      	b.n	8005f5e <_dtoa_r+0x8b2>
 8005f7e:	4640      	mov	r0, r8
 8005f80:	f003 fa2e 	bl	80093e0 <__aeabi_i2d>
 8005f84:	4632      	mov	r2, r6
 8005f86:	463b      	mov	r3, r7
 8005f88:	f003 fa90 	bl	80094ac <__aeabi_dmul>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8005f94:	f003 f8d8 	bl	8009148 <__adddf3>
 8005f98:	4680      	mov	r8, r0
 8005f9a:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8005fa8:	4639      	mov	r1, r7
 8005faa:	f003 f8cb 	bl	8009144 <__aeabi_dsub>
 8005fae:	4642      	mov	r2, r8
 8005fb0:	464b      	mov	r3, r9
 8005fb2:	4682      	mov	sl, r0
 8005fb4:	468b      	mov	fp, r1
 8005fb6:	f003 fd09 	bl	80099cc <__aeabi_dcmpgt>
 8005fba:	4606      	mov	r6, r0
 8005fbc:	2800      	cmp	r0, #0
 8005fbe:	f040 80a3 	bne.w	8006108 <_dtoa_r+0xa5c>
 8005fc2:	4642      	mov	r2, r8
 8005fc4:	4650      	mov	r0, sl
 8005fc6:	4659      	mov	r1, fp
 8005fc8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005fcc:	f003 fce0 	bl	8009990 <__aeabi_dcmplt>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	d067      	beq.n	80060a4 <_dtoa_r+0x9f8>
 8005fd4:	46b0      	mov	r8, r6
 8005fd6:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005fd8:	2500      	movs	r5, #0
 8005fda:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fde:	43c9      	mvns	r1, r1
 8005fe0:	9104      	str	r1, [sp, #16]
 8005fe2:	e603      	b.n	8005bec <_dtoa_r+0x540>
 8005fe4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	f040 8164 	bne.w	80062b4 <_dtoa_r+0xc08>
 8005fec:	2500      	movs	r5, #0
 8005fee:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8005ff2:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005ff6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005ffa:	e002      	b.n	8006002 <_dtoa_r+0x956>
 8005ffc:	f000 ff24 	bl	8006e48 <__multadd>
 8006000:	4681      	mov	r9, r0
 8006002:	4631      	mov	r1, r6
 8006004:	4648      	mov	r0, r9
 8006006:	f7ff faab 	bl	8005560 <quorem>
 800600a:	4649      	mov	r1, r9
 800600c:	220a      	movs	r2, #10
 800600e:	2300      	movs	r3, #0
 8006010:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8006014:	f80b 7005 	strb.w	r7, [fp, r5]
 8006018:	3501      	adds	r5, #1
 800601a:	4620      	mov	r0, r4
 800601c:	4555      	cmp	r5, sl
 800601e:	dbed      	blt.n	8005ffc <_dtoa_r+0x950>
 8006020:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006024:	461d      	mov	r5, r3
 8006026:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006028:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800602c:	2801      	cmp	r0, #1
 800602e:	bfac      	ite	ge
 8006030:	4483      	addge	fp, r0
 8006032:	f10b 0b01 	addlt.w	fp, fp, #1
 8006036:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006038:	2201      	movs	r2, #1
 800603a:	4620      	mov	r0, r4
 800603c:	f001 f8e6 	bl	800720c <__lshift>
 8006040:	4631      	mov	r1, r6
 8006042:	900b      	str	r0, [sp, #44]	; 0x2c
 8006044:	f001 f93e 	bl	80072c4 <__mcmp>
 8006048:	2800      	cmp	r0, #0
 800604a:	f340 826f 	ble.w	800652c <_dtoa_r+0xe80>
 800604e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 8006052:	9908      	ldr	r1, [sp, #32]
 8006054:	e005      	b.n	8006062 <_dtoa_r+0x9b6>
 8006056:	428b      	cmp	r3, r1
 8006058:	f000 8228 	beq.w	80064ac <_dtoa_r+0xe00>
 800605c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006060:	469b      	mov	fp, r3
 8006062:	2a39      	cmp	r2, #57	; 0x39
 8006064:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006068:	d0f5      	beq.n	8006056 <_dtoa_r+0x9aa>
 800606a:	3201      	adds	r2, #1
 800606c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006070:	701a      	strb	r2, [r3, #0]
 8006072:	f8cd b020 	str.w	fp, [sp, #32]
 8006076:	e5b9      	b.n	8005bec <_dtoa_r+0x540>
 8006078:	231c      	movs	r3, #28
 800607a:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800607e:	441d      	add	r5, r3
 8006080:	9806      	ldr	r0, [sp, #24]
 8006082:	449e      	add	lr, r3
 8006084:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 8006088:	4418      	add	r0, r3
 800608a:	9006      	str	r0, [sp, #24]
 800608c:	e56f      	b.n	8005b6e <_dtoa_r+0x4c2>
 800608e:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8006092:	f04f 0802 	mov.w	r8, #2
 8006096:	e67b      	b.n	8005d90 <_dtoa_r+0x6e4>
 8006098:	4629      	mov	r1, r5
 800609a:	4620      	mov	r0, r4
 800609c:	f000 feb8 	bl	8006e10 <_Bfree>
 80060a0:	e5b0      	b.n	8005c04 <_dtoa_r+0x558>
 80060a2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80060a4:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80060a8:	e433      	b.n	8005912 <_dtoa_r+0x266>
 80060aa:	9e04      	ldr	r6, [sp, #16]
 80060ac:	4275      	negs	r5, r6
 80060ae:	2d00      	cmp	r5, #0
 80060b0:	f000 819d 	beq.w	80063ee <_dtoa_r+0xd42>
 80060b4:	f005 020f 	and.w	r2, r5, #15
 80060b8:	f24a 13b0 	movw	r3, #41392	; 0xa1b0
 80060bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80060c0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80060c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060cc:	f003 f9ee 	bl	80094ac <__aeabi_dmul>
 80060d0:	112d      	asrs	r5, r5, #4
 80060d2:	4606      	mov	r6, r0
 80060d4:	460f      	mov	r7, r1
 80060d6:	f000 8297 	beq.w	8006608 <_dtoa_r+0xf5c>
 80060da:	f24a 29a0 	movw	r9, #41632	; 0xa2a0
 80060de:	f04f 0802 	mov.w	r8, #2
 80060e2:	f6c0 0900 	movt	r9, #2048	; 0x800
 80060e6:	07eb      	lsls	r3, r5, #31
 80060e8:	4630      	mov	r0, r6
 80060ea:	4639      	mov	r1, r7
 80060ec:	d507      	bpl.n	80060fe <_dtoa_r+0xa52>
 80060ee:	e9d9 2300 	ldrd	r2, r3, [r9]
 80060f2:	f108 0801 	add.w	r8, r8, #1
 80060f6:	f003 f9d9 	bl	80094ac <__aeabi_dmul>
 80060fa:	4606      	mov	r6, r0
 80060fc:	460f      	mov	r7, r1
 80060fe:	106d      	asrs	r5, r5, #1
 8006100:	f109 0908 	add.w	r9, r9, #8
 8006104:	d1ef      	bne.n	80060e6 <_dtoa_r+0xa3a>
 8006106:	e660      	b.n	8005dca <_dtoa_r+0x71e>
 8006108:	2600      	movs	r6, #0
 800610a:	46b0      	mov	r8, r6
 800610c:	e562      	b.n	8005bd4 <_dtoa_r+0x528>
 800610e:	f10c 3bff 	add.w	fp, ip, #4294967295
 8006112:	f24a 11b0 	movw	r1, #41392	; 0xa1b0
 8006116:	f6c0 0100 	movt	r1, #2048	; 0x800
 800611a:	9808      	ldr	r0, [sp, #32]
 800611c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	f100 0a01 	add.w	sl, r0, #1
 8006128:	e9d1 0100 	ldrd	r0, r1, [r1]
 800612c:	f8cd c008 	str.w	ip, [sp, #8]
 8006130:	f003 f9bc 	bl	80094ac <__aeabi_dmul>
 8006134:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006138:	4639      	mov	r1, r7
 800613a:	4630      	mov	r0, r6
 800613c:	f003 fc50 	bl	80099e0 <__aeabi_d2iz>
 8006140:	4605      	mov	r5, r0
 8006142:	f003 f94d 	bl	80093e0 <__aeabi_i2d>
 8006146:	3530      	adds	r5, #48	; 0x30
 8006148:	4602      	mov	r2, r0
 800614a:	460b      	mov	r3, r1
 800614c:	4630      	mov	r0, r6
 800614e:	4639      	mov	r1, r7
 8006150:	f002 fff8 	bl	8009144 <__aeabi_dsub>
 8006154:	460f      	mov	r7, r1
 8006156:	9908      	ldr	r1, [sp, #32]
 8006158:	4606      	mov	r6, r0
 800615a:	700d      	strb	r5, [r1, #0]
 800615c:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006160:	f1bc 0f01 	cmp.w	ip, #1
 8006164:	d022      	beq.n	80061ac <_dtoa_r+0xb00>
 8006166:	9a08      	ldr	r2, [sp, #32]
 8006168:	4630      	mov	r0, r6
 800616a:	4639      	mov	r1, r7
 800616c:	f102 39ff 	add.w	r9, r2, #4294967295
 8006170:	4615      	mov	r5, r2
 8006172:	44e1      	add	r9, ip
 8006174:	2300      	movs	r3, #0
 8006176:	2200      	movs	r2, #0
 8006178:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800617c:	f003 f996 	bl	80094ac <__aeabi_dmul>
 8006180:	460f      	mov	r7, r1
 8006182:	4606      	mov	r6, r0
 8006184:	f003 fc2c 	bl	80099e0 <__aeabi_d2iz>
 8006188:	4680      	mov	r8, r0
 800618a:	f003 f929 	bl	80093e0 <__aeabi_i2d>
 800618e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006192:	4602      	mov	r2, r0
 8006194:	460b      	mov	r3, r1
 8006196:	4630      	mov	r0, r6
 8006198:	4639      	mov	r1, r7
 800619a:	f002 ffd3 	bl	8009144 <__aeabi_dsub>
 800619e:	f805 8f01 	strb.w	r8, [r5, #1]!
 80061a2:	454d      	cmp	r5, r9
 80061a4:	d1e6      	bne.n	8006174 <_dtoa_r+0xac8>
 80061a6:	4606      	mov	r6, r0
 80061a8:	460f      	mov	r7, r1
 80061aa:	44da      	add	sl, fp
 80061ac:	2300      	movs	r3, #0
 80061ae:	2200      	movs	r2, #0
 80061b0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80061b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061b8:	f002 ffc6 	bl	8009148 <__adddf3>
 80061bc:	4632      	mov	r2, r6
 80061be:	463b      	mov	r3, r7
 80061c0:	f003 fbe6 	bl	8009990 <__aeabi_dcmplt>
 80061c4:	2800      	cmp	r0, #0
 80061c6:	f000 8154 	beq.w	8006472 <_dtoa_r+0xdc6>
 80061ca:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061ce:	4652      	mov	r2, sl
 80061d0:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 80061d4:	f8cd a020 	str.w	sl, [sp, #32]
 80061d8:	e459      	b.n	8005a8e <_dtoa_r+0x3e2>
 80061da:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80061dc:	4631      	mov	r1, r6
 80061de:	f001 f871 	bl	80072c4 <__mcmp>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	f6bf acd8 	bge.w	8005b98 <_dtoa_r+0x4ec>
 80061e8:	f8dd e010 	ldr.w	lr, [sp, #16]
 80061ec:	4620      	mov	r0, r4
 80061ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061f0:	220a      	movs	r2, #10
 80061f2:	2300      	movs	r3, #0
 80061f4:	f10e 3eff 	add.w	lr, lr, #4294967295
 80061f8:	f8cd e010 	str.w	lr, [sp, #16]
 80061fc:	f000 fe24 	bl	8006e48 <__multadd>
 8006200:	900b      	str	r0, [sp, #44]	; 0x2c
 8006202:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006204:	2800      	cmp	r0, #0
 8006206:	d141      	bne.n	800628c <_dtoa_r+0xbe0>
 8006208:	9914      	ldr	r1, [sp, #80]	; 0x50
 800620a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800620c:	2900      	cmp	r1, #0
 800620e:	dc03      	bgt.n	8006218 <_dtoa_r+0xb6c>
 8006210:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006212:	2a02      	cmp	r2, #2
 8006214:	f300 8207 	bgt.w	8006626 <_dtoa_r+0xf7a>
 8006218:	9309      	str	r3, [sp, #36]	; 0x24
 800621a:	e6e7      	b.n	8005fec <_dtoa_r+0x940>
 800621c:	6933      	ldr	r3, [r6, #16]
 800621e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006222:	6918      	ldr	r0, [r3, #16]
 8006224:	f000 fea2 	bl	8006f6c <__hi0bits>
 8006228:	f1c0 0020 	rsb	r0, r0, #32
 800622c:	e48b      	b.n	8005b46 <_dtoa_r+0x49a>
 800622e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006230:	2e00      	cmp	r6, #0
 8006232:	f040 818b 	bne.w	800654c <_dtoa_r+0xea0>
 8006236:	2300      	movs	r3, #0
 8006238:	2200      	movs	r2, #0
 800623a:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800623e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006242:	f003 f933 	bl	80094ac <__aeabi_dmul>
 8006246:	4652      	mov	r2, sl
 8006248:	465b      	mov	r3, fp
 800624a:	f003 fbb5 	bl	80099b8 <__aeabi_dcmpge>
 800624e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006250:	46b0      	mov	r8, r6
 8006252:	2800      	cmp	r0, #0
 8006254:	f47f aebf 	bne.w	8005fd6 <_dtoa_r+0x92a>
 8006258:	e4bc      	b.n	8005bd4 <_dtoa_r+0x528>
 800625a:	f1ba 0f00 	cmp.w	sl, #0
 800625e:	f47f ac6c 	bne.w	8005b3a <_dtoa_r+0x48e>
 8006262:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006266:	4657      	mov	r7, sl
 8006268:	2b00      	cmp	r3, #0
 800626a:	f47f ac67 	bne.w	8005b3c <_dtoa_r+0x490>
 800626e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006272:	0d3f      	lsrs	r7, r7, #20
 8006274:	053f      	lsls	r7, r7, #20
 8006276:	2f00      	cmp	r7, #0
 8006278:	f43f ac60 	beq.w	8005b3c <_dtoa_r+0x490>
 800627c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800627e:	2701      	movs	r7, #1
 8006280:	9b06      	ldr	r3, [sp, #24]
 8006282:	3201      	adds	r2, #1
 8006284:	920a      	str	r2, [sp, #40]	; 0x28
 8006286:	3301      	adds	r3, #1
 8006288:	9306      	str	r3, [sp, #24]
 800628a:	e457      	b.n	8005b3c <_dtoa_r+0x490>
 800628c:	2300      	movs	r3, #0
 800628e:	4641      	mov	r1, r8
 8006290:	220a      	movs	r2, #10
 8006292:	4620      	mov	r0, r4
 8006294:	f000 fdd8 	bl	8006e48 <__multadd>
 8006298:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800629a:	9924      	ldr	r1, [sp, #144]	; 0x90
 800629c:	2a00      	cmp	r2, #0
 800629e:	bfcc      	ite	gt
 80062a0:	2300      	movgt	r3, #0
 80062a2:	2301      	movle	r3, #1
 80062a4:	2902      	cmp	r1, #2
 80062a6:	bfd8      	it	le
 80062a8:	2300      	movle	r3, #0
 80062aa:	4680      	mov	r8, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f040 81b6 	bne.w	800661e <_dtoa_r+0xf72>
 80062b2:	9209      	str	r2, [sp, #36]	; 0x24
 80062b4:	2d00      	cmp	r5, #0
 80062b6:	dd05      	ble.n	80062c4 <_dtoa_r+0xc18>
 80062b8:	4641      	mov	r1, r8
 80062ba:	462a      	mov	r2, r5
 80062bc:	4620      	mov	r0, r4
 80062be:	f000 ffa5 	bl	800720c <__lshift>
 80062c2:	4680      	mov	r8, r0
 80062c4:	46c4      	mov	ip, r8
 80062c6:	2f00      	cmp	r7, #0
 80062c8:	f040 8153 	bne.w	8006572 <_dtoa_r+0xec6>
 80062cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062ce:	f00a 0301 	and.w	r3, sl, #1
 80062d2:	9a08      	ldr	r2, [sp, #32]
 80062d4:	4637      	mov	r7, r6
 80062d6:	9808      	ldr	r0, [sp, #32]
 80062d8:	46e1      	mov	r9, ip
 80062da:	440a      	add	r2, r1
 80062dc:	9309      	str	r3, [sp, #36]	; 0x24
 80062de:	920a      	str	r2, [sp, #40]	; 0x28
 80062e0:	1c45      	adds	r5, r0, #1
 80062e2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80062e4:	e00a      	b.n	80062fc <_dtoa_r+0xc50>
 80062e6:	f000 fdaf 	bl	8006e48 <__multadd>
 80062ea:	4649      	mov	r1, r9
 80062ec:	220a      	movs	r2, #10
 80062ee:	2300      	movs	r3, #0
 80062f0:	4680      	mov	r8, r0
 80062f2:	4620      	mov	r0, r4
 80062f4:	f000 fda8 	bl	8006e48 <__multadd>
 80062f8:	4681      	mov	r9, r0
 80062fa:	3501      	adds	r5, #1
 80062fc:	4639      	mov	r1, r7
 80062fe:	4630      	mov	r0, r6
 8006300:	f7ff f92e 	bl	8005560 <quorem>
 8006304:	4641      	mov	r1, r8
 8006306:	4682      	mov	sl, r0
 8006308:	4630      	mov	r0, r6
 800630a:	f000 ffdb 	bl	80072c4 <__mcmp>
 800630e:	464a      	mov	r2, r9
 8006310:	4639      	mov	r1, r7
 8006312:	4683      	mov	fp, r0
 8006314:	4620      	mov	r0, r4
 8006316:	f000 fff7 	bl	8007308 <__mdiff>
 800631a:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 800631e:	9205      	str	r2, [sp, #20]
 8006320:	f105 3eff 	add.w	lr, r5, #4294967295
 8006324:	f8cd e018 	str.w	lr, [sp, #24]
 8006328:	68c2      	ldr	r2, [r0, #12]
 800632a:	4603      	mov	r3, r0
 800632c:	2a00      	cmp	r2, #0
 800632e:	d13e      	bne.n	80063ae <_dtoa_r+0xd02>
 8006330:	4619      	mov	r1, r3
 8006332:	4630      	mov	r0, r6
 8006334:	9302      	str	r3, [sp, #8]
 8006336:	f000 ffc5 	bl	80072c4 <__mcmp>
 800633a:	9b02      	ldr	r3, [sp, #8]
 800633c:	4602      	mov	r2, r0
 800633e:	4620      	mov	r0, r4
 8006340:	4619      	mov	r1, r3
 8006342:	9202      	str	r2, [sp, #8]
 8006344:	f000 fd64 	bl	8006e10 <_Bfree>
 8006348:	9a02      	ldr	r2, [sp, #8]
 800634a:	9824      	ldr	r0, [sp, #144]	; 0x90
 800634c:	4310      	orrs	r0, r2
 800634e:	d103      	bne.n	8006358 <_dtoa_r+0xcac>
 8006350:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006352:	2900      	cmp	r1, #0
 8006354:	f000 814a 	beq.w	80065ec <_dtoa_r+0xf40>
 8006358:	f1bb 0f00 	cmp.w	fp, #0
 800635c:	f2c0 80c3 	blt.w	80064e6 <_dtoa_r+0xe3a>
 8006360:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006362:	ea5b 0101 	orrs.w	r1, fp, r1
 8006366:	d103      	bne.n	8006370 <_dtoa_r+0xcc4>
 8006368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 80bb 	beq.w	80064e6 <_dtoa_r+0xe3a>
 8006370:	2a00      	cmp	r2, #0
 8006372:	f300 811b 	bgt.w	80065ac <_dtoa_r+0xf00>
 8006376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006378:	46ab      	mov	fp, r5
 800637a:	9a05      	ldr	r2, [sp, #20]
 800637c:	429d      	cmp	r5, r3
 800637e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006382:	f000 8124 	beq.w	80065ce <_dtoa_r+0xf22>
 8006386:	4631      	mov	r1, r6
 8006388:	220a      	movs	r2, #10
 800638a:	2300      	movs	r3, #0
 800638c:	4620      	mov	r0, r4
 800638e:	f000 fd5b 	bl	8006e48 <__multadd>
 8006392:	45c8      	cmp	r8, r9
 8006394:	4641      	mov	r1, r8
 8006396:	f04f 020a 	mov.w	r2, #10
 800639a:	f04f 0300 	mov.w	r3, #0
 800639e:	4606      	mov	r6, r0
 80063a0:	4620      	mov	r0, r4
 80063a2:	d1a0      	bne.n	80062e6 <_dtoa_r+0xc3a>
 80063a4:	f000 fd50 	bl	8006e48 <__multadd>
 80063a8:	4680      	mov	r8, r0
 80063aa:	4681      	mov	r9, r0
 80063ac:	e7a5      	b.n	80062fa <_dtoa_r+0xc4e>
 80063ae:	2201      	movs	r2, #1
 80063b0:	e7c5      	b.n	800633e <_dtoa_r+0xc92>
 80063b2:	2601      	movs	r6, #1
 80063b4:	960d      	str	r6, [sp, #52]	; 0x34
 80063b6:	e49a      	b.n	8005cee <_dtoa_r+0x642>
 80063b8:	2e0e      	cmp	r6, #14
 80063ba:	bf8c      	ite	hi
 80063bc:	2200      	movhi	r2, #0
 80063be:	2201      	movls	r2, #1
 80063c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80063c2:	2300      	movs	r3, #0
 80063c4:	4015      	ands	r5, r2
 80063c6:	4619      	mov	r1, r3
 80063c8:	6073      	str	r3, [r6, #4]
 80063ca:	e4b3      	b.n	8005d34 <_dtoa_r+0x688>
 80063cc:	2201      	movs	r2, #1
 80063ce:	9225      	str	r2, [sp, #148]	; 0x94
 80063d0:	9214      	str	r2, [sp, #80]	; 0x50
 80063d2:	9209      	str	r2, [sp, #36]	; 0x24
 80063d4:	e7f4      	b.n	80063c0 <_dtoa_r+0xd14>
 80063d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063d8:	4620      	mov	r0, r4
 80063da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063dc:	f000 feba 	bl	8007154 <__pow5mult>
 80063e0:	900b      	str	r0, [sp, #44]	; 0x2c
 80063e2:	f7ff bb98 	b.w	8005b16 <_dtoa_r+0x46a>
 80063e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063ea:	9508      	str	r5, [sp, #32]
 80063ec:	e40e      	b.n	8005c0c <_dtoa_r+0x560>
 80063ee:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80063f2:	f04f 0802 	mov.w	r8, #2
 80063f6:	e4e8      	b.n	8005dca <_dtoa_r+0x71e>
 80063f8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80063fa:	2130      	movs	r1, #48	; 0x30
 80063fc:	9208      	str	r2, [sp, #32]
 80063fe:	2231      	movs	r2, #49	; 0x31
 8006400:	3601      	adds	r6, #1
 8006402:	f889 1000 	strb.w	r1, [r9]
 8006406:	9604      	str	r6, [sp, #16]
 8006408:	701a      	strb	r2, [r3, #0]
 800640a:	f7ff bbff 	b.w	8005c0c <_dtoa_r+0x560>
 800640e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006410:	2900      	cmp	r1, #0
 8006412:	f43f adb4 	beq.w	8005f7e <_dtoa_r+0x8d2>
 8006416:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006418:	2a00      	cmp	r2, #0
 800641a:	f77f ae43 	ble.w	80060a4 <_dtoa_r+0x9f8>
 800641e:	2300      	movs	r3, #0
 8006420:	2200      	movs	r2, #0
 8006422:	4630      	mov	r0, r6
 8006424:	4639      	mov	r1, r7
 8006426:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800642a:	f003 f83f 	bl	80094ac <__aeabi_dmul>
 800642e:	9b04      	ldr	r3, [sp, #16]
 8006430:	3b01      	subs	r3, #1
 8006432:	9316      	str	r3, [sp, #88]	; 0x58
 8006434:	4606      	mov	r6, r0
 8006436:	f108 0001 	add.w	r0, r8, #1
 800643a:	460f      	mov	r7, r1
 800643c:	f002 ffd0 	bl	80093e0 <__aeabi_i2d>
 8006440:	4602      	mov	r2, r0
 8006442:	460b      	mov	r3, r1
 8006444:	4630      	mov	r0, r6
 8006446:	4639      	mov	r1, r7
 8006448:	f003 f830 	bl	80094ac <__aeabi_dmul>
 800644c:	2300      	movs	r3, #0
 800644e:	2200      	movs	r2, #0
 8006450:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8006454:	f002 fe78 	bl	8009148 <__adddf3>
 8006458:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 800645c:	4680      	mov	r8, r0
 800645e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006462:	e4d7      	b.n	8005e14 <_dtoa_r+0x768>
 8006464:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006466:	4620      	mov	r0, r4
 8006468:	f000 fe74 	bl	8007154 <__pow5mult>
 800646c:	900b      	str	r0, [sp, #44]	; 0x2c
 800646e:	f7ff bb52 	b.w	8005b16 <_dtoa_r+0x46a>
 8006472:	2100      	movs	r1, #0
 8006474:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006478:	2000      	movs	r0, #0
 800647a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800647e:	f002 fe61 	bl	8009144 <__aeabi_dsub>
 8006482:	4632      	mov	r2, r6
 8006484:	463b      	mov	r3, r7
 8006486:	f003 faa1 	bl	80099cc <__aeabi_dcmpgt>
 800648a:	2800      	cmp	r0, #0
 800648c:	f43f ae0a 	beq.w	80060a4 <_dtoa_r+0x9f8>
 8006490:	4653      	mov	r3, sl
 8006492:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006496:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800649a:	2a30      	cmp	r2, #48	; 0x30
 800649c:	d0f8      	beq.n	8006490 <_dtoa_r+0xde4>
 800649e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80064a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064a4:	9308      	str	r3, [sp, #32]
 80064a6:	9604      	str	r6, [sp, #16]
 80064a8:	f7ff bbb0 	b.w	8005c0c <_dtoa_r+0x560>
 80064ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064b0:	2331      	movs	r3, #49	; 0x31
 80064b2:	9904      	ldr	r1, [sp, #16]
 80064b4:	f8cd b020 	str.w	fp, [sp, #32]
 80064b8:	3101      	adds	r1, #1
 80064ba:	f889 3000 	strb.w	r3, [r9]
 80064be:	9104      	str	r1, [sp, #16]
 80064c0:	f7ff bb94 	b.w	8005bec <_dtoa_r+0x540>
 80064c4:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80064c6:	2e00      	cmp	r6, #0
 80064c8:	d069      	beq.n	800659e <_dtoa_r+0xef2>
 80064ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80064d0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80064d2:	f7ff bbfc 	b.w	8005cce <_dtoa_r+0x622>
 80064d6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80064d8:	464d      	mov	r5, r9
 80064da:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064de:	462a      	mov	r2, r5
 80064e0:	9508      	str	r5, [sp, #32]
 80064e2:	f7ff bad4 	b.w	8005a8e <_dtoa_r+0x3e2>
 80064e6:	2a00      	cmp	r2, #0
 80064e8:	960b      	str	r6, [sp, #44]	; 0x2c
 80064ea:	46cc      	mov	ip, r9
 80064ec:	463e      	mov	r6, r7
 80064ee:	9f05      	ldr	r7, [sp, #20]
 80064f0:	dd12      	ble.n	8006518 <_dtoa_r+0xe6c>
 80064f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064f4:	2201      	movs	r2, #1
 80064f6:	4620      	mov	r0, r4
 80064f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80064fc:	f000 fe86 	bl	800720c <__lshift>
 8006500:	4631      	mov	r1, r6
 8006502:	900b      	str	r0, [sp, #44]	; 0x2c
 8006504:	f000 fede 	bl	80072c4 <__mcmp>
 8006508:	f8dd c008 	ldr.w	ip, [sp, #8]
 800650c:	2800      	cmp	r0, #0
 800650e:	dd77      	ble.n	8006600 <_dtoa_r+0xf54>
 8006510:	2f39      	cmp	r7, #57	; 0x39
 8006512:	d062      	beq.n	80065da <_dtoa_r+0xf2e>
 8006514:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8006518:	9b06      	ldr	r3, [sp, #24]
 800651a:	4645      	mov	r5, r8
 800651c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006520:	46e0      	mov	r8, ip
 8006522:	1c58      	adds	r0, r3, #1
 8006524:	701f      	strb	r7, [r3, #0]
 8006526:	9008      	str	r0, [sp, #32]
 8006528:	f7ff bb60 	b.w	8005bec <_dtoa_r+0x540>
 800652c:	d102      	bne.n	8006534 <_dtoa_r+0xe88>
 800652e:	07fb      	lsls	r3, r7, #31
 8006530:	f53f ad8d 	bmi.w	800604e <_dtoa_r+0x9a2>
 8006534:	465b      	mov	r3, fp
 8006536:	f10b 3bff 	add.w	fp, fp, #4294967295
 800653a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800653e:	2a30      	cmp	r2, #48	; 0x30
 8006540:	d0f8      	beq.n	8006534 <_dtoa_r+0xe88>
 8006542:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006546:	9308      	str	r3, [sp, #32]
 8006548:	f7ff bb50 	b.w	8005bec <_dtoa_r+0x540>
 800654c:	2600      	movs	r6, #0
 800654e:	e541      	b.n	8005fd4 <_dtoa_r+0x928>
 8006550:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006554:	4632      	mov	r2, r6
 8006556:	463b      	mov	r3, r7
 8006558:	f003 fa10 	bl	800997c <__aeabi_dcmpeq>
 800655c:	2800      	cmp	r0, #0
 800655e:	f43f af42 	beq.w	80063e6 <_dtoa_r+0xd3a>
 8006562:	f018 0f01 	tst.w	r8, #1
 8006566:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800656a:	f43f af3e 	beq.w	80063ea <_dtoa_r+0xd3e>
 800656e:	f7ff ba81 	b.w	8005a74 <_dtoa_r+0x3c8>
 8006572:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006576:	4620      	mov	r0, r4
 8006578:	f000 fc14 	bl	8006da4 <_Balloc>
 800657c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006580:	f108 010c 	add.w	r1, r8, #12
 8006584:	1c9a      	adds	r2, r3, #2
 8006586:	0092      	lsls	r2, r2, #2
 8006588:	4605      	mov	r5, r0
 800658a:	300c      	adds	r0, #12
 800658c:	f000 fbb2 	bl	8006cf4 <memcpy>
 8006590:	4620      	mov	r0, r4
 8006592:	4629      	mov	r1, r5
 8006594:	2201      	movs	r2, #1
 8006596:	f000 fe39 	bl	800720c <__lshift>
 800659a:	4684      	mov	ip, r0
 800659c:	e696      	b.n	80062cc <_dtoa_r+0xc20>
 800659e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80065a0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80065a2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80065a4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80065a8:	f7ff bb91 	b.w	8005cce <_dtoa_r+0x622>
 80065ac:	960b      	str	r6, [sp, #44]	; 0x2c
 80065ae:	463e      	mov	r6, r7
 80065b0:	9f05      	ldr	r7, [sp, #20]
 80065b2:	46cc      	mov	ip, r9
 80065b4:	2f39      	cmp	r7, #57	; 0x39
 80065b6:	d010      	beq.n	80065da <_dtoa_r+0xf2e>
 80065b8:	9b06      	ldr	r3, [sp, #24]
 80065ba:	3701      	adds	r7, #1
 80065bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065c0:	4645      	mov	r5, r8
 80065c2:	1c58      	adds	r0, r3, #1
 80065c4:	46e0      	mov	r8, ip
 80065c6:	701f      	strb	r7, [r3, #0]
 80065c8:	9008      	str	r0, [sp, #32]
 80065ca:	f7ff bb0f 	b.w	8005bec <_dtoa_r+0x540>
 80065ce:	960b      	str	r6, [sp, #44]	; 0x2c
 80065d0:	4645      	mov	r5, r8
 80065d2:	463e      	mov	r6, r7
 80065d4:	46c8      	mov	r8, r9
 80065d6:	9f05      	ldr	r7, [sp, #20]
 80065d8:	e52d      	b.n	8006036 <_dtoa_r+0x98a>
 80065da:	9b06      	ldr	r3, [sp, #24]
 80065dc:	2239      	movs	r2, #57	; 0x39
 80065de:	4645      	mov	r5, r8
 80065e0:	9908      	ldr	r1, [sp, #32]
 80065e2:	46e0      	mov	r8, ip
 80065e4:	f103 0b01 	add.w	fp, r3, #1
 80065e8:	701a      	strb	r2, [r3, #0]
 80065ea:	e53a      	b.n	8006062 <_dtoa_r+0x9b6>
 80065ec:	960b      	str	r6, [sp, #44]	; 0x2c
 80065ee:	463e      	mov	r6, r7
 80065f0:	9f05      	ldr	r7, [sp, #20]
 80065f2:	46cc      	mov	ip, r9
 80065f4:	2f39      	cmp	r7, #57	; 0x39
 80065f6:	d0f0      	beq.n	80065da <_dtoa_r+0xf2e>
 80065f8:	f1bb 0f00 	cmp.w	fp, #0
 80065fc:	dc8a      	bgt.n	8006514 <_dtoa_r+0xe68>
 80065fe:	e78b      	b.n	8006518 <_dtoa_r+0xe6c>
 8006600:	d18a      	bne.n	8006518 <_dtoa_r+0xe6c>
 8006602:	07fa      	lsls	r2, r7, #31
 8006604:	d588      	bpl.n	8006518 <_dtoa_r+0xe6c>
 8006606:	e783      	b.n	8006510 <_dtoa_r+0xe64>
 8006608:	f04f 0802 	mov.w	r8, #2
 800660c:	f7ff bbdd 	b.w	8005dca <_dtoa_r+0x71e>
 8006610:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006612:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006616:	9508      	str	r5, [sp, #32]
 8006618:	9604      	str	r6, [sp, #16]
 800661a:	f7ff baf7 	b.w	8005c0c <_dtoa_r+0x560>
 800661e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006620:	9209      	str	r2, [sp, #36]	; 0x24
 8006622:	f7ff bac5 	b.w	8005bb0 <_dtoa_r+0x504>
 8006626:	9309      	str	r3, [sp, #36]	; 0x24
 8006628:	f7ff bac2 	b.w	8005bb0 <_dtoa_r+0x504>
 800662c:	f43f aa9f 	beq.w	8005b6e <_dtoa_r+0x4c2>
 8006630:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8006634:	e521      	b.n	800607a <_dtoa_r+0x9ce>
 8006636:	bf00      	nop

08006638 <_setlocale_r>:
 8006638:	b510      	push	{r4, lr}
 800663a:	4614      	mov	r4, r2
 800663c:	b13a      	cbz	r2, 800664e <_setlocale_r+0x16>
 800663e:	f24a 51c8 	movw	r1, #42440	; 0xa5c8
 8006642:	4610      	mov	r0, r2
 8006644:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006648:	f001 f884 	bl	8007754 <strcmp>
 800664c:	b920      	cbnz	r0, 8006658 <_setlocale_r+0x20>
 800664e:	f24a 5070 	movw	r0, #42352	; 0xa570
 8006652:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006656:	bd10      	pop	{r4, pc}
 8006658:	f24a 5170 	movw	r1, #42352	; 0xa570
 800665c:	4620      	mov	r0, r4
 800665e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006662:	f001 f877 	bl	8007754 <strcmp>
 8006666:	2800      	cmp	r0, #0
 8006668:	d0f1      	beq.n	800664e <_setlocale_r+0x16>
 800666a:	f24a 3168 	movw	r1, #41832	; 0xa368
 800666e:	4620      	mov	r0, r4
 8006670:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006674:	f001 f86e 	bl	8007754 <strcmp>
 8006678:	f24a 5370 	movw	r3, #42352	; 0xa570
 800667c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006680:	2800      	cmp	r0, #0
 8006682:	bf0c      	ite	eq
 8006684:	4618      	moveq	r0, r3
 8006686:	2000      	movne	r0, #0
 8006688:	bd10      	pop	{r4, pc}
 800668a:	bf00      	nop

0800668c <__locale_charset>:
 800668c:	f240 00f4 	movw	r0, #244	; 0xf4
 8006690:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop

08006698 <__locale_mb_cur_max>:
 8006698:	f240 03f4 	movw	r3, #244	; 0xf4
 800669c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066a0:	6a18      	ldr	r0, [r3, #32]
 80066a2:	4770      	bx	lr

080066a4 <__locale_msgcharset>:
 80066a4:	4800      	ldr	r0, [pc, #0]	; (80066a8 <__locale_msgcharset+0x4>)
 80066a6:	4770      	bx	lr
 80066a8:	20000118 	andcs	r0, r0, r8, lsl r1

080066ac <__locale_cjk_lang>:
 80066ac:	2000      	movs	r0, #0
 80066ae:	4770      	bx	lr

080066b0 <_localeconv_r>:
 80066b0:	4800      	ldr	r0, [pc, #0]	; (80066b4 <_localeconv_r+0x4>)
 80066b2:	4770      	bx	lr
 80066b4:	20000138 	andcs	r0, r0, r8, lsr r1

080066b8 <setlocale>:
 80066b8:	f240 0300 	movw	r3, #0
 80066bc:	460a      	mov	r2, r1
 80066be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066c2:	4601      	mov	r1, r0
 80066c4:	6818      	ldr	r0, [r3, #0]
 80066c6:	f7ff bfb7 	b.w	8006638 <_setlocale_r>
 80066ca:	bf00      	nop

080066cc <localeconv>:
 80066cc:	4800      	ldr	r0, [pc, #0]	; (80066d0 <localeconv+0x4>)
 80066ce:	4770      	bx	lr
 80066d0:	20000138 	andcs	r0, r0, r8, lsr r1

080066d4 <malloc>:
 80066d4:	f240 0300 	movw	r3, #0
 80066d8:	4601      	mov	r1, r0
 80066da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066de:	6818      	ldr	r0, [r3, #0]
 80066e0:	f000 b808 	b.w	80066f4 <_malloc_r>

080066e4 <free>:
 80066e4:	f240 0300 	movw	r3, #0
 80066e8:	4601      	mov	r1, r0
 80066ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066ee:	6818      	ldr	r0, [r3, #0]
 80066f0:	f001 bff2 	b.w	80086d8 <_free_r>

080066f4 <_malloc_r>:
 80066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f8:	f101 040b 	add.w	r4, r1, #11
 80066fc:	2c16      	cmp	r4, #22
 80066fe:	b083      	sub	sp, #12
 8006700:	bf8e      	itee	hi
 8006702:	f024 0407 	bichi.w	r4, r4, #7
 8006706:	2300      	movls	r3, #0
 8006708:	2410      	movls	r4, #16
 800670a:	4607      	mov	r7, r0
 800670c:	bf88      	it	hi
 800670e:	0fe3      	lsrhi	r3, r4, #31
 8006710:	428c      	cmp	r4, r1
 8006712:	bf2c      	ite	cs
 8006714:	4619      	movcs	r1, r3
 8006716:	f043 0101 	orrcc.w	r1, r3, #1
 800671a:	2900      	cmp	r1, #0
 800671c:	f040 80ba 	bne.w	8006894 <_malloc_r+0x1a0>
 8006720:	f000 fb3c 	bl	8006d9c <__malloc_lock>
 8006724:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006728:	d220      	bcs.n	800676c <_malloc_r+0x78>
 800672a:	f240 1670 	movw	r6, #368	; 0x170
 800672e:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8006732:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006736:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 800673a:	68d3      	ldr	r3, [r2, #12]
 800673c:	4293      	cmp	r3, r2
 800673e:	f000 81f7 	beq.w	8006b30 <_malloc_r+0x43c>
 8006742:	6859      	ldr	r1, [r3, #4]
 8006744:	f103 0808 	add.w	r8, r3, #8
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	4638      	mov	r0, r7
 800674c:	f021 0403 	bic.w	r4, r1, #3
 8006750:	6899      	ldr	r1, [r3, #8]
 8006752:	4423      	add	r3, r4
 8006754:	685c      	ldr	r4, [r3, #4]
 8006756:	60ca      	str	r2, [r1, #12]
 8006758:	f044 0401 	orr.w	r4, r4, #1
 800675c:	6091      	str	r1, [r2, #8]
 800675e:	605c      	str	r4, [r3, #4]
 8006760:	f000 fb1e 	bl	8006da0 <__malloc_unlock>
 8006764:	4640      	mov	r0, r8
 8006766:	b003      	add	sp, #12
 8006768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800676c:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006770:	bf04      	itt	eq
 8006772:	257e      	moveq	r5, #126	; 0x7e
 8006774:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006778:	f040 8094 	bne.w	80068a4 <_malloc_r+0x1b0>
 800677c:	f240 1670 	movw	r6, #368	; 0x170
 8006780:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006784:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006788:	68eb      	ldr	r3, [r5, #12]
 800678a:	429d      	cmp	r5, r3
 800678c:	d106      	bne.n	800679c <_malloc_r+0xa8>
 800678e:	e00d      	b.n	80067ac <_malloc_r+0xb8>
 8006790:	2a00      	cmp	r2, #0
 8006792:	f280 8164 	bge.w	8006a5e <_malloc_r+0x36a>
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	429d      	cmp	r5, r3
 800679a:	d007      	beq.n	80067ac <_malloc_r+0xb8>
 800679c:	6859      	ldr	r1, [r3, #4]
 800679e:	f021 0103 	bic.w	r1, r1, #3
 80067a2:	1b0a      	subs	r2, r1, r4
 80067a4:	2a0f      	cmp	r2, #15
 80067a6:	ddf3      	ble.n	8006790 <_malloc_r+0x9c>
 80067a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80067ac:	f10c 0c01 	add.w	ip, ip, #1
 80067b0:	f240 1270 	movw	r2, #368	; 0x170
 80067b4:	6933      	ldr	r3, [r6, #16]
 80067b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80067ba:	f102 0e08 	add.w	lr, r2, #8
 80067be:	4573      	cmp	r3, lr
 80067c0:	bf08      	it	eq
 80067c2:	6851      	ldreq	r1, [r2, #4]
 80067c4:	d023      	beq.n	800680e <_malloc_r+0x11a>
 80067c6:	6858      	ldr	r0, [r3, #4]
 80067c8:	f020 0003 	bic.w	r0, r0, #3
 80067cc:	1b01      	subs	r1, r0, r4
 80067ce:	290f      	cmp	r1, #15
 80067d0:	f300 8192 	bgt.w	8006af8 <_malloc_r+0x404>
 80067d4:	2900      	cmp	r1, #0
 80067d6:	f8c2 e014 	str.w	lr, [r2, #20]
 80067da:	f8c2 e010 	str.w	lr, [r2, #16]
 80067de:	da6c      	bge.n	80068ba <_malloc_r+0x1c6>
 80067e0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80067e4:	f080 8161 	bcs.w	8006aaa <_malloc_r+0x3b6>
 80067e8:	08c0      	lsrs	r0, r0, #3
 80067ea:	f04f 0801 	mov.w	r8, #1
 80067ee:	6851      	ldr	r1, [r2, #4]
 80067f0:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 80067f4:	1080      	asrs	r0, r0, #2
 80067f6:	fa08 f800 	lsl.w	r8, r8, r0
 80067fa:	ea48 0801 	orr.w	r8, r8, r1
 80067fe:	68a8      	ldr	r0, [r5, #8]
 8006800:	4641      	mov	r1, r8
 8006802:	60dd      	str	r5, [r3, #12]
 8006804:	f8c2 8004 	str.w	r8, [r2, #4]
 8006808:	6098      	str	r0, [r3, #8]
 800680a:	60ab      	str	r3, [r5, #8]
 800680c:	60c3      	str	r3, [r0, #12]
 800680e:	2201      	movs	r2, #1
 8006810:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	428b      	cmp	r3, r1
 800681a:	d85c      	bhi.n	80068d6 <_malloc_r+0x1e2>
 800681c:	4219      	tst	r1, r3
 800681e:	d10b      	bne.n	8006838 <_malloc_r+0x144>
 8006820:	4093      	lsls	r3, r2
 8006822:	f02c 0c03 	bic.w	ip, ip, #3
 8006826:	4219      	tst	r1, r3
 8006828:	f10c 0c04 	add.w	ip, ip, #4
 800682c:	d104      	bne.n	8006838 <_malloc_r+0x144>
 800682e:	005b      	lsls	r3, r3, #1
 8006830:	f10c 0c04 	add.w	ip, ip, #4
 8006834:	4219      	tst	r1, r3
 8006836:	d0fa      	beq.n	800682e <_malloc_r+0x13a>
 8006838:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 800683c:	46e1      	mov	r9, ip
 800683e:	4640      	mov	r0, r8
 8006840:	68c2      	ldr	r2, [r0, #12]
 8006842:	4290      	cmp	r0, r2
 8006844:	d107      	bne.n	8006856 <_malloc_r+0x162>
 8006846:	e16b      	b.n	8006b20 <_malloc_r+0x42c>
 8006848:	2900      	cmp	r1, #0
 800684a:	f280 817b 	bge.w	8006b44 <_malloc_r+0x450>
 800684e:	68d2      	ldr	r2, [r2, #12]
 8006850:	4290      	cmp	r0, r2
 8006852:	f000 8165 	beq.w	8006b20 <_malloc_r+0x42c>
 8006856:	6855      	ldr	r5, [r2, #4]
 8006858:	f025 0503 	bic.w	r5, r5, #3
 800685c:	1b29      	subs	r1, r5, r4
 800685e:	290f      	cmp	r1, #15
 8006860:	ddf2      	ble.n	8006848 <_malloc_r+0x154>
 8006862:	4690      	mov	r8, r2
 8006864:	68d5      	ldr	r5, [r2, #12]
 8006866:	4638      	mov	r0, r7
 8006868:	1913      	adds	r3, r2, r4
 800686a:	f858 7f08 	ldr.w	r7, [r8, #8]!
 800686e:	f044 0c01 	orr.w	ip, r4, #1
 8006872:	f041 0401 	orr.w	r4, r1, #1
 8006876:	f8c2 c004 	str.w	ip, [r2, #4]
 800687a:	60fd      	str	r5, [r7, #12]
 800687c:	60af      	str	r7, [r5, #8]
 800687e:	6173      	str	r3, [r6, #20]
 8006880:	6133      	str	r3, [r6, #16]
 8006882:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006886:	f8c3 e008 	str.w	lr, [r3, #8]
 800688a:	605c      	str	r4, [r3, #4]
 800688c:	5059      	str	r1, [r3, r1]
 800688e:	f000 fa87 	bl	8006da0 <__malloc_unlock>
 8006892:	e767      	b.n	8006764 <_malloc_r+0x70>
 8006894:	f04f 0800 	mov.w	r8, #0
 8006898:	230c      	movs	r3, #12
 800689a:	6003      	str	r3, [r0, #0]
 800689c:	4640      	mov	r0, r8
 800689e:	b003      	add	sp, #12
 80068a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a4:	f1bc 0f04 	cmp.w	ip, #4
 80068a8:	f200 80eb 	bhi.w	8006a82 <_malloc_r+0x38e>
 80068ac:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 80068b0:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 80068b4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 80068b8:	e760      	b.n	800677c <_malloc_r+0x88>
 80068ba:	181a      	adds	r2, r3, r0
 80068bc:	f103 0808 	add.w	r8, r3, #8
 80068c0:	4638      	mov	r0, r7
 80068c2:	6853      	ldr	r3, [r2, #4]
 80068c4:	f043 0301 	orr.w	r3, r3, #1
 80068c8:	6053      	str	r3, [r2, #4]
 80068ca:	f000 fa69 	bl	8006da0 <__malloc_unlock>
 80068ce:	4640      	mov	r0, r8
 80068d0:	b003      	add	sp, #12
 80068d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d6:	68b5      	ldr	r5, [r6, #8]
 80068d8:	686b      	ldr	r3, [r5, #4]
 80068da:	f023 0a03 	bic.w	sl, r3, #3
 80068de:	4554      	cmp	r4, sl
 80068e0:	d804      	bhi.n	80068ec <_malloc_r+0x1f8>
 80068e2:	ebc4 030a 	rsb	r3, r4, sl
 80068e6:	2b0f      	cmp	r3, #15
 80068e8:	f300 80a8 	bgt.w	8006a3c <_malloc_r+0x348>
 80068ec:	f240 59a4 	movw	r9, #1444	; 0x5a4
 80068f0:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 80068f4:	f2c2 0900 	movt	r9, #8192	; 0x2000
 80068f8:	4638      	mov	r0, r7
 80068fa:	3101      	adds	r1, #1
 80068fc:	eb05 020a 	add.w	r2, r5, sl
 8006900:	f8d9 3000 	ldr.w	r3, [r9]
 8006904:	9201      	str	r2, [sp, #4]
 8006906:	4423      	add	r3, r4
 8006908:	bf17      	itett	ne
 800690a:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 800690e:	f103 0b10 	addeq.w	fp, r3, #16
 8006912:	330f      	addne	r3, #15
 8006914:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006918:	bf18      	it	ne
 800691a:	f023 0b0f 	bicne.w	fp, r3, #15
 800691e:	4659      	mov	r1, fp
 8006920:	f000 ff04 	bl	800772c <_sbrk_r>
 8006924:	9a01      	ldr	r2, [sp, #4]
 8006926:	f1b0 3fff 	cmp.w	r0, #4294967295
 800692a:	4680      	mov	r8, r0
 800692c:	f000 8120 	beq.w	8006b70 <_malloc_r+0x47c>
 8006930:	4282      	cmp	r2, r0
 8006932:	f200 811a 	bhi.w	8006b6a <_malloc_r+0x476>
 8006936:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800693a:	4542      	cmp	r2, r8
 800693c:	445b      	add	r3, fp
 800693e:	f8c9 3004 	str.w	r3, [r9, #4]
 8006942:	f000 8165 	beq.w	8006c10 <_malloc_r+0x51c>
 8006946:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 800694a:	f240 1070 	movw	r0, #368	; 0x170
 800694e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006952:	3101      	adds	r1, #1
 8006954:	bf17      	itett	ne
 8006956:	ebc2 0208 	rsbne	r2, r2, r8
 800695a:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 800695e:	189b      	addne	r3, r3, r2
 8006960:	f8c9 3004 	strne.w	r3, [r9, #4]
 8006964:	f018 0307 	ands.w	r3, r8, #7
 8006968:	4638      	mov	r0, r7
 800696a:	bf1f      	itttt	ne
 800696c:	f1c3 0208 	rsbne	r2, r3, #8
 8006970:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006974:	4490      	addne	r8, r2
 8006976:	f103 0208 	addne.w	r2, r3, #8
 800697a:	eb08 030b 	add.w	r3, r8, fp
 800697e:	bf08      	it	eq
 8006980:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8006984:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006988:	ebc3 0b02 	rsb	fp, r3, r2
 800698c:	4659      	mov	r1, fp
 800698e:	f000 fecd 	bl	800772c <_sbrk_r>
 8006992:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006996:	f8c6 8008 	str.w	r8, [r6, #8]
 800699a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800699e:	1c43      	adds	r3, r0, #1
 80069a0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80069a4:	bf15      	itete	ne
 80069a6:	ebc8 0100 	rsbne	r1, r8, r0
 80069aa:	2101      	moveq	r1, #1
 80069ac:	4459      	addne	r1, fp
 80069ae:	f04f 0b00 	moveq.w	fp, #0
 80069b2:	bf18      	it	ne
 80069b4:	f041 0101 	orrne.w	r1, r1, #1
 80069b8:	42b5      	cmp	r5, r6
 80069ba:	445b      	add	r3, fp
 80069bc:	f8c8 1004 	str.w	r1, [r8, #4]
 80069c0:	f8c9 3004 	str.w	r3, [r9, #4]
 80069c4:	d018      	beq.n	80069f8 <_malloc_r+0x304>
 80069c6:	f1ba 0f0f 	cmp.w	sl, #15
 80069ca:	f240 8100 	bls.w	8006bce <_malloc_r+0x4da>
 80069ce:	f1aa 000c 	sub.w	r0, sl, #12
 80069d2:	6869      	ldr	r1, [r5, #4]
 80069d4:	f020 0007 	bic.w	r0, r0, #7
 80069d8:	f04f 0c05 	mov.w	ip, #5
 80069dc:	eb05 0e00 	add.w	lr, r5, r0
 80069e0:	280f      	cmp	r0, #15
 80069e2:	f001 0101 	and.w	r1, r1, #1
 80069e6:	ea40 0101 	orr.w	r1, r0, r1
 80069ea:	6069      	str	r1, [r5, #4]
 80069ec:	f8ce c004 	str.w	ip, [lr, #4]
 80069f0:	f8ce c008 	str.w	ip, [lr, #8]
 80069f4:	f200 8118 	bhi.w	8006c28 <_malloc_r+0x534>
 80069f8:	f240 52a4 	movw	r2, #1444	; 0x5a4
 80069fc:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8006a00:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006a04:	68b5      	ldr	r5, [r6, #8]
 8006a06:	428b      	cmp	r3, r1
 8006a08:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 8006a0c:	bf88      	it	hi
 8006a0e:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006a10:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006a14:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006a18:	428b      	cmp	r3, r1
 8006a1a:	bf88      	it	hi
 8006a1c:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006a1e:	686a      	ldr	r2, [r5, #4]
 8006a20:	f022 0203 	bic.w	r2, r2, #3
 8006a24:	4294      	cmp	r4, r2
 8006a26:	ebc4 0302 	rsb	r3, r4, r2
 8006a2a:	d801      	bhi.n	8006a30 <_malloc_r+0x33c>
 8006a2c:	2b0f      	cmp	r3, #15
 8006a2e:	dc05      	bgt.n	8006a3c <_malloc_r+0x348>
 8006a30:	4638      	mov	r0, r7
 8006a32:	f04f 0800 	mov.w	r8, #0
 8006a36:	f000 f9b3 	bl	8006da0 <__malloc_unlock>
 8006a3a:	e693      	b.n	8006764 <_malloc_r+0x70>
 8006a3c:	192a      	adds	r2, r5, r4
 8006a3e:	f043 0301 	orr.w	r3, r3, #1
 8006a42:	4638      	mov	r0, r7
 8006a44:	f044 0401 	orr.w	r4, r4, #1
 8006a48:	606c      	str	r4, [r5, #4]
 8006a4a:	f105 0808 	add.w	r8, r5, #8
 8006a4e:	60b2      	str	r2, [r6, #8]
 8006a50:	6053      	str	r3, [r2, #4]
 8006a52:	f000 f9a5 	bl	8006da0 <__malloc_unlock>
 8006a56:	4640      	mov	r0, r8
 8006a58:	b003      	add	sp, #12
 8006a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5e:	4419      	add	r1, r3
 8006a60:	68da      	ldr	r2, [r3, #12]
 8006a62:	689c      	ldr	r4, [r3, #8]
 8006a64:	4638      	mov	r0, r7
 8006a66:	684d      	ldr	r5, [r1, #4]
 8006a68:	f103 0808 	add.w	r8, r3, #8
 8006a6c:	60e2      	str	r2, [r4, #12]
 8006a6e:	f045 0501 	orr.w	r5, r5, #1
 8006a72:	6094      	str	r4, [r2, #8]
 8006a74:	604d      	str	r5, [r1, #4]
 8006a76:	f000 f993 	bl	8006da0 <__malloc_unlock>
 8006a7a:	4640      	mov	r0, r8
 8006a7c:	b003      	add	sp, #12
 8006a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a82:	f1bc 0f14 	cmp.w	ip, #20
 8006a86:	bf9c      	itt	ls
 8006a88:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006a8c:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006a90:	f67f ae74 	bls.w	800677c <_malloc_r+0x88>
 8006a94:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006a98:	f200 808f 	bhi.w	8006bba <_malloc_r+0x4c6>
 8006a9c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006aa0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006aa4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006aa8:	e668      	b.n	800677c <_malloc_r+0x88>
 8006aaa:	0a42      	lsrs	r2, r0, #9
 8006aac:	2a04      	cmp	r2, #4
 8006aae:	d958      	bls.n	8006b62 <_malloc_r+0x46e>
 8006ab0:	2a14      	cmp	r2, #20
 8006ab2:	bf9c      	itt	ls
 8006ab4:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 8006ab8:	004d      	lslls	r5, r1, #1
 8006aba:	d905      	bls.n	8006ac8 <_malloc_r+0x3d4>
 8006abc:	2a54      	cmp	r2, #84	; 0x54
 8006abe:	f200 80bc 	bhi.w	8006c3a <_malloc_r+0x546>
 8006ac2:	0b01      	lsrs	r1, r0, #12
 8006ac4:	316e      	adds	r1, #110	; 0x6e
 8006ac6:	004d      	lsls	r5, r1, #1
 8006ac8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006acc:	f240 1870 	movw	r8, #368	; 0x170
 8006ad0:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006ad4:	68aa      	ldr	r2, [r5, #8]
 8006ad6:	42aa      	cmp	r2, r5
 8006ad8:	d07f      	beq.n	8006bda <_malloc_r+0x4e6>
 8006ada:	6851      	ldr	r1, [r2, #4]
 8006adc:	f021 0103 	bic.w	r1, r1, #3
 8006ae0:	4288      	cmp	r0, r1
 8006ae2:	d202      	bcs.n	8006aea <_malloc_r+0x3f6>
 8006ae4:	6892      	ldr	r2, [r2, #8]
 8006ae6:	4295      	cmp	r5, r2
 8006ae8:	d1f7      	bne.n	8006ada <_malloc_r+0x3e6>
 8006aea:	68d0      	ldr	r0, [r2, #12]
 8006aec:	6871      	ldr	r1, [r6, #4]
 8006aee:	60d8      	str	r0, [r3, #12]
 8006af0:	609a      	str	r2, [r3, #8]
 8006af2:	6083      	str	r3, [r0, #8]
 8006af4:	60d3      	str	r3, [r2, #12]
 8006af6:	e68a      	b.n	800680e <_malloc_r+0x11a>
 8006af8:	191d      	adds	r5, r3, r4
 8006afa:	f041 0601 	orr.w	r6, r1, #1
 8006afe:	f044 0401 	orr.w	r4, r4, #1
 8006b02:	4638      	mov	r0, r7
 8006b04:	605c      	str	r4, [r3, #4]
 8006b06:	f103 0808 	add.w	r8, r3, #8
 8006b0a:	6155      	str	r5, [r2, #20]
 8006b0c:	6115      	str	r5, [r2, #16]
 8006b0e:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006b12:	f8c5 e008 	str.w	lr, [r5, #8]
 8006b16:	606e      	str	r6, [r5, #4]
 8006b18:	5069      	str	r1, [r5, r1]
 8006b1a:	f000 f941 	bl	8006da0 <__malloc_unlock>
 8006b1e:	e621      	b.n	8006764 <_malloc_r+0x70>
 8006b20:	f109 0901 	add.w	r9, r9, #1
 8006b24:	3008      	adds	r0, #8
 8006b26:	f019 0f03 	tst.w	r9, #3
 8006b2a:	f47f ae89 	bne.w	8006840 <_malloc_r+0x14c>
 8006b2e:	e028      	b.n	8006b82 <_malloc_r+0x48e>
 8006b30:	f103 0208 	add.w	r2, r3, #8
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	bf08      	it	eq
 8006b3a:	f10c 0c02 	addeq.w	ip, ip, #2
 8006b3e:	f43f ae37 	beq.w	80067b0 <_malloc_r+0xbc>
 8006b42:	e5fe      	b.n	8006742 <_malloc_r+0x4e>
 8006b44:	4690      	mov	r8, r2
 8006b46:	4415      	add	r5, r2
 8006b48:	68d3      	ldr	r3, [r2, #12]
 8006b4a:	4638      	mov	r0, r7
 8006b4c:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006b50:	6869      	ldr	r1, [r5, #4]
 8006b52:	f041 0101 	orr.w	r1, r1, #1
 8006b56:	6069      	str	r1, [r5, #4]
 8006b58:	60d3      	str	r3, [r2, #12]
 8006b5a:	609a      	str	r2, [r3, #8]
 8006b5c:	f000 f920 	bl	8006da0 <__malloc_unlock>
 8006b60:	e600      	b.n	8006764 <_malloc_r+0x70>
 8006b62:	0981      	lsrs	r1, r0, #6
 8006b64:	3138      	adds	r1, #56	; 0x38
 8006b66:	004d      	lsls	r5, r1, #1
 8006b68:	e7ae      	b.n	8006ac8 <_malloc_r+0x3d4>
 8006b6a:	42b5      	cmp	r5, r6
 8006b6c:	f43f aee3 	beq.w	8006936 <_malloc_r+0x242>
 8006b70:	68b5      	ldr	r5, [r6, #8]
 8006b72:	686a      	ldr	r2, [r5, #4]
 8006b74:	f022 0203 	bic.w	r2, r2, #3
 8006b78:	e754      	b.n	8006a24 <_malloc_r+0x330>
 8006b7a:	f8d8 8000 	ldr.w	r8, [r8]
 8006b7e:	4590      	cmp	r8, r2
 8006b80:	d16d      	bne.n	8006c5e <_malloc_r+0x56a>
 8006b82:	f01c 0f03 	tst.w	ip, #3
 8006b86:	f1a8 0208 	sub.w	r2, r8, #8
 8006b8a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006b8e:	d1f4      	bne.n	8006b7a <_malloc_r+0x486>
 8006b90:	6872      	ldr	r2, [r6, #4]
 8006b92:	ea22 0203 	bic.w	r2, r2, r3
 8006b96:	6072      	str	r2, [r6, #4]
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	f63f ae9b 	bhi.w	80068d6 <_malloc_r+0x1e2>
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f43f ae98 	beq.w	80068d6 <_malloc_r+0x1e2>
 8006ba6:	421a      	tst	r2, r3
 8006ba8:	46cc      	mov	ip, r9
 8006baa:	f47f ae45 	bne.w	8006838 <_malloc_r+0x144>
 8006bae:	005b      	lsls	r3, r3, #1
 8006bb0:	f10c 0c04 	add.w	ip, ip, #4
 8006bb4:	421a      	tst	r2, r3
 8006bb6:	d0fa      	beq.n	8006bae <_malloc_r+0x4ba>
 8006bb8:	e63e      	b.n	8006838 <_malloc_r+0x144>
 8006bba:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006bbe:	d818      	bhi.n	8006bf2 <_malloc_r+0x4fe>
 8006bc0:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006bc4:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006bc8:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006bcc:	e5d6      	b.n	800677c <_malloc_r+0x88>
 8006bce:	2301      	movs	r3, #1
 8006bd0:	4645      	mov	r5, r8
 8006bd2:	f8c8 3004 	str.w	r3, [r8, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	e724      	b.n	8006a24 <_malloc_r+0x330>
 8006bda:	f04f 0901 	mov.w	r9, #1
 8006bde:	108d      	asrs	r5, r1, #2
 8006be0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006be4:	4610      	mov	r0, r2
 8006be6:	fa09 f505 	lsl.w	r5, r9, r5
 8006bea:	4329      	orrs	r1, r5
 8006bec:	f8c8 1004 	str.w	r1, [r8, #4]
 8006bf0:	e77d      	b.n	8006aee <_malloc_r+0x3fa>
 8006bf2:	f240 5354 	movw	r3, #1364	; 0x554
 8006bf6:	459c      	cmp	ip, r3
 8006bf8:	bf95      	itete	ls
 8006bfa:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 8006bfe:	25fc      	movhi	r5, #252	; 0xfc
 8006c00:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006c04:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006c08:	bf98      	it	ls
 8006c0a:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006c0e:	e5b5      	b.n	800677c <_malloc_r+0x88>
 8006c10:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006c14:	2900      	cmp	r1, #0
 8006c16:	f47f ae96 	bne.w	8006946 <_malloc_r+0x252>
 8006c1a:	68b2      	ldr	r2, [r6, #8]
 8006c1c:	eb0b 010a 	add.w	r1, fp, sl
 8006c20:	f041 0101 	orr.w	r1, r1, #1
 8006c24:	6051      	str	r1, [r2, #4]
 8006c26:	e6e7      	b.n	80069f8 <_malloc_r+0x304>
 8006c28:	f105 0108 	add.w	r1, r5, #8
 8006c2c:	4638      	mov	r0, r7
 8006c2e:	9201      	str	r2, [sp, #4]
 8006c30:	f001 fd52 	bl	80086d8 <_free_r>
 8006c34:	9a01      	ldr	r2, [sp, #4]
 8006c36:	6853      	ldr	r3, [r2, #4]
 8006c38:	e6de      	b.n	80069f8 <_malloc_r+0x304>
 8006c3a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006c3e:	d803      	bhi.n	8006c48 <_malloc_r+0x554>
 8006c40:	0bc1      	lsrs	r1, r0, #15
 8006c42:	3177      	adds	r1, #119	; 0x77
 8006c44:	004d      	lsls	r5, r1, #1
 8006c46:	e73f      	b.n	8006ac8 <_malloc_r+0x3d4>
 8006c48:	f240 5154 	movw	r1, #1364	; 0x554
 8006c4c:	428a      	cmp	r2, r1
 8006c4e:	bf95      	itete	ls
 8006c50:	0c81      	lsrls	r1, r0, #18
 8006c52:	25fc      	movhi	r5, #252	; 0xfc
 8006c54:	317c      	addls	r1, #124	; 0x7c
 8006c56:	217e      	movhi	r1, #126	; 0x7e
 8006c58:	bf98      	it	ls
 8006c5a:	004d      	lslls	r5, r1, #1
 8006c5c:	e734      	b.n	8006ac8 <_malloc_r+0x3d4>
 8006c5e:	6872      	ldr	r2, [r6, #4]
 8006c60:	e79a      	b.n	8006b98 <_malloc_r+0x4a4>
 8006c62:	bf00      	nop

08006c64 <memchr>:
 8006c64:	0783      	lsls	r3, r0, #30
 8006c66:	b2c9      	uxtb	r1, r1
 8006c68:	b470      	push	{r4, r5, r6}
 8006c6a:	d03f      	beq.n	8006cec <memchr+0x88>
 8006c6c:	1e54      	subs	r4, r2, #1
 8006c6e:	b32a      	cbz	r2, 8006cbc <memchr+0x58>
 8006c70:	7803      	ldrb	r3, [r0, #0]
 8006c72:	428b      	cmp	r3, r1
 8006c74:	d023      	beq.n	8006cbe <memchr+0x5a>
 8006c76:	1c43      	adds	r3, r0, #1
 8006c78:	e004      	b.n	8006c84 <memchr+0x20>
 8006c7a:	b1fc      	cbz	r4, 8006cbc <memchr+0x58>
 8006c7c:	7805      	ldrb	r5, [r0, #0]
 8006c7e:	4614      	mov	r4, r2
 8006c80:	428d      	cmp	r5, r1
 8006c82:	d01c      	beq.n	8006cbe <memchr+0x5a>
 8006c84:	f013 0f03 	tst.w	r3, #3
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f104 32ff 	add.w	r2, r4, #4294967295
 8006c8e:	f103 0301 	add.w	r3, r3, #1
 8006c92:	d1f2      	bne.n	8006c7a <memchr+0x16>
 8006c94:	2c03      	cmp	r4, #3
 8006c96:	d814      	bhi.n	8006cc2 <memchr+0x5e>
 8006c98:	1e65      	subs	r5, r4, #1
 8006c9a:	b34c      	cbz	r4, 8006cf0 <memchr+0x8c>
 8006c9c:	7803      	ldrb	r3, [r0, #0]
 8006c9e:	428b      	cmp	r3, r1
 8006ca0:	d00d      	beq.n	8006cbe <memchr+0x5a>
 8006ca2:	1c42      	adds	r2, r0, #1
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	e002      	b.n	8006cae <memchr+0x4a>
 8006ca8:	7804      	ldrb	r4, [r0, #0]
 8006caa:	428c      	cmp	r4, r1
 8006cac:	d007      	beq.n	8006cbe <memchr+0x5a>
 8006cae:	42ab      	cmp	r3, r5
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	f103 0301 	add.w	r3, r3, #1
 8006cb6:	f102 0201 	add.w	r2, r2, #1
 8006cba:	d1f5      	bne.n	8006ca8 <memchr+0x44>
 8006cbc:	2000      	movs	r0, #0
 8006cbe:	bc70      	pop	{r4, r5, r6}
 8006cc0:	4770      	bx	lr
 8006cc2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3304      	adds	r3, #4
 8006cd0:	6802      	ldr	r2, [r0, #0]
 8006cd2:	4072      	eors	r2, r6
 8006cd4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006cd8:	ea25 0202 	bic.w	r2, r5, r2
 8006cdc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006ce0:	d1da      	bne.n	8006c98 <memchr+0x34>
 8006ce2:	3c04      	subs	r4, #4
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	2c03      	cmp	r4, #3
 8006ce8:	d8f0      	bhi.n	8006ccc <memchr+0x68>
 8006cea:	e7d5      	b.n	8006c98 <memchr+0x34>
 8006cec:	4614      	mov	r4, r2
 8006cee:	e7d1      	b.n	8006c94 <memchr+0x30>
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	e7e4      	b.n	8006cbe <memchr+0x5a>

08006cf4 <memcpy>:
 8006cf4:	2a0f      	cmp	r2, #15
 8006cf6:	b4f0      	push	{r4, r5, r6, r7}
 8006cf8:	d945      	bls.n	8006d86 <memcpy+0x92>
 8006cfa:	ea40 0301 	orr.w	r3, r0, r1
 8006cfe:	079b      	lsls	r3, r3, #30
 8006d00:	d145      	bne.n	8006d8e <memcpy+0x9a>
 8006d02:	f1a2 0710 	sub.w	r7, r2, #16
 8006d06:	460c      	mov	r4, r1
 8006d08:	4603      	mov	r3, r0
 8006d0a:	093f      	lsrs	r7, r7, #4
 8006d0c:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006d10:	3610      	adds	r6, #16
 8006d12:	6825      	ldr	r5, [r4, #0]
 8006d14:	3310      	adds	r3, #16
 8006d16:	3410      	adds	r4, #16
 8006d18:	f843 5c10 	str.w	r5, [r3, #-16]
 8006d1c:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006d20:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006d24:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006d28:	f843 5c08 	str.w	r5, [r3, #-8]
 8006d2c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006d30:	f843 5c04 	str.w	r5, [r3, #-4]
 8006d34:	42b3      	cmp	r3, r6
 8006d36:	d1ec      	bne.n	8006d12 <memcpy+0x1e>
 8006d38:	1c7b      	adds	r3, r7, #1
 8006d3a:	f002 0c0f 	and.w	ip, r2, #15
 8006d3e:	f1bc 0f03 	cmp.w	ip, #3
 8006d42:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006d46:	4419      	add	r1, r3
 8006d48:	4403      	add	r3, r0
 8006d4a:	d922      	bls.n	8006d92 <memcpy+0x9e>
 8006d4c:	460e      	mov	r6, r1
 8006d4e:	461d      	mov	r5, r3
 8006d50:	4664      	mov	r4, ip
 8006d52:	f856 7b04 	ldr.w	r7, [r6], #4
 8006d56:	3c04      	subs	r4, #4
 8006d58:	2c03      	cmp	r4, #3
 8006d5a:	f845 7b04 	str.w	r7, [r5], #4
 8006d5e:	d8f8      	bhi.n	8006d52 <memcpy+0x5e>
 8006d60:	f1ac 0404 	sub.w	r4, ip, #4
 8006d64:	f002 0203 	and.w	r2, r2, #3
 8006d68:	f024 0403 	bic.w	r4, r4, #3
 8006d6c:	3404      	adds	r4, #4
 8006d6e:	4423      	add	r3, r4
 8006d70:	4421      	add	r1, r4
 8006d72:	b132      	cbz	r2, 8006d82 <memcpy+0x8e>
 8006d74:	440a      	add	r2, r1
 8006d76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d7a:	4291      	cmp	r1, r2
 8006d7c:	f803 4b01 	strb.w	r4, [r3], #1
 8006d80:	d1f9      	bne.n	8006d76 <memcpy+0x82>
 8006d82:	bcf0      	pop	{r4, r5, r6, r7}
 8006d84:	4770      	bx	lr
 8006d86:	4603      	mov	r3, r0
 8006d88:	2a00      	cmp	r2, #0
 8006d8a:	d1f3      	bne.n	8006d74 <memcpy+0x80>
 8006d8c:	e7f9      	b.n	8006d82 <memcpy+0x8e>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	e7f0      	b.n	8006d74 <memcpy+0x80>
 8006d92:	4662      	mov	r2, ip
 8006d94:	2a00      	cmp	r2, #0
 8006d96:	d1ed      	bne.n	8006d74 <memcpy+0x80>
 8006d98:	e7f3      	b.n	8006d82 <memcpy+0x8e>
 8006d9a:	bf00      	nop

08006d9c <__malloc_lock>:
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop

08006da0 <__malloc_unlock>:
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop

08006da4 <_Balloc>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	4606      	mov	r6, r0
 8006da8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006daa:	460d      	mov	r5, r1
 8006dac:	b164      	cbz	r4, 8006dc8 <_Balloc+0x24>
 8006dae:	68e2      	ldr	r2, [r4, #12]
 8006db0:	b19a      	cbz	r2, 8006dda <_Balloc+0x36>
 8006db2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8006db6:	b1e3      	cbz	r3, 8006df2 <_Balloc+0x4e>
 8006db8:	6819      	ldr	r1, [r3, #0]
 8006dba:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	611a      	str	r2, [r3, #16]
 8006dc4:	60da      	str	r2, [r3, #12]
 8006dc6:	bd70      	pop	{r4, r5, r6, pc}
 8006dc8:	2010      	movs	r0, #16
 8006dca:	f7ff fc83 	bl	80066d4 <malloc>
 8006dce:	6270      	str	r0, [r6, #36]	; 0x24
 8006dd0:	6044      	str	r4, [r0, #4]
 8006dd2:	6084      	str	r4, [r0, #8]
 8006dd4:	6004      	str	r4, [r0, #0]
 8006dd6:	60c4      	str	r4, [r0, #12]
 8006dd8:	4604      	mov	r4, r0
 8006dda:	2221      	movs	r2, #33	; 0x21
 8006ddc:	4630      	mov	r0, r6
 8006dde:	2104      	movs	r1, #4
 8006de0:	f001 fbf6 	bl	80085d0 <_calloc_r>
 8006de4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006de6:	60e0      	str	r0, [r4, #12]
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	2a00      	cmp	r2, #0
 8006dec:	d1e1      	bne.n	8006db2 <_Balloc+0xe>
 8006dee:	2000      	movs	r0, #0
 8006df0:	bd70      	pop	{r4, r5, r6, pc}
 8006df2:	2301      	movs	r3, #1
 8006df4:	4630      	mov	r0, r6
 8006df6:	4619      	mov	r1, r3
 8006df8:	fa03 f405 	lsl.w	r4, r3, r5
 8006dfc:	1d62      	adds	r2, r4, #5
 8006dfe:	0092      	lsls	r2, r2, #2
 8006e00:	f001 fbe6 	bl	80085d0 <_calloc_r>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2800      	cmp	r0, #0
 8006e08:	d0f1      	beq.n	8006dee <_Balloc+0x4a>
 8006e0a:	6045      	str	r5, [r0, #4]
 8006e0c:	6084      	str	r4, [r0, #8]
 8006e0e:	e7d6      	b.n	8006dbe <_Balloc+0x1a>

08006e10 <_Bfree>:
 8006e10:	b530      	push	{r4, r5, lr}
 8006e12:	4604      	mov	r4, r0
 8006e14:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e16:	b083      	sub	sp, #12
 8006e18:	b155      	cbz	r5, 8006e30 <_Bfree+0x20>
 8006e1a:	b139      	cbz	r1, 8006e2c <_Bfree+0x1c>
 8006e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e1e:	684a      	ldr	r2, [r1, #4]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006e26:	6008      	str	r0, [r1, #0]
 8006e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006e2c:	b003      	add	sp, #12
 8006e2e:	bd30      	pop	{r4, r5, pc}
 8006e30:	2010      	movs	r0, #16
 8006e32:	9101      	str	r1, [sp, #4]
 8006e34:	f7ff fc4e 	bl	80066d4 <malloc>
 8006e38:	9901      	ldr	r1, [sp, #4]
 8006e3a:	6260      	str	r0, [r4, #36]	; 0x24
 8006e3c:	6045      	str	r5, [r0, #4]
 8006e3e:	6085      	str	r5, [r0, #8]
 8006e40:	6005      	str	r5, [r0, #0]
 8006e42:	60c5      	str	r5, [r0, #12]
 8006e44:	e7e9      	b.n	8006e1a <_Bfree+0xa>
 8006e46:	bf00      	nop

08006e48 <__multadd>:
 8006e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e4c:	4688      	mov	r8, r1
 8006e4e:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8006e52:	b082      	sub	sp, #8
 8006e54:	4681      	mov	r9, r0
 8006e56:	f101 0514 	add.w	r5, r1, #20
 8006e5a:	2400      	movs	r4, #0
 8006e5c:	682f      	ldr	r7, [r5, #0]
 8006e5e:	3401      	adds	r4, #1
 8006e60:	45a2      	cmp	sl, r4
 8006e62:	b2be      	uxth	r6, r7
 8006e64:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8006e68:	fb02 3606 	mla	r6, r2, r6, r3
 8006e6c:	fb02 f307 	mul.w	r3, r2, r7
 8006e70:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8006e74:	b2b6      	uxth	r6, r6
 8006e76:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8006e7a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8006e7e:	f845 6b04 	str.w	r6, [r5], #4
 8006e82:	dceb      	bgt.n	8006e5c <__multadd+0x14>
 8006e84:	b153      	cbz	r3, 8006e9c <__multadd+0x54>
 8006e86:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8006e8a:	4592      	cmp	sl, r2
 8006e8c:	da0a      	bge.n	8006ea4 <__multadd+0x5c>
 8006e8e:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 8006e92:	f10a 0201 	add.w	r2, sl, #1
 8006e96:	614b      	str	r3, [r1, #20]
 8006e98:	f8c8 2010 	str.w	r2, [r8, #16]
 8006e9c:	4640      	mov	r0, r8
 8006e9e:	b002      	add	sp, #8
 8006ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ea4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ea8:	4648      	mov	r0, r9
 8006eaa:	9301      	str	r3, [sp, #4]
 8006eac:	3101      	adds	r1, #1
 8006eae:	f7ff ff79 	bl	8006da4 <_Balloc>
 8006eb2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006eb6:	f108 010c 	add.w	r1, r8, #12
 8006eba:	3202      	adds	r2, #2
 8006ebc:	0092      	lsls	r2, r2, #2
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	300c      	adds	r0, #12
 8006ec2:	f7ff ff17 	bl	8006cf4 <memcpy>
 8006ec6:	4641      	mov	r1, r8
 8006ec8:	4648      	mov	r0, r9
 8006eca:	46a0      	mov	r8, r4
 8006ecc:	f7ff ffa0 	bl	8006e10 <_Bfree>
 8006ed0:	9b01      	ldr	r3, [sp, #4]
 8006ed2:	e7dc      	b.n	8006e8e <__multadd+0x46>

08006ed4 <__s2b>:
 8006ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ed8:	4699      	mov	r9, r3
 8006eda:	f648 6339 	movw	r3, #36409	; 0x8e39
 8006ede:	f109 0508 	add.w	r5, r9, #8
 8006ee2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	4607      	mov	r7, r0
 8006eea:	4690      	mov	r8, r2
 8006eec:	fb83 1305 	smull	r1, r3, r3, r5
 8006ef0:	17ed      	asrs	r5, r5, #31
 8006ef2:	9e08      	ldr	r6, [sp, #32]
 8006ef4:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	dd35      	ble.n	8006f68 <__s2b+0x94>
 8006efc:	2501      	movs	r5, #1
 8006efe:	2100      	movs	r1, #0
 8006f00:	006d      	lsls	r5, r5, #1
 8006f02:	3101      	adds	r1, #1
 8006f04:	42ab      	cmp	r3, r5
 8006f06:	dcfb      	bgt.n	8006f00 <__s2b+0x2c>
 8006f08:	4638      	mov	r0, r7
 8006f0a:	f7ff ff4b 	bl	8006da4 <_Balloc>
 8006f0e:	f1b8 0f09 	cmp.w	r8, #9
 8006f12:	f04f 0301 	mov.w	r3, #1
 8006f16:	bfdc      	itt	le
 8006f18:	340a      	addle	r4, #10
 8006f1a:	f04f 0809 	movle.w	r8, #9
 8006f1e:	6146      	str	r6, [r0, #20]
 8006f20:	6103      	str	r3, [r0, #16]
 8006f22:	dd10      	ble.n	8006f46 <__s2b+0x72>
 8006f24:	f104 0609 	add.w	r6, r4, #9
 8006f28:	4444      	add	r4, r8
 8006f2a:	4635      	mov	r5, r6
 8006f2c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006f30:	4601      	mov	r1, r0
 8006f32:	220a      	movs	r2, #10
 8006f34:	4638      	mov	r0, r7
 8006f36:	3b30      	subs	r3, #48	; 0x30
 8006f38:	f7ff ff86 	bl	8006e48 <__multadd>
 8006f3c:	42a5      	cmp	r5, r4
 8006f3e:	d1f5      	bne.n	8006f2c <__s2b+0x58>
 8006f40:	eb06 0408 	add.w	r4, r6, r8
 8006f44:	3c08      	subs	r4, #8
 8006f46:	45c1      	cmp	r9, r8
 8006f48:	dd0c      	ble.n	8006f64 <__s2b+0x90>
 8006f4a:	ebc8 0809 	rsb	r8, r8, r9
 8006f4e:	44a0      	add	r8, r4
 8006f50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006f54:	4601      	mov	r1, r0
 8006f56:	220a      	movs	r2, #10
 8006f58:	4638      	mov	r0, r7
 8006f5a:	3b30      	subs	r3, #48	; 0x30
 8006f5c:	f7ff ff74 	bl	8006e48 <__multadd>
 8006f60:	4544      	cmp	r4, r8
 8006f62:	d1f5      	bne.n	8006f50 <__s2b+0x7c>
 8006f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f68:	2100      	movs	r1, #0
 8006f6a:	e7cd      	b.n	8006f08 <__s2b+0x34>

08006f6c <__hi0bits>:
 8006f6c:	0c03      	lsrs	r3, r0, #16
 8006f6e:	bf06      	itte	eq
 8006f70:	0400      	lsleq	r0, r0, #16
 8006f72:	2310      	moveq	r3, #16
 8006f74:	2300      	movne	r3, #0
 8006f76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f7a:	bf04      	itt	eq
 8006f7c:	0200      	lsleq	r0, r0, #8
 8006f7e:	3308      	addeq	r3, #8
 8006f80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f84:	bf04      	itt	eq
 8006f86:	0100      	lsleq	r0, r0, #4
 8006f88:	3304      	addeq	r3, #4
 8006f8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f8e:	bf04      	itt	eq
 8006f90:	0080      	lsleq	r0, r0, #2
 8006f92:	3302      	addeq	r3, #2
 8006f94:	2800      	cmp	r0, #0
 8006f96:	db05      	blt.n	8006fa4 <__hi0bits+0x38>
 8006f98:	0042      	lsls	r2, r0, #1
 8006f9a:	d401      	bmi.n	8006fa0 <__hi0bits+0x34>
 8006f9c:	2020      	movs	r0, #32
 8006f9e:	4770      	bx	lr
 8006fa0:	1c58      	adds	r0, r3, #1
 8006fa2:	4770      	bx	lr
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	4770      	bx	lr

08006fa8 <__lo0bits>:
 8006fa8:	6803      	ldr	r3, [r0, #0]
 8006faa:	4602      	mov	r2, r0
 8006fac:	f013 0007 	ands.w	r0, r3, #7
 8006fb0:	d009      	beq.n	8006fc6 <__lo0bits+0x1e>
 8006fb2:	07d9      	lsls	r1, r3, #31
 8006fb4:	d421      	bmi.n	8006ffa <__lo0bits+0x52>
 8006fb6:	0798      	lsls	r0, r3, #30
 8006fb8:	bf4b      	itete	mi
 8006fba:	085b      	lsrmi	r3, r3, #1
 8006fbc:	089b      	lsrpl	r3, r3, #2
 8006fbe:	2001      	movmi	r0, #1
 8006fc0:	2002      	movpl	r0, #2
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	4770      	bx	lr
 8006fc6:	b299      	uxth	r1, r3
 8006fc8:	b909      	cbnz	r1, 8006fce <__lo0bits+0x26>
 8006fca:	0c1b      	lsrs	r3, r3, #16
 8006fcc:	2010      	movs	r0, #16
 8006fce:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006fd2:	bf04      	itt	eq
 8006fd4:	0a1b      	lsreq	r3, r3, #8
 8006fd6:	3008      	addeq	r0, #8
 8006fd8:	0719      	lsls	r1, r3, #28
 8006fda:	bf04      	itt	eq
 8006fdc:	091b      	lsreq	r3, r3, #4
 8006fde:	3004      	addeq	r0, #4
 8006fe0:	0799      	lsls	r1, r3, #30
 8006fe2:	bf04      	itt	eq
 8006fe4:	089b      	lsreq	r3, r3, #2
 8006fe6:	3002      	addeq	r0, #2
 8006fe8:	07d9      	lsls	r1, r3, #31
 8006fea:	d404      	bmi.n	8006ff6 <__lo0bits+0x4e>
 8006fec:	085b      	lsrs	r3, r3, #1
 8006fee:	d101      	bne.n	8006ff4 <__lo0bits+0x4c>
 8006ff0:	2020      	movs	r0, #32
 8006ff2:	4770      	bx	lr
 8006ff4:	3001      	adds	r0, #1
 8006ff6:	6013      	str	r3, [r2, #0]
 8006ff8:	4770      	bx	lr
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop

08007000 <__i2b>:
 8007000:	b510      	push	{r4, lr}
 8007002:	460c      	mov	r4, r1
 8007004:	2101      	movs	r1, #1
 8007006:	f7ff fecd 	bl	8006da4 <_Balloc>
 800700a:	2201      	movs	r2, #1
 800700c:	6144      	str	r4, [r0, #20]
 800700e:	6102      	str	r2, [r0, #16]
 8007010:	bd10      	pop	{r4, pc}
 8007012:	bf00      	nop

08007014 <__multiply>:
 8007014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007018:	460c      	mov	r4, r1
 800701a:	690e      	ldr	r6, [r1, #16]
 800701c:	b085      	sub	sp, #20
 800701e:	6915      	ldr	r5, [r2, #16]
 8007020:	4693      	mov	fp, r2
 8007022:	42ae      	cmp	r6, r5
 8007024:	da04      	bge.n	8007030 <__multiply+0x1c>
 8007026:	4632      	mov	r2, r6
 8007028:	465c      	mov	r4, fp
 800702a:	462e      	mov	r6, r5
 800702c:	468b      	mov	fp, r1
 800702e:	4615      	mov	r5, r2
 8007030:	68a3      	ldr	r3, [r4, #8]
 8007032:	eb06 0905 	add.w	r9, r6, r5
 8007036:	6861      	ldr	r1, [r4, #4]
 8007038:	4599      	cmp	r9, r3
 800703a:	bfc8      	it	gt
 800703c:	3101      	addgt	r1, #1
 800703e:	f7ff feb1 	bl	8006da4 <_Balloc>
 8007042:	f100 0a14 	add.w	sl, r0, #20
 8007046:	9002      	str	r0, [sp, #8]
 8007048:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 800704c:	9101      	str	r1, [sp, #4]
 800704e:	458a      	cmp	sl, r1
 8007050:	d206      	bcs.n	8007060 <__multiply+0x4c>
 8007052:	9a01      	ldr	r2, [sp, #4]
 8007054:	4653      	mov	r3, sl
 8007056:	2000      	movs	r0, #0
 8007058:	f843 0b04 	str.w	r0, [r3], #4
 800705c:	429a      	cmp	r2, r3
 800705e:	d8fb      	bhi.n	8007058 <__multiply+0x44>
 8007060:	f10b 0b14 	add.w	fp, fp, #20
 8007064:	3414      	adds	r4, #20
 8007066:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800706a:	9400      	str	r4, [sp, #0]
 800706c:	45ab      	cmp	fp, r5
 800706e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007072:	bf3c      	itt	cc
 8007074:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8007078:	46a9      	movcc	r9, r5
 800707a:	d254      	bcs.n	8007126 <__multiply+0x112>
 800707c:	f85b 3b04 	ldr.w	r3, [fp], #4
 8007080:	b29c      	uxth	r4, r3
 8007082:	2c00      	cmp	r4, #0
 8007084:	d064      	beq.n	8007150 <__multiply+0x13c>
 8007086:	9900      	ldr	r1, [sp, #0]
 8007088:	4652      	mov	r2, sl
 800708a:	2500      	movs	r5, #0
 800708c:	46a4      	mov	ip, r4
 800708e:	e000      	b.n	8007092 <__multiply+0x7e>
 8007090:	461a      	mov	r2, r3
 8007092:	f851 4b04 	ldr.w	r4, [r1], #4
 8007096:	4613      	mov	r3, r2
 8007098:	6817      	ldr	r7, [r2, #0]
 800709a:	428e      	cmp	r6, r1
 800709c:	fa1f f884 	uxth.w	r8, r4
 80070a0:	ea4f 4414 	mov.w	r4, r4, lsr #16
 80070a4:	b2b8      	uxth	r0, r7
 80070a6:	ea4f 4717 	mov.w	r7, r7, lsr #16
 80070aa:	fb0c 0808 	mla	r8, ip, r8, r0
 80070ae:	fb0c 7004 	mla	r0, ip, r4, r7
 80070b2:	4445      	add	r5, r8
 80070b4:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 80070b8:	b2ad      	uxth	r5, r5
 80070ba:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 80070be:	ea4f 4510 	mov.w	r5, r0, lsr #16
 80070c2:	f843 4b04 	str.w	r4, [r3], #4
 80070c6:	d8e3      	bhi.n	8007090 <__multiply+0x7c>
 80070c8:	6055      	str	r5, [r2, #4]
 80070ca:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 80070ce:	0c24      	lsrs	r4, r4, #16
 80070d0:	d023      	beq.n	800711a <__multiply+0x106>
 80070d2:	f8da 1000 	ldr.w	r1, [sl]
 80070d6:	4650      	mov	r0, sl
 80070d8:	9b00      	ldr	r3, [sp, #0]
 80070da:	2700      	movs	r7, #0
 80070dc:	460d      	mov	r5, r1
 80070de:	e000      	b.n	80070e2 <__multiply+0xce>
 80070e0:	4610      	mov	r0, r2
 80070e2:	f8b3 c000 	ldrh.w	ip, [r3]
 80070e6:	0c2d      	lsrs	r5, r5, #16
 80070e8:	4602      	mov	r2, r0
 80070ea:	b289      	uxth	r1, r1
 80070ec:	fb04 550c 	mla	r5, r4, ip, r5
 80070f0:	442f      	add	r7, r5
 80070f2:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 80070f6:	f842 1b04 	str.w	r1, [r2], #4
 80070fa:	6841      	ldr	r1, [r0, #4]
 80070fc:	f853 cb04 	ldr.w	ip, [r3], #4
 8007100:	460d      	mov	r5, r1
 8007102:	b289      	uxth	r1, r1
 8007104:	429e      	cmp	r6, r3
 8007106:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800710a:	fb04 110c 	mla	r1, r4, ip, r1
 800710e:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 8007112:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8007116:	d8e3      	bhi.n	80070e0 <__multiply+0xcc>
 8007118:	6041      	str	r1, [r0, #4]
 800711a:	45d9      	cmp	r9, fp
 800711c:	f10a 0a04 	add.w	sl, sl, #4
 8007120:	d8ac      	bhi.n	800707c <__multiply+0x68>
 8007122:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007126:	f1b9 0f00 	cmp.w	r9, #0
 800712a:	dd0a      	ble.n	8007142 <__multiply+0x12e>
 800712c:	9b01      	ldr	r3, [sp, #4]
 800712e:	3b04      	subs	r3, #4
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	b11a      	cbz	r2, 800713c <__multiply+0x128>
 8007134:	e005      	b.n	8007142 <__multiply+0x12e>
 8007136:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800713a:	b912      	cbnz	r2, 8007142 <__multiply+0x12e>
 800713c:	f1b9 0901 	subs.w	r9, r9, #1
 8007140:	d1f9      	bne.n	8007136 <__multiply+0x122>
 8007142:	9902      	ldr	r1, [sp, #8]
 8007144:	4608      	mov	r0, r1
 8007146:	f8c1 9010 	str.w	r9, [r1, #16]
 800714a:	b005      	add	sp, #20
 800714c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007150:	461c      	mov	r4, r3
 8007152:	e7bc      	b.n	80070ce <__multiply+0xba>

08007154 <__pow5mult>:
 8007154:	f012 0303 	ands.w	r3, r2, #3
 8007158:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800715c:	4614      	mov	r4, r2
 800715e:	b083      	sub	sp, #12
 8007160:	4607      	mov	r7, r0
 8007162:	460e      	mov	r6, r1
 8007164:	d12b      	bne.n	80071be <__pow5mult+0x6a>
 8007166:	10a4      	asrs	r4, r4, #2
 8007168:	d01c      	beq.n	80071a4 <__pow5mult+0x50>
 800716a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716c:	2b00      	cmp	r3, #0
 800716e:	d032      	beq.n	80071d6 <__pow5mult+0x82>
 8007170:	689d      	ldr	r5, [r3, #8]
 8007172:	2d00      	cmp	r5, #0
 8007174:	d03a      	beq.n	80071ec <__pow5mult+0x98>
 8007176:	f04f 0900 	mov.w	r9, #0
 800717a:	e004      	b.n	8007186 <__pow5mult+0x32>
 800717c:	1064      	asrs	r4, r4, #1
 800717e:	d011      	beq.n	80071a4 <__pow5mult+0x50>
 8007180:	6828      	ldr	r0, [r5, #0]
 8007182:	b198      	cbz	r0, 80071ac <__pow5mult+0x58>
 8007184:	4605      	mov	r5, r0
 8007186:	07e0      	lsls	r0, r4, #31
 8007188:	d5f8      	bpl.n	800717c <__pow5mult+0x28>
 800718a:	4631      	mov	r1, r6
 800718c:	462a      	mov	r2, r5
 800718e:	4638      	mov	r0, r7
 8007190:	f7ff ff40 	bl	8007014 <__multiply>
 8007194:	4631      	mov	r1, r6
 8007196:	4680      	mov	r8, r0
 8007198:	4638      	mov	r0, r7
 800719a:	f7ff fe39 	bl	8006e10 <_Bfree>
 800719e:	1064      	asrs	r4, r4, #1
 80071a0:	4646      	mov	r6, r8
 80071a2:	d1ed      	bne.n	8007180 <__pow5mult+0x2c>
 80071a4:	4630      	mov	r0, r6
 80071a6:	b003      	add	sp, #12
 80071a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071ac:	4638      	mov	r0, r7
 80071ae:	4629      	mov	r1, r5
 80071b0:	462a      	mov	r2, r5
 80071b2:	f7ff ff2f 	bl	8007014 <__multiply>
 80071b6:	6028      	str	r0, [r5, #0]
 80071b8:	f8c0 9000 	str.w	r9, [r0]
 80071bc:	e7e2      	b.n	8007184 <__pow5mult+0x30>
 80071be:	f24a 12a0 	movw	r2, #41376	; 0xa1a0
 80071c2:	1e5d      	subs	r5, r3, #1
 80071c4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80071c8:	2300      	movs	r3, #0
 80071ca:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 80071ce:	f7ff fe3b 	bl	8006e48 <__multadd>
 80071d2:	4606      	mov	r6, r0
 80071d4:	e7c7      	b.n	8007166 <__pow5mult+0x12>
 80071d6:	2010      	movs	r0, #16
 80071d8:	9301      	str	r3, [sp, #4]
 80071da:	f7ff fa7b 	bl	80066d4 <malloc>
 80071de:	9b01      	ldr	r3, [sp, #4]
 80071e0:	6278      	str	r0, [r7, #36]	; 0x24
 80071e2:	6043      	str	r3, [r0, #4]
 80071e4:	6083      	str	r3, [r0, #8]
 80071e6:	6003      	str	r3, [r0, #0]
 80071e8:	60c3      	str	r3, [r0, #12]
 80071ea:	4603      	mov	r3, r0
 80071ec:	2101      	movs	r1, #1
 80071ee:	4638      	mov	r0, r7
 80071f0:	9301      	str	r3, [sp, #4]
 80071f2:	f7ff fdd7 	bl	8006da4 <_Balloc>
 80071f6:	9b01      	ldr	r3, [sp, #4]
 80071f8:	f240 2271 	movw	r2, #625	; 0x271
 80071fc:	2101      	movs	r1, #1
 80071fe:	6142      	str	r2, [r0, #20]
 8007200:	4605      	mov	r5, r0
 8007202:	2200      	movs	r2, #0
 8007204:	6101      	str	r1, [r0, #16]
 8007206:	6098      	str	r0, [r3, #8]
 8007208:	6002      	str	r2, [r0, #0]
 800720a:	e7b4      	b.n	8007176 <__pow5mult+0x22>

0800720c <__lshift>:
 800720c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007210:	4693      	mov	fp, r2
 8007212:	690a      	ldr	r2, [r1, #16]
 8007214:	460f      	mov	r7, r1
 8007216:	ea4f 156b 	mov.w	r5, fp, asr #5
 800721a:	688b      	ldr	r3, [r1, #8]
 800721c:	eb05 0902 	add.w	r9, r5, r2
 8007220:	4680      	mov	r8, r0
 8007222:	f109 0601 	add.w	r6, r9, #1
 8007226:	6849      	ldr	r1, [r1, #4]
 8007228:	429e      	cmp	r6, r3
 800722a:	dd03      	ble.n	8007234 <__lshift+0x28>
 800722c:	005b      	lsls	r3, r3, #1
 800722e:	3101      	adds	r1, #1
 8007230:	429e      	cmp	r6, r3
 8007232:	dcfb      	bgt.n	800722c <__lshift+0x20>
 8007234:	4640      	mov	r0, r8
 8007236:	f7ff fdb5 	bl	8006da4 <_Balloc>
 800723a:	2d00      	cmp	r5, #0
 800723c:	4682      	mov	sl, r0
 800723e:	f100 0414 	add.w	r4, r0, #20
 8007242:	dd09      	ble.n	8007258 <__lshift+0x4c>
 8007244:	2300      	movs	r3, #0
 8007246:	4622      	mov	r2, r4
 8007248:	4619      	mov	r1, r3
 800724a:	3301      	adds	r3, #1
 800724c:	f842 1b04 	str.w	r1, [r2], #4
 8007250:	42ab      	cmp	r3, r5
 8007252:	d1fa      	bne.n	800724a <__lshift+0x3e>
 8007254:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007258:	693a      	ldr	r2, [r7, #16]
 800725a:	f01b 0b1f 	ands.w	fp, fp, #31
 800725e:	f107 0314 	add.w	r3, r7, #20
 8007262:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007266:	d01f      	beq.n	80072a8 <__lshift+0x9c>
 8007268:	f1cb 0e20 	rsb	lr, fp, #32
 800726c:	2000      	movs	r0, #0
 800726e:	e000      	b.n	8007272 <__lshift+0x66>
 8007270:	462c      	mov	r4, r5
 8007272:	6819      	ldr	r1, [r3, #0]
 8007274:	4625      	mov	r5, r4
 8007276:	fa01 f10b 	lsl.w	r1, r1, fp
 800727a:	4308      	orrs	r0, r1
 800727c:	f845 0b04 	str.w	r0, [r5], #4
 8007280:	f853 0b04 	ldr.w	r0, [r3], #4
 8007284:	4293      	cmp	r3, r2
 8007286:	fa20 f00e 	lsr.w	r0, r0, lr
 800728a:	d3f1      	bcc.n	8007270 <__lshift+0x64>
 800728c:	6060      	str	r0, [r4, #4]
 800728e:	b108      	cbz	r0, 8007294 <__lshift+0x88>
 8007290:	f109 0602 	add.w	r6, r9, #2
 8007294:	4640      	mov	r0, r8
 8007296:	3e01      	subs	r6, #1
 8007298:	4639      	mov	r1, r7
 800729a:	f8ca 6010 	str.w	r6, [sl, #16]
 800729e:	f7ff fdb7 	bl	8006e10 <_Bfree>
 80072a2:	4650      	mov	r0, sl
 80072a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a8:	f853 1b04 	ldr.w	r1, [r3], #4
 80072ac:	429a      	cmp	r2, r3
 80072ae:	f844 1b04 	str.w	r1, [r4], #4
 80072b2:	d9ef      	bls.n	8007294 <__lshift+0x88>
 80072b4:	f853 1b04 	ldr.w	r1, [r3], #4
 80072b8:	429a      	cmp	r2, r3
 80072ba:	f844 1b04 	str.w	r1, [r4], #4
 80072be:	d8f3      	bhi.n	80072a8 <__lshift+0x9c>
 80072c0:	e7e8      	b.n	8007294 <__lshift+0x88>
 80072c2:	bf00      	nop

080072c4 <__mcmp>:
 80072c4:	6902      	ldr	r2, [r0, #16]
 80072c6:	690b      	ldr	r3, [r1, #16]
 80072c8:	b410      	push	{r4}
 80072ca:	1ad2      	subs	r2, r2, r3
 80072cc:	bf18      	it	ne
 80072ce:	4610      	movne	r0, r2
 80072d0:	d112      	bne.n	80072f8 <__mcmp+0x34>
 80072d2:	009a      	lsls	r2, r3, #2
 80072d4:	3014      	adds	r0, #20
 80072d6:	3114      	adds	r1, #20
 80072d8:	1883      	adds	r3, r0, r2
 80072da:	4411      	add	r1, r2
 80072dc:	e001      	b.n	80072e2 <__mcmp+0x1e>
 80072de:	4298      	cmp	r0, r3
 80072e0:	d20d      	bcs.n	80072fe <__mcmp+0x3a>
 80072e2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80072e6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072ea:	42a2      	cmp	r2, r4
 80072ec:	d0f7      	beq.n	80072de <__mcmp+0x1a>
 80072ee:	4294      	cmp	r4, r2
 80072f0:	bf94      	ite	ls
 80072f2:	2001      	movls	r0, #1
 80072f4:	f04f 30ff 	movhi.w	r0, #4294967295
 80072f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	2000      	movs	r0, #0
 8007300:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop

08007308 <__mdiff>:
 8007308:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730c:	4688      	mov	r8, r1
 800730e:	4605      	mov	r5, r0
 8007310:	4611      	mov	r1, r2
 8007312:	4640      	mov	r0, r8
 8007314:	4614      	mov	r4, r2
 8007316:	f7ff ffd5 	bl	80072c4 <__mcmp>
 800731a:	1e06      	subs	r6, r0, #0
 800731c:	d05f      	beq.n	80073de <__mdiff+0xd6>
 800731e:	bfbc      	itt	lt
 8007320:	4643      	movlt	r3, r8
 8007322:	46a0      	movlt	r8, r4
 8007324:	4628      	mov	r0, r5
 8007326:	bfb8      	it	lt
 8007328:	461c      	movlt	r4, r3
 800732a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800732e:	bfac      	ite	ge
 8007330:	2600      	movge	r6, #0
 8007332:	2601      	movlt	r6, #1
 8007334:	f7ff fd36 	bl	8006da4 <_Balloc>
 8007338:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800733c:	f104 0914 	add.w	r9, r4, #20
 8007340:	6922      	ldr	r2, [r4, #16]
 8007342:	f108 0814 	add.w	r8, r8, #20
 8007346:	4644      	mov	r4, r8
 8007348:	464d      	mov	r5, r9
 800734a:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 800734e:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8007352:	2200      	movs	r2, #0
 8007354:	4682      	mov	sl, r0
 8007356:	f100 0314 	add.w	r3, r0, #20
 800735a:	60c6      	str	r6, [r0, #12]
 800735c:	f854 7b04 	ldr.w	r7, [r4], #4
 8007360:	f855 0b04 	ldr.w	r0, [r5], #4
 8007364:	4621      	mov	r1, r4
 8007366:	b2be      	uxth	r6, r7
 8007368:	45a9      	cmp	r9, r5
 800736a:	4432      	add	r2, r6
 800736c:	fa1f fb80 	uxth.w	fp, r0
 8007370:	ebcb 0602 	rsb	r6, fp, r2
 8007374:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007378:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 800737c:	eb02 4226 	add.w	r2, r2, r6, asr #16
 8007380:	b2b6      	uxth	r6, r6
 8007382:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8007386:	ea4f 4222 	mov.w	r2, r2, asr #16
 800738a:	f843 6b04 	str.w	r6, [r3], #4
 800738e:	d8e5      	bhi.n	800735c <__mdiff+0x54>
 8007390:	45a0      	cmp	r8, r4
 8007392:	461d      	mov	r5, r3
 8007394:	d916      	bls.n	80073c4 <__mdiff+0xbc>
 8007396:	f851 0b04 	ldr.w	r0, [r1], #4
 800739a:	4588      	cmp	r8, r1
 800739c:	b286      	uxth	r6, r0
 800739e:	ea4f 4010 	mov.w	r0, r0, lsr #16
 80073a2:	4432      	add	r2, r6
 80073a4:	eb00 4022 	add.w	r0, r0, r2, asr #16
 80073a8:	b292      	uxth	r2, r2
 80073aa:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 80073ae:	ea4f 4220 	mov.w	r2, r0, asr #16
 80073b2:	f843 6b04 	str.w	r6, [r3], #4
 80073b6:	d8ee      	bhi.n	8007396 <__mdiff+0x8e>
 80073b8:	43e3      	mvns	r3, r4
 80073ba:	4443      	add	r3, r8
 80073bc:	f023 0303 	bic.w	r3, r3, #3
 80073c0:	3304      	adds	r3, #4
 80073c2:	442b      	add	r3, r5
 80073c4:	3b04      	subs	r3, #4
 80073c6:	b92e      	cbnz	r6, 80073d4 <__mdiff+0xcc>
 80073c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80073cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80073d0:	2a00      	cmp	r2, #0
 80073d2:	d0f9      	beq.n	80073c8 <__mdiff+0xc0>
 80073d4:	4650      	mov	r0, sl
 80073d6:	f8ca c010 	str.w	ip, [sl, #16]
 80073da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073de:	4628      	mov	r0, r5
 80073e0:	4631      	mov	r1, r6
 80073e2:	f7ff fcdf 	bl	8006da4 <_Balloc>
 80073e6:	2201      	movs	r2, #1
 80073e8:	4603      	mov	r3, r0
 80073ea:	615e      	str	r6, [r3, #20]
 80073ec:	611a      	str	r2, [r3, #16]
 80073ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f2:	bf00      	nop

080073f4 <__ulp>:
 80073f4:	2300      	movs	r3, #0
 80073f6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80073fa:	400b      	ands	r3, r1
 80073fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007400:	2b00      	cmp	r3, #0
 8007402:	dd02      	ble.n	800740a <__ulp+0x16>
 8007404:	4619      	mov	r1, r3
 8007406:	2000      	movs	r0, #0
 8007408:	4770      	bx	lr
 800740a:	425b      	negs	r3, r3
 800740c:	151b      	asrs	r3, r3, #20
 800740e:	2b13      	cmp	r3, #19
 8007410:	dd0b      	ble.n	800742a <__ulp+0x36>
 8007412:	2b32      	cmp	r3, #50	; 0x32
 8007414:	f04f 0100 	mov.w	r1, #0
 8007418:	bfdb      	ittet	le
 800741a:	2201      	movle	r2, #1
 800741c:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 8007420:	2301      	movgt	r3, #1
 8007422:	fa02 f303 	lslle.w	r3, r2, r3
 8007426:	4618      	mov	r0, r3
 8007428:	4770      	bx	lr
 800742a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800742e:	2000      	movs	r0, #0
 8007430:	fa42 f103 	asr.w	r1, r2, r3
 8007434:	4770      	bx	lr
 8007436:	bf00      	nop

08007438 <__b2d>:
 8007438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743a:	f100 0614 	add.w	r6, r0, #20
 800743e:	6904      	ldr	r4, [r0, #16]
 8007440:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8007444:	1f27      	subs	r7, r4, #4
 8007446:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800744a:	4628      	mov	r0, r5
 800744c:	f7ff fd8e 	bl	8006f6c <__hi0bits>
 8007450:	280a      	cmp	r0, #10
 8007452:	f1c0 0320 	rsb	r3, r0, #32
 8007456:	600b      	str	r3, [r1, #0]
 8007458:	dc18      	bgt.n	800748c <__b2d+0x54>
 800745a:	42be      	cmp	r6, r7
 800745c:	f1c0 010b 	rsb	r1, r0, #11
 8007460:	fa25 fc01 	lsr.w	ip, r5, r1
 8007464:	f100 0015 	add.w	r0, r0, #21
 8007468:	bf34      	ite	cc
 800746a:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800746e:	2100      	movcs	r1, #0
 8007470:	fa05 f500 	lsl.w	r5, r5, r0
 8007474:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007478:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 800747c:	bf38      	it	cc
 800747e:	fa24 f101 	lsrcc.w	r1, r4, r1
 8007482:	ea41 0205 	orr.w	r2, r1, r5
 8007486:	4619      	mov	r1, r3
 8007488:	4610      	mov	r0, r2
 800748a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800748c:	42be      	cmp	r6, r7
 800748e:	bf36      	itet	cc
 8007490:	f1a4 0708 	subcc.w	r7, r4, #8
 8007494:	2100      	movcs	r1, #0
 8007496:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 800749a:	f1b0 040b 	subs.w	r4, r0, #11
 800749e:	d019      	beq.n	80074d4 <__b2d+0x9c>
 80074a0:	40a5      	lsls	r5, r4
 80074a2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 80074a6:	42b7      	cmp	r7, r6
 80074a8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80074ac:	fa21 fc00 	lsr.w	ip, r1, r0
 80074b0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80074b4:	ea45 030c 	orr.w	r3, r5, ip
 80074b8:	bf8c      	ite	hi
 80074ba:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 80074be:	2000      	movls	r0, #0
 80074c0:	fa01 f104 	lsl.w	r1, r1, r4
 80074c4:	bf88      	it	hi
 80074c6:	fa25 f000 	lsrhi.w	r0, r5, r0
 80074ca:	ea40 0201 	orr.w	r2, r0, r1
 80074ce:	4619      	mov	r1, r3
 80074d0:	4610      	mov	r0, r2
 80074d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074d4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80074d8:	460a      	mov	r2, r1
 80074da:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80074de:	4610      	mov	r0, r2
 80074e0:	4619      	mov	r1, r3
 80074e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080074e4 <__d2b>:
 80074e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e8:	b082      	sub	sp, #8
 80074ea:	2101      	movs	r1, #1
 80074ec:	461d      	mov	r5, r3
 80074ee:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80074f2:	4614      	mov	r4, r2
 80074f4:	9f08      	ldr	r7, [sp, #32]
 80074f6:	f7ff fc55 	bl	8006da4 <_Balloc>
 80074fa:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80074fe:	4684      	mov	ip, r0
 8007500:	b10e      	cbz	r6, 8007506 <__d2b+0x22>
 8007502:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007506:	9301      	str	r3, [sp, #4]
 8007508:	b324      	cbz	r4, 8007554 <__d2b+0x70>
 800750a:	a802      	add	r0, sp, #8
 800750c:	f840 4d08 	str.w	r4, [r0, #-8]!
 8007510:	4668      	mov	r0, sp
 8007512:	f7ff fd49 	bl	8006fa8 <__lo0bits>
 8007516:	2800      	cmp	r0, #0
 8007518:	d134      	bne.n	8007584 <__d2b+0xa0>
 800751a:	9b00      	ldr	r3, [sp, #0]
 800751c:	9901      	ldr	r1, [sp, #4]
 800751e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007522:	f8cc 1018 	str.w	r1, [ip, #24]
 8007526:	2900      	cmp	r1, #0
 8007528:	bf0c      	ite	eq
 800752a:	2101      	moveq	r1, #1
 800752c:	2102      	movne	r1, #2
 800752e:	f8cc 1010 	str.w	r1, [ip, #16]
 8007532:	b9de      	cbnz	r6, 800756c <__d2b+0x88>
 8007534:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007538:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800753c:	6038      	str	r0, [r7, #0]
 800753e:	6918      	ldr	r0, [r3, #16]
 8007540:	f7ff fd14 	bl	8006f6c <__hi0bits>
 8007544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007546:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800754a:	6018      	str	r0, [r3, #0]
 800754c:	4660      	mov	r0, ip
 800754e:	b002      	add	sp, #8
 8007550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007554:	a801      	add	r0, sp, #4
 8007556:	f7ff fd27 	bl	8006fa8 <__lo0bits>
 800755a:	9b01      	ldr	r3, [sp, #4]
 800755c:	2101      	movs	r1, #1
 800755e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007562:	3020      	adds	r0, #32
 8007564:	f8cc 1010 	str.w	r1, [ip, #16]
 8007568:	2e00      	cmp	r6, #0
 800756a:	d0e3      	beq.n	8007534 <__d2b+0x50>
 800756c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800756e:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 8007572:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 8007576:	4440      	add	r0, r8
 8007578:	6038      	str	r0, [r7, #0]
 800757a:	4660      	mov	r0, ip
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	b002      	add	sp, #8
 8007580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007584:	9b01      	ldr	r3, [sp, #4]
 8007586:	f1c0 0420 	rsb	r4, r0, #32
 800758a:	9a00      	ldr	r2, [sp, #0]
 800758c:	fa03 f404 	lsl.w	r4, r3, r4
 8007590:	40c3      	lsrs	r3, r0
 8007592:	4322      	orrs	r2, r4
 8007594:	4619      	mov	r1, r3
 8007596:	9301      	str	r3, [sp, #4]
 8007598:	f8cc 2014 	str.w	r2, [ip, #20]
 800759c:	e7c1      	b.n	8007522 <__d2b+0x3e>
 800759e:	bf00      	nop

080075a0 <__ratio>:
 80075a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075a4:	b083      	sub	sp, #12
 80075a6:	4688      	mov	r8, r1
 80075a8:	4669      	mov	r1, sp
 80075aa:	4606      	mov	r6, r0
 80075ac:	f7ff ff44 	bl	8007438 <__b2d>
 80075b0:	460d      	mov	r5, r1
 80075b2:	4604      	mov	r4, r0
 80075b4:	a901      	add	r1, sp, #4
 80075b6:	4640      	mov	r0, r8
 80075b8:	f7ff ff3e 	bl	8007438 <__b2d>
 80075bc:	f8d8 e010 	ldr.w	lr, [r8, #16]
 80075c0:	462f      	mov	r7, r5
 80075c2:	4602      	mov	r2, r0
 80075c4:	6930      	ldr	r0, [r6, #16]
 80075c6:	460b      	mov	r3, r1
 80075c8:	4689      	mov	r9, r1
 80075ca:	ebce 0e00 	rsb	lr, lr, r0
 80075ce:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80075d2:	ebc1 0c00 	rsb	ip, r1, r0
 80075d6:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80075da:	2900      	cmp	r1, #0
 80075dc:	bfc9      	itett	gt
 80075de:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 80075e2:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 80075e6:	4624      	movgt	r4, r4
 80075e8:	463d      	movgt	r5, r7
 80075ea:	bfdc      	itt	le
 80075ec:	4612      	movle	r2, r2
 80075ee:	464b      	movle	r3, r9
 80075f0:	4620      	mov	r0, r4
 80075f2:	4629      	mov	r1, r5
 80075f4:	f002 f884 	bl	8009700 <__aeabi_ddiv>
 80075f8:	b003      	add	sp, #12
 80075fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075fe:	bf00      	nop

08007600 <_mprec_log10>:
 8007600:	2817      	cmp	r0, #23
 8007602:	b510      	push	{r4, lr}
 8007604:	4604      	mov	r4, r0
 8007606:	dd0c      	ble.n	8007622 <_mprec_log10+0x22>
 8007608:	2100      	movs	r1, #0
 800760a:	2000      	movs	r0, #0
 800760c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8007610:	2300      	movs	r3, #0
 8007612:	2200      	movs	r2, #0
 8007614:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007618:	f001 ff48 	bl	80094ac <__aeabi_dmul>
 800761c:	3c01      	subs	r4, #1
 800761e:	d1f7      	bne.n	8007610 <_mprec_log10+0x10>
 8007620:	bd10      	pop	{r4, pc}
 8007622:	f24a 13a0 	movw	r3, #41376	; 0xa1a0
 8007626:	f6c0 0300 	movt	r3, #2048	; 0x800
 800762a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800762e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007632:	bd10      	pop	{r4, pc}

08007634 <__copybits>:
 8007634:	b470      	push	{r4, r5, r6}
 8007636:	3901      	subs	r1, #1
 8007638:	6915      	ldr	r5, [r2, #16]
 800763a:	f102 0314 	add.w	r3, r2, #20
 800763e:	114e      	asrs	r6, r1, #5
 8007640:	3601      	adds	r6, #1
 8007642:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8007646:	42ab      	cmp	r3, r5
 8007648:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800764c:	d20c      	bcs.n	8007668 <__copybits+0x34>
 800764e:	4601      	mov	r1, r0
 8007650:	f853 4b04 	ldr.w	r4, [r3], #4
 8007654:	429d      	cmp	r5, r3
 8007656:	f841 4b04 	str.w	r4, [r1], #4
 800765a:	d8f9      	bhi.n	8007650 <__copybits+0x1c>
 800765c:	1aab      	subs	r3, r5, r2
 800765e:	3b15      	subs	r3, #21
 8007660:	f023 0303 	bic.w	r3, r3, #3
 8007664:	3304      	adds	r3, #4
 8007666:	4418      	add	r0, r3
 8007668:	4286      	cmp	r6, r0
 800766a:	d904      	bls.n	8007676 <__copybits+0x42>
 800766c:	2300      	movs	r3, #0
 800766e:	f840 3b04 	str.w	r3, [r0], #4
 8007672:	4286      	cmp	r6, r0
 8007674:	d8fb      	bhi.n	800766e <__copybits+0x3a>
 8007676:	bc70      	pop	{r4, r5, r6}
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop

0800767c <__any_on>:
 800767c:	6903      	ldr	r3, [r0, #16]
 800767e:	114a      	asrs	r2, r1, #5
 8007680:	b410      	push	{r4}
 8007682:	4293      	cmp	r3, r2
 8007684:	f100 0414 	add.w	r4, r0, #20
 8007688:	bfb8      	it	lt
 800768a:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 800768e:	db13      	blt.n	80076b8 <__any_on+0x3c>
 8007690:	dd10      	ble.n	80076b4 <__any_on+0x38>
 8007692:	f011 011f 	ands.w	r1, r1, #31
 8007696:	d00d      	beq.n	80076b4 <__any_on+0x38>
 8007698:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 800769c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076a0:	fa20 f201 	lsr.w	r2, r0, r1
 80076a4:	fa02 f101 	lsl.w	r1, r2, r1
 80076a8:	4281      	cmp	r1, r0
 80076aa:	d005      	beq.n	80076b8 <__any_on+0x3c>
 80076ac:	2001      	movs	r0, #1
 80076ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076b8:	429c      	cmp	r4, r3
 80076ba:	d20a      	bcs.n	80076d2 <__any_on+0x56>
 80076bc:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80076c0:	3b04      	subs	r3, #4
 80076c2:	b122      	cbz	r2, 80076ce <__any_on+0x52>
 80076c4:	e7f2      	b.n	80076ac <__any_on+0x30>
 80076c6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80076ca:	2a00      	cmp	r2, #0
 80076cc:	d1ee      	bne.n	80076ac <__any_on+0x30>
 80076ce:	429c      	cmp	r4, r3
 80076d0:	d3f9      	bcc.n	80076c6 <__any_on+0x4a>
 80076d2:	2000      	movs	r0, #0
 80076d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop

080076dc <__fpclassifyd>:
 80076dc:	ea50 0301 	orrs.w	r3, r0, r1
 80076e0:	d101      	bne.n	80076e6 <__fpclassifyd+0xa>
 80076e2:	2002      	movs	r0, #2
 80076e4:	4770      	bx	lr
 80076e6:	f1d0 0301 	rsbs	r3, r0, #1
 80076ea:	bf38      	it	cc
 80076ec:	2300      	movcc	r3, #0
 80076ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80076f2:	bf08      	it	eq
 80076f4:	2800      	cmpeq	r0, #0
 80076f6:	d0f4      	beq.n	80076e2 <__fpclassifyd+0x6>
 80076f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80076fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007700:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 8007704:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8007708:	4290      	cmp	r0, r2
 800770a:	d801      	bhi.n	8007710 <__fpclassifyd+0x34>
 800770c:	2004      	movs	r0, #4
 800770e:	4770      	bx	lr
 8007710:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007714:	d201      	bcs.n	800771a <__fpclassifyd+0x3e>
 8007716:	2003      	movs	r0, #3
 8007718:	4770      	bx	lr
 800771a:	2000      	movs	r0, #0
 800771c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8007720:	4281      	cmp	r1, r0
 8007722:	bf14      	ite	ne
 8007724:	2000      	movne	r0, #0
 8007726:	f003 0001 	andeq.w	r0, r3, #1
 800772a:	4770      	bx	lr

0800772c <_sbrk_r>:
 800772c:	b538      	push	{r3, r4, r5, lr}
 800772e:	f240 54d8 	movw	r4, #1496	; 0x5d8
 8007732:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007736:	4605      	mov	r5, r0
 8007738:	4608      	mov	r0, r1
 800773a:	2300      	movs	r3, #0
 800773c:	6023      	str	r3, [r4, #0]
 800773e:	f7fb ff27 	bl	8003590 <_sbrk>
 8007742:	1c43      	adds	r3, r0, #1
 8007744:	d000      	beq.n	8007748 <_sbrk_r+0x1c>
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	6823      	ldr	r3, [r4, #0]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0fb      	beq.n	8007746 <_sbrk_r+0x1a>
 800774e:	602b      	str	r3, [r5, #0]
 8007750:	bd38      	pop	{r3, r4, r5, pc}
 8007752:	bf00      	nop

08007754 <strcmp>:
 8007754:	ea40 0c01 	orr.w	ip, r0, r1
 8007758:	f01c 0f07 	tst.w	ip, #7
 800775c:	d127      	bne.n	80077ae <strcmp+0x5a>
 800775e:	f1bd 0d10 	subs.w	sp, sp, #16
 8007762:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007766:	e9cd 6700 	strd	r6, r7, [sp]
 800776a:	f06f 0600 	mvn.w	r6, #0
 800776e:	f04f 0700 	mov.w	r7, #0
 8007772:	bf00      	nop
 8007774:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007778:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800777c:	42a2      	cmp	r2, r4
 800777e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007782:	ea2c 0c02 	bic.w	ip, ip, r2
 8007786:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800778a:	bf08      	it	eq
 800778c:	f1bc 0f00 	cmpeq.w	ip, #0
 8007790:	f040 80e5 	bne.w	800795e <strcmp+0x20a>
 8007794:	42ab      	cmp	r3, r5
 8007796:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800779a:	ea2c 0c03 	bic.w	ip, ip, r3
 800779e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80077a2:	bf08      	it	eq
 80077a4:	f1bc 0f00 	cmpeq.w	ip, #0
 80077a8:	f040 80d6 	bne.w	8007958 <strcmp+0x204>
 80077ac:	e7e2      	b.n	8007774 <strcmp+0x20>
 80077ae:	f010 0c03 	ands.w	ip, r0, #3
 80077b2:	d021      	beq.n	80077f8 <strcmp+0xa4>
 80077b4:	f020 0003 	bic.w	r0, r0, #3
 80077b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80077bc:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 80077c0:	d008      	beq.n	80077d4 <strcmp+0x80>
 80077c2:	d20f      	bcs.n	80077e4 <strcmp+0x90>
 80077c4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80077c8:	fa5f f392 	uxtb.w	r3, r2, ror #8
 80077cc:	ebb3 0c0c 	subs.w	ip, r3, ip
 80077d0:	d110      	bne.n	80077f4 <strcmp+0xa0>
 80077d2:	b17b      	cbz	r3, 80077f4 <strcmp+0xa0>
 80077d4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80077d8:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 80077dc:	ebb3 0c0c 	subs.w	ip, r3, ip
 80077e0:	d108      	bne.n	80077f4 <strcmp+0xa0>
 80077e2:	b13b      	cbz	r3, 80077f4 <strcmp+0xa0>
 80077e4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80077e8:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 80077ec:	ebb3 0c0c 	subs.w	ip, r3, ip
 80077f0:	d100      	bne.n	80077f4 <strcmp+0xa0>
 80077f2:	b90b      	cbnz	r3, 80077f8 <strcmp+0xa4>
 80077f4:	4660      	mov	r0, ip
 80077f6:	4770      	bx	lr
 80077f8:	f1bd 0d10 	subs.w	sp, sp, #16
 80077fc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007800:	e9cd 6700 	strd	r6, r7, [sp]
 8007804:	f06f 0600 	mvn.w	r6, #0
 8007808:	f04f 0700 	mov.w	r7, #0
 800780c:	f011 0c03 	ands.w	ip, r1, #3
 8007810:	d133      	bne.n	800787a <strcmp+0x126>
 8007812:	f010 0f04 	tst.w	r0, #4
 8007816:	d00f      	beq.n	8007838 <strcmp+0xe4>
 8007818:	f850 2b04 	ldr.w	r2, [r0], #4
 800781c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007820:	42a2      	cmp	r2, r4
 8007822:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007826:	ea2c 0c02 	bic.w	ip, ip, r2
 800782a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800782e:	bf08      	it	eq
 8007830:	f1bc 0f00 	cmpeq.w	ip, #0
 8007834:	f040 8093 	bne.w	800795e <strcmp+0x20a>
 8007838:	f011 0f04 	tst.w	r1, #4
 800783c:	d099      	beq.n	8007772 <strcmp+0x1e>
 800783e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007842:	bf00      	nop
 8007844:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007848:	42aa      	cmp	r2, r5
 800784a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800784e:	ea2c 0c02 	bic.w	ip, ip, r2
 8007852:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007856:	bf08      	it	eq
 8007858:	f1bc 0f00 	cmpeq.w	ip, #0
 800785c:	d179      	bne.n	8007952 <strcmp+0x1fe>
 800785e:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007862:	42a3      	cmp	r3, r4
 8007864:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007868:	ea2c 0c03 	bic.w	ip, ip, r3
 800786c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007870:	bf08      	it	eq
 8007872:	f1bc 0f00 	cmpeq.w	ip, #0
 8007876:	d169      	bne.n	800794c <strcmp+0x1f8>
 8007878:	e7e4      	b.n	8007844 <strcmp+0xf0>
 800787a:	f021 0103 	bic.w	r1, r1, #3
 800787e:	f1bc 0f02 	cmp.w	ip, #2
 8007882:	d020      	beq.n	80078c6 <strcmp+0x172>
 8007884:	da3f      	bge.n	8007906 <strcmp+0x1b2>
 8007886:	f851 5b04 	ldr.w	r5, [r1], #4
 800788a:	bf00      	nop
 800788c:	f850 3b04 	ldr.w	r3, [r0], #4
 8007890:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007894:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007898:	ea2c 0c03 	bic.w	ip, ip, r3
 800789c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80078a0:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 80078a4:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 80078a8:	bf08      	it	eq
 80078aa:	42aa      	cmpeq	r2, r5
 80078ac:	d151      	bne.n	8007952 <strcmp+0x1fe>
 80078ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80078b2:	f1bc 0f00 	cmp.w	ip, #0
 80078b6:	ea82 0303 	eor.w	r3, r2, r3
 80078ba:	ea4f 6205 	mov.w	r2, r5, lsl #24
 80078be:	bf08      	it	eq
 80078c0:	4293      	cmpeq	r3, r2
 80078c2:	d140      	bne.n	8007946 <strcmp+0x1f2>
 80078c4:	e7e2      	b.n	800788c <strcmp+0x138>
 80078c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80078ca:	bf00      	nop
 80078cc:	f850 3b04 	ldr.w	r3, [r0], #4
 80078d0:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80078d4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 80078d8:	ea2c 0c03 	bic.w	ip, ip, r3
 80078dc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80078e0:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 80078e4:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 80078e8:	bf08      	it	eq
 80078ea:	42aa      	cmpeq	r2, r5
 80078ec:	d131      	bne.n	8007952 <strcmp+0x1fe>
 80078ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80078f2:	f1bc 0f00 	cmp.w	ip, #0
 80078f6:	ea82 0303 	eor.w	r3, r2, r3
 80078fa:	ea4f 4205 	mov.w	r2, r5, lsl #16
 80078fe:	bf08      	it	eq
 8007900:	4293      	cmpeq	r3, r2
 8007902:	d120      	bne.n	8007946 <strcmp+0x1f2>
 8007904:	e7e2      	b.n	80078cc <strcmp+0x178>
 8007906:	f851 5b04 	ldr.w	r5, [r1], #4
 800790a:	bf00      	nop
 800790c:	f850 3b04 	ldr.w	r3, [r0], #4
 8007910:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007914:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007918:	ea2c 0c03 	bic.w	ip, ip, r3
 800791c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007920:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 8007924:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007928:	bf08      	it	eq
 800792a:	42aa      	cmpeq	r2, r5
 800792c:	d111      	bne.n	8007952 <strcmp+0x1fe>
 800792e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007932:	f1bc 0f00 	cmp.w	ip, #0
 8007936:	ea82 0303 	eor.w	r3, r2, r3
 800793a:	ea4f 2205 	mov.w	r2, r5, lsl #8
 800793e:	bf08      	it	eq
 8007940:	4293      	cmpeq	r3, r2
 8007942:	d100      	bne.n	8007946 <strcmp+0x1f2>
 8007944:	e7e2      	b.n	800790c <strcmp+0x1b8>
 8007946:	ba19      	rev	r1, r3
 8007948:	ba12      	rev	r2, r2
 800794a:	e00a      	b.n	8007962 <strcmp+0x20e>
 800794c:	ba19      	rev	r1, r3
 800794e:	ba22      	rev	r2, r4
 8007950:	e007      	b.n	8007962 <strcmp+0x20e>
 8007952:	ba11      	rev	r1, r2
 8007954:	ba2a      	rev	r2, r5
 8007956:	e004      	b.n	8007962 <strcmp+0x20e>
 8007958:	ba19      	rev	r1, r3
 800795a:	ba2a      	rev	r2, r5
 800795c:	e001      	b.n	8007962 <strcmp+0x20e>
 800795e:	ba11      	rev	r1, r2
 8007960:	ba22      	rev	r2, r4
 8007962:	fa9c f08c 	rev.w	r0, ip
 8007966:	e9dd 6700 	ldrd	r6, r7, [sp]
 800796a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800796e:	f11d 0d10 	adds.w	sp, sp, #16
 8007972:	b138      	cbz	r0, 8007984 <strcmp+0x230>
 8007974:	fab0 f080 	clz	r0, r0
 8007978:	f1c0 0018 	rsb	r0, r0, #24
 800797c:	fa21 f100 	lsr.w	r1, r1, r0
 8007980:	fa22 f200 	lsr.w	r2, r2, r0
 8007984:	2001      	movs	r0, #1
 8007986:	4291      	cmp	r1, r2
 8007988:	bf98      	it	ls
 800798a:	4180      	sbcls	r0, r0
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop

08007990 <strlen>:
 8007990:	f020 0103 	bic.w	r1, r0, #3
 8007994:	f010 0003 	ands.w	r0, r0, #3
 8007998:	f1c0 0000 	rsb	r0, r0, #0
 800799c:	f851 3b04 	ldr.w	r3, [r1], #4
 80079a0:	f100 0c04 	add.w	ip, r0, #4
 80079a4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80079a8:	f06f 0200 	mvn.w	r2, #0
 80079ac:	bf1c      	itt	ne
 80079ae:	fa22 f20c 	lsrne.w	r2, r2, ip
 80079b2:	4313      	orrne	r3, r2
 80079b4:	f04f 0c01 	mov.w	ip, #1
 80079b8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80079bc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80079c0:	eba3 020c 	sub.w	r2, r3, ip
 80079c4:	ea22 0203 	bic.w	r2, r2, r3
 80079c8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80079cc:	bf04      	itt	eq
 80079ce:	f851 3b04 	ldreq.w	r3, [r1], #4
 80079d2:	3004      	addeq	r0, #4
 80079d4:	d0f4      	beq.n	80079c0 <strlen+0x30>
 80079d6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80079da:	bf1f      	itttt	ne
 80079dc:	3001      	addne	r0, #1
 80079de:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80079e2:	3001      	addne	r0, #1
 80079e4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80079e8:	bf18      	it	ne
 80079ea:	3001      	addne	r0, #1
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop

080079f0 <__ssprint_r>:
 80079f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f4:	4692      	mov	sl, r2
 80079f6:	6894      	ldr	r4, [r2, #8]
 80079f8:	b083      	sub	sp, #12
 80079fa:	4680      	mov	r8, r0
 80079fc:	460d      	mov	r5, r1
 80079fe:	6816      	ldr	r6, [r2, #0]
 8007a00:	2c00      	cmp	r4, #0
 8007a02:	d071      	beq.n	8007ae8 <__ssprint_r+0xf8>
 8007a04:	f04f 0b00 	mov.w	fp, #0
 8007a08:	6808      	ldr	r0, [r1, #0]
 8007a0a:	688b      	ldr	r3, [r1, #8]
 8007a0c:	465c      	mov	r4, fp
 8007a0e:	2c00      	cmp	r4, #0
 8007a10:	d045      	beq.n	8007a9e <__ssprint_r+0xae>
 8007a12:	429c      	cmp	r4, r3
 8007a14:	461f      	mov	r7, r3
 8007a16:	d348      	bcc.n	8007aaa <__ssprint_r+0xba>
 8007a18:	89ab      	ldrh	r3, [r5, #12]
 8007a1a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007a1e:	bf08      	it	eq
 8007a20:	46b9      	moveq	r9, r7
 8007a22:	d02c      	beq.n	8007a7e <__ssprint_r+0x8e>
 8007a24:	696f      	ldr	r7, [r5, #20]
 8007a26:	1c62      	adds	r2, r4, #1
 8007a28:	6929      	ldr	r1, [r5, #16]
 8007a2a:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007a2e:	1a47      	subs	r7, r0, r1
 8007a30:	443a      	add	r2, r7
 8007a32:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 8007a36:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007a3a:	4591      	cmp	r9, r2
 8007a3c:	bf34      	ite	cc
 8007a3e:	4691      	movcc	r9, r2
 8007a40:	464a      	movcs	r2, r9
 8007a42:	055b      	lsls	r3, r3, #21
 8007a44:	d534      	bpl.n	8007ab0 <__ssprint_r+0xc0>
 8007a46:	4611      	mov	r1, r2
 8007a48:	4640      	mov	r0, r8
 8007a4a:	f7fe fe53 	bl	80066f4 <_malloc_r>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	d038      	beq.n	8007ac4 <__ssprint_r+0xd4>
 8007a52:	6929      	ldr	r1, [r5, #16]
 8007a54:	463a      	mov	r2, r7
 8007a56:	9001      	str	r0, [sp, #4]
 8007a58:	f7ff f94c 	bl	8006cf4 <memcpy>
 8007a5c:	89aa      	ldrh	r2, [r5, #12]
 8007a5e:	9b01      	ldr	r3, [sp, #4]
 8007a60:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007a64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007a68:	81aa      	strh	r2, [r5, #12]
 8007a6a:	19d8      	adds	r0, r3, r7
 8007a6c:	f8c5 9014 	str.w	r9, [r5, #20]
 8007a70:	ebc7 0709 	rsb	r7, r7, r9
 8007a74:	46a1      	mov	r9, r4
 8007a76:	60af      	str	r7, [r5, #8]
 8007a78:	4627      	mov	r7, r4
 8007a7a:	612b      	str	r3, [r5, #16]
 8007a7c:	6028      	str	r0, [r5, #0]
 8007a7e:	464a      	mov	r2, r9
 8007a80:	4659      	mov	r1, fp
 8007a82:	f000 fef5 	bl	8008870 <memmove>
 8007a86:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007a8a:	68ab      	ldr	r3, [r5, #8]
 8007a8c:	6828      	ldr	r0, [r5, #0]
 8007a8e:	1b14      	subs	r4, r2, r4
 8007a90:	1bdb      	subs	r3, r3, r7
 8007a92:	60ab      	str	r3, [r5, #8]
 8007a94:	4448      	add	r0, r9
 8007a96:	6028      	str	r0, [r5, #0]
 8007a98:	f8ca 4008 	str.w	r4, [sl, #8]
 8007a9c:	b324      	cbz	r4, 8007ae8 <__ssprint_r+0xf8>
 8007a9e:	f8d6 b000 	ldr.w	fp, [r6]
 8007aa2:	3608      	adds	r6, #8
 8007aa4:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007aa8:	e7b1      	b.n	8007a0e <__ssprint_r+0x1e>
 8007aaa:	4627      	mov	r7, r4
 8007aac:	46a1      	mov	r9, r4
 8007aae:	e7e6      	b.n	8007a7e <__ssprint_r+0x8e>
 8007ab0:	4640      	mov	r0, r8
 8007ab2:	f000 ff95 	bl	80089e0 <_realloc_r>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d1d6      	bne.n	8007a6a <__ssprint_r+0x7a>
 8007abc:	4640      	mov	r0, r8
 8007abe:	6929      	ldr	r1, [r5, #16]
 8007ac0:	f000 fe0a 	bl	80086d8 <_free_r>
 8007ac4:	89aa      	ldrh	r2, [r5, #12]
 8007ac6:	f04f 34ff 	mov.w	r4, #4294967295
 8007aca:	230c      	movs	r3, #12
 8007acc:	4620      	mov	r0, r4
 8007ace:	f8c8 3000 	str.w	r3, [r8]
 8007ad2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	81aa      	strh	r2, [r5, #12]
 8007ada:	f8ca 3008 	str.w	r3, [sl, #8]
 8007ade:	f8ca 3004 	str.w	r3, [sl, #4]
 8007ae2:	b003      	add	sp, #12
 8007ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae8:	4620      	mov	r0, r4
 8007aea:	f8ca 4004 	str.w	r4, [sl, #4]
 8007aee:	b003      	add	sp, #12
 8007af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007af4 <_svfiprintf_r>:
 8007af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af8:	b0b3      	sub	sp, #204	; 0xcc
 8007afa:	4692      	mov	sl, r2
 8007afc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007afe:	898b      	ldrh	r3, [r1, #12]
 8007b00:	9108      	str	r1, [sp, #32]
 8007b02:	061a      	lsls	r2, r3, #24
 8007b04:	9005      	str	r0, [sp, #20]
 8007b06:	d503      	bpl.n	8007b10 <_svfiprintf_r+0x1c>
 8007b08:	690b      	ldr	r3, [r1, #16]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f000 8522 	beq.w	8008554 <_svfiprintf_r+0xa60>
 8007b10:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007b14:	f24a 25c8 	movw	r5, #41672	; 0xa2c8
 8007b18:	4646      	mov	r6, r8
 8007b1a:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007b1e:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007b22:	2300      	movs	r3, #0
 8007b24:	950d      	str	r5, [sp, #52]	; 0x34
 8007b26:	f105 0710 	add.w	r7, r5, #16
 8007b2a:	930e      	str	r3, [sp, #56]	; 0x38
 8007b2c:	ebc4 0508 	rsb	r5, r4, r8
 8007b30:	9401      	str	r4, [sp, #4]
 8007b32:	930a      	str	r3, [sp, #40]	; 0x28
 8007b34:	9511      	str	r5, [sp, #68]	; 0x44
 8007b36:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b38:	9316      	str	r3, [sp, #88]	; 0x58
 8007b3a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007b3e:	f89a 3000 	ldrb.w	r3, [sl]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	bf18      	it	ne
 8007b46:	2b25      	cmpne	r3, #37	; 0x25
 8007b48:	f000 83ca 	beq.w	80082e0 <_svfiprintf_r+0x7ec>
 8007b4c:	f10a 0201 	add.w	r2, sl, #1
 8007b50:	4614      	mov	r4, r2
 8007b52:	3201      	adds	r2, #1
 8007b54:	7823      	ldrb	r3, [r4, #0]
 8007b56:	2b25      	cmp	r3, #37	; 0x25
 8007b58:	bf18      	it	ne
 8007b5a:	2b00      	cmpne	r3, #0
 8007b5c:	d1f8      	bne.n	8007b50 <_svfiprintf_r+0x5c>
 8007b5e:	ebb4 050a 	subs.w	r5, r4, sl
 8007b62:	d010      	beq.n	8007b86 <_svfiprintf_r+0x92>
 8007b64:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b66:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007b68:	3301      	adds	r3, #1
 8007b6a:	f8c6 a000 	str.w	sl, [r6]
 8007b6e:	2b07      	cmp	r3, #7
 8007b70:	6075      	str	r5, [r6, #4]
 8007b72:	442a      	add	r2, r5
 8007b74:	9316      	str	r3, [sp, #88]	; 0x58
 8007b76:	9217      	str	r2, [sp, #92]	; 0x5c
 8007b78:	bfd8      	it	le
 8007b7a:	3608      	addle	r6, #8
 8007b7c:	f300 8436 	bgt.w	80083ec <_svfiprintf_r+0x8f8>
 8007b80:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007b82:	4428      	add	r0, r5
 8007b84:	900a      	str	r0, [sp, #40]	; 0x28
 8007b86:	7823      	ldrb	r3, [r4, #0]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f000 83bc 	beq.w	8008306 <_svfiprintf_r+0x812>
 8007b8e:	2300      	movs	r3, #0
 8007b90:	f104 0a01 	add.w	sl, r4, #1
 8007b94:	4619      	mov	r1, r3
 8007b96:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007b9a:	4608      	mov	r0, r1
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	9302      	str	r3, [sp, #8]
 8007ba0:	7863      	ldrb	r3, [r4, #1]
 8007ba2:	f04f 34ff 	mov.w	r4, #4294967295
 8007ba6:	9403      	str	r4, [sp, #12]
 8007ba8:	f10a 0a01 	add.w	sl, sl, #1
 8007bac:	f1a3 0220 	sub.w	r2, r3, #32
 8007bb0:	2a58      	cmp	r2, #88	; 0x58
 8007bb2:	f200 82b5 	bhi.w	8008120 <_svfiprintf_r+0x62c>
 8007bb6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007bba:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007bbe:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007bc2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bc6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bca:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bce:	02850059 	addeq	r0, r5, #89	; 0x59
 8007bd2:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007bd6:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007bda:	01f70205 	mvnseq	r0, r5, lsl #4
 8007bde:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007be2:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007be6:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007bea:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007bee:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bf2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bf6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bfa:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007bfe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c02:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8007c06:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c0a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c0e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c12:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c16:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007c1a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c1e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c22:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007c26:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c2a:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007c2e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c32:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c36:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c3a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c3e:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007c42:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007c46:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c4a:	01b001a9 	lsrseq	r0, r9, #3
 8007c4e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c52:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007c56:	01310185 	teqeq	r1, r5, lsl #3
 8007c5a:	017e0142 	cmneq	lr, r2, asr #2
 8007c5e:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007c62:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007c66:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007c6a:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007c6e:	1d23      	adds	r3, r4, #4
 8007c70:	6820      	ldr	r0, [r4, #0]
 8007c72:	2800      	cmp	r0, #0
 8007c74:	f280 8400 	bge.w	8008478 <_svfiprintf_r+0x984>
 8007c78:	4240      	negs	r0, r0
 8007c7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c7c:	9d02      	ldr	r5, [sp, #8]
 8007c7e:	f045 0504 	orr.w	r5, r5, #4
 8007c82:	9502      	str	r5, [sp, #8]
 8007c84:	f89a 3000 	ldrb.w	r3, [sl]
 8007c88:	e78e      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 8007c8a:	9d02      	ldr	r5, [sp, #8]
 8007c8c:	9004      	str	r0, [sp, #16]
 8007c8e:	06aa      	lsls	r2, r5, #26
 8007c90:	f140 81c8 	bpl.w	8008024 <_svfiprintf_r+0x530>
 8007c94:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007c96:	2301      	movs	r3, #1
 8007c98:	1de2      	adds	r2, r4, #7
 8007c9a:	f022 0207 	bic.w	r2, r2, #7
 8007c9e:	f102 0508 	add.w	r5, r2, #8
 8007ca2:	950b      	str	r5, [sp, #44]	; 0x2c
 8007ca4:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007ca8:	f04f 0c00 	mov.w	ip, #0
 8007cac:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007cb0:	9a03      	ldr	r2, [sp, #12]
 8007cb2:	2a00      	cmp	r2, #0
 8007cb4:	bfa2      	ittt	ge
 8007cb6:	9802      	ldrge	r0, [sp, #8]
 8007cb8:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007cbc:	9002      	strge	r0, [sp, #8]
 8007cbe:	ea54 0105 	orrs.w	r1, r4, r5
 8007cc2:	9803      	ldr	r0, [sp, #12]
 8007cc4:	bf0c      	ite	eq
 8007cc6:	2200      	moveq	r2, #0
 8007cc8:	2201      	movne	r2, #1
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	bf18      	it	ne
 8007cce:	f042 0201 	orrne.w	r2, r2, #1
 8007cd2:	2a00      	cmp	r2, #0
 8007cd4:	f000 8306 	beq.w	80082e4 <_svfiprintf_r+0x7f0>
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	f000 83ab 	beq.w	8008434 <_svfiprintf_r+0x940>
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007ce4:	d179      	bne.n	8007dda <_svfiprintf_r+0x2e6>
 8007ce6:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007cea:	f004 010f 	and.w	r1, r4, #15
 8007cee:	0923      	lsrs	r3, r4, #4
 8007cf0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007cf4:	0928      	lsrs	r0, r5, #4
 8007cf6:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007cfa:	461c      	mov	r4, r3
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	4691      	mov	r9, r2
 8007d00:	ea54 0005 	orrs.w	r0, r4, r5
 8007d04:	f102 32ff 	add.w	r2, r2, #4294967295
 8007d08:	f889 1000 	strb.w	r1, [r9]
 8007d0c:	d1ed      	bne.n	8007cea <_svfiprintf_r+0x1f6>
 8007d0e:	ebc9 0308 	rsb	r3, r9, r8
 8007d12:	9306      	str	r3, [sp, #24]
 8007d14:	9c06      	ldr	r4, [sp, #24]
 8007d16:	9d03      	ldr	r5, [sp, #12]
 8007d18:	42ac      	cmp	r4, r5
 8007d1a:	bfb8      	it	lt
 8007d1c:	462c      	movlt	r4, r5
 8007d1e:	f1bc 0f00 	cmp.w	ip, #0
 8007d22:	d000      	beq.n	8007d26 <_svfiprintf_r+0x232>
 8007d24:	3401      	adds	r4, #1
 8007d26:	9b02      	ldr	r3, [sp, #8]
 8007d28:	9d02      	ldr	r5, [sp, #8]
 8007d2a:	f013 0302 	ands.w	r3, r3, #2
 8007d2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007d30:	bf18      	it	ne
 8007d32:	3402      	addne	r4, #2
 8007d34:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8007d38:	950c      	str	r5, [sp, #48]	; 0x30
 8007d3a:	f040 8201 	bne.w	8008140 <_svfiprintf_r+0x64c>
 8007d3e:	9804      	ldr	r0, [sp, #16]
 8007d40:	1b05      	subs	r5, r0, r4
 8007d42:	2d00      	cmp	r5, #0
 8007d44:	f340 81fc 	ble.w	8008140 <_svfiprintf_r+0x64c>
 8007d48:	2d10      	cmp	r5, #16
 8007d4a:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
 8007d4e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007d50:	f340 840d 	ble.w	800856e <_svfiprintf_r+0xa7a>
 8007d54:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007d58:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007d5c:	9410      	str	r4, [sp, #64]	; 0x40
 8007d5e:	f04f 0b10 	mov.w	fp, #16
 8007d62:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d64:	9307      	str	r3, [sp, #28]
 8007d66:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007d6a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007d6c:	e002      	b.n	8007d74 <_svfiprintf_r+0x280>
 8007d6e:	3d10      	subs	r5, #16
 8007d70:	2d10      	cmp	r5, #16
 8007d72:	dd17      	ble.n	8007da4 <_svfiprintf_r+0x2b0>
 8007d74:	3201      	adds	r2, #1
 8007d76:	3110      	adds	r1, #16
 8007d78:	2a07      	cmp	r2, #7
 8007d7a:	e886 0810 	stmia.w	r6, {r4, fp}
 8007d7e:	9216      	str	r2, [sp, #88]	; 0x58
 8007d80:	f106 0608 	add.w	r6, r6, #8
 8007d84:	9117      	str	r1, [sp, #92]	; 0x5c
 8007d86:	ddf2      	ble.n	8007d6e <_svfiprintf_r+0x27a>
 8007d88:	9805      	ldr	r0, [sp, #20]
 8007d8a:	4649      	mov	r1, r9
 8007d8c:	aa15      	add	r2, sp, #84	; 0x54
 8007d8e:	4646      	mov	r6, r8
 8007d90:	f7ff fe2e 	bl	80079f0 <__ssprint_r>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	f040 82bd 	bne.w	8008314 <_svfiprintf_r+0x820>
 8007d9a:	3d10      	subs	r5, #16
 8007d9c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007d9e:	2d10      	cmp	r5, #16
 8007da0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007da2:	dce7      	bgt.n	8007d74 <_svfiprintf_r+0x280>
 8007da4:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007da8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8007daa:	3201      	adds	r2, #1
 8007dac:	9b07      	ldr	r3, [sp, #28]
 8007dae:	2a07      	cmp	r2, #7
 8007db0:	4429      	add	r1, r5
 8007db2:	9216      	str	r2, [sp, #88]	; 0x58
 8007db4:	e886 0028 	stmia.w	r6, {r3, r5}
 8007db8:	bfd8      	it	le
 8007dba:	3608      	addle	r6, #8
 8007dbc:	9117      	str	r1, [sp, #92]	; 0x5c
 8007dbe:	f340 81c1 	ble.w	8008144 <_svfiprintf_r+0x650>
 8007dc2:	9805      	ldr	r0, [sp, #20]
 8007dc4:	aa15      	add	r2, sp, #84	; 0x54
 8007dc6:	9908      	ldr	r1, [sp, #32]
 8007dc8:	f7ff fe12 	bl	80079f0 <__ssprint_r>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	f040 82a1 	bne.w	8008314 <_svfiprintf_r+0x820>
 8007dd2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007dd4:	4646      	mov	r6, r8
 8007dd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007dd8:	e1b4      	b.n	8008144 <_svfiprintf_r+0x650>
 8007dda:	08e3      	lsrs	r3, r4, #3
 8007ddc:	08e9      	lsrs	r1, r5, #3
 8007dde:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8007de2:	4691      	mov	r9, r2
 8007de4:	460d      	mov	r5, r1
 8007de6:	f004 0207 	and.w	r2, r4, #7
 8007dea:	461c      	mov	r4, r3
 8007dec:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8007df0:	ea54 0105 	orrs.w	r1, r4, r5
 8007df4:	f109 32ff 	add.w	r2, r9, #4294967295
 8007df8:	f889 3000 	strb.w	r3, [r9]
 8007dfc:	d1ed      	bne.n	8007dda <_svfiprintf_r+0x2e6>
 8007dfe:	9c02      	ldr	r4, [sp, #8]
 8007e00:	4649      	mov	r1, r9
 8007e02:	07e0      	lsls	r0, r4, #31
 8007e04:	f140 8347 	bpl.w	8008496 <_svfiprintf_r+0x9a2>
 8007e08:	2b30      	cmp	r3, #48	; 0x30
 8007e0a:	d080      	beq.n	8007d0e <_svfiprintf_r+0x21a>
 8007e0c:	2330      	movs	r3, #48	; 0x30
 8007e0e:	ebc2 0408 	rsb	r4, r2, r8
 8007e12:	4691      	mov	r9, r2
 8007e14:	9406      	str	r4, [sp, #24]
 8007e16:	f801 3c01 	strb.w	r3, [r1, #-1]
 8007e1a:	e77b      	b.n	8007d14 <_svfiprintf_r+0x220>
 8007e1c:	9d02      	ldr	r5, [sp, #8]
 8007e1e:	9004      	str	r0, [sp, #16]
 8007e20:	f015 0320 	ands.w	r3, r5, #32
 8007e24:	f000 813c 	beq.w	80080a0 <_svfiprintf_r+0x5ac>
 8007e28:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	1de2      	adds	r2, r4, #7
 8007e2e:	f022 0207 	bic.w	r2, r2, #7
 8007e32:	f102 0508 	add.w	r5, r2, #8
 8007e36:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e38:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007e3c:	e734      	b.n	8007ca8 <_svfiprintf_r+0x1b4>
 8007e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e40:	9d02      	ldr	r5, [sp, #8]
 8007e42:	9004      	str	r0, [sp, #16]
 8007e44:	f045 0502 	orr.w	r5, r5, #2
 8007e48:	9502      	str	r5, [sp, #8]
 8007e4a:	1d1d      	adds	r5, r3, #4
 8007e4c:	950b      	str	r5, [sp, #44]	; 0x2c
 8007e4e:	f24a 5598 	movw	r5, #42392	; 0xa598
 8007e52:	681c      	ldr	r4, [r3, #0]
 8007e54:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007e58:	2330      	movs	r3, #48	; 0x30
 8007e5a:	950e      	str	r5, [sp, #56]	; 0x38
 8007e5c:	2500      	movs	r5, #0
 8007e5e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8007e62:	2378      	movs	r3, #120	; 0x78
 8007e64:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8007e68:	2302      	movs	r3, #2
 8007e6a:	e71d      	b.n	8007ca8 <_svfiprintf_r+0x1b4>
 8007e6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007e6e:	9004      	str	r0, [sp, #16]
 8007e70:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007e72:	f8d4 9000 	ldr.w	r9, [r4]
 8007e76:	2400      	movs	r4, #0
 8007e78:	1d05      	adds	r5, r0, #4
 8007e7a:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 8007e7e:	f1b9 0f00 	cmp.w	r9, #0
 8007e82:	f000 8379 	beq.w	8008578 <_svfiprintf_r+0xa84>
 8007e86:	9803      	ldr	r0, [sp, #12]
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	4648      	mov	r0, r9
 8007e8c:	f2c0 834b 	blt.w	8008526 <_svfiprintf_r+0xa32>
 8007e90:	4621      	mov	r1, r4
 8007e92:	9a03      	ldr	r2, [sp, #12]
 8007e94:	f7fe fee6 	bl	8006c64 <memchr>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	f000 837a 	beq.w	8008592 <_svfiprintf_r+0xa9e>
 8007e9e:	950b      	str	r5, [sp, #44]	; 0x2c
 8007ea0:	ebc9 0000 	rsb	r0, r9, r0
 8007ea4:	9d03      	ldr	r5, [sp, #12]
 8007ea6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007eaa:	42a8      	cmp	r0, r5
 8007eac:	bfb8      	it	lt
 8007eae:	4605      	movlt	r5, r0
 8007eb0:	9403      	str	r4, [sp, #12]
 8007eb2:	9506      	str	r5, [sp, #24]
 8007eb4:	e72e      	b.n	8007d14 <_svfiprintf_r+0x220>
 8007eb6:	9c02      	ldr	r4, [sp, #8]
 8007eb8:	f044 0420 	orr.w	r4, r4, #32
 8007ebc:	9402      	str	r4, [sp, #8]
 8007ebe:	f89a 3000 	ldrb.w	r3, [sl]
 8007ec2:	e671      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 8007ec4:	9c02      	ldr	r4, [sp, #8]
 8007ec6:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007eca:	06a0      	lsls	r0, r4, #26
 8007ecc:	f100 831e 	bmi.w	800850c <_svfiprintf_r+0xa18>
 8007ed0:	9c02      	ldr	r4, [sp, #8]
 8007ed2:	06e1      	lsls	r1, r4, #27
 8007ed4:	f140 8330 	bpl.w	8008538 <_svfiprintf_r+0xa44>
 8007ed8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007eda:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007edc:	3504      	adds	r5, #4
 8007ede:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8007ee2:	950b      	str	r5, [sp, #44]	; 0x2c
 8007ee4:	601c      	str	r4, [r3, #0]
 8007ee6:	e62a      	b.n	8007b3e <_svfiprintf_r+0x4a>
 8007ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8007eec:	4652      	mov	r2, sl
 8007eee:	2b6c      	cmp	r3, #108	; 0x6c
 8007ef0:	bf05      	ittet	eq
 8007ef2:	f10a 0a01 	addeq.w	sl, sl, #1
 8007ef6:	9c02      	ldreq	r4, [sp, #8]
 8007ef8:	9d02      	ldrne	r5, [sp, #8]
 8007efa:	f044 0420 	orreq.w	r4, r4, #32
 8007efe:	bf0b      	itete	eq
 8007f00:	7853      	ldrbeq	r3, [r2, #1]
 8007f02:	f045 0510 	orrne.w	r5, r5, #16
 8007f06:	9402      	streq	r4, [sp, #8]
 8007f08:	9502      	strne	r5, [sp, #8]
 8007f0a:	e64d      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 8007f0c:	9d02      	ldr	r5, [sp, #8]
 8007f0e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8007f12:	9502      	str	r5, [sp, #8]
 8007f14:	f89a 3000 	ldrb.w	r3, [sl]
 8007f18:	e646      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 8007f1a:	9d02      	ldr	r5, [sp, #8]
 8007f1c:	9004      	str	r0, [sp, #16]
 8007f1e:	06ab      	lsls	r3, r5, #26
 8007f20:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007f24:	d52f      	bpl.n	8007f86 <_svfiprintf_r+0x492>
 8007f26:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007f28:	1de3      	adds	r3, r4, #7
 8007f2a:	f023 0307 	bic.w	r3, r3, #7
 8007f2e:	f103 0508 	add.w	r5, r3, #8
 8007f32:	950b      	str	r5, [sp, #44]	; 0x2c
 8007f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f38:	4614      	mov	r4, r2
 8007f3a:	461d      	mov	r5, r3
 8007f3c:	2a00      	cmp	r2, #0
 8007f3e:	f173 0000 	sbcs.w	r0, r3, #0
 8007f42:	f2c0 82c8 	blt.w	80084d6 <_svfiprintf_r+0x9e2>
 8007f46:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e6b0      	b.n	8007cb0 <_svfiprintf_r+0x1bc>
 8007f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f50:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8007f54:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007f56:	2401      	movs	r4, #1
 8007f58:	2200      	movs	r2, #0
 8007f5a:	9004      	str	r0, [sp, #16]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	3504      	adds	r5, #4
 8007f60:	9406      	str	r4, [sp, #24]
 8007f62:	950b      	str	r5, [sp, #44]	; 0x2c
 8007f64:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8007f68:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8007f6c:	2500      	movs	r5, #0
 8007f6e:	9503      	str	r5, [sp, #12]
 8007f70:	e6d9      	b.n	8007d26 <_svfiprintf_r+0x232>
 8007f72:	9c02      	ldr	r4, [sp, #8]
 8007f74:	9004      	str	r0, [sp, #16]
 8007f76:	f044 0410 	orr.w	r4, r4, #16
 8007f7a:	9402      	str	r4, [sp, #8]
 8007f7c:	9d02      	ldr	r5, [sp, #8]
 8007f7e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8007f82:	06ab      	lsls	r3, r5, #26
 8007f84:	d4cf      	bmi.n	8007f26 <_svfiprintf_r+0x432>
 8007f86:	9c02      	ldr	r4, [sp, #8]
 8007f88:	06e5      	lsls	r5, r4, #27
 8007f8a:	f100 8297 	bmi.w	80084bc <_svfiprintf_r+0x9c8>
 8007f8e:	9c02      	ldr	r4, [sp, #8]
 8007f90:	0664      	lsls	r4, r4, #25
 8007f92:	f140 8293 	bpl.w	80084bc <_svfiprintf_r+0x9c8>
 8007f96:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007f98:	3004      	adds	r0, #4
 8007f9a:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8007f9e:	900b      	str	r0, [sp, #44]	; 0x2c
 8007fa0:	4622      	mov	r2, r4
 8007fa2:	17e5      	asrs	r5, r4, #31
 8007fa4:	462b      	mov	r3, r5
 8007fa6:	e7c9      	b.n	8007f3c <_svfiprintf_r+0x448>
 8007fa8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007fac:	2000      	movs	r0, #0
 8007fae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007fb2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 8007fb6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8007fba:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007fbe:	2a09      	cmp	r2, #9
 8007fc0:	d9f5      	bls.n	8007fae <_svfiprintf_r+0x4ba>
 8007fc2:	e5f3      	b.n	8007bac <_svfiprintf_r+0xb8>
 8007fc4:	9c02      	ldr	r4, [sp, #8]
 8007fc6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8007fca:	9402      	str	r4, [sp, #8]
 8007fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd0:	e5ea      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 8007fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd6:	f10a 0501 	add.w	r5, sl, #1
 8007fda:	2b2a      	cmp	r3, #42	; 0x2a
 8007fdc:	f000 82e1 	beq.w	80085a2 <_svfiprintf_r+0xaae>
 8007fe0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007fe4:	2a09      	cmp	r2, #9
 8007fe6:	bf82      	ittt	hi
 8007fe8:	2400      	movhi	r4, #0
 8007fea:	46aa      	movhi	sl, r5
 8007fec:	9403      	strhi	r4, [sp, #12]
 8007fee:	f63f addd 	bhi.w	8007bac <_svfiprintf_r+0xb8>
 8007ff2:	2400      	movs	r4, #0
 8007ff4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007ff8:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007ffc:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8008000:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008004:	2a09      	cmp	r2, #9
 8008006:	d9f5      	bls.n	8007ff4 <_svfiprintf_r+0x500>
 8008008:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800800c:	46aa      	mov	sl, r5
 800800e:	9403      	str	r4, [sp, #12]
 8008010:	e5cc      	b.n	8007bac <_svfiprintf_r+0xb8>
 8008012:	9c02      	ldr	r4, [sp, #8]
 8008014:	9004      	str	r0, [sp, #16]
 8008016:	f044 0410 	orr.w	r4, r4, #16
 800801a:	9402      	str	r4, [sp, #8]
 800801c:	9d02      	ldr	r5, [sp, #8]
 800801e:	06aa      	lsls	r2, r5, #26
 8008020:	f53f ae38 	bmi.w	8007c94 <_svfiprintf_r+0x1a0>
 8008024:	9c02      	ldr	r4, [sp, #8]
 8008026:	06e3      	lsls	r3, r4, #27
 8008028:	f100 8267 	bmi.w	80084fa <_svfiprintf_r+0xa06>
 800802c:	9c02      	ldr	r4, [sp, #8]
 800802e:	0665      	lsls	r5, r4, #25
 8008030:	f140 8263 	bpl.w	80084fa <_svfiprintf_r+0xa06>
 8008034:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008036:	2500      	movs	r5, #0
 8008038:	2301      	movs	r3, #1
 800803a:	3004      	adds	r0, #4
 800803c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008040:	900b      	str	r0, [sp, #44]	; 0x2c
 8008042:	e631      	b.n	8007ca8 <_svfiprintf_r+0x1b4>
 8008044:	9d02      	ldr	r5, [sp, #8]
 8008046:	f24a 5484 	movw	r4, #42372	; 0xa584
 800804a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800804e:	940e      	str	r4, [sp, #56]	; 0x38
 8008050:	06ac      	lsls	r4, r5, #26
 8008052:	9004      	str	r0, [sp, #16]
 8008054:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008058:	d543      	bpl.n	80080e2 <_svfiprintf_r+0x5ee>
 800805a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800805c:	1de2      	adds	r2, r4, #7
 800805e:	f022 0207 	bic.w	r2, r2, #7
 8008062:	f102 0508 	add.w	r5, r2, #8
 8008066:	950b      	str	r5, [sp, #44]	; 0x2c
 8008068:	e9d2 4500 	ldrd	r4, r5, [r2]
 800806c:	9802      	ldr	r0, [sp, #8]
 800806e:	07c2      	lsls	r2, r0, #31
 8008070:	d554      	bpl.n	800811c <_svfiprintf_r+0x628>
 8008072:	ea54 0105 	orrs.w	r1, r4, r5
 8008076:	d051      	beq.n	800811c <_svfiprintf_r+0x628>
 8008078:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800807c:	f040 0002 	orr.w	r0, r0, #2
 8008080:	2330      	movs	r3, #48	; 0x30
 8008082:	9002      	str	r0, [sp, #8]
 8008084:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008088:	2302      	movs	r3, #2
 800808a:	e60d      	b.n	8007ca8 <_svfiprintf_r+0x1b4>
 800808c:	9c02      	ldr	r4, [sp, #8]
 800808e:	9004      	str	r0, [sp, #16]
 8008090:	f044 0410 	orr.w	r4, r4, #16
 8008094:	9402      	str	r4, [sp, #8]
 8008096:	9d02      	ldr	r5, [sp, #8]
 8008098:	f015 0320 	ands.w	r3, r5, #32
 800809c:	f47f aec4 	bne.w	8007e28 <_svfiprintf_r+0x334>
 80080a0:	9c02      	ldr	r4, [sp, #8]
 80080a2:	f014 0210 	ands.w	r2, r4, #16
 80080a6:	f040 8220 	bne.w	80084ea <_svfiprintf_r+0x9f6>
 80080aa:	9c02      	ldr	r4, [sp, #8]
 80080ac:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 80080b0:	f000 821b 	beq.w	80084ea <_svfiprintf_r+0x9f6>
 80080b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80080b6:	4613      	mov	r3, r2
 80080b8:	2500      	movs	r5, #0
 80080ba:	3004      	adds	r0, #4
 80080bc:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80080c0:	900b      	str	r0, [sp, #44]	; 0x2c
 80080c2:	e5f1      	b.n	8007ca8 <_svfiprintf_r+0x1b4>
 80080c4:	f89a 3000 	ldrb.w	r3, [sl]
 80080c8:	212b      	movs	r1, #43	; 0x2b
 80080ca:	e56d      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 80080cc:	9d02      	ldr	r5, [sp, #8]
 80080ce:	f24a 5498 	movw	r4, #42392	; 0xa598
 80080d2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80080d6:	940e      	str	r4, [sp, #56]	; 0x38
 80080d8:	06ac      	lsls	r4, r5, #26
 80080da:	9004      	str	r0, [sp, #16]
 80080dc:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80080e0:	d4bb      	bmi.n	800805a <_svfiprintf_r+0x566>
 80080e2:	9c02      	ldr	r4, [sp, #8]
 80080e4:	06e0      	lsls	r0, r4, #27
 80080e6:	f100 81e2 	bmi.w	80084ae <_svfiprintf_r+0x9ba>
 80080ea:	9c02      	ldr	r4, [sp, #8]
 80080ec:	0661      	lsls	r1, r4, #25
 80080ee:	f140 81de 	bpl.w	80084ae <_svfiprintf_r+0x9ba>
 80080f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80080f4:	2500      	movs	r5, #0
 80080f6:	3004      	adds	r0, #4
 80080f8:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80080fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80080fe:	e7b5      	b.n	800806c <_svfiprintf_r+0x578>
 8008100:	f89a 3000 	ldrb.w	r3, [sl]
 8008104:	2900      	cmp	r1, #0
 8008106:	f47f ad4f 	bne.w	8007ba8 <_svfiprintf_r+0xb4>
 800810a:	2120      	movs	r1, #32
 800810c:	e54c      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 800810e:	9d02      	ldr	r5, [sp, #8]
 8008110:	f045 0501 	orr.w	r5, r5, #1
 8008114:	9502      	str	r5, [sp, #8]
 8008116:	f89a 3000 	ldrb.w	r3, [sl]
 800811a:	e545      	b.n	8007ba8 <_svfiprintf_r+0xb4>
 800811c:	2302      	movs	r3, #2
 800811e:	e5c3      	b.n	8007ca8 <_svfiprintf_r+0x1b4>
 8008120:	9004      	str	r0, [sp, #16]
 8008122:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 80ed 	beq.w	8008306 <_svfiprintf_r+0x812>
 800812c:	2401      	movs	r4, #1
 800812e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008132:	9406      	str	r4, [sp, #24]
 8008134:	2300      	movs	r3, #0
 8008136:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800813a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800813e:	e715      	b.n	8007f6c <_svfiprintf_r+0x478>
 8008140:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008142:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008144:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8008148:	b173      	cbz	r3, 8008168 <_svfiprintf_r+0x674>
 800814a:	3201      	adds	r2, #1
 800814c:	3101      	adds	r1, #1
 800814e:	2a07      	cmp	r2, #7
 8008150:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 8008154:	f04f 0301 	mov.w	r3, #1
 8008158:	9216      	str	r2, [sp, #88]	; 0x58
 800815a:	e886 0009 	stmia.w	r6, {r0, r3}
 800815e:	bfd8      	it	le
 8008160:	3608      	addle	r6, #8
 8008162:	9117      	str	r1, [sp, #92]	; 0x5c
 8008164:	f300 8157 	bgt.w	8008416 <_svfiprintf_r+0x922>
 8008168:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800816a:	b16d      	cbz	r5, 8008188 <_svfiprintf_r+0x694>
 800816c:	3201      	adds	r2, #1
 800816e:	3102      	adds	r1, #2
 8008170:	2a07      	cmp	r2, #7
 8008172:	a814      	add	r0, sp, #80	; 0x50
 8008174:	f04f 0302 	mov.w	r3, #2
 8008178:	9216      	str	r2, [sp, #88]	; 0x58
 800817a:	e886 0009 	stmia.w	r6, {r0, r3}
 800817e:	bfd8      	it	le
 8008180:	3608      	addle	r6, #8
 8008182:	9117      	str	r1, [sp, #92]	; 0x5c
 8008184:	f300 813c 	bgt.w	8008400 <_svfiprintf_r+0x90c>
 8008188:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800818a:	2b80      	cmp	r3, #128	; 0x80
 800818c:	f000 80cd 	beq.w	800832a <_svfiprintf_r+0x836>
 8008190:	9803      	ldr	r0, [sp, #12]
 8008192:	9b06      	ldr	r3, [sp, #24]
 8008194:	1ac5      	subs	r5, r0, r3
 8008196:	2d00      	cmp	r5, #0
 8008198:	dd44      	ble.n	8008224 <_svfiprintf_r+0x730>
 800819a:	4ba5      	ldr	r3, [pc, #660]	; (8008430 <_svfiprintf_r+0x93c>)
 800819c:	2d10      	cmp	r5, #16
 800819e:	9307      	str	r3, [sp, #28]
 80081a0:	dd2b      	ble.n	80081fa <_svfiprintf_r+0x706>
 80081a2:	f8cd 900c 	str.w	r9, [sp, #12]
 80081a6:	f04f 0b10 	mov.w	fp, #16
 80081aa:	9409      	str	r4, [sp, #36]	; 0x24
 80081ac:	46a9      	mov	r9, r5
 80081ae:	9c05      	ldr	r4, [sp, #20]
 80081b0:	9d08      	ldr	r5, [sp, #32]
 80081b2:	e004      	b.n	80081be <_svfiprintf_r+0x6ca>
 80081b4:	f1a9 0910 	sub.w	r9, r9, #16
 80081b8:	f1b9 0f10 	cmp.w	r9, #16
 80081bc:	dd19      	ble.n	80081f2 <_svfiprintf_r+0x6fe>
 80081be:	3201      	adds	r2, #1
 80081c0:	3110      	adds	r1, #16
 80081c2:	2a07      	cmp	r2, #7
 80081c4:	e886 0880 	stmia.w	r6, {r7, fp}
 80081c8:	9216      	str	r2, [sp, #88]	; 0x58
 80081ca:	f106 0608 	add.w	r6, r6, #8
 80081ce:	9117      	str	r1, [sp, #92]	; 0x5c
 80081d0:	ddf0      	ble.n	80081b4 <_svfiprintf_r+0x6c0>
 80081d2:	4620      	mov	r0, r4
 80081d4:	4629      	mov	r1, r5
 80081d6:	aa15      	add	r2, sp, #84	; 0x54
 80081d8:	4646      	mov	r6, r8
 80081da:	f7ff fc09 	bl	80079f0 <__ssprint_r>
 80081de:	2800      	cmp	r0, #0
 80081e0:	f040 8098 	bne.w	8008314 <_svfiprintf_r+0x820>
 80081e4:	f1a9 0910 	sub.w	r9, r9, #16
 80081e8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80081ea:	f1b9 0f10 	cmp.w	r9, #16
 80081ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80081f0:	dce5      	bgt.n	80081be <_svfiprintf_r+0x6ca>
 80081f2:	464d      	mov	r5, r9
 80081f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80081f6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80081fa:	3201      	adds	r2, #1
 80081fc:	9b07      	ldr	r3, [sp, #28]
 80081fe:	2a07      	cmp	r2, #7
 8008200:	4429      	add	r1, r5
 8008202:	9216      	str	r2, [sp, #88]	; 0x58
 8008204:	e886 0028 	stmia.w	r6, {r3, r5}
 8008208:	bfd8      	it	le
 800820a:	3608      	addle	r6, #8
 800820c:	9117      	str	r1, [sp, #92]	; 0x5c
 800820e:	dd09      	ble.n	8008224 <_svfiprintf_r+0x730>
 8008210:	9805      	ldr	r0, [sp, #20]
 8008212:	aa15      	add	r2, sp, #84	; 0x54
 8008214:	9908      	ldr	r1, [sp, #32]
 8008216:	f7ff fbeb 	bl	80079f0 <__ssprint_r>
 800821a:	2800      	cmp	r0, #0
 800821c:	d17a      	bne.n	8008314 <_svfiprintf_r+0x820>
 800821e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008220:	4646      	mov	r6, r8
 8008222:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008224:	3201      	adds	r2, #1
 8008226:	9d06      	ldr	r5, [sp, #24]
 8008228:	2a07      	cmp	r2, #7
 800822a:	9216      	str	r2, [sp, #88]	; 0x58
 800822c:	4429      	add	r1, r5
 800822e:	f8c6 9000 	str.w	r9, [r6]
 8008232:	9117      	str	r1, [sp, #92]	; 0x5c
 8008234:	bfd8      	it	le
 8008236:	f106 0308 	addle.w	r3, r6, #8
 800823a:	6075      	str	r5, [r6, #4]
 800823c:	f300 80c0 	bgt.w	80083c0 <_svfiprintf_r+0x8cc>
 8008240:	9d02      	ldr	r5, [sp, #8]
 8008242:	076a      	lsls	r2, r5, #29
 8008244:	d538      	bpl.n	80082b8 <_svfiprintf_r+0x7c4>
 8008246:	9804      	ldr	r0, [sp, #16]
 8008248:	1b05      	subs	r5, r0, r4
 800824a:	2d00      	cmp	r5, #0
 800824c:	dd34      	ble.n	80082b8 <_svfiprintf_r+0x7c4>
 800824e:	2d10      	cmp	r5, #16
 8008250:	f24a 20c8 	movw	r0, #41672	; 0xa2c8
 8008254:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008258:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800825a:	9007      	str	r0, [sp, #28]
 800825c:	dd22      	ble.n	80082a4 <_svfiprintf_r+0x7b0>
 800825e:	9402      	str	r4, [sp, #8]
 8008260:	2610      	movs	r6, #16
 8008262:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008266:	f8dd b020 	ldr.w	fp, [sp, #32]
 800826a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800826c:	e002      	b.n	8008274 <_svfiprintf_r+0x780>
 800826e:	3d10      	subs	r5, #16
 8008270:	2d10      	cmp	r5, #16
 8008272:	dd16      	ble.n	80082a2 <_svfiprintf_r+0x7ae>
 8008274:	3201      	adds	r2, #1
 8008276:	3110      	adds	r1, #16
 8008278:	2a07      	cmp	r2, #7
 800827a:	e883 0050 	stmia.w	r3, {r4, r6}
 800827e:	9216      	str	r2, [sp, #88]	; 0x58
 8008280:	f103 0308 	add.w	r3, r3, #8
 8008284:	9117      	str	r1, [sp, #92]	; 0x5c
 8008286:	ddf2      	ble.n	800826e <_svfiprintf_r+0x77a>
 8008288:	4648      	mov	r0, r9
 800828a:	4659      	mov	r1, fp
 800828c:	aa15      	add	r2, sp, #84	; 0x54
 800828e:	f7ff fbaf 	bl	80079f0 <__ssprint_r>
 8008292:	4643      	mov	r3, r8
 8008294:	2800      	cmp	r0, #0
 8008296:	d13d      	bne.n	8008314 <_svfiprintf_r+0x820>
 8008298:	3d10      	subs	r5, #16
 800829a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800829c:	2d10      	cmp	r5, #16
 800829e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80082a0:	dce8      	bgt.n	8008274 <_svfiprintf_r+0x780>
 80082a2:	9c02      	ldr	r4, [sp, #8]
 80082a4:	3201      	adds	r2, #1
 80082a6:	9807      	ldr	r0, [sp, #28]
 80082a8:	2a07      	cmp	r2, #7
 80082aa:	4429      	add	r1, r5
 80082ac:	9216      	str	r2, [sp, #88]	; 0x58
 80082ae:	9117      	str	r1, [sp, #92]	; 0x5c
 80082b0:	e883 0021 	stmia.w	r3, {r0, r5}
 80082b4:	f300 80e5 	bgt.w	8008482 <_svfiprintf_r+0x98e>
 80082b8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80082ba:	9804      	ldr	r0, [sp, #16]
 80082bc:	4284      	cmp	r4, r0
 80082be:	bfac      	ite	ge
 80082c0:	192d      	addge	r5, r5, r4
 80082c2:	182d      	addlt	r5, r5, r0
 80082c4:	950a      	str	r5, [sp, #40]	; 0x28
 80082c6:	2900      	cmp	r1, #0
 80082c8:	f040 8084 	bne.w	80083d4 <_svfiprintf_r+0x8e0>
 80082cc:	2300      	movs	r3, #0
 80082ce:	9316      	str	r3, [sp, #88]	; 0x58
 80082d0:	f89a 3000 	ldrb.w	r3, [sl]
 80082d4:	4646      	mov	r6, r8
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	bf18      	it	ne
 80082da:	2b25      	cmpne	r3, #37	; 0x25
 80082dc:	f47f ac36 	bne.w	8007b4c <_svfiprintf_r+0x58>
 80082e0:	4654      	mov	r4, sl
 80082e2:	e450      	b.n	8007b86 <_svfiprintf_r+0x92>
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d17e      	bne.n	80083e6 <_svfiprintf_r+0x8f2>
 80082e8:	9c02      	ldr	r4, [sp, #8]
 80082ea:	07e1      	lsls	r1, r4, #31
 80082ec:	bf5c      	itt	pl
 80082ee:	9306      	strpl	r3, [sp, #24]
 80082f0:	46c1      	movpl	r9, r8
 80082f2:	f57f ad0f 	bpl.w	8007d14 <_svfiprintf_r+0x220>
 80082f6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80082f8:	2330      	movs	r3, #48	; 0x30
 80082fa:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80082fe:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8008302:	9506      	str	r5, [sp, #24]
 8008304:	e506      	b.n	8007d14 <_svfiprintf_r+0x220>
 8008306:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008308:	b123      	cbz	r3, 8008314 <_svfiprintf_r+0x820>
 800830a:	9805      	ldr	r0, [sp, #20]
 800830c:	aa15      	add	r2, sp, #84	; 0x54
 800830e:	9908      	ldr	r1, [sp, #32]
 8008310:	f7ff fb6e 	bl	80079f0 <__ssprint_r>
 8008314:	9c08      	ldr	r4, [sp, #32]
 8008316:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800831e:	bf18      	it	ne
 8008320:	f04f 30ff 	movne.w	r0, #4294967295
 8008324:	b033      	add	sp, #204	; 0xcc
 8008326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832a:	9804      	ldr	r0, [sp, #16]
 800832c:	1b05      	subs	r5, r0, r4
 800832e:	2d00      	cmp	r5, #0
 8008330:	f77f af2e 	ble.w	8008190 <_svfiprintf_r+0x69c>
 8008334:	4b3e      	ldr	r3, [pc, #248]	; (8008430 <_svfiprintf_r+0x93c>)
 8008336:	2d10      	cmp	r5, #16
 8008338:	9307      	str	r3, [sp, #28]
 800833a:	dd2a      	ble.n	8008392 <_svfiprintf_r+0x89e>
 800833c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008340:	f04f 0b10 	mov.w	fp, #16
 8008344:	940c      	str	r4, [sp, #48]	; 0x30
 8008346:	46a9      	mov	r9, r5
 8008348:	9c05      	ldr	r4, [sp, #20]
 800834a:	9d08      	ldr	r5, [sp, #32]
 800834c:	e004      	b.n	8008358 <_svfiprintf_r+0x864>
 800834e:	f1a9 0910 	sub.w	r9, r9, #16
 8008352:	f1b9 0f10 	cmp.w	r9, #16
 8008356:	dd18      	ble.n	800838a <_svfiprintf_r+0x896>
 8008358:	3201      	adds	r2, #1
 800835a:	3110      	adds	r1, #16
 800835c:	2a07      	cmp	r2, #7
 800835e:	e886 0880 	stmia.w	r6, {r7, fp}
 8008362:	9216      	str	r2, [sp, #88]	; 0x58
 8008364:	f106 0608 	add.w	r6, r6, #8
 8008368:	9117      	str	r1, [sp, #92]	; 0x5c
 800836a:	ddf0      	ble.n	800834e <_svfiprintf_r+0x85a>
 800836c:	4620      	mov	r0, r4
 800836e:	4629      	mov	r1, r5
 8008370:	aa15      	add	r2, sp, #84	; 0x54
 8008372:	4646      	mov	r6, r8
 8008374:	f7ff fb3c 	bl	80079f0 <__ssprint_r>
 8008378:	2800      	cmp	r0, #0
 800837a:	d1cb      	bne.n	8008314 <_svfiprintf_r+0x820>
 800837c:	f1a9 0910 	sub.w	r9, r9, #16
 8008380:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008382:	f1b9 0f10 	cmp.w	r9, #16
 8008386:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008388:	dce6      	bgt.n	8008358 <_svfiprintf_r+0x864>
 800838a:	464d      	mov	r5, r9
 800838c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800838e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008392:	3201      	adds	r2, #1
 8008394:	9b07      	ldr	r3, [sp, #28]
 8008396:	2a07      	cmp	r2, #7
 8008398:	4429      	add	r1, r5
 800839a:	9216      	str	r2, [sp, #88]	; 0x58
 800839c:	e886 0028 	stmia.w	r6, {r3, r5}
 80083a0:	bfd8      	it	le
 80083a2:	3608      	addle	r6, #8
 80083a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80083a6:	f77f aef3 	ble.w	8008190 <_svfiprintf_r+0x69c>
 80083aa:	9805      	ldr	r0, [sp, #20]
 80083ac:	aa15      	add	r2, sp, #84	; 0x54
 80083ae:	9908      	ldr	r1, [sp, #32]
 80083b0:	f7ff fb1e 	bl	80079f0 <__ssprint_r>
 80083b4:	2800      	cmp	r0, #0
 80083b6:	d1ad      	bne.n	8008314 <_svfiprintf_r+0x820>
 80083b8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80083ba:	4646      	mov	r6, r8
 80083bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80083be:	e6e7      	b.n	8008190 <_svfiprintf_r+0x69c>
 80083c0:	9805      	ldr	r0, [sp, #20]
 80083c2:	aa15      	add	r2, sp, #84	; 0x54
 80083c4:	9908      	ldr	r1, [sp, #32]
 80083c6:	f7ff fb13 	bl	80079f0 <__ssprint_r>
 80083ca:	2800      	cmp	r0, #0
 80083cc:	d1a2      	bne.n	8008314 <_svfiprintf_r+0x820>
 80083ce:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80083d0:	4643      	mov	r3, r8
 80083d2:	e735      	b.n	8008240 <_svfiprintf_r+0x74c>
 80083d4:	9805      	ldr	r0, [sp, #20]
 80083d6:	aa15      	add	r2, sp, #84	; 0x54
 80083d8:	9908      	ldr	r1, [sp, #32]
 80083da:	f7ff fb09 	bl	80079f0 <__ssprint_r>
 80083de:	2800      	cmp	r0, #0
 80083e0:	f43f af74 	beq.w	80082cc <_svfiprintf_r+0x7d8>
 80083e4:	e796      	b.n	8008314 <_svfiprintf_r+0x820>
 80083e6:	9206      	str	r2, [sp, #24]
 80083e8:	46c1      	mov	r9, r8
 80083ea:	e493      	b.n	8007d14 <_svfiprintf_r+0x220>
 80083ec:	9805      	ldr	r0, [sp, #20]
 80083ee:	aa15      	add	r2, sp, #84	; 0x54
 80083f0:	9908      	ldr	r1, [sp, #32]
 80083f2:	f7ff fafd 	bl	80079f0 <__ssprint_r>
 80083f6:	2800      	cmp	r0, #0
 80083f8:	d18c      	bne.n	8008314 <_svfiprintf_r+0x820>
 80083fa:	4646      	mov	r6, r8
 80083fc:	f7ff bbc0 	b.w	8007b80 <_svfiprintf_r+0x8c>
 8008400:	9805      	ldr	r0, [sp, #20]
 8008402:	aa15      	add	r2, sp, #84	; 0x54
 8008404:	9908      	ldr	r1, [sp, #32]
 8008406:	f7ff faf3 	bl	80079f0 <__ssprint_r>
 800840a:	2800      	cmp	r0, #0
 800840c:	d182      	bne.n	8008314 <_svfiprintf_r+0x820>
 800840e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008410:	4646      	mov	r6, r8
 8008412:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008414:	e6b8      	b.n	8008188 <_svfiprintf_r+0x694>
 8008416:	9805      	ldr	r0, [sp, #20]
 8008418:	aa15      	add	r2, sp, #84	; 0x54
 800841a:	9908      	ldr	r1, [sp, #32]
 800841c:	f7ff fae8 	bl	80079f0 <__ssprint_r>
 8008420:	2800      	cmp	r0, #0
 8008422:	f47f af77 	bne.w	8008314 <_svfiprintf_r+0x820>
 8008426:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008428:	4646      	mov	r6, r8
 800842a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800842c:	e69c      	b.n	8008168 <_svfiprintf_r+0x674>
 800842e:	bf00      	nop
 8008430:	0800a2d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sp, pc}
 8008434:	2d00      	cmp	r5, #0
 8008436:	bf08      	it	eq
 8008438:	2c0a      	cmpeq	r4, #10
 800843a:	d330      	bcc.n	800849e <_svfiprintf_r+0x9aa>
 800843c:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008440:	46e1      	mov	r9, ip
 8008442:	9606      	str	r6, [sp, #24]
 8008444:	4620      	mov	r0, r4
 8008446:	4629      	mov	r1, r5
 8008448:	220a      	movs	r2, #10
 800844a:	2300      	movs	r3, #0
 800844c:	f001 fb10 	bl	8009a70 <__aeabi_uldivmod>
 8008450:	465e      	mov	r6, fp
 8008452:	4620      	mov	r0, r4
 8008454:	4629      	mov	r1, r5
 8008456:	2300      	movs	r3, #0
 8008458:	f10b 3bff 	add.w	fp, fp, #4294967295
 800845c:	3230      	adds	r2, #48	; 0x30
 800845e:	7032      	strb	r2, [r6, #0]
 8008460:	220a      	movs	r2, #10
 8008462:	f001 fb05 	bl	8009a70 <__aeabi_uldivmod>
 8008466:	4604      	mov	r4, r0
 8008468:	460d      	mov	r5, r1
 800846a:	ea54 0005 	orrs.w	r0, r4, r5
 800846e:	d1e9      	bne.n	8008444 <_svfiprintf_r+0x950>
 8008470:	46cc      	mov	ip, r9
 8008472:	46b1      	mov	r9, r6
 8008474:	9e06      	ldr	r6, [sp, #24]
 8008476:	e44a      	b.n	8007d0e <_svfiprintf_r+0x21a>
 8008478:	930b      	str	r3, [sp, #44]	; 0x2c
 800847a:	f89a 3000 	ldrb.w	r3, [sl]
 800847e:	f7ff bb93 	b.w	8007ba8 <_svfiprintf_r+0xb4>
 8008482:	9805      	ldr	r0, [sp, #20]
 8008484:	aa15      	add	r2, sp, #84	; 0x54
 8008486:	9908      	ldr	r1, [sp, #32]
 8008488:	f7ff fab2 	bl	80079f0 <__ssprint_r>
 800848c:	2800      	cmp	r0, #0
 800848e:	f47f af41 	bne.w	8008314 <_svfiprintf_r+0x820>
 8008492:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008494:	e710      	b.n	80082b8 <_svfiprintf_r+0x7c4>
 8008496:	ebc9 0508 	rsb	r5, r9, r8
 800849a:	9506      	str	r5, [sp, #24]
 800849c:	e43a      	b.n	8007d14 <_svfiprintf_r+0x220>
 800849e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80084a0:	3430      	adds	r4, #48	; 0x30
 80084a2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80084a6:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 80084aa:	9506      	str	r5, [sp, #24]
 80084ac:	e432      	b.n	8007d14 <_svfiprintf_r+0x220>
 80084ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084b0:	3504      	adds	r5, #4
 80084b2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084b6:	950b      	str	r5, [sp, #44]	; 0x2c
 80084b8:	2500      	movs	r5, #0
 80084ba:	e5d7      	b.n	800806c <_svfiprintf_r+0x578>
 80084bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084be:	3504      	adds	r5, #4
 80084c0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084c4:	950b      	str	r5, [sp, #44]	; 0x2c
 80084c6:	4622      	mov	r2, r4
 80084c8:	17e5      	asrs	r5, r4, #31
 80084ca:	462b      	mov	r3, r5
 80084cc:	2a00      	cmp	r2, #0
 80084ce:	f173 0000 	sbcs.w	r0, r3, #0
 80084d2:	f6bf ad38 	bge.w	8007f46 <_svfiprintf_r+0x452>
 80084d6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80084da:	4264      	negs	r4, r4
 80084dc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80084e0:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 80084e4:	2301      	movs	r3, #1
 80084e6:	f7ff bbe3 	b.w	8007cb0 <_svfiprintf_r+0x1bc>
 80084ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084ec:	3504      	adds	r5, #4
 80084ee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084f2:	950b      	str	r5, [sp, #44]	; 0x2c
 80084f4:	2500      	movs	r5, #0
 80084f6:	f7ff bbd7 	b.w	8007ca8 <_svfiprintf_r+0x1b4>
 80084fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80084fc:	2301      	movs	r3, #1
 80084fe:	3504      	adds	r5, #4
 8008500:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008504:	950b      	str	r5, [sp, #44]	; 0x2c
 8008506:	2500      	movs	r5, #0
 8008508:	f7ff bbce 	b.w	8007ca8 <_svfiprintf_r+0x1b4>
 800850c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800850e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008510:	6829      	ldr	r1, [r5, #0]
 8008512:	4622      	mov	r2, r4
 8008514:	17e5      	asrs	r5, r4, #31
 8008516:	462b      	mov	r3, r5
 8008518:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800851a:	e9c1 2300 	strd	r2, r3, [r1]
 800851e:	3504      	adds	r5, #4
 8008520:	950b      	str	r5, [sp, #44]	; 0x2c
 8008522:	f7ff bb0c 	b.w	8007b3e <_svfiprintf_r+0x4a>
 8008526:	950b      	str	r5, [sp, #44]	; 0x2c
 8008528:	9403      	str	r4, [sp, #12]
 800852a:	f7ff fa31 	bl	8007990 <strlen>
 800852e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008532:	9006      	str	r0, [sp, #24]
 8008534:	f7ff bbee 	b.w	8007d14 <_svfiprintf_r+0x220>
 8008538:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800853a:	9d02      	ldr	r5, [sp, #8]
 800853c:	3404      	adds	r4, #4
 800853e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008542:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008546:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008548:	940b      	str	r4, [sp, #44]	; 0x2c
 800854a:	bf14      	ite	ne
 800854c:	801d      	strhne	r5, [r3, #0]
 800854e:	601d      	streq	r5, [r3, #0]
 8008550:	f7ff baf5 	b.w	8007b3e <_svfiprintf_r+0x4a>
 8008554:	2140      	movs	r1, #64	; 0x40
 8008556:	f7fe f8cd 	bl	80066f4 <_malloc_r>
 800855a:	9c08      	ldr	r4, [sp, #32]
 800855c:	6020      	str	r0, [r4, #0]
 800855e:	6120      	str	r0, [r4, #16]
 8008560:	2800      	cmp	r0, #0
 8008562:	d02f      	beq.n	80085c4 <_svfiprintf_r+0xad0>
 8008564:	9c08      	ldr	r4, [sp, #32]
 8008566:	2340      	movs	r3, #64	; 0x40
 8008568:	6163      	str	r3, [r4, #20]
 800856a:	f7ff bad1 	b.w	8007b10 <_svfiprintf_r+0x1c>
 800856e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008572:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008574:	9307      	str	r3, [sp, #28]
 8008576:	e418      	b.n	8007daa <_svfiprintf_r+0x2b6>
 8008578:	9c03      	ldr	r4, [sp, #12]
 800857a:	f24a 59ac 	movw	r9, #42412	; 0xa5ac
 800857e:	950b      	str	r5, [sp, #44]	; 0x2c
 8008580:	f6c0 0900 	movt	r9, #2048	; 0x800
 8008584:	2c06      	cmp	r4, #6
 8008586:	bf28      	it	cs
 8008588:	2406      	movcs	r4, #6
 800858a:	9406      	str	r4, [sp, #24]
 800858c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8008590:	e4ec      	b.n	8007f6c <_svfiprintf_r+0x478>
 8008592:	9c03      	ldr	r4, [sp, #12]
 8008594:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008598:	950b      	str	r5, [sp, #44]	; 0x2c
 800859a:	9406      	str	r4, [sp, #24]
 800859c:	9003      	str	r0, [sp, #12]
 800859e:	f7ff bbb9 	b.w	8007d14 <_svfiprintf_r+0x220>
 80085a2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80085a4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80085a8:	46aa      	mov	sl, r5
 80085aa:	6824      	ldr	r4, [r4, #0]
 80085ac:	9403      	str	r4, [sp, #12]
 80085ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80085b0:	1d22      	adds	r2, r4, #4
 80085b2:	9c03      	ldr	r4, [sp, #12]
 80085b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80085b6:	2c00      	cmp	r4, #0
 80085b8:	bfbc      	itt	lt
 80085ba:	f04f 35ff 	movlt.w	r5, #4294967295
 80085be:	9503      	strlt	r5, [sp, #12]
 80085c0:	f7ff baf2 	b.w	8007ba8 <_svfiprintf_r+0xb4>
 80085c4:	9d05      	ldr	r5, [sp, #20]
 80085c6:	230c      	movs	r3, #12
 80085c8:	f04f 30ff 	mov.w	r0, #4294967295
 80085cc:	602b      	str	r3, [r5, #0]
 80085ce:	e6a9      	b.n	8008324 <_svfiprintf_r+0x830>

080085d0 <_calloc_r>:
 80085d0:	b510      	push	{r4, lr}
 80085d2:	fb02 f101 	mul.w	r1, r2, r1
 80085d6:	f7fe f88d 	bl	80066f4 <_malloc_r>
 80085da:	4604      	mov	r4, r0
 80085dc:	b170      	cbz	r0, 80085fc <_calloc_r+0x2c>
 80085de:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80085e2:	f022 0203 	bic.w	r2, r2, #3
 80085e6:	3a04      	subs	r2, #4
 80085e8:	2a24      	cmp	r2, #36	; 0x24
 80085ea:	d81d      	bhi.n	8008628 <_calloc_r+0x58>
 80085ec:	2a13      	cmp	r2, #19
 80085ee:	bf98      	it	ls
 80085f0:	4603      	movls	r3, r0
 80085f2:	d805      	bhi.n	8008600 <_calloc_r+0x30>
 80085f4:	2200      	movs	r2, #0
 80085f6:	601a      	str	r2, [r3, #0]
 80085f8:	605a      	str	r2, [r3, #4]
 80085fa:	609a      	str	r2, [r3, #8]
 80085fc:	4620      	mov	r0, r4
 80085fe:	bd10      	pop	{r4, pc}
 8008600:	2a1b      	cmp	r2, #27
 8008602:	f04f 0100 	mov.w	r1, #0
 8008606:	bf98      	it	ls
 8008608:	f100 0308 	addls.w	r3, r0, #8
 800860c:	6001      	str	r1, [r0, #0]
 800860e:	6041      	str	r1, [r0, #4]
 8008610:	d9f0      	bls.n	80085f4 <_calloc_r+0x24>
 8008612:	2a24      	cmp	r2, #36	; 0x24
 8008614:	6081      	str	r1, [r0, #8]
 8008616:	60c1      	str	r1, [r0, #12]
 8008618:	bf11      	iteee	ne
 800861a:	f100 0310 	addne.w	r3, r0, #16
 800861e:	6101      	streq	r1, [r0, #16]
 8008620:	f100 0318 	addeq.w	r3, r0, #24
 8008624:	6141      	streq	r1, [r0, #20]
 8008626:	e7e5      	b.n	80085f4 <_calloc_r+0x24>
 8008628:	2100      	movs	r1, #0
 800862a:	f000 f989 	bl	8008940 <memset>
 800862e:	4620      	mov	r0, r4
 8008630:	bd10      	pop	{r4, pc}
 8008632:	bf00      	nop

08008634 <_malloc_trim_r>:
 8008634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008636:	f240 1470 	movw	r4, #368	; 0x170
 800863a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800863e:	460f      	mov	r7, r1
 8008640:	4605      	mov	r5, r0
 8008642:	f7fe fbab 	bl	8006d9c <__malloc_lock>
 8008646:	68a3      	ldr	r3, [r4, #8]
 8008648:	685e      	ldr	r6, [r3, #4]
 800864a:	f026 0603 	bic.w	r6, r6, #3
 800864e:	1bf7      	subs	r7, r6, r7
 8008650:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 8008654:	0b3f      	lsrs	r7, r7, #12
 8008656:	3f01      	subs	r7, #1
 8008658:	033f      	lsls	r7, r7, #12
 800865a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800865e:	db07      	blt.n	8008670 <_malloc_trim_r+0x3c>
 8008660:	4628      	mov	r0, r5
 8008662:	2100      	movs	r1, #0
 8008664:	f7ff f862 	bl	800772c <_sbrk_r>
 8008668:	68a3      	ldr	r3, [r4, #8]
 800866a:	4433      	add	r3, r6
 800866c:	4298      	cmp	r0, r3
 800866e:	d004      	beq.n	800867a <_malloc_trim_r+0x46>
 8008670:	4628      	mov	r0, r5
 8008672:	f7fe fb95 	bl	8006da0 <__malloc_unlock>
 8008676:	2000      	movs	r0, #0
 8008678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800867a:	4628      	mov	r0, r5
 800867c:	4279      	negs	r1, r7
 800867e:	f7ff f855 	bl	800772c <_sbrk_r>
 8008682:	3001      	adds	r0, #1
 8008684:	d010      	beq.n	80086a8 <_malloc_trim_r+0x74>
 8008686:	f240 53a8 	movw	r3, #1448	; 0x5a8
 800868a:	68a1      	ldr	r1, [r4, #8]
 800868c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008690:	1bf6      	subs	r6, r6, r7
 8008692:	4628      	mov	r0, r5
 8008694:	f046 0601 	orr.w	r6, r6, #1
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	604e      	str	r6, [r1, #4]
 800869c:	1bd7      	subs	r7, r2, r7
 800869e:	601f      	str	r7, [r3, #0]
 80086a0:	f7fe fb7e 	bl	8006da0 <__malloc_unlock>
 80086a4:	2001      	movs	r0, #1
 80086a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a8:	4628      	mov	r0, r5
 80086aa:	2100      	movs	r1, #0
 80086ac:	f7ff f83e 	bl	800772c <_sbrk_r>
 80086b0:	68a3      	ldr	r3, [r4, #8]
 80086b2:	1ac2      	subs	r2, r0, r3
 80086b4:	2a0f      	cmp	r2, #15
 80086b6:	dddb      	ble.n	8008670 <_malloc_trim_r+0x3c>
 80086b8:	f240 5478 	movw	r4, #1400	; 0x578
 80086bc:	f240 51a8 	movw	r1, #1448	; 0x5a8
 80086c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80086c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80086c8:	f042 0201 	orr.w	r2, r2, #1
 80086cc:	605a      	str	r2, [r3, #4]
 80086ce:	6823      	ldr	r3, [r4, #0]
 80086d0:	1ac0      	subs	r0, r0, r3
 80086d2:	6008      	str	r0, [r1, #0]
 80086d4:	e7cc      	b.n	8008670 <_malloc_trim_r+0x3c>
 80086d6:	bf00      	nop

080086d8 <_free_r>:
 80086d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086dc:	460e      	mov	r6, r1
 80086de:	4680      	mov	r8, r0
 80086e0:	2900      	cmp	r1, #0
 80086e2:	d05e      	beq.n	80087a2 <_free_r+0xca>
 80086e4:	f7fe fb5a 	bl	8006d9c <__malloc_lock>
 80086e8:	f240 1570 	movw	r5, #368	; 0x170
 80086ec:	f856 1c04 	ldr.w	r1, [r6, #-4]
 80086f0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80086f4:	f1a6 0408 	sub.w	r4, r6, #8
 80086f8:	f021 0301 	bic.w	r3, r1, #1
 80086fc:	68af      	ldr	r7, [r5, #8]
 80086fe:	18e2      	adds	r2, r4, r3
 8008700:	4297      	cmp	r7, r2
 8008702:	6850      	ldr	r0, [r2, #4]
 8008704:	f020 0003 	bic.w	r0, r0, #3
 8008708:	d061      	beq.n	80087ce <_free_r+0xf6>
 800870a:	f011 0101 	ands.w	r1, r1, #1
 800870e:	6050      	str	r0, [r2, #4]
 8008710:	bf18      	it	ne
 8008712:	2100      	movne	r1, #0
 8008714:	d10f      	bne.n	8008736 <_free_r+0x5e>
 8008716:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800871a:	f105 0c08 	add.w	ip, r5, #8
 800871e:	1ba4      	subs	r4, r4, r6
 8008720:	4433      	add	r3, r6
 8008722:	68a6      	ldr	r6, [r4, #8]
 8008724:	4566      	cmp	r6, ip
 8008726:	bf0f      	iteee	eq
 8008728:	2101      	moveq	r1, #1
 800872a:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 800872e:	f8c6 c00c 	strne.w	ip, [r6, #12]
 8008732:	f8cc 6008 	strne.w	r6, [ip, #8]
 8008736:	1816      	adds	r6, r2, r0
 8008738:	6876      	ldr	r6, [r6, #4]
 800873a:	07f6      	lsls	r6, r6, #31
 800873c:	d408      	bmi.n	8008750 <_free_r+0x78>
 800873e:	4403      	add	r3, r0
 8008740:	6890      	ldr	r0, [r2, #8]
 8008742:	b911      	cbnz	r1, 800874a <_free_r+0x72>
 8008744:	4e49      	ldr	r6, [pc, #292]	; (800886c <_free_r+0x194>)
 8008746:	42b0      	cmp	r0, r6
 8008748:	d060      	beq.n	800880c <_free_r+0x134>
 800874a:	68d2      	ldr	r2, [r2, #12]
 800874c:	60c2      	str	r2, [r0, #12]
 800874e:	6090      	str	r0, [r2, #8]
 8008750:	f043 0201 	orr.w	r2, r3, #1
 8008754:	6062      	str	r2, [r4, #4]
 8008756:	50e3      	str	r3, [r4, r3]
 8008758:	b9f1      	cbnz	r1, 8008798 <_free_r+0xc0>
 800875a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800875e:	d322      	bcc.n	80087a6 <_free_r+0xce>
 8008760:	0a5a      	lsrs	r2, r3, #9
 8008762:	2a04      	cmp	r2, #4
 8008764:	d85b      	bhi.n	800881e <_free_r+0x146>
 8008766:	0998      	lsrs	r0, r3, #6
 8008768:	3038      	adds	r0, #56	; 0x38
 800876a:	0041      	lsls	r1, r0, #1
 800876c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008770:	f240 1170 	movw	r1, #368	; 0x170
 8008774:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008778:	68aa      	ldr	r2, [r5, #8]
 800877a:	42aa      	cmp	r2, r5
 800877c:	d05b      	beq.n	8008836 <_free_r+0x15e>
 800877e:	6851      	ldr	r1, [r2, #4]
 8008780:	f021 0103 	bic.w	r1, r1, #3
 8008784:	428b      	cmp	r3, r1
 8008786:	d202      	bcs.n	800878e <_free_r+0xb6>
 8008788:	6892      	ldr	r2, [r2, #8]
 800878a:	4295      	cmp	r5, r2
 800878c:	d1f7      	bne.n	800877e <_free_r+0xa6>
 800878e:	68d3      	ldr	r3, [r2, #12]
 8008790:	60e3      	str	r3, [r4, #12]
 8008792:	60a2      	str	r2, [r4, #8]
 8008794:	609c      	str	r4, [r3, #8]
 8008796:	60d4      	str	r4, [r2, #12]
 8008798:	4640      	mov	r0, r8
 800879a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800879e:	f7fe baff 	b.w	8006da0 <__malloc_unlock>
 80087a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a6:	08db      	lsrs	r3, r3, #3
 80087a8:	2101      	movs	r1, #1
 80087aa:	6868      	ldr	r0, [r5, #4]
 80087ac:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 80087b0:	109b      	asrs	r3, r3, #2
 80087b2:	fa01 f303 	lsl.w	r3, r1, r3
 80087b6:	6891      	ldr	r1, [r2, #8]
 80087b8:	4318      	orrs	r0, r3
 80087ba:	60e2      	str	r2, [r4, #12]
 80087bc:	6068      	str	r0, [r5, #4]
 80087be:	4640      	mov	r0, r8
 80087c0:	60a1      	str	r1, [r4, #8]
 80087c2:	6094      	str	r4, [r2, #8]
 80087c4:	60cc      	str	r4, [r1, #12]
 80087c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087ca:	f7fe bae9 	b.w	8006da0 <__malloc_unlock>
 80087ce:	07cf      	lsls	r7, r1, #31
 80087d0:	4418      	add	r0, r3
 80087d2:	d407      	bmi.n	80087e4 <_free_r+0x10c>
 80087d4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80087d8:	1ae4      	subs	r4, r4, r3
 80087da:	4418      	add	r0, r3
 80087dc:	68a2      	ldr	r2, [r4, #8]
 80087de:	68e3      	ldr	r3, [r4, #12]
 80087e0:	60d3      	str	r3, [r2, #12]
 80087e2:	609a      	str	r2, [r3, #8]
 80087e4:	f240 527c 	movw	r2, #1404	; 0x57c
 80087e8:	f040 0301 	orr.w	r3, r0, #1
 80087ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80087f0:	6063      	str	r3, [r4, #4]
 80087f2:	60ac      	str	r4, [r5, #8]
 80087f4:	6813      	ldr	r3, [r2, #0]
 80087f6:	4298      	cmp	r0, r3
 80087f8:	d3ce      	bcc.n	8008798 <_free_r+0xc0>
 80087fa:	f240 53a4 	movw	r3, #1444	; 0x5a4
 80087fe:	4640      	mov	r0, r8
 8008800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008804:	6819      	ldr	r1, [r3, #0]
 8008806:	f7ff ff15 	bl	8008634 <_malloc_trim_r>
 800880a:	e7c5      	b.n	8008798 <_free_r+0xc0>
 800880c:	616c      	str	r4, [r5, #20]
 800880e:	f043 0201 	orr.w	r2, r3, #1
 8008812:	612c      	str	r4, [r5, #16]
 8008814:	60e0      	str	r0, [r4, #12]
 8008816:	60a0      	str	r0, [r4, #8]
 8008818:	6062      	str	r2, [r4, #4]
 800881a:	50e3      	str	r3, [r4, r3]
 800881c:	e7bc      	b.n	8008798 <_free_r+0xc0>
 800881e:	2a14      	cmp	r2, #20
 8008820:	bf9c      	itt	ls
 8008822:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8008826:	0041      	lslls	r1, r0, #1
 8008828:	d9a0      	bls.n	800876c <_free_r+0x94>
 800882a:	2a54      	cmp	r2, #84	; 0x54
 800882c:	d80c      	bhi.n	8008848 <_free_r+0x170>
 800882e:	0b18      	lsrs	r0, r3, #12
 8008830:	306e      	adds	r0, #110	; 0x6e
 8008832:	0041      	lsls	r1, r0, #1
 8008834:	e79a      	b.n	800876c <_free_r+0x94>
 8008836:	2601      	movs	r6, #1
 8008838:	684d      	ldr	r5, [r1, #4]
 800883a:	1080      	asrs	r0, r0, #2
 800883c:	4613      	mov	r3, r2
 800883e:	fa06 f000 	lsl.w	r0, r6, r0
 8008842:	4305      	orrs	r5, r0
 8008844:	604d      	str	r5, [r1, #4]
 8008846:	e7a3      	b.n	8008790 <_free_r+0xb8>
 8008848:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800884c:	d803      	bhi.n	8008856 <_free_r+0x17e>
 800884e:	0bd8      	lsrs	r0, r3, #15
 8008850:	3077      	adds	r0, #119	; 0x77
 8008852:	0041      	lsls	r1, r0, #1
 8008854:	e78a      	b.n	800876c <_free_r+0x94>
 8008856:	f240 5154 	movw	r1, #1364	; 0x554
 800885a:	428a      	cmp	r2, r1
 800885c:	bf95      	itete	ls
 800885e:	0c98      	lsrls	r0, r3, #18
 8008860:	21fc      	movhi	r1, #252	; 0xfc
 8008862:	307c      	addls	r0, #124	; 0x7c
 8008864:	207e      	movhi	r0, #126	; 0x7e
 8008866:	bf98      	it	ls
 8008868:	0041      	lslls	r1, r0, #1
 800886a:	e77f      	b.n	800876c <_free_r+0x94>
 800886c:	20000178 	andcs	r0, r0, r8, ror r1

08008870 <memmove>:
 8008870:	4288      	cmp	r0, r1
 8008872:	b4f0      	push	{r4, r5, r6, r7}
 8008874:	d910      	bls.n	8008898 <memmove+0x28>
 8008876:	188c      	adds	r4, r1, r2
 8008878:	42a0      	cmp	r0, r4
 800887a:	d20d      	bcs.n	8008898 <memmove+0x28>
 800887c:	1885      	adds	r5, r0, r2
 800887e:	1e53      	subs	r3, r2, #1
 8008880:	b142      	cbz	r2, 8008894 <memmove+0x24>
 8008882:	4621      	mov	r1, r4
 8008884:	462a      	mov	r2, r5
 8008886:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800888a:	3b01      	subs	r3, #1
 800888c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008890:	1c5c      	adds	r4, r3, #1
 8008892:	d1f8      	bne.n	8008886 <memmove+0x16>
 8008894:	bcf0      	pop	{r4, r5, r6, r7}
 8008896:	4770      	bx	lr
 8008898:	2a0f      	cmp	r2, #15
 800889a:	d946      	bls.n	800892a <memmove+0xba>
 800889c:	ea40 0301 	orr.w	r3, r0, r1
 80088a0:	079b      	lsls	r3, r3, #30
 80088a2:	d146      	bne.n	8008932 <memmove+0xc2>
 80088a4:	f1a2 0710 	sub.w	r7, r2, #16
 80088a8:	460c      	mov	r4, r1
 80088aa:	4603      	mov	r3, r0
 80088ac:	093f      	lsrs	r7, r7, #4
 80088ae:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 80088b2:	3610      	adds	r6, #16
 80088b4:	6825      	ldr	r5, [r4, #0]
 80088b6:	3310      	adds	r3, #16
 80088b8:	3410      	adds	r4, #16
 80088ba:	f843 5c10 	str.w	r5, [r3, #-16]
 80088be:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 80088c2:	f843 5c0c 	str.w	r5, [r3, #-12]
 80088c6:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80088ca:	f843 5c08 	str.w	r5, [r3, #-8]
 80088ce:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80088d2:	f843 5c04 	str.w	r5, [r3, #-4]
 80088d6:	42b3      	cmp	r3, r6
 80088d8:	d1ec      	bne.n	80088b4 <memmove+0x44>
 80088da:	1c7b      	adds	r3, r7, #1
 80088dc:	f002 0c0f 	and.w	ip, r2, #15
 80088e0:	f1bc 0f03 	cmp.w	ip, #3
 80088e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80088e8:	4419      	add	r1, r3
 80088ea:	4403      	add	r3, r0
 80088ec:	d923      	bls.n	8008936 <memmove+0xc6>
 80088ee:	460e      	mov	r6, r1
 80088f0:	461d      	mov	r5, r3
 80088f2:	4664      	mov	r4, ip
 80088f4:	f856 7b04 	ldr.w	r7, [r6], #4
 80088f8:	3c04      	subs	r4, #4
 80088fa:	2c03      	cmp	r4, #3
 80088fc:	f845 7b04 	str.w	r7, [r5], #4
 8008900:	d8f8      	bhi.n	80088f4 <memmove+0x84>
 8008902:	f1ac 0404 	sub.w	r4, ip, #4
 8008906:	f002 0203 	and.w	r2, r2, #3
 800890a:	f024 0403 	bic.w	r4, r4, #3
 800890e:	3404      	adds	r4, #4
 8008910:	4423      	add	r3, r4
 8008912:	4421      	add	r1, r4
 8008914:	2a00      	cmp	r2, #0
 8008916:	d0bd      	beq.n	8008894 <memmove+0x24>
 8008918:	441a      	add	r2, r3
 800891a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800891e:	f803 4b01 	strb.w	r4, [r3], #1
 8008922:	4293      	cmp	r3, r2
 8008924:	d1f9      	bne.n	800891a <memmove+0xaa>
 8008926:	bcf0      	pop	{r4, r5, r6, r7}
 8008928:	4770      	bx	lr
 800892a:	4603      	mov	r3, r0
 800892c:	2a00      	cmp	r2, #0
 800892e:	d1f3      	bne.n	8008918 <memmove+0xa8>
 8008930:	e7b0      	b.n	8008894 <memmove+0x24>
 8008932:	4603      	mov	r3, r0
 8008934:	e7f0      	b.n	8008918 <memmove+0xa8>
 8008936:	4662      	mov	r2, ip
 8008938:	2a00      	cmp	r2, #0
 800893a:	d1ed      	bne.n	8008918 <memmove+0xa8>
 800893c:	e7aa      	b.n	8008894 <memmove+0x24>
 800893e:	bf00      	nop

08008940 <memset>:
 8008940:	0783      	lsls	r3, r0, #30
 8008942:	b4f0      	push	{r4, r5, r6, r7}
 8008944:	d048      	beq.n	80089d8 <memset+0x98>
 8008946:	1e54      	subs	r4, r2, #1
 8008948:	2a00      	cmp	r2, #0
 800894a:	d043      	beq.n	80089d4 <memset+0x94>
 800894c:	b2cd      	uxtb	r5, r1
 800894e:	4603      	mov	r3, r0
 8008950:	e002      	b.n	8008958 <memset+0x18>
 8008952:	2c00      	cmp	r4, #0
 8008954:	d03e      	beq.n	80089d4 <memset+0x94>
 8008956:	4614      	mov	r4, r2
 8008958:	f803 5b01 	strb.w	r5, [r3], #1
 800895c:	f013 0f03 	tst.w	r3, #3
 8008960:	f104 32ff 	add.w	r2, r4, #4294967295
 8008964:	d1f5      	bne.n	8008952 <memset+0x12>
 8008966:	2c03      	cmp	r4, #3
 8008968:	d92d      	bls.n	80089c6 <memset+0x86>
 800896a:	b2cd      	uxtb	r5, r1
 800896c:	2c0f      	cmp	r4, #15
 800896e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008972:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008976:	d918      	bls.n	80089aa <memset+0x6a>
 8008978:	f1a4 0710 	sub.w	r7, r4, #16
 800897c:	f103 0610 	add.w	r6, r3, #16
 8008980:	461a      	mov	r2, r3
 8008982:	093f      	lsrs	r7, r7, #4
 8008984:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008988:	6015      	str	r5, [r2, #0]
 800898a:	3210      	adds	r2, #16
 800898c:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008990:	f842 5c08 	str.w	r5, [r2, #-8]
 8008994:	f842 5c04 	str.w	r5, [r2, #-4]
 8008998:	42b2      	cmp	r2, r6
 800899a:	d1f5      	bne.n	8008988 <memset+0x48>
 800899c:	f004 040f 	and.w	r4, r4, #15
 80089a0:	3701      	adds	r7, #1
 80089a2:	2c03      	cmp	r4, #3
 80089a4:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 80089a8:	d90d      	bls.n	80089c6 <memset+0x86>
 80089aa:	461e      	mov	r6, r3
 80089ac:	4622      	mov	r2, r4
 80089ae:	3a04      	subs	r2, #4
 80089b0:	f846 5b04 	str.w	r5, [r6], #4
 80089b4:	2a03      	cmp	r2, #3
 80089b6:	d8fa      	bhi.n	80089ae <memset+0x6e>
 80089b8:	1f22      	subs	r2, r4, #4
 80089ba:	f004 0403 	and.w	r4, r4, #3
 80089be:	f022 0203 	bic.w	r2, r2, #3
 80089c2:	3204      	adds	r2, #4
 80089c4:	4413      	add	r3, r2
 80089c6:	b12c      	cbz	r4, 80089d4 <memset+0x94>
 80089c8:	b2c9      	uxtb	r1, r1
 80089ca:	441c      	add	r4, r3
 80089cc:	f803 1b01 	strb.w	r1, [r3], #1
 80089d0:	42a3      	cmp	r3, r4
 80089d2:	d1fb      	bne.n	80089cc <memset+0x8c>
 80089d4:	bcf0      	pop	{r4, r5, r6, r7}
 80089d6:	4770      	bx	lr
 80089d8:	4614      	mov	r4, r2
 80089da:	4603      	mov	r3, r0
 80089dc:	e7c3      	b.n	8008966 <memset+0x26>
 80089de:	bf00      	nop

080089e0 <_realloc_r>:
 80089e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e4:	460c      	mov	r4, r1
 80089e6:	b083      	sub	sp, #12
 80089e8:	4690      	mov	r8, r2
 80089ea:	4681      	mov	r9, r0
 80089ec:	2900      	cmp	r1, #0
 80089ee:	f000 8148 	beq.w	8008c82 <_realloc_r+0x2a2>
 80089f2:	f7fe f9d3 	bl	8006d9c <__malloc_lock>
 80089f6:	f108 060b 	add.w	r6, r8, #11
 80089fa:	2e16      	cmp	r6, #22
 80089fc:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8008a00:	bf8d      	iteet	hi
 8008a02:	f026 0607 	bichi.w	r6, r6, #7
 8008a06:	2210      	movls	r2, #16
 8008a08:	2300      	movls	r3, #0
 8008a0a:	4632      	movhi	r2, r6
 8008a0c:	bf88      	it	hi
 8008a0e:	0ff3      	lsrhi	r3, r6, #31
 8008a10:	f1a4 0708 	sub.w	r7, r4, #8
 8008a14:	f02c 0503 	bic.w	r5, ip, #3
 8008a18:	bf98      	it	ls
 8008a1a:	4616      	movls	r6, r2
 8008a1c:	4546      	cmp	r6, r8
 8008a1e:	bf38      	it	cc
 8008a20:	f043 0301 	orrcc.w	r3, r3, #1
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f040 8132 	bne.w	8008c8e <_realloc_r+0x2ae>
 8008a2a:	4295      	cmp	r5, r2
 8008a2c:	db16      	blt.n	8008a5c <_realloc_r+0x7c>
 8008a2e:	46a0      	mov	r8, r4
 8008a30:	4660      	mov	r0, ip
 8008a32:	1bab      	subs	r3, r5, r6
 8008a34:	2b0f      	cmp	r3, #15
 8008a36:	f200 80cc 	bhi.w	8008bd2 <_realloc_r+0x1f2>
 8008a3a:	197b      	adds	r3, r7, r5
 8008a3c:	f000 0c01 	and.w	ip, r0, #1
 8008a40:	ea4c 0505 	orr.w	r5, ip, r5
 8008a44:	607d      	str	r5, [r7, #4]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	f042 0201 	orr.w	r2, r2, #1
 8008a4c:	605a      	str	r2, [r3, #4]
 8008a4e:	4648      	mov	r0, r9
 8008a50:	f7fe f9a6 	bl	8006da0 <__malloc_unlock>
 8008a54:	4640      	mov	r0, r8
 8008a56:	b003      	add	sp, #12
 8008a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5c:	f240 1a70 	movw	sl, #368	; 0x170
 8008a60:	1979      	adds	r1, r7, r5
 8008a62:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008a66:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008a6a:	4288      	cmp	r0, r1
 8008a6c:	f000 8114 	beq.w	8008c98 <_realloc_r+0x2b8>
 8008a70:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008a74:	f02e 0b01 	bic.w	fp, lr, #1
 8008a78:	448b      	add	fp, r1
 8008a7a:	f8db b004 	ldr.w	fp, [fp, #4]
 8008a7e:	f01b 0f01 	tst.w	fp, #1
 8008a82:	bf1c      	itt	ne
 8008a84:	469e      	movne	lr, r3
 8008a86:	4671      	movne	r1, lr
 8008a88:	d056      	beq.n	8008b38 <_realloc_r+0x158>
 8008a8a:	f01c 0f01 	tst.w	ip, #1
 8008a8e:	f040 80b3 	bne.w	8008bf8 <_realloc_r+0x218>
 8008a92:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008a96:	ebc3 0b07 	rsb	fp, r3, r7
 8008a9a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008a9e:	f023 0303 	bic.w	r3, r3, #3
 8008aa2:	442b      	add	r3, r5
 8008aa4:	2900      	cmp	r1, #0
 8008aa6:	d055      	beq.n	8008b54 <_realloc_r+0x174>
 8008aa8:	4281      	cmp	r1, r0
 8008aaa:	f000 8121 	beq.w	8008cf0 <_realloc_r+0x310>
 8008aae:	449e      	add	lr, r3
 8008ab0:	4596      	cmp	lr, r2
 8008ab2:	db4f      	blt.n	8008b54 <_realloc_r+0x174>
 8008ab4:	68cb      	ldr	r3, [r1, #12]
 8008ab6:	46d8      	mov	r8, fp
 8008ab8:	6889      	ldr	r1, [r1, #8]
 8008aba:	1f2a      	subs	r2, r5, #4
 8008abc:	2a24      	cmp	r2, #36	; 0x24
 8008abe:	60cb      	str	r3, [r1, #12]
 8008ac0:	6099      	str	r1, [r3, #8]
 8008ac2:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008ac6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008aca:	60cb      	str	r3, [r1, #12]
 8008acc:	6099      	str	r1, [r3, #8]
 8008ace:	f200 816a 	bhi.w	8008da6 <_realloc_r+0x3c6>
 8008ad2:	2a13      	cmp	r2, #19
 8008ad4:	bf98      	it	ls
 8008ad6:	4642      	movls	r2, r8
 8008ad8:	d923      	bls.n	8008b22 <_realloc_r+0x142>
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	2a1b      	cmp	r2, #27
 8008ade:	bf98      	it	ls
 8008ae0:	f10b 0210 	addls.w	r2, fp, #16
 8008ae4:	f8cb 3008 	str.w	r3, [fp, #8]
 8008ae8:	6863      	ldr	r3, [r4, #4]
 8008aea:	bf98      	it	ls
 8008aec:	3408      	addls	r4, #8
 8008aee:	f8cb 300c 	str.w	r3, [fp, #12]
 8008af2:	d916      	bls.n	8008b22 <_realloc_r+0x142>
 8008af4:	68a3      	ldr	r3, [r4, #8]
 8008af6:	2a24      	cmp	r2, #36	; 0x24
 8008af8:	bf14      	ite	ne
 8008afa:	f10b 0218 	addne.w	r2, fp, #24
 8008afe:	f10b 0220 	addeq.w	r2, fp, #32
 8008b02:	f8cb 3010 	str.w	r3, [fp, #16]
 8008b06:	68e3      	ldr	r3, [r4, #12]
 8008b08:	bf18      	it	ne
 8008b0a:	3410      	addne	r4, #16
 8008b0c:	f8cb 3014 	str.w	r3, [fp, #20]
 8008b10:	bf01      	itttt	eq
 8008b12:	6923      	ldreq	r3, [r4, #16]
 8008b14:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008b18:	6963      	ldreq	r3, [r4, #20]
 8008b1a:	3418      	addeq	r4, #24
 8008b1c:	bf08      	it	eq
 8008b1e:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	4675      	mov	r5, lr
 8008b26:	465f      	mov	r7, fp
 8008b28:	6013      	str	r3, [r2, #0]
 8008b2a:	6863      	ldr	r3, [r4, #4]
 8008b2c:	6053      	str	r3, [r2, #4]
 8008b2e:	68a3      	ldr	r3, [r4, #8]
 8008b30:	6093      	str	r3, [r2, #8]
 8008b32:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008b36:	e77c      	b.n	8008a32 <_realloc_r+0x52>
 8008b38:	f02e 0e03 	bic.w	lr, lr, #3
 8008b3c:	eb0e 0305 	add.w	r3, lr, r5
 8008b40:	4293      	cmp	r3, r2
 8008b42:	dba2      	blt.n	8008a8a <_realloc_r+0xaa>
 8008b44:	68ca      	ldr	r2, [r1, #12]
 8008b46:	46a0      	mov	r8, r4
 8008b48:	6889      	ldr	r1, [r1, #8]
 8008b4a:	4660      	mov	r0, ip
 8008b4c:	461d      	mov	r5, r3
 8008b4e:	60ca      	str	r2, [r1, #12]
 8008b50:	6091      	str	r1, [r2, #8]
 8008b52:	e76e      	b.n	8008a32 <_realloc_r+0x52>
 8008b54:	4293      	cmp	r3, r2
 8008b56:	db4f      	blt.n	8008bf8 <_realloc_r+0x218>
 8008b58:	46d8      	mov	r8, fp
 8008b5a:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008b5e:	1f2a      	subs	r2, r5, #4
 8008b60:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008b64:	2a24      	cmp	r2, #36	; 0x24
 8008b66:	60c1      	str	r1, [r0, #12]
 8008b68:	6088      	str	r0, [r1, #8]
 8008b6a:	f200 80b4 	bhi.w	8008cd6 <_realloc_r+0x2f6>
 8008b6e:	2a13      	cmp	r2, #19
 8008b70:	bf98      	it	ls
 8008b72:	4641      	movls	r1, r8
 8008b74:	d922      	bls.n	8008bbc <_realloc_r+0x1dc>
 8008b76:	6821      	ldr	r1, [r4, #0]
 8008b78:	2a1b      	cmp	r2, #27
 8008b7a:	f8cb 1008 	str.w	r1, [fp, #8]
 8008b7e:	6861      	ldr	r1, [r4, #4]
 8008b80:	bf98      	it	ls
 8008b82:	3408      	addls	r4, #8
 8008b84:	f8cb 100c 	str.w	r1, [fp, #12]
 8008b88:	bf98      	it	ls
 8008b8a:	f10b 0110 	addls.w	r1, fp, #16
 8008b8e:	d915      	bls.n	8008bbc <_realloc_r+0x1dc>
 8008b90:	68a1      	ldr	r1, [r4, #8]
 8008b92:	2a24      	cmp	r2, #36	; 0x24
 8008b94:	f8cb 1010 	str.w	r1, [fp, #16]
 8008b98:	68e1      	ldr	r1, [r4, #12]
 8008b9a:	bf18      	it	ne
 8008b9c:	3410      	addne	r4, #16
 8008b9e:	f8cb 1014 	str.w	r1, [fp, #20]
 8008ba2:	bf11      	iteee	ne
 8008ba4:	f10b 0118 	addne.w	r1, fp, #24
 8008ba8:	6922      	ldreq	r2, [r4, #16]
 8008baa:	f10b 0120 	addeq.w	r1, fp, #32
 8008bae:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008bb2:	bf02      	ittt	eq
 8008bb4:	6962      	ldreq	r2, [r4, #20]
 8008bb6:	3418      	addeq	r4, #24
 8008bb8:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008bbc:	6822      	ldr	r2, [r4, #0]
 8008bbe:	461d      	mov	r5, r3
 8008bc0:	465f      	mov	r7, fp
 8008bc2:	600a      	str	r2, [r1, #0]
 8008bc4:	6863      	ldr	r3, [r4, #4]
 8008bc6:	604b      	str	r3, [r1, #4]
 8008bc8:	68a3      	ldr	r3, [r4, #8]
 8008bca:	608b      	str	r3, [r1, #8]
 8008bcc:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008bd0:	e72f      	b.n	8008a32 <_realloc_r+0x52>
 8008bd2:	19b9      	adds	r1, r7, r6
 8008bd4:	f000 0c01 	and.w	ip, r0, #1
 8008bd8:	18ca      	adds	r2, r1, r3
 8008bda:	ea4c 0606 	orr.w	r6, ip, r6
 8008bde:	f043 0301 	orr.w	r3, r3, #1
 8008be2:	607e      	str	r6, [r7, #4]
 8008be4:	604b      	str	r3, [r1, #4]
 8008be6:	4648      	mov	r0, r9
 8008be8:	6853      	ldr	r3, [r2, #4]
 8008bea:	3108      	adds	r1, #8
 8008bec:	f043 0301 	orr.w	r3, r3, #1
 8008bf0:	6053      	str	r3, [r2, #4]
 8008bf2:	f7ff fd71 	bl	80086d8 <_free_r>
 8008bf6:	e72a      	b.n	8008a4e <_realloc_r+0x6e>
 8008bf8:	4641      	mov	r1, r8
 8008bfa:	4648      	mov	r0, r9
 8008bfc:	f7fd fd7a 	bl	80066f4 <_malloc_r>
 8008c00:	4680      	mov	r8, r0
 8008c02:	2800      	cmp	r0, #0
 8008c04:	f43f af23 	beq.w	8008a4e <_realloc_r+0x6e>
 8008c08:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008c0c:	f1a0 0108 	sub.w	r1, r0, #8
 8008c10:	f023 0201 	bic.w	r2, r3, #1
 8008c14:	443a      	add	r2, r7
 8008c16:	4291      	cmp	r1, r2
 8008c18:	f000 80bd 	beq.w	8008d96 <_realloc_r+0x3b6>
 8008c1c:	1f2a      	subs	r2, r5, #4
 8008c1e:	2a24      	cmp	r2, #36	; 0x24
 8008c20:	d862      	bhi.n	8008ce8 <_realloc_r+0x308>
 8008c22:	2a13      	cmp	r2, #19
 8008c24:	bf9c      	itt	ls
 8008c26:	4603      	movls	r3, r0
 8008c28:	4622      	movls	r2, r4
 8008c2a:	d91f      	bls.n	8008c6c <_realloc_r+0x28c>
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	2a1b      	cmp	r2, #27
 8008c30:	bf98      	it	ls
 8008c32:	f104 0208 	addls.w	r2, r4, #8
 8008c36:	6003      	str	r3, [r0, #0]
 8008c38:	6863      	ldr	r3, [r4, #4]
 8008c3a:	6043      	str	r3, [r0, #4]
 8008c3c:	bf98      	it	ls
 8008c3e:	f100 0308 	addls.w	r3, r0, #8
 8008c42:	d913      	bls.n	8008c6c <_realloc_r+0x28c>
 8008c44:	68a3      	ldr	r3, [r4, #8]
 8008c46:	2a24      	cmp	r2, #36	; 0x24
 8008c48:	bf14      	ite	ne
 8008c4a:	f104 0210 	addne.w	r2, r4, #16
 8008c4e:	f104 0218 	addeq.w	r2, r4, #24
 8008c52:	6083      	str	r3, [r0, #8]
 8008c54:	68e3      	ldr	r3, [r4, #12]
 8008c56:	60c3      	str	r3, [r0, #12]
 8008c58:	bf11      	iteee	ne
 8008c5a:	f100 0310 	addne.w	r3, r0, #16
 8008c5e:	6921      	ldreq	r1, [r4, #16]
 8008c60:	f100 0318 	addeq.w	r3, r0, #24
 8008c64:	6101      	streq	r1, [r0, #16]
 8008c66:	bf04      	itt	eq
 8008c68:	6961      	ldreq	r1, [r4, #20]
 8008c6a:	6141      	streq	r1, [r0, #20]
 8008c6c:	6811      	ldr	r1, [r2, #0]
 8008c6e:	6019      	str	r1, [r3, #0]
 8008c70:	6851      	ldr	r1, [r2, #4]
 8008c72:	6059      	str	r1, [r3, #4]
 8008c74:	6892      	ldr	r2, [r2, #8]
 8008c76:	609a      	str	r2, [r3, #8]
 8008c78:	4621      	mov	r1, r4
 8008c7a:	4648      	mov	r0, r9
 8008c7c:	f7ff fd2c 	bl	80086d8 <_free_r>
 8008c80:	e6e5      	b.n	8008a4e <_realloc_r+0x6e>
 8008c82:	4611      	mov	r1, r2
 8008c84:	b003      	add	sp, #12
 8008c86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8a:	f7fd bd33 	b.w	80066f4 <_malloc_r>
 8008c8e:	230c      	movs	r3, #12
 8008c90:	2000      	movs	r0, #0
 8008c92:	f8c9 3000 	str.w	r3, [r9]
 8008c96:	e6de      	b.n	8008a56 <_realloc_r+0x76>
 8008c98:	6843      	ldr	r3, [r0, #4]
 8008c9a:	f106 0110 	add.w	r1, r6, #16
 8008c9e:	f023 0e03 	bic.w	lr, r3, #3
 8008ca2:	eb0e 0305 	add.w	r3, lr, r5
 8008ca6:	428b      	cmp	r3, r1
 8008ca8:	bfb8      	it	lt
 8008caa:	4601      	movlt	r1, r0
 8008cac:	f6ff aeed 	blt.w	8008a8a <_realloc_r+0xaa>
 8008cb0:	4437      	add	r7, r6
 8008cb2:	1b9b      	subs	r3, r3, r6
 8008cb4:	f8ca 7008 	str.w	r7, [sl, #8]
 8008cb8:	f043 0301 	orr.w	r3, r3, #1
 8008cbc:	607b      	str	r3, [r7, #4]
 8008cbe:	4648      	mov	r0, r9
 8008cc0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008cc4:	f003 0301 	and.w	r3, r3, #1
 8008cc8:	431e      	orrs	r6, r3
 8008cca:	f844 6c04 	str.w	r6, [r4, #-4]
 8008cce:	f7fe f867 	bl	8006da0 <__malloc_unlock>
 8008cd2:	4620      	mov	r0, r4
 8008cd4:	e6bf      	b.n	8008a56 <_realloc_r+0x76>
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	4640      	mov	r0, r8
 8008cda:	461d      	mov	r5, r3
 8008cdc:	465f      	mov	r7, fp
 8008cde:	f7ff fdc7 	bl	8008870 <memmove>
 8008ce2:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008ce6:	e6a4      	b.n	8008a32 <_realloc_r+0x52>
 8008ce8:	4621      	mov	r1, r4
 8008cea:	f7ff fdc1 	bl	8008870 <memmove>
 8008cee:	e7c3      	b.n	8008c78 <_realloc_r+0x298>
 8008cf0:	f106 0110 	add.w	r1, r6, #16
 8008cf4:	eb0e 0c03 	add.w	ip, lr, r3
 8008cf8:	458c      	cmp	ip, r1
 8008cfa:	f6ff af2b 	blt.w	8008b54 <_realloc_r+0x174>
 8008cfe:	46d8      	mov	r8, fp
 8008d00:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008d04:	1f2a      	subs	r2, r5, #4
 8008d06:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008d0a:	2a24      	cmp	r2, #36	; 0x24
 8008d0c:	60cb      	str	r3, [r1, #12]
 8008d0e:	6099      	str	r1, [r3, #8]
 8008d10:	d852      	bhi.n	8008db8 <_realloc_r+0x3d8>
 8008d12:	2a13      	cmp	r2, #19
 8008d14:	bf98      	it	ls
 8008d16:	4643      	movls	r3, r8
 8008d18:	d922      	bls.n	8008d60 <_realloc_r+0x380>
 8008d1a:	6823      	ldr	r3, [r4, #0]
 8008d1c:	2a1b      	cmp	r2, #27
 8008d1e:	f8cb 3008 	str.w	r3, [fp, #8]
 8008d22:	6863      	ldr	r3, [r4, #4]
 8008d24:	bf98      	it	ls
 8008d26:	3408      	addls	r4, #8
 8008d28:	f8cb 300c 	str.w	r3, [fp, #12]
 8008d2c:	bf98      	it	ls
 8008d2e:	f10b 0310 	addls.w	r3, fp, #16
 8008d32:	d915      	bls.n	8008d60 <_realloc_r+0x380>
 8008d34:	68a3      	ldr	r3, [r4, #8]
 8008d36:	2a24      	cmp	r2, #36	; 0x24
 8008d38:	f8cb 3010 	str.w	r3, [fp, #16]
 8008d3c:	68e3      	ldr	r3, [r4, #12]
 8008d3e:	bf18      	it	ne
 8008d40:	3410      	addne	r4, #16
 8008d42:	f8cb 3014 	str.w	r3, [fp, #20]
 8008d46:	bf11      	iteee	ne
 8008d48:	f10b 0318 	addne.w	r3, fp, #24
 8008d4c:	6922      	ldreq	r2, [r4, #16]
 8008d4e:	f10b 0320 	addeq.w	r3, fp, #32
 8008d52:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008d56:	bf02      	ittt	eq
 8008d58:	6962      	ldreq	r2, [r4, #20]
 8008d5a:	3418      	addeq	r4, #24
 8008d5c:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008d60:	6822      	ldr	r2, [r4, #0]
 8008d62:	601a      	str	r2, [r3, #0]
 8008d64:	6862      	ldr	r2, [r4, #4]
 8008d66:	605a      	str	r2, [r3, #4]
 8008d68:	68a2      	ldr	r2, [r4, #8]
 8008d6a:	609a      	str	r2, [r3, #8]
 8008d6c:	eb0b 0306 	add.w	r3, fp, r6
 8008d70:	ebc6 020c 	rsb	r2, r6, ip
 8008d74:	f8ca 3008 	str.w	r3, [sl, #8]
 8008d78:	f042 0201 	orr.w	r2, r2, #1
 8008d7c:	605a      	str	r2, [r3, #4]
 8008d7e:	4648      	mov	r0, r9
 8008d80:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008d84:	f003 0301 	and.w	r3, r3, #1
 8008d88:	431e      	orrs	r6, r3
 8008d8a:	f8cb 6004 	str.w	r6, [fp, #4]
 8008d8e:	f7fe f807 	bl	8006da0 <__malloc_unlock>
 8008d92:	4640      	mov	r0, r8
 8008d94:	e65f      	b.n	8008a56 <_realloc_r+0x76>
 8008d96:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	46a0      	mov	r8, r4
 8008d9e:	f022 0303 	bic.w	r3, r2, #3
 8008da2:	441d      	add	r5, r3
 8008da4:	e645      	b.n	8008a32 <_realloc_r+0x52>
 8008da6:	4621      	mov	r1, r4
 8008da8:	4640      	mov	r0, r8
 8008daa:	4675      	mov	r5, lr
 8008dac:	465f      	mov	r7, fp
 8008dae:	f7ff fd5f 	bl	8008870 <memmove>
 8008db2:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008db6:	e63c      	b.n	8008a32 <_realloc_r+0x52>
 8008db8:	4621      	mov	r1, r4
 8008dba:	4640      	mov	r0, r8
 8008dbc:	f8cd c004 	str.w	ip, [sp, #4]
 8008dc0:	f7ff fd56 	bl	8008870 <memmove>
 8008dc4:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008dc8:	e7d0      	b.n	8008d6c <_realloc_r+0x38c>
 8008dca:	bf00      	nop

08008dcc <cleanup_glue>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	460c      	mov	r4, r1
 8008dd0:	6809      	ldr	r1, [r1, #0]
 8008dd2:	4605      	mov	r5, r0
 8008dd4:	b109      	cbz	r1, 8008dda <cleanup_glue+0xe>
 8008dd6:	f7ff fff9 	bl	8008dcc <cleanup_glue>
 8008dda:	4628      	mov	r0, r5
 8008ddc:	4621      	mov	r1, r4
 8008dde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008de2:	f7ff bc79 	b.w	80086d8 <_free_r>
 8008de6:	bf00      	nop

08008de8 <_reclaim_reent>:
 8008de8:	f240 0300 	movw	r3, #0
 8008dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008df0:	b570      	push	{r4, r5, r6, lr}
 8008df2:	4605      	mov	r5, r0
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4298      	cmp	r0, r3
 8008df8:	d054      	beq.n	8008ea4 <_reclaim_reent+0xbc>
 8008dfa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008dfc:	b1f3      	cbz	r3, 8008e3c <_reclaim_reent+0x54>
 8008dfe:	68da      	ldr	r2, [r3, #12]
 8008e00:	b1ba      	cbz	r2, 8008e32 <_reclaim_reent+0x4a>
 8008e02:	2300      	movs	r3, #0
 8008e04:	461e      	mov	r6, r3
 8008e06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008e0a:	b909      	cbnz	r1, 8008e10 <_reclaim_reent+0x28>
 8008e0c:	e008      	b.n	8008e20 <_reclaim_reent+0x38>
 8008e0e:	4621      	mov	r1, r4
 8008e10:	680c      	ldr	r4, [r1, #0]
 8008e12:	4628      	mov	r0, r5
 8008e14:	f7ff fc60 	bl	80086d8 <_free_r>
 8008e18:	2c00      	cmp	r4, #0
 8008e1a:	d1f8      	bne.n	8008e0e <_reclaim_reent+0x26>
 8008e1c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008e1e:	68da      	ldr	r2, [r3, #12]
 8008e20:	3601      	adds	r6, #1
 8008e22:	2e20      	cmp	r6, #32
 8008e24:	4633      	mov	r3, r6
 8008e26:	d1ee      	bne.n	8008e06 <_reclaim_reent+0x1e>
 8008e28:	4611      	mov	r1, r2
 8008e2a:	4628      	mov	r0, r5
 8008e2c:	f7ff fc54 	bl	80086d8 <_free_r>
 8008e30:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008e32:	6819      	ldr	r1, [r3, #0]
 8008e34:	b111      	cbz	r1, 8008e3c <_reclaim_reent+0x54>
 8008e36:	4628      	mov	r0, r5
 8008e38:	f7ff fc4e 	bl	80086d8 <_free_r>
 8008e3c:	6969      	ldr	r1, [r5, #20]
 8008e3e:	b111      	cbz	r1, 8008e46 <_reclaim_reent+0x5e>
 8008e40:	4628      	mov	r0, r5
 8008e42:	f7ff fc49 	bl	80086d8 <_free_r>
 8008e46:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8008e48:	b111      	cbz	r1, 8008e50 <_reclaim_reent+0x68>
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	f7ff fc44 	bl	80086d8 <_free_r>
 8008e50:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8008e52:	b111      	cbz	r1, 8008e5a <_reclaim_reent+0x72>
 8008e54:	4628      	mov	r0, r5
 8008e56:	f7ff fc3f 	bl	80086d8 <_free_r>
 8008e5a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8008e5c:	b111      	cbz	r1, 8008e64 <_reclaim_reent+0x7c>
 8008e5e:	4628      	mov	r0, r5
 8008e60:	f7ff fc3a 	bl	80086d8 <_free_r>
 8008e64:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8008e66:	b111      	cbz	r1, 8008e6e <_reclaim_reent+0x86>
 8008e68:	4628      	mov	r0, r5
 8008e6a:	f7ff fc35 	bl	80086d8 <_free_r>
 8008e6e:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 8008e72:	b111      	cbz	r1, 8008e7a <_reclaim_reent+0x92>
 8008e74:	4628      	mov	r0, r5
 8008e76:	f7ff fc2f 	bl	80086d8 <_free_r>
 8008e7a:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 8008e7e:	b111      	cbz	r1, 8008e86 <_reclaim_reent+0x9e>
 8008e80:	4628      	mov	r0, r5
 8008e82:	f7ff fc29 	bl	80086d8 <_free_r>
 8008e86:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8008e88:	b12b      	cbz	r3, 8008e96 <_reclaim_reent+0xae>
 8008e8a:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8008e8e:	b111      	cbz	r1, 8008e96 <_reclaim_reent+0xae>
 8008e90:	4628      	mov	r0, r5
 8008e92:	f7ff fc21 	bl	80086d8 <_free_r>
 8008e96:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8008e98:	b111      	cbz	r1, 8008ea0 <_reclaim_reent+0xb8>
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	f7ff fc1c 	bl	80086d8 <_free_r>
 8008ea0:	69ab      	ldr	r3, [r5, #24]
 8008ea2:	b903      	cbnz	r3, 8008ea6 <_reclaim_reent+0xbe>
 8008ea4:	bd70      	pop	{r4, r5, r6, pc}
 8008ea6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8008ea8:	4628      	mov	r0, r5
 8008eaa:	4798      	blx	r3
 8008eac:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 8008eb0:	2900      	cmp	r1, #0
 8008eb2:	d0f7      	beq.n	8008ea4 <_reclaim_reent+0xbc>
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008eba:	f7ff bf87 	b.w	8008dcc <cleanup_glue>
 8008ebe:	bf00      	nop

08008ec0 <__aeabi_uidiv>:
 8008ec0:	1e4a      	subs	r2, r1, #1
 8008ec2:	bf08      	it	eq
 8008ec4:	4770      	bxeq	lr
 8008ec6:	f0c0 8124 	bcc.w	8009112 <__aeabi_uidiv+0x252>
 8008eca:	4288      	cmp	r0, r1
 8008ecc:	f240 8116 	bls.w	80090fc <__aeabi_uidiv+0x23c>
 8008ed0:	4211      	tst	r1, r2
 8008ed2:	f000 8117 	beq.w	8009104 <__aeabi_uidiv+0x244>
 8008ed6:	fab0 f380 	clz	r3, r0
 8008eda:	fab1 f281 	clz	r2, r1
 8008ede:	eba2 0303 	sub.w	r3, r2, r3
 8008ee2:	f1c3 031f 	rsb	r3, r3, #31
 8008ee6:	a204      	add	r2, pc, #16	; (adr r2, 8008ef8 <__aeabi_uidiv+0x38>)
 8008ee8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8008eec:	f04f 0200 	mov.w	r2, #0
 8008ef0:	469f      	mov	pc, r3
 8008ef2:	bf00      	nop
 8008ef4:	f3af 8000 	nop.w
 8008ef8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 8008efc:	bf00      	nop
 8008efe:	eb42 0202 	adc.w	r2, r2, r2
 8008f02:	bf28      	it	cs
 8008f04:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8008f08:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8008f0c:	bf00      	nop
 8008f0e:	eb42 0202 	adc.w	r2, r2, r2
 8008f12:	bf28      	it	cs
 8008f14:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8008f18:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 8008f1c:	bf00      	nop
 8008f1e:	eb42 0202 	adc.w	r2, r2, r2
 8008f22:	bf28      	it	cs
 8008f24:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8008f28:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8008f2c:	bf00      	nop
 8008f2e:	eb42 0202 	adc.w	r2, r2, r2
 8008f32:	bf28      	it	cs
 8008f34:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8008f38:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8008f3c:	bf00      	nop
 8008f3e:	eb42 0202 	adc.w	r2, r2, r2
 8008f42:	bf28      	it	cs
 8008f44:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8008f48:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8008f4c:	bf00      	nop
 8008f4e:	eb42 0202 	adc.w	r2, r2, r2
 8008f52:	bf28      	it	cs
 8008f54:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8008f58:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8008f5c:	bf00      	nop
 8008f5e:	eb42 0202 	adc.w	r2, r2, r2
 8008f62:	bf28      	it	cs
 8008f64:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8008f68:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8008f6c:	bf00      	nop
 8008f6e:	eb42 0202 	adc.w	r2, r2, r2
 8008f72:	bf28      	it	cs
 8008f74:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8008f78:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8008f7c:	bf00      	nop
 8008f7e:	eb42 0202 	adc.w	r2, r2, r2
 8008f82:	bf28      	it	cs
 8008f84:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8008f88:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8008f8c:	bf00      	nop
 8008f8e:	eb42 0202 	adc.w	r2, r2, r2
 8008f92:	bf28      	it	cs
 8008f94:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8008f98:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8008f9c:	bf00      	nop
 8008f9e:	eb42 0202 	adc.w	r2, r2, r2
 8008fa2:	bf28      	it	cs
 8008fa4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8008fa8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 8008fac:	bf00      	nop
 8008fae:	eb42 0202 	adc.w	r2, r2, r2
 8008fb2:	bf28      	it	cs
 8008fb4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8008fb8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 8008fbc:	bf00      	nop
 8008fbe:	eb42 0202 	adc.w	r2, r2, r2
 8008fc2:	bf28      	it	cs
 8008fc4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8008fc8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 8008fcc:	bf00      	nop
 8008fce:	eb42 0202 	adc.w	r2, r2, r2
 8008fd2:	bf28      	it	cs
 8008fd4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8008fd8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 8008fdc:	bf00      	nop
 8008fde:	eb42 0202 	adc.w	r2, r2, r2
 8008fe2:	bf28      	it	cs
 8008fe4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8008fe8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 8008fec:	bf00      	nop
 8008fee:	eb42 0202 	adc.w	r2, r2, r2
 8008ff2:	bf28      	it	cs
 8008ff4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8008ff8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 8008ffc:	bf00      	nop
 8008ffe:	eb42 0202 	adc.w	r2, r2, r2
 8009002:	bf28      	it	cs
 8009004:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8009008:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800900c:	bf00      	nop
 800900e:	eb42 0202 	adc.w	r2, r2, r2
 8009012:	bf28      	it	cs
 8009014:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8009018:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800901c:	bf00      	nop
 800901e:	eb42 0202 	adc.w	r2, r2, r2
 8009022:	bf28      	it	cs
 8009024:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8009028:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800902c:	bf00      	nop
 800902e:	eb42 0202 	adc.w	r2, r2, r2
 8009032:	bf28      	it	cs
 8009034:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8009038:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800903c:	bf00      	nop
 800903e:	eb42 0202 	adc.w	r2, r2, r2
 8009042:	bf28      	it	cs
 8009044:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8009048:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800904c:	bf00      	nop
 800904e:	eb42 0202 	adc.w	r2, r2, r2
 8009052:	bf28      	it	cs
 8009054:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8009058:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800905c:	bf00      	nop
 800905e:	eb42 0202 	adc.w	r2, r2, r2
 8009062:	bf28      	it	cs
 8009064:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8009068:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800906c:	bf00      	nop
 800906e:	eb42 0202 	adc.w	r2, r2, r2
 8009072:	bf28      	it	cs
 8009074:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8009078:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800907c:	bf00      	nop
 800907e:	eb42 0202 	adc.w	r2, r2, r2
 8009082:	bf28      	it	cs
 8009084:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8009088:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 800908c:	bf00      	nop
 800908e:	eb42 0202 	adc.w	r2, r2, r2
 8009092:	bf28      	it	cs
 8009094:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8009098:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 800909c:	bf00      	nop
 800909e:	eb42 0202 	adc.w	r2, r2, r2
 80090a2:	bf28      	it	cs
 80090a4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 80090a8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 80090ac:	bf00      	nop
 80090ae:	eb42 0202 	adc.w	r2, r2, r2
 80090b2:	bf28      	it	cs
 80090b4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 80090b8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 80090bc:	bf00      	nop
 80090be:	eb42 0202 	adc.w	r2, r2, r2
 80090c2:	bf28      	it	cs
 80090c4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 80090c8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 80090cc:	bf00      	nop
 80090ce:	eb42 0202 	adc.w	r2, r2, r2
 80090d2:	bf28      	it	cs
 80090d4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 80090d8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 80090dc:	bf00      	nop
 80090de:	eb42 0202 	adc.w	r2, r2, r2
 80090e2:	bf28      	it	cs
 80090e4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 80090e8:	ebb0 0f01 	cmp.w	r0, r1
 80090ec:	bf00      	nop
 80090ee:	eb42 0202 	adc.w	r2, r2, r2
 80090f2:	bf28      	it	cs
 80090f4:	eba0 0001 	subcs.w	r0, r0, r1
 80090f8:	4610      	mov	r0, r2
 80090fa:	4770      	bx	lr
 80090fc:	bf0c      	ite	eq
 80090fe:	2001      	moveq	r0, #1
 8009100:	2000      	movne	r0, #0
 8009102:	4770      	bx	lr
 8009104:	fab1 f281 	clz	r2, r1
 8009108:	f1c2 021f 	rsb	r2, r2, #31
 800910c:	fa20 f002 	lsr.w	r0, r0, r2
 8009110:	4770      	bx	lr
 8009112:	b108      	cbz	r0, 8009118 <__aeabi_uidiv+0x258>
 8009114:	f04f 30ff 	mov.w	r0, #4294967295
 8009118:	f000 b80e 	b.w	8009138 <__aeabi_idiv0>

0800911c <__aeabi_uidivmod>:
 800911c:	2900      	cmp	r1, #0
 800911e:	d0f8      	beq.n	8009112 <__aeabi_uidiv+0x252>
 8009120:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8009124:	f7ff fecc 	bl	8008ec0 <__aeabi_uidiv>
 8009128:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800912c:	fb02 f300 	mul.w	r3, r2, r0
 8009130:	eba1 0103 	sub.w	r1, r1, r3
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop

08009138 <__aeabi_idiv0>:
 8009138:	4770      	bx	lr
 800913a:	bf00      	nop

0800913c <__aeabi_drsub>:
 800913c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009140:	e002      	b.n	8009148 <__adddf3>
 8009142:	bf00      	nop

08009144 <__aeabi_dsub>:
 8009144:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009148 <__adddf3>:
 8009148:	b530      	push	{r4, r5, lr}
 800914a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800914e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8009152:	ea94 0f05 	teq	r4, r5
 8009156:	bf08      	it	eq
 8009158:	ea90 0f02 	teqeq	r0, r2
 800915c:	bf1f      	itttt	ne
 800915e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8009162:	ea55 0c02 	orrsne.w	ip, r5, r2
 8009166:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800916a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800916e:	f000 80e2 	beq.w	8009336 <__adddf3+0x1ee>
 8009172:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8009176:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800917a:	bfb8      	it	lt
 800917c:	426d      	neglt	r5, r5
 800917e:	dd0c      	ble.n	800919a <__adddf3+0x52>
 8009180:	442c      	add	r4, r5
 8009182:	ea80 0202 	eor.w	r2, r0, r2
 8009186:	ea81 0303 	eor.w	r3, r1, r3
 800918a:	ea82 0000 	eor.w	r0, r2, r0
 800918e:	ea83 0101 	eor.w	r1, r3, r1
 8009192:	ea80 0202 	eor.w	r2, r0, r2
 8009196:	ea81 0303 	eor.w	r3, r1, r3
 800919a:	2d36      	cmp	r5, #54	; 0x36
 800919c:	bf88      	it	hi
 800919e:	bd30      	pophi	{r4, r5, pc}
 80091a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80091a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80091a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80091ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80091b0:	d002      	beq.n	80091b8 <__adddf3+0x70>
 80091b2:	4240      	negs	r0, r0
 80091b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80091b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80091bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80091c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80091c4:	d002      	beq.n	80091cc <__adddf3+0x84>
 80091c6:	4252      	negs	r2, r2
 80091c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80091cc:	ea94 0f05 	teq	r4, r5
 80091d0:	f000 80a7 	beq.w	8009322 <__adddf3+0x1da>
 80091d4:	f1a4 0401 	sub.w	r4, r4, #1
 80091d8:	f1d5 0e20 	rsbs	lr, r5, #32
 80091dc:	db0d      	blt.n	80091fa <__adddf3+0xb2>
 80091de:	fa02 fc0e 	lsl.w	ip, r2, lr
 80091e2:	fa22 f205 	lsr.w	r2, r2, r5
 80091e6:	1880      	adds	r0, r0, r2
 80091e8:	f141 0100 	adc.w	r1, r1, #0
 80091ec:	fa03 f20e 	lsl.w	r2, r3, lr
 80091f0:	1880      	adds	r0, r0, r2
 80091f2:	fa43 f305 	asr.w	r3, r3, r5
 80091f6:	4159      	adcs	r1, r3
 80091f8:	e00e      	b.n	8009218 <__adddf3+0xd0>
 80091fa:	f1a5 0520 	sub.w	r5, r5, #32
 80091fe:	f10e 0e20 	add.w	lr, lr, #32
 8009202:	2a01      	cmp	r2, #1
 8009204:	fa03 fc0e 	lsl.w	ip, r3, lr
 8009208:	bf28      	it	cs
 800920a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800920e:	fa43 f305 	asr.w	r3, r3, r5
 8009212:	18c0      	adds	r0, r0, r3
 8009214:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009218:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800921c:	d507      	bpl.n	800922e <__adddf3+0xe6>
 800921e:	f04f 0e00 	mov.w	lr, #0
 8009222:	f1dc 0c00 	rsbs	ip, ip, #0
 8009226:	eb7e 0000 	sbcs.w	r0, lr, r0
 800922a:	eb6e 0101 	sbc.w	r1, lr, r1
 800922e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009232:	d31b      	bcc.n	800926c <__adddf3+0x124>
 8009234:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009238:	d30c      	bcc.n	8009254 <__adddf3+0x10c>
 800923a:	0849      	lsrs	r1, r1, #1
 800923c:	ea5f 0030 	movs.w	r0, r0, rrx
 8009240:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009244:	f104 0401 	add.w	r4, r4, #1
 8009248:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800924c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009250:	f080 809a 	bcs.w	8009388 <__adddf3+0x240>
 8009254:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009258:	bf08      	it	eq
 800925a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800925e:	f150 0000 	adcs.w	r0, r0, #0
 8009262:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009266:	ea41 0105 	orr.w	r1, r1, r5
 800926a:	bd30      	pop	{r4, r5, pc}
 800926c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009270:	4140      	adcs	r0, r0
 8009272:	eb41 0101 	adc.w	r1, r1, r1
 8009276:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800927a:	f1a4 0401 	sub.w	r4, r4, #1
 800927e:	d1e9      	bne.n	8009254 <__adddf3+0x10c>
 8009280:	f091 0f00 	teq	r1, #0
 8009284:	bf04      	itt	eq
 8009286:	4601      	moveq	r1, r0
 8009288:	2000      	moveq	r0, #0
 800928a:	fab1 f381 	clz	r3, r1
 800928e:	bf08      	it	eq
 8009290:	3320      	addeq	r3, #32
 8009292:	f1a3 030b 	sub.w	r3, r3, #11
 8009296:	f1b3 0220 	subs.w	r2, r3, #32
 800929a:	da0c      	bge.n	80092b6 <__adddf3+0x16e>
 800929c:	320c      	adds	r2, #12
 800929e:	dd08      	ble.n	80092b2 <__adddf3+0x16a>
 80092a0:	f102 0c14 	add.w	ip, r2, #20
 80092a4:	f1c2 020c 	rsb	r2, r2, #12
 80092a8:	fa01 f00c 	lsl.w	r0, r1, ip
 80092ac:	fa21 f102 	lsr.w	r1, r1, r2
 80092b0:	e00c      	b.n	80092cc <__adddf3+0x184>
 80092b2:	f102 0214 	add.w	r2, r2, #20
 80092b6:	bfd8      	it	le
 80092b8:	f1c2 0c20 	rsble	ip, r2, #32
 80092bc:	fa01 f102 	lsl.w	r1, r1, r2
 80092c0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80092c4:	bfdc      	itt	le
 80092c6:	ea41 010c 	orrle.w	r1, r1, ip
 80092ca:	4090      	lslle	r0, r2
 80092cc:	1ae4      	subs	r4, r4, r3
 80092ce:	bfa2      	ittt	ge
 80092d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80092d4:	4329      	orrge	r1, r5
 80092d6:	bd30      	popge	{r4, r5, pc}
 80092d8:	ea6f 0404 	mvn.w	r4, r4
 80092dc:	3c1f      	subs	r4, #31
 80092de:	da1c      	bge.n	800931a <__adddf3+0x1d2>
 80092e0:	340c      	adds	r4, #12
 80092e2:	dc0e      	bgt.n	8009302 <__adddf3+0x1ba>
 80092e4:	f104 0414 	add.w	r4, r4, #20
 80092e8:	f1c4 0220 	rsb	r2, r4, #32
 80092ec:	fa20 f004 	lsr.w	r0, r0, r4
 80092f0:	fa01 f302 	lsl.w	r3, r1, r2
 80092f4:	ea40 0003 	orr.w	r0, r0, r3
 80092f8:	fa21 f304 	lsr.w	r3, r1, r4
 80092fc:	ea45 0103 	orr.w	r1, r5, r3
 8009300:	bd30      	pop	{r4, r5, pc}
 8009302:	f1c4 040c 	rsb	r4, r4, #12
 8009306:	f1c4 0220 	rsb	r2, r4, #32
 800930a:	fa20 f002 	lsr.w	r0, r0, r2
 800930e:	fa01 f304 	lsl.w	r3, r1, r4
 8009312:	ea40 0003 	orr.w	r0, r0, r3
 8009316:	4629      	mov	r1, r5
 8009318:	bd30      	pop	{r4, r5, pc}
 800931a:	fa21 f004 	lsr.w	r0, r1, r4
 800931e:	4629      	mov	r1, r5
 8009320:	bd30      	pop	{r4, r5, pc}
 8009322:	f094 0f00 	teq	r4, #0
 8009326:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800932a:	bf06      	itte	eq
 800932c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009330:	3401      	addeq	r4, #1
 8009332:	3d01      	subne	r5, #1
 8009334:	e74e      	b.n	80091d4 <__adddf3+0x8c>
 8009336:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800933a:	bf18      	it	ne
 800933c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009340:	d029      	beq.n	8009396 <__adddf3+0x24e>
 8009342:	ea94 0f05 	teq	r4, r5
 8009346:	bf08      	it	eq
 8009348:	ea90 0f02 	teqeq	r0, r2
 800934c:	d005      	beq.n	800935a <__adddf3+0x212>
 800934e:	ea54 0c00 	orrs.w	ip, r4, r0
 8009352:	bf04      	itt	eq
 8009354:	4619      	moveq	r1, r3
 8009356:	4610      	moveq	r0, r2
 8009358:	bd30      	pop	{r4, r5, pc}
 800935a:	ea91 0f03 	teq	r1, r3
 800935e:	bf1e      	ittt	ne
 8009360:	2100      	movne	r1, #0
 8009362:	2000      	movne	r0, #0
 8009364:	bd30      	popne	{r4, r5, pc}
 8009366:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800936a:	d105      	bne.n	8009378 <__adddf3+0x230>
 800936c:	0040      	lsls	r0, r0, #1
 800936e:	4149      	adcs	r1, r1
 8009370:	bf28      	it	cs
 8009372:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009376:	bd30      	pop	{r4, r5, pc}
 8009378:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800937c:	bf3c      	itt	cc
 800937e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8009382:	bd30      	popcc	{r4, r5, pc}
 8009384:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009388:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800938c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009390:	f04f 0000 	mov.w	r0, #0
 8009394:	bd30      	pop	{r4, r5, pc}
 8009396:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800939a:	bf1a      	itte	ne
 800939c:	4619      	movne	r1, r3
 800939e:	4610      	movne	r0, r2
 80093a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80093a4:	bf1c      	itt	ne
 80093a6:	460b      	movne	r3, r1
 80093a8:	4602      	movne	r2, r0
 80093aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80093ae:	bf06      	itte	eq
 80093b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80093b4:	ea91 0f03 	teqeq	r1, r3
 80093b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80093bc:	bd30      	pop	{r4, r5, pc}
 80093be:	bf00      	nop

080093c0 <__aeabi_ui2d>:
 80093c0:	f090 0f00 	teq	r0, #0
 80093c4:	bf04      	itt	eq
 80093c6:	2100      	moveq	r1, #0
 80093c8:	4770      	bxeq	lr
 80093ca:	b530      	push	{r4, r5, lr}
 80093cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80093d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80093d4:	f04f 0500 	mov.w	r5, #0
 80093d8:	f04f 0100 	mov.w	r1, #0
 80093dc:	e750      	b.n	8009280 <__adddf3+0x138>
 80093de:	bf00      	nop

080093e0 <__aeabi_i2d>:
 80093e0:	f090 0f00 	teq	r0, #0
 80093e4:	bf04      	itt	eq
 80093e6:	2100      	moveq	r1, #0
 80093e8:	4770      	bxeq	lr
 80093ea:	b530      	push	{r4, r5, lr}
 80093ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80093f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80093f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80093f8:	bf48      	it	mi
 80093fa:	4240      	negmi	r0, r0
 80093fc:	f04f 0100 	mov.w	r1, #0
 8009400:	e73e      	b.n	8009280 <__adddf3+0x138>
 8009402:	bf00      	nop

08009404 <__aeabi_f2d>:
 8009404:	0042      	lsls	r2, r0, #1
 8009406:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800940a:	ea4f 0131 	mov.w	r1, r1, rrx
 800940e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8009412:	bf1f      	itttt	ne
 8009414:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009418:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800941c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009420:	4770      	bxne	lr
 8009422:	f092 0f00 	teq	r2, #0
 8009426:	bf14      	ite	ne
 8009428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800942c:	4770      	bxeq	lr
 800942e:	b530      	push	{r4, r5, lr}
 8009430:	f44f 7460 	mov.w	r4, #896	; 0x380
 8009434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009438:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800943c:	e720      	b.n	8009280 <__adddf3+0x138>
 800943e:	bf00      	nop

08009440 <__aeabi_ul2d>:
 8009440:	ea50 0201 	orrs.w	r2, r0, r1
 8009444:	bf08      	it	eq
 8009446:	4770      	bxeq	lr
 8009448:	b530      	push	{r4, r5, lr}
 800944a:	f04f 0500 	mov.w	r5, #0
 800944e:	e00a      	b.n	8009466 <__aeabi_l2d+0x16>

08009450 <__aeabi_l2d>:
 8009450:	ea50 0201 	orrs.w	r2, r0, r1
 8009454:	bf08      	it	eq
 8009456:	4770      	bxeq	lr
 8009458:	b530      	push	{r4, r5, lr}
 800945a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800945e:	d502      	bpl.n	8009466 <__aeabi_l2d+0x16>
 8009460:	4240      	negs	r0, r0
 8009462:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009466:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800946a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800946e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009472:	f43f aedc 	beq.w	800922e <__adddf3+0xe6>
 8009476:	f04f 0203 	mov.w	r2, #3
 800947a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800947e:	bf18      	it	ne
 8009480:	3203      	addne	r2, #3
 8009482:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009486:	bf18      	it	ne
 8009488:	3203      	addne	r2, #3
 800948a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800948e:	f1c2 0320 	rsb	r3, r2, #32
 8009492:	fa00 fc03 	lsl.w	ip, r0, r3
 8009496:	fa20 f002 	lsr.w	r0, r0, r2
 800949a:	fa01 fe03 	lsl.w	lr, r1, r3
 800949e:	ea40 000e 	orr.w	r0, r0, lr
 80094a2:	fa21 f102 	lsr.w	r1, r1, r2
 80094a6:	4414      	add	r4, r2
 80094a8:	e6c1      	b.n	800922e <__adddf3+0xe6>
 80094aa:	bf00      	nop

080094ac <__aeabi_dmul>:
 80094ac:	b570      	push	{r4, r5, r6, lr}
 80094ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80094b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80094b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80094ba:	bf1d      	ittte	ne
 80094bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80094c0:	ea94 0f0c 	teqne	r4, ip
 80094c4:	ea95 0f0c 	teqne	r5, ip
 80094c8:	f000 f8de 	bleq	8009688 <__aeabi_dmul+0x1dc>
 80094cc:	442c      	add	r4, r5
 80094ce:	ea81 0603 	eor.w	r6, r1, r3
 80094d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80094d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80094da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80094de:	bf18      	it	ne
 80094e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80094e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80094e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094ec:	d038      	beq.n	8009560 <__aeabi_dmul+0xb4>
 80094ee:	fba0 ce02 	umull	ip, lr, r0, r2
 80094f2:	f04f 0500 	mov.w	r5, #0
 80094f6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80094fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80094fe:	fbe0 e503 	umlal	lr, r5, r0, r3
 8009502:	f04f 0600 	mov.w	r6, #0
 8009506:	fbe1 5603 	umlal	r5, r6, r1, r3
 800950a:	f09c 0f00 	teq	ip, #0
 800950e:	bf18      	it	ne
 8009510:	f04e 0e01 	orrne.w	lr, lr, #1
 8009514:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009518:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800951c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009520:	d204      	bcs.n	800952c <__aeabi_dmul+0x80>
 8009522:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8009526:	416d      	adcs	r5, r5
 8009528:	eb46 0606 	adc.w	r6, r6, r6
 800952c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009530:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8009534:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009538:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800953c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009540:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009544:	bf88      	it	hi
 8009546:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800954a:	d81e      	bhi.n	800958a <__aeabi_dmul+0xde>
 800954c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009550:	bf08      	it	eq
 8009552:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009556:	f150 0000 	adcs.w	r0, r0, #0
 800955a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800955e:	bd70      	pop	{r4, r5, r6, pc}
 8009560:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009564:	ea46 0101 	orr.w	r1, r6, r1
 8009568:	ea40 0002 	orr.w	r0, r0, r2
 800956c:	ea81 0103 	eor.w	r1, r1, r3
 8009570:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009574:	bfc2      	ittt	gt
 8009576:	ebd4 050c 	rsbsgt	r5, r4, ip
 800957a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800957e:	bd70      	popgt	{r4, r5, r6, pc}
 8009580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009584:	f04f 0e00 	mov.w	lr, #0
 8009588:	3c01      	subs	r4, #1
 800958a:	f300 80ab 	bgt.w	80096e4 <__aeabi_dmul+0x238>
 800958e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8009592:	bfde      	ittt	le
 8009594:	2000      	movle	r0, #0
 8009596:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800959a:	bd70      	pople	{r4, r5, r6, pc}
 800959c:	f1c4 0400 	rsb	r4, r4, #0
 80095a0:	3c20      	subs	r4, #32
 80095a2:	da35      	bge.n	8009610 <__aeabi_dmul+0x164>
 80095a4:	340c      	adds	r4, #12
 80095a6:	dc1b      	bgt.n	80095e0 <__aeabi_dmul+0x134>
 80095a8:	f104 0414 	add.w	r4, r4, #20
 80095ac:	f1c4 0520 	rsb	r5, r4, #32
 80095b0:	fa00 f305 	lsl.w	r3, r0, r5
 80095b4:	fa20 f004 	lsr.w	r0, r0, r4
 80095b8:	fa01 f205 	lsl.w	r2, r1, r5
 80095bc:	ea40 0002 	orr.w	r0, r0, r2
 80095c0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80095c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80095c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80095cc:	fa21 f604 	lsr.w	r6, r1, r4
 80095d0:	eb42 0106 	adc.w	r1, r2, r6
 80095d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80095d8:	bf08      	it	eq
 80095da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80095de:	bd70      	pop	{r4, r5, r6, pc}
 80095e0:	f1c4 040c 	rsb	r4, r4, #12
 80095e4:	f1c4 0520 	rsb	r5, r4, #32
 80095e8:	fa00 f304 	lsl.w	r3, r0, r4
 80095ec:	fa20 f005 	lsr.w	r0, r0, r5
 80095f0:	fa01 f204 	lsl.w	r2, r1, r4
 80095f4:	ea40 0002 	orr.w	r0, r0, r2
 80095f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80095fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009600:	f141 0100 	adc.w	r1, r1, #0
 8009604:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009608:	bf08      	it	eq
 800960a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800960e:	bd70      	pop	{r4, r5, r6, pc}
 8009610:	f1c4 0520 	rsb	r5, r4, #32
 8009614:	fa00 f205 	lsl.w	r2, r0, r5
 8009618:	ea4e 0e02 	orr.w	lr, lr, r2
 800961c:	fa20 f304 	lsr.w	r3, r0, r4
 8009620:	fa01 f205 	lsl.w	r2, r1, r5
 8009624:	ea43 0302 	orr.w	r3, r3, r2
 8009628:	fa21 f004 	lsr.w	r0, r1, r4
 800962c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009630:	fa21 f204 	lsr.w	r2, r1, r4
 8009634:	ea20 0002 	bic.w	r0, r0, r2
 8009638:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800963c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009640:	bf08      	it	eq
 8009642:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009646:	bd70      	pop	{r4, r5, r6, pc}
 8009648:	f094 0f00 	teq	r4, #0
 800964c:	d10f      	bne.n	800966e <__aeabi_dmul+0x1c2>
 800964e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8009652:	0040      	lsls	r0, r0, #1
 8009654:	eb41 0101 	adc.w	r1, r1, r1
 8009658:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800965c:	bf08      	it	eq
 800965e:	3c01      	subeq	r4, #1
 8009660:	d0f7      	beq.n	8009652 <__aeabi_dmul+0x1a6>
 8009662:	ea41 0106 	orr.w	r1, r1, r6
 8009666:	f095 0f00 	teq	r5, #0
 800966a:	bf18      	it	ne
 800966c:	4770      	bxne	lr
 800966e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8009672:	0052      	lsls	r2, r2, #1
 8009674:	eb43 0303 	adc.w	r3, r3, r3
 8009678:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800967c:	bf08      	it	eq
 800967e:	3d01      	subeq	r5, #1
 8009680:	d0f7      	beq.n	8009672 <__aeabi_dmul+0x1c6>
 8009682:	ea43 0306 	orr.w	r3, r3, r6
 8009686:	4770      	bx	lr
 8009688:	ea94 0f0c 	teq	r4, ip
 800968c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009690:	bf18      	it	ne
 8009692:	ea95 0f0c 	teqne	r5, ip
 8009696:	d00c      	beq.n	80096b2 <__aeabi_dmul+0x206>
 8009698:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800969c:	bf18      	it	ne
 800969e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80096a2:	d1d1      	bne.n	8009648 <__aeabi_dmul+0x19c>
 80096a4:	ea81 0103 	eor.w	r1, r1, r3
 80096a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80096ac:	f04f 0000 	mov.w	r0, #0
 80096b0:	bd70      	pop	{r4, r5, r6, pc}
 80096b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80096b6:	bf06      	itte	eq
 80096b8:	4610      	moveq	r0, r2
 80096ba:	4619      	moveq	r1, r3
 80096bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80096c0:	d019      	beq.n	80096f6 <__aeabi_dmul+0x24a>
 80096c2:	ea94 0f0c 	teq	r4, ip
 80096c6:	d102      	bne.n	80096ce <__aeabi_dmul+0x222>
 80096c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80096cc:	d113      	bne.n	80096f6 <__aeabi_dmul+0x24a>
 80096ce:	ea95 0f0c 	teq	r5, ip
 80096d2:	d105      	bne.n	80096e0 <__aeabi_dmul+0x234>
 80096d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80096d8:	bf1c      	itt	ne
 80096da:	4610      	movne	r0, r2
 80096dc:	4619      	movne	r1, r3
 80096de:	d10a      	bne.n	80096f6 <__aeabi_dmul+0x24a>
 80096e0:	ea81 0103 	eor.w	r1, r1, r3
 80096e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80096e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80096ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80096f0:	f04f 0000 	mov.w	r0, #0
 80096f4:	bd70      	pop	{r4, r5, r6, pc}
 80096f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80096fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80096fe:	bd70      	pop	{r4, r5, r6, pc}

08009700 <__aeabi_ddiv>:
 8009700:	b570      	push	{r4, r5, r6, lr}
 8009702:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009706:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800970a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800970e:	bf1d      	ittte	ne
 8009710:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009714:	ea94 0f0c 	teqne	r4, ip
 8009718:	ea95 0f0c 	teqne	r5, ip
 800971c:	f000 f8a7 	bleq	800986e <__aeabi_ddiv+0x16e>
 8009720:	eba4 0405 	sub.w	r4, r4, r5
 8009724:	ea81 0e03 	eor.w	lr, r1, r3
 8009728:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800972c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009730:	f000 8088 	beq.w	8009844 <__aeabi_ddiv+0x144>
 8009734:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009738:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800973c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009740:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009744:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009748:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800974c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009750:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009754:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009758:	429d      	cmp	r5, r3
 800975a:	bf08      	it	eq
 800975c:	4296      	cmpeq	r6, r2
 800975e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009762:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009766:	d202      	bcs.n	800976e <__aeabi_ddiv+0x6e>
 8009768:	085b      	lsrs	r3, r3, #1
 800976a:	ea4f 0232 	mov.w	r2, r2, rrx
 800976e:	1ab6      	subs	r6, r6, r2
 8009770:	eb65 0503 	sbc.w	r5, r5, r3
 8009774:	085b      	lsrs	r3, r3, #1
 8009776:	ea4f 0232 	mov.w	r2, r2, rrx
 800977a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800977e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8009782:	ebb6 0e02 	subs.w	lr, r6, r2
 8009786:	eb75 0e03 	sbcs.w	lr, r5, r3
 800978a:	bf22      	ittt	cs
 800978c:	1ab6      	subcs	r6, r6, r2
 800978e:	4675      	movcs	r5, lr
 8009790:	ea40 000c 	orrcs.w	r0, r0, ip
 8009794:	085b      	lsrs	r3, r3, #1
 8009796:	ea4f 0232 	mov.w	r2, r2, rrx
 800979a:	ebb6 0e02 	subs.w	lr, r6, r2
 800979e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80097a2:	bf22      	ittt	cs
 80097a4:	1ab6      	subcs	r6, r6, r2
 80097a6:	4675      	movcs	r5, lr
 80097a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80097ac:	085b      	lsrs	r3, r3, #1
 80097ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80097b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80097b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80097ba:	bf22      	ittt	cs
 80097bc:	1ab6      	subcs	r6, r6, r2
 80097be:	4675      	movcs	r5, lr
 80097c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80097c4:	085b      	lsrs	r3, r3, #1
 80097c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80097ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80097ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80097d2:	bf22      	ittt	cs
 80097d4:	1ab6      	subcs	r6, r6, r2
 80097d6:	4675      	movcs	r5, lr
 80097d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80097dc:	ea55 0e06 	orrs.w	lr, r5, r6
 80097e0:	d018      	beq.n	8009814 <__aeabi_ddiv+0x114>
 80097e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80097e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80097ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80097ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80097f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80097f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80097fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80097fe:	d1c0      	bne.n	8009782 <__aeabi_ddiv+0x82>
 8009800:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009804:	d10b      	bne.n	800981e <__aeabi_ddiv+0x11e>
 8009806:	ea41 0100 	orr.w	r1, r1, r0
 800980a:	f04f 0000 	mov.w	r0, #0
 800980e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009812:	e7b6      	b.n	8009782 <__aeabi_ddiv+0x82>
 8009814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009818:	bf04      	itt	eq
 800981a:	4301      	orreq	r1, r0
 800981c:	2000      	moveq	r0, #0
 800981e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009822:	bf88      	it	hi
 8009824:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009828:	f63f aeaf 	bhi.w	800958a <__aeabi_dmul+0xde>
 800982c:	ebb5 0c03 	subs.w	ip, r5, r3
 8009830:	bf04      	itt	eq
 8009832:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009836:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800983a:	f150 0000 	adcs.w	r0, r0, #0
 800983e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009842:	bd70      	pop	{r4, r5, r6, pc}
 8009844:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009848:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800984c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009850:	bfc2      	ittt	gt
 8009852:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009856:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800985a:	bd70      	popgt	{r4, r5, r6, pc}
 800985c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009860:	f04f 0e00 	mov.w	lr, #0
 8009864:	3c01      	subs	r4, #1
 8009866:	e690      	b.n	800958a <__aeabi_dmul+0xde>
 8009868:	ea45 0e06 	orr.w	lr, r5, r6
 800986c:	e68d      	b.n	800958a <__aeabi_dmul+0xde>
 800986e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009872:	ea94 0f0c 	teq	r4, ip
 8009876:	bf08      	it	eq
 8009878:	ea95 0f0c 	teqeq	r5, ip
 800987c:	f43f af3b 	beq.w	80096f6 <__aeabi_dmul+0x24a>
 8009880:	ea94 0f0c 	teq	r4, ip
 8009884:	d10a      	bne.n	800989c <__aeabi_ddiv+0x19c>
 8009886:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800988a:	f47f af34 	bne.w	80096f6 <__aeabi_dmul+0x24a>
 800988e:	ea95 0f0c 	teq	r5, ip
 8009892:	f47f af25 	bne.w	80096e0 <__aeabi_dmul+0x234>
 8009896:	4610      	mov	r0, r2
 8009898:	4619      	mov	r1, r3
 800989a:	e72c      	b.n	80096f6 <__aeabi_dmul+0x24a>
 800989c:	ea95 0f0c 	teq	r5, ip
 80098a0:	d106      	bne.n	80098b0 <__aeabi_ddiv+0x1b0>
 80098a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80098a6:	f43f aefd 	beq.w	80096a4 <__aeabi_dmul+0x1f8>
 80098aa:	4610      	mov	r0, r2
 80098ac:	4619      	mov	r1, r3
 80098ae:	e722      	b.n	80096f6 <__aeabi_dmul+0x24a>
 80098b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80098b4:	bf18      	it	ne
 80098b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80098ba:	f47f aec5 	bne.w	8009648 <__aeabi_dmul+0x19c>
 80098be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80098c2:	f47f af0d 	bne.w	80096e0 <__aeabi_dmul+0x234>
 80098c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80098ca:	f47f aeeb 	bne.w	80096a4 <__aeabi_dmul+0x1f8>
 80098ce:	e712      	b.n	80096f6 <__aeabi_dmul+0x24a>

080098d0 <__gedf2>:
 80098d0:	f04f 3cff 	mov.w	ip, #4294967295
 80098d4:	e006      	b.n	80098e4 <__cmpdf2+0x4>
 80098d6:	bf00      	nop

080098d8 <__ledf2>:
 80098d8:	f04f 0c01 	mov.w	ip, #1
 80098dc:	e002      	b.n	80098e4 <__cmpdf2+0x4>
 80098de:	bf00      	nop

080098e0 <__cmpdf2>:
 80098e0:	f04f 0c01 	mov.w	ip, #1
 80098e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80098e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80098ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80098f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80098f4:	bf18      	it	ne
 80098f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80098fa:	d01b      	beq.n	8009934 <__cmpdf2+0x54>
 80098fc:	b001      	add	sp, #4
 80098fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009902:	bf0c      	ite	eq
 8009904:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009908:	ea91 0f03 	teqne	r1, r3
 800990c:	bf02      	ittt	eq
 800990e:	ea90 0f02 	teqeq	r0, r2
 8009912:	2000      	moveq	r0, #0
 8009914:	4770      	bxeq	lr
 8009916:	f110 0f00 	cmn.w	r0, #0
 800991a:	ea91 0f03 	teq	r1, r3
 800991e:	bf58      	it	pl
 8009920:	4299      	cmppl	r1, r3
 8009922:	bf08      	it	eq
 8009924:	4290      	cmpeq	r0, r2
 8009926:	bf2c      	ite	cs
 8009928:	17d8      	asrcs	r0, r3, #31
 800992a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800992e:	f040 0001 	orr.w	r0, r0, #1
 8009932:	4770      	bx	lr
 8009934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800993c:	d102      	bne.n	8009944 <__cmpdf2+0x64>
 800993e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009942:	d107      	bne.n	8009954 <__cmpdf2+0x74>
 8009944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800994c:	d1d6      	bne.n	80098fc <__cmpdf2+0x1c>
 800994e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009952:	d0d3      	beq.n	80098fc <__cmpdf2+0x1c>
 8009954:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop

0800995c <__aeabi_cdrcmple>:
 800995c:	4684      	mov	ip, r0
 800995e:	4610      	mov	r0, r2
 8009960:	4662      	mov	r2, ip
 8009962:	468c      	mov	ip, r1
 8009964:	4619      	mov	r1, r3
 8009966:	4663      	mov	r3, ip
 8009968:	e000      	b.n	800996c <__aeabi_cdcmpeq>
 800996a:	bf00      	nop

0800996c <__aeabi_cdcmpeq>:
 800996c:	b501      	push	{r0, lr}
 800996e:	f7ff ffb7 	bl	80098e0 <__cmpdf2>
 8009972:	2800      	cmp	r0, #0
 8009974:	bf48      	it	mi
 8009976:	f110 0f00 	cmnmi.w	r0, #0
 800997a:	bd01      	pop	{r0, pc}

0800997c <__aeabi_dcmpeq>:
 800997c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009980:	f7ff fff4 	bl	800996c <__aeabi_cdcmpeq>
 8009984:	bf0c      	ite	eq
 8009986:	2001      	moveq	r0, #1
 8009988:	2000      	movne	r0, #0
 800998a:	f85d fb08 	ldr.w	pc, [sp], #8
 800998e:	bf00      	nop

08009990 <__aeabi_dcmplt>:
 8009990:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009994:	f7ff ffea 	bl	800996c <__aeabi_cdcmpeq>
 8009998:	bf34      	ite	cc
 800999a:	2001      	movcc	r0, #1
 800999c:	2000      	movcs	r0, #0
 800999e:	f85d fb08 	ldr.w	pc, [sp], #8
 80099a2:	bf00      	nop

080099a4 <__aeabi_dcmple>:
 80099a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80099a8:	f7ff ffe0 	bl	800996c <__aeabi_cdcmpeq>
 80099ac:	bf94      	ite	ls
 80099ae:	2001      	movls	r0, #1
 80099b0:	2000      	movhi	r0, #0
 80099b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80099b6:	bf00      	nop

080099b8 <__aeabi_dcmpge>:
 80099b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80099bc:	f7ff ffce 	bl	800995c <__aeabi_cdrcmple>
 80099c0:	bf94      	ite	ls
 80099c2:	2001      	movls	r0, #1
 80099c4:	2000      	movhi	r0, #0
 80099c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80099ca:	bf00      	nop

080099cc <__aeabi_dcmpgt>:
 80099cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80099d0:	f7ff ffc4 	bl	800995c <__aeabi_cdrcmple>
 80099d4:	bf34      	ite	cc
 80099d6:	2001      	movcc	r0, #1
 80099d8:	2000      	movcs	r0, #0
 80099da:	f85d fb08 	ldr.w	pc, [sp], #8
 80099de:	bf00      	nop

080099e0 <__aeabi_d2iz>:
 80099e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80099e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80099e8:	d215      	bcs.n	8009a16 <__aeabi_d2iz+0x36>
 80099ea:	d511      	bpl.n	8009a10 <__aeabi_d2iz+0x30>
 80099ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80099f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80099f4:	d912      	bls.n	8009a1c <__aeabi_d2iz+0x3c>
 80099f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80099fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009a02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009a06:	fa23 f002 	lsr.w	r0, r3, r2
 8009a0a:	bf18      	it	ne
 8009a0c:	4240      	negne	r0, r0
 8009a0e:	4770      	bx	lr
 8009a10:	f04f 0000 	mov.w	r0, #0
 8009a14:	4770      	bx	lr
 8009a16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009a1a:	d105      	bne.n	8009a28 <__aeabi_d2iz+0x48>
 8009a1c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009a20:	bf08      	it	eq
 8009a22:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009a26:	4770      	bx	lr
 8009a28:	f04f 0000 	mov.w	r0, #0
 8009a2c:	4770      	bx	lr
 8009a2e:	bf00      	nop

08009a30 <__aeabi_d2uiz>:
 8009a30:	004a      	lsls	r2, r1, #1
 8009a32:	d211      	bcs.n	8009a58 <__aeabi_d2uiz+0x28>
 8009a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009a38:	d211      	bcs.n	8009a5e <__aeabi_d2uiz+0x2e>
 8009a3a:	d50d      	bpl.n	8009a58 <__aeabi_d2uiz+0x28>
 8009a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009a44:	d40e      	bmi.n	8009a64 <__aeabi_d2uiz+0x34>
 8009a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009a52:	fa23 f002 	lsr.w	r0, r3, r2
 8009a56:	4770      	bx	lr
 8009a58:	f04f 0000 	mov.w	r0, #0
 8009a5c:	4770      	bx	lr
 8009a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009a62:	d102      	bne.n	8009a6a <__aeabi_d2uiz+0x3a>
 8009a64:	f04f 30ff 	mov.w	r0, #4294967295
 8009a68:	4770      	bx	lr
 8009a6a:	f04f 0000 	mov.w	r0, #0
 8009a6e:	4770      	bx	lr

08009a70 <__aeabi_uldivmod>:
 8009a70:	b94b      	cbnz	r3, 8009a86 <__aeabi_uldivmod+0x16>
 8009a72:	b942      	cbnz	r2, 8009a86 <__aeabi_uldivmod+0x16>
 8009a74:	2900      	cmp	r1, #0
 8009a76:	bf08      	it	eq
 8009a78:	2800      	cmpeq	r0, #0
 8009a7a:	d002      	beq.n	8009a82 <__aeabi_uldivmod+0x12>
 8009a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8009a80:	4608      	mov	r0, r1
 8009a82:	f7ff bb59 	b.w	8009138 <__aeabi_idiv0>
 8009a86:	b082      	sub	sp, #8
 8009a88:	46ec      	mov	ip, sp
 8009a8a:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009a8e:	f000 f81d 	bl	8009acc <__gnu_uldivmod_helper>
 8009a92:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009a96:	b002      	add	sp, #8
 8009a98:	bc0c      	pop	{r2, r3}
 8009a9a:	4770      	bx	lr

08009a9c <__gnu_ldivmod_helper>:
 8009a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa0:	4617      	mov	r7, r2
 8009aa2:	4680      	mov	r8, r0
 8009aa4:	4689      	mov	r9, r1
 8009aa6:	469a      	mov	sl, r3
 8009aa8:	9e08      	ldr	r6, [sp, #32]
 8009aaa:	f000 f827 	bl	8009afc <__divdi3>
 8009aae:	fba7 4500 	umull	r4, r5, r7, r0
 8009ab2:	fb07 f701 	mul.w	r7, r7, r1
 8009ab6:	fb00 720a 	mla	r2, r0, sl, r7
 8009aba:	4415      	add	r5, r2
 8009abc:	ebb8 0404 	subs.w	r4, r8, r4
 8009ac0:	eb69 0505 	sbc.w	r5, r9, r5
 8009ac4:	e9c6 4500 	strd	r4, r5, [r6]
 8009ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009acc <__gnu_uldivmod_helper>:
 8009acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ad0:	4617      	mov	r7, r2
 8009ad2:	4680      	mov	r8, r0
 8009ad4:	4689      	mov	r9, r1
 8009ad6:	461d      	mov	r5, r3
 8009ad8:	9e08      	ldr	r6, [sp, #32]
 8009ada:	f000 f9b9 	bl	8009e50 <__udivdi3>
 8009ade:	fb00 f305 	mul.w	r3, r0, r5
 8009ae2:	fba0 4507 	umull	r4, r5, r0, r7
 8009ae6:	fb07 3701 	mla	r7, r7, r1, r3
 8009aea:	443d      	add	r5, r7
 8009aec:	ebb8 0404 	subs.w	r4, r8, r4
 8009af0:	eb69 0505 	sbc.w	r5, r9, r5
 8009af4:	e9c6 4500 	strd	r4, r5, [r6]
 8009af8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009afc <__divdi3>:
 8009afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b00:	4244      	negs	r4, r0
 8009b02:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 8009b06:	2900      	cmp	r1, #0
 8009b08:	f04f 36ff 	mov.w	r6, #4294967295
 8009b0c:	bfa2      	ittt	ge
 8009b0e:	4604      	movge	r4, r0
 8009b10:	460d      	movge	r5, r1
 8009b12:	2600      	movge	r6, #0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	b085      	sub	sp, #20
 8009b18:	f2c0 80c7 	blt.w	8009caa <__divdi3+0x1ae>
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	46aa      	mov	sl, r5
 8009b20:	4694      	mov	ip, r2
 8009b22:	4619      	mov	r1, r3
 8009b24:	4690      	mov	r8, r2
 8009b26:	4627      	mov	r7, r4
 8009b28:	46a9      	mov	r9, r5
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d158      	bne.n	8009be0 <__divdi3+0xe4>
 8009b2e:	42aa      	cmp	r2, r5
 8009b30:	d96c      	bls.n	8009c0c <__divdi3+0x110>
 8009b32:	fab2 f382 	clz	r3, r2
 8009b36:	b15b      	cbz	r3, 8009b50 <__divdi3+0x54>
 8009b38:	f1c3 0220 	rsb	r2, r3, #32
 8009b3c:	fa05 f903 	lsl.w	r9, r5, r3
 8009b40:	fa24 f202 	lsr.w	r2, r4, r2
 8009b44:	fa0c f803 	lsl.w	r8, ip, r3
 8009b48:	ea42 0909 	orr.w	r9, r2, r9
 8009b4c:	fa04 f703 	lsl.w	r7, r4, r3
 8009b50:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009b54:	4648      	mov	r0, r9
 8009b56:	4621      	mov	r1, r4
 8009b58:	fa1f fa88 	uxth.w	sl, r8
 8009b5c:	f7ff f9b0 	bl	8008ec0 <__aeabi_uidiv>
 8009b60:	4621      	mov	r1, r4
 8009b62:	4683      	mov	fp, r0
 8009b64:	4648      	mov	r0, r9
 8009b66:	f7ff fad9 	bl	800911c <__aeabi_uidivmod>
 8009b6a:	0c3a      	lsrs	r2, r7, #16
 8009b6c:	fb0a f00b 	mul.w	r0, sl, fp
 8009b70:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009b74:	4288      	cmp	r0, r1
 8009b76:	d90b      	bls.n	8009b90 <__divdi3+0x94>
 8009b78:	eb11 0108 	adds.w	r1, r1, r8
 8009b7c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009b80:	d205      	bcs.n	8009b8e <__divdi3+0x92>
 8009b82:	4288      	cmp	r0, r1
 8009b84:	bf84      	itt	hi
 8009b86:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009b8a:	4441      	addhi	r1, r8
 8009b8c:	d800      	bhi.n	8009b90 <__divdi3+0x94>
 8009b8e:	469b      	mov	fp, r3
 8009b90:	ebc0 0901 	rsb	r9, r0, r1
 8009b94:	4621      	mov	r1, r4
 8009b96:	4648      	mov	r0, r9
 8009b98:	b2bf      	uxth	r7, r7
 8009b9a:	f7ff f991 	bl	8008ec0 <__aeabi_uidiv>
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	4648      	mov	r0, r9
 8009ba4:	f7ff faba 	bl	800911c <__aeabi_uidivmod>
 8009ba8:	fb0a fa05 	mul.w	sl, sl, r5
 8009bac:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009bb0:	458a      	cmp	sl, r1
 8009bb2:	d909      	bls.n	8009bc8 <__divdi3+0xcc>
 8009bb4:	eb11 0808 	adds.w	r8, r1, r8
 8009bb8:	f105 33ff 	add.w	r3, r5, #4294967295
 8009bbc:	d203      	bcs.n	8009bc6 <__divdi3+0xca>
 8009bbe:	45c2      	cmp	sl, r8
 8009bc0:	bf88      	it	hi
 8009bc2:	3d02      	subhi	r5, #2
 8009bc4:	d800      	bhi.n	8009bc8 <__divdi3+0xcc>
 8009bc6:	461d      	mov	r5, r3
 8009bc8:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 8009bcc:	2400      	movs	r4, #0
 8009bce:	4618      	mov	r0, r3
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	b116      	cbz	r6, 8009bda <__divdi3+0xde>
 8009bd4:	4240      	negs	r0, r0
 8009bd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009bda:	b005      	add	sp, #20
 8009bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be0:	42ab      	cmp	r3, r5
 8009be2:	bf84      	itt	hi
 8009be4:	2400      	movhi	r4, #0
 8009be6:	4623      	movhi	r3, r4
 8009be8:	d8f1      	bhi.n	8009bce <__divdi3+0xd2>
 8009bea:	fab1 f581 	clz	r5, r1
 8009bee:	2d00      	cmp	r5, #0
 8009bf0:	f040 80b5 	bne.w	8009d5e <__divdi3+0x262>
 8009bf4:	4551      	cmp	r1, sl
 8009bf6:	bf28      	it	cs
 8009bf8:	4282      	cmpcs	r2, r0
 8009bfa:	bf8c      	ite	hi
 8009bfc:	2400      	movhi	r4, #0
 8009bfe:	2401      	movls	r4, #1
 8009c00:	bf9c      	itt	ls
 8009c02:	2301      	movls	r3, #1
 8009c04:	462c      	movls	r4, r5
 8009c06:	d9e2      	bls.n	8009bce <__divdi3+0xd2>
 8009c08:	4623      	mov	r3, r4
 8009c0a:	e7e0      	b.n	8009bce <__divdi3+0xd2>
 8009c0c:	b922      	cbnz	r2, 8009c18 <__divdi3+0x11c>
 8009c0e:	4611      	mov	r1, r2
 8009c10:	2001      	movs	r0, #1
 8009c12:	f7ff f955 	bl	8008ec0 <__aeabi_uidiv>
 8009c16:	4680      	mov	r8, r0
 8009c18:	fab8 f388 	clz	r3, r8
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d149      	bne.n	8009cb4 <__divdi3+0x1b8>
 8009c20:	ebc8 0909 	rsb	r9, r8, r9
 8009c24:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009c28:	fa1f fa88 	uxth.w	sl, r8
 8009c2c:	2401      	movs	r4, #1
 8009c2e:	4629      	mov	r1, r5
 8009c30:	4648      	mov	r0, r9
 8009c32:	f7ff f945 	bl	8008ec0 <__aeabi_uidiv>
 8009c36:	4629      	mov	r1, r5
 8009c38:	4683      	mov	fp, r0
 8009c3a:	4648      	mov	r0, r9
 8009c3c:	f7ff fa6e 	bl	800911c <__aeabi_uidivmod>
 8009c40:	0c3a      	lsrs	r2, r7, #16
 8009c42:	fb0a f00b 	mul.w	r0, sl, fp
 8009c46:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009c4a:	4288      	cmp	r0, r1
 8009c4c:	d90c      	bls.n	8009c68 <__divdi3+0x16c>
 8009c4e:	eb11 0108 	adds.w	r1, r1, r8
 8009c52:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009c56:	f080 80f2 	bcs.w	8009e3e <__divdi3+0x342>
 8009c5a:	4288      	cmp	r0, r1
 8009c5c:	bf84      	itt	hi
 8009c5e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009c62:	4441      	addhi	r1, r8
 8009c64:	f240 80eb 	bls.w	8009e3e <__divdi3+0x342>
 8009c68:	1a0a      	subs	r2, r1, r0
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	4610      	mov	r0, r2
 8009c6e:	9201      	str	r2, [sp, #4]
 8009c70:	f7ff f926 	bl	8008ec0 <__aeabi_uidiv>
 8009c74:	9a01      	ldr	r2, [sp, #4]
 8009c76:	4629      	mov	r1, r5
 8009c78:	b2bf      	uxth	r7, r7
 8009c7a:	4681      	mov	r9, r0
 8009c7c:	4610      	mov	r0, r2
 8009c7e:	f7ff fa4d 	bl	800911c <__aeabi_uidivmod>
 8009c82:	fb0a fa09 	mul.w	sl, sl, r9
 8009c86:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009c8a:	458a      	cmp	sl, r1
 8009c8c:	d90a      	bls.n	8009ca4 <__divdi3+0x1a8>
 8009c8e:	eb11 0808 	adds.w	r8, r1, r8
 8009c92:	f109 33ff 	add.w	r3, r9, #4294967295
 8009c96:	d204      	bcs.n	8009ca2 <__divdi3+0x1a6>
 8009c98:	45c2      	cmp	sl, r8
 8009c9a:	bf88      	it	hi
 8009c9c:	f1a9 0902 	subhi.w	r9, r9, #2
 8009ca0:	d800      	bhi.n	8009ca4 <__divdi3+0x1a8>
 8009ca2:	4699      	mov	r9, r3
 8009ca4:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009ca8:	e791      	b.n	8009bce <__divdi3+0xd2>
 8009caa:	43f6      	mvns	r6, r6
 8009cac:	4252      	negs	r2, r2
 8009cae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009cb2:	e733      	b.n	8009b1c <__divdi3+0x20>
 8009cb4:	fa08 f803 	lsl.w	r8, r8, r3
 8009cb8:	f1c3 0b20 	rsb	fp, r3, #32
 8009cbc:	fa29 f40b 	lsr.w	r4, r9, fp
 8009cc0:	fa09 f903 	lsl.w	r9, r9, r3
 8009cc4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009cc8:	4620      	mov	r0, r4
 8009cca:	4629      	mov	r1, r5
 8009ccc:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009cd0:	409f      	lsls	r7, r3
 8009cd2:	f7ff f8f5 	bl	8008ec0 <__aeabi_uidiv>
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	fa1f fa88 	uxth.w	sl, r8
 8009cdc:	ea4b 0b09 	orr.w	fp, fp, r9
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	9201      	str	r2, [sp, #4]
 8009ce6:	f7ff fa19 	bl	800911c <__aeabi_uidivmod>
 8009cea:	9a01      	ldr	r2, [sp, #4]
 8009cec:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009cf0:	fb0a f002 	mul.w	r0, sl, r2
 8009cf4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009cf8:	4288      	cmp	r0, r1
 8009cfa:	d90b      	bls.n	8009d14 <__divdi3+0x218>
 8009cfc:	eb11 0108 	adds.w	r1, r1, r8
 8009d00:	f102 33ff 	add.w	r3, r2, #4294967295
 8009d04:	f080 80a1 	bcs.w	8009e4a <__divdi3+0x34e>
 8009d08:	4288      	cmp	r0, r1
 8009d0a:	bf84      	itt	hi
 8009d0c:	3a02      	subhi	r2, #2
 8009d0e:	4441      	addhi	r1, r8
 8009d10:	f240 809b 	bls.w	8009e4a <__divdi3+0x34e>
 8009d14:	ebc0 0901 	rsb	r9, r0, r1
 8009d18:	4629      	mov	r1, r5
 8009d1a:	4648      	mov	r0, r9
 8009d1c:	9201      	str	r2, [sp, #4]
 8009d1e:	f7ff f8cf 	bl	8008ec0 <__aeabi_uidiv>
 8009d22:	4629      	mov	r1, r5
 8009d24:	fa1f fb8b 	uxth.w	fp, fp
 8009d28:	4604      	mov	r4, r0
 8009d2a:	4648      	mov	r0, r9
 8009d2c:	f7ff f9f6 	bl	800911c <__aeabi_uidivmod>
 8009d30:	9a01      	ldr	r2, [sp, #4]
 8009d32:	fb0a f904 	mul.w	r9, sl, r4
 8009d36:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 8009d3a:	4589      	cmp	r9, r1
 8009d3c:	d90a      	bls.n	8009d54 <__divdi3+0x258>
 8009d3e:	eb11 0108 	adds.w	r1, r1, r8
 8009d42:	f104 33ff 	add.w	r3, r4, #4294967295
 8009d46:	d204      	bcs.n	8009d52 <__divdi3+0x256>
 8009d48:	4589      	cmp	r9, r1
 8009d4a:	bf84      	itt	hi
 8009d4c:	3c02      	subhi	r4, #2
 8009d4e:	4441      	addhi	r1, r8
 8009d50:	d800      	bhi.n	8009d54 <__divdi3+0x258>
 8009d52:	461c      	mov	r4, r3
 8009d54:	ebc9 0901 	rsb	r9, r9, r1
 8009d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009d5c:	e767      	b.n	8009c2e <__divdi3+0x132>
 8009d5e:	f1c5 0320 	rsb	r3, r5, #32
 8009d62:	40a9      	lsls	r1, r5
 8009d64:	fa22 f803 	lsr.w	r8, r2, r3
 8009d68:	fa2a fb03 	lsr.w	fp, sl, r3
 8009d6c:	ea48 0801 	orr.w	r8, r8, r1
 8009d70:	fa20 f303 	lsr.w	r3, r0, r3
 8009d74:	fa0a fa05 	lsl.w	sl, sl, r5
 8009d78:	4658      	mov	r0, fp
 8009d7a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009d7e:	fa02 fc05 	lsl.w	ip, r2, r5
 8009d82:	4649      	mov	r1, r9
 8009d84:	ea43 0a0a 	orr.w	sl, r3, sl
 8009d88:	f8cd c00c 	str.w	ip, [sp, #12]
 8009d8c:	f7ff f898 	bl	8008ec0 <__aeabi_uidiv>
 8009d90:	4649      	mov	r1, r9
 8009d92:	4604      	mov	r4, r0
 8009d94:	4658      	mov	r0, fp
 8009d96:	f7ff f9c1 	bl	800911c <__aeabi_uidivmod>
 8009d9a:	fa1f f288 	uxth.w	r2, r8
 8009d9e:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 8009da2:	fb02 f004 	mul.w	r0, r2, r4
 8009da6:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8009daa:	4570      	cmp	r0, lr
 8009dac:	d909      	bls.n	8009dc2 <__divdi3+0x2c6>
 8009dae:	eb1e 0e08 	adds.w	lr, lr, r8
 8009db2:	f104 31ff 	add.w	r1, r4, #4294967295
 8009db6:	d246      	bcs.n	8009e46 <__divdi3+0x34a>
 8009db8:	4570      	cmp	r0, lr
 8009dba:	bf84      	itt	hi
 8009dbc:	3c02      	subhi	r4, #2
 8009dbe:	44c6      	addhi	lr, r8
 8009dc0:	d941      	bls.n	8009e46 <__divdi3+0x34a>
 8009dc2:	ebc0 0c0e 	rsb	ip, r0, lr
 8009dc6:	4649      	mov	r1, r9
 8009dc8:	4660      	mov	r0, ip
 8009dca:	9201      	str	r2, [sp, #4]
 8009dcc:	f8cd c008 	str.w	ip, [sp, #8]
 8009dd0:	f7ff f876 	bl	8008ec0 <__aeabi_uidiv>
 8009dd4:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009dd8:	4649      	mov	r1, r9
 8009dda:	fa1f fa8a 	uxth.w	sl, sl
 8009dde:	4683      	mov	fp, r0
 8009de0:	4660      	mov	r0, ip
 8009de2:	f7ff f99b 	bl	800911c <__aeabi_uidivmod>
 8009de6:	9a01      	ldr	r2, [sp, #4]
 8009de8:	fb02 f20b 	mul.w	r2, r2, fp
 8009dec:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 8009df0:	428a      	cmp	r2, r1
 8009df2:	d90a      	bls.n	8009e0a <__divdi3+0x30e>
 8009df4:	eb11 0108 	adds.w	r1, r1, r8
 8009df8:	f10b 30ff 	add.w	r0, fp, #4294967295
 8009dfc:	d221      	bcs.n	8009e42 <__divdi3+0x346>
 8009dfe:	428a      	cmp	r2, r1
 8009e00:	bf84      	itt	hi
 8009e02:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009e06:	4441      	addhi	r1, r8
 8009e08:	d91b      	bls.n	8009e42 <__divdi3+0x346>
 8009e0a:	9803      	ldr	r0, [sp, #12]
 8009e0c:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 8009e10:	1a89      	subs	r1, r1, r2
 8009e12:	fbab 2300 	umull	r2, r3, fp, r0
 8009e16:	4299      	cmp	r1, r3
 8009e18:	d30d      	bcc.n	8009e36 <__divdi3+0x33a>
 8009e1a:	bf14      	ite	ne
 8009e1c:	2300      	movne	r3, #0
 8009e1e:	2301      	moveq	r3, #1
 8009e20:	fa07 f405 	lsl.w	r4, r7, r5
 8009e24:	4294      	cmp	r4, r2
 8009e26:	bf2c      	ite	cs
 8009e28:	2400      	movcs	r4, #0
 8009e2a:	f003 0401 	andcc.w	r4, r3, #1
 8009e2e:	465b      	mov	r3, fp
 8009e30:	2c00      	cmp	r4, #0
 8009e32:	f43f aecc 	beq.w	8009bce <__divdi3+0xd2>
 8009e36:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009e3a:	2400      	movs	r4, #0
 8009e3c:	e6c7      	b.n	8009bce <__divdi3+0xd2>
 8009e3e:	469b      	mov	fp, r3
 8009e40:	e712      	b.n	8009c68 <__divdi3+0x16c>
 8009e42:	4683      	mov	fp, r0
 8009e44:	e7e1      	b.n	8009e0a <__divdi3+0x30e>
 8009e46:	460c      	mov	r4, r1
 8009e48:	e7bb      	b.n	8009dc2 <__divdi3+0x2c6>
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	e762      	b.n	8009d14 <__divdi3+0x218>
 8009e4e:	bf00      	nop

08009e50 <__udivdi3>:
 8009e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	4606      	mov	r6, r0
 8009e56:	b083      	sub	sp, #12
 8009e58:	460d      	mov	r5, r1
 8009e5a:	4614      	mov	r4, r2
 8009e5c:	4607      	mov	r7, r0
 8009e5e:	4688      	mov	r8, r1
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d151      	bne.n	8009f08 <__udivdi3+0xb8>
 8009e64:	428a      	cmp	r2, r1
 8009e66:	d964      	bls.n	8009f32 <__udivdi3+0xe2>
 8009e68:	fab2 f382 	clz	r3, r2
 8009e6c:	b15b      	cbz	r3, 8009e86 <__udivdi3+0x36>
 8009e6e:	f1c3 0820 	rsb	r8, r3, #32
 8009e72:	fa01 f503 	lsl.w	r5, r1, r3
 8009e76:	fa20 f808 	lsr.w	r8, r0, r8
 8009e7a:	fa02 f403 	lsl.w	r4, r2, r3
 8009e7e:	ea48 0805 	orr.w	r8, r8, r5
 8009e82:	fa00 f703 	lsl.w	r7, r0, r3
 8009e86:	0c25      	lsrs	r5, r4, #16
 8009e88:	4640      	mov	r0, r8
 8009e8a:	4629      	mov	r1, r5
 8009e8c:	fa1f fa84 	uxth.w	sl, r4
 8009e90:	f7ff f816 	bl	8008ec0 <__aeabi_uidiv>
 8009e94:	4629      	mov	r1, r5
 8009e96:	4681      	mov	r9, r0
 8009e98:	4640      	mov	r0, r8
 8009e9a:	f7ff f93f 	bl	800911c <__aeabi_uidivmod>
 8009e9e:	0c3b      	lsrs	r3, r7, #16
 8009ea0:	fb0a f009 	mul.w	r0, sl, r9
 8009ea4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009ea8:	4288      	cmp	r0, r1
 8009eaa:	d90a      	bls.n	8009ec2 <__udivdi3+0x72>
 8009eac:	1909      	adds	r1, r1, r4
 8009eae:	f109 32ff 	add.w	r2, r9, #4294967295
 8009eb2:	d205      	bcs.n	8009ec0 <__udivdi3+0x70>
 8009eb4:	4288      	cmp	r0, r1
 8009eb6:	bf84      	itt	hi
 8009eb8:	f1a9 0902 	subhi.w	r9, r9, #2
 8009ebc:	1909      	addhi	r1, r1, r4
 8009ebe:	d800      	bhi.n	8009ec2 <__udivdi3+0x72>
 8009ec0:	4691      	mov	r9, r2
 8009ec2:	ebc0 0801 	rsb	r8, r0, r1
 8009ec6:	4629      	mov	r1, r5
 8009ec8:	4640      	mov	r0, r8
 8009eca:	b2bf      	uxth	r7, r7
 8009ecc:	f7fe fff8 	bl	8008ec0 <__aeabi_uidiv>
 8009ed0:	4629      	mov	r1, r5
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	4640      	mov	r0, r8
 8009ed6:	f7ff f921 	bl	800911c <__aeabi_uidivmod>
 8009eda:	fb0a fa06 	mul.w	sl, sl, r6
 8009ede:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009ee2:	458a      	cmp	sl, r1
 8009ee4:	d909      	bls.n	8009efa <__udivdi3+0xaa>
 8009ee6:	190c      	adds	r4, r1, r4
 8009ee8:	f106 33ff 	add.w	r3, r6, #4294967295
 8009eec:	f080 8119 	bcs.w	800a122 <__udivdi3+0x2d2>
 8009ef0:	45a2      	cmp	sl, r4
 8009ef2:	bf88      	it	hi
 8009ef4:	3e02      	subhi	r6, #2
 8009ef6:	f240 8114 	bls.w	800a122 <__udivdi3+0x2d2>
 8009efa:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 8009efe:	2600      	movs	r6, #0
 8009f00:	4631      	mov	r1, r6
 8009f02:	b003      	add	sp, #12
 8009f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f08:	428b      	cmp	r3, r1
 8009f0a:	bf84      	itt	hi
 8009f0c:	2600      	movhi	r6, #0
 8009f0e:	4630      	movhi	r0, r6
 8009f10:	d8f6      	bhi.n	8009f00 <__udivdi3+0xb0>
 8009f12:	fab3 f483 	clz	r4, r3
 8009f16:	2c00      	cmp	r4, #0
 8009f18:	d15a      	bne.n	8009fd0 <__udivdi3+0x180>
 8009f1a:	428b      	cmp	r3, r1
 8009f1c:	bf28      	it	cs
 8009f1e:	42b2      	cmpcs	r2, r6
 8009f20:	bf8c      	ite	hi
 8009f22:	2600      	movhi	r6, #0
 8009f24:	2601      	movls	r6, #1
 8009f26:	bf9c      	itt	ls
 8009f28:	2001      	movls	r0, #1
 8009f2a:	4626      	movls	r6, r4
 8009f2c:	d9e8      	bls.n	8009f00 <__udivdi3+0xb0>
 8009f2e:	4630      	mov	r0, r6
 8009f30:	e7e6      	b.n	8009f00 <__udivdi3+0xb0>
 8009f32:	b922      	cbnz	r2, 8009f3e <__udivdi3+0xee>
 8009f34:	4611      	mov	r1, r2
 8009f36:	2001      	movs	r0, #1
 8009f38:	f7fe ffc2 	bl	8008ec0 <__aeabi_uidiv>
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	fab4 f384 	clz	r3, r4
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f040 80a2 	bne.w	800a08c <__udivdi3+0x23c>
 8009f48:	1b2d      	subs	r5, r5, r4
 8009f4a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009f4e:	fa1f fa84 	uxth.w	sl, r4
 8009f52:	2601      	movs	r6, #1
 8009f54:	4641      	mov	r1, r8
 8009f56:	4628      	mov	r0, r5
 8009f58:	f7fe ffb2 	bl	8008ec0 <__aeabi_uidiv>
 8009f5c:	4641      	mov	r1, r8
 8009f5e:	4681      	mov	r9, r0
 8009f60:	4628      	mov	r0, r5
 8009f62:	f7ff f8db 	bl	800911c <__aeabi_uidivmod>
 8009f66:	0c3b      	lsrs	r3, r7, #16
 8009f68:	fb0a f009 	mul.w	r0, sl, r9
 8009f6c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009f70:	4288      	cmp	r0, r1
 8009f72:	d90b      	bls.n	8009f8c <__udivdi3+0x13c>
 8009f74:	1909      	adds	r1, r1, r4
 8009f76:	f109 32ff 	add.w	r2, r9, #4294967295
 8009f7a:	f080 80d4 	bcs.w	800a126 <__udivdi3+0x2d6>
 8009f7e:	4288      	cmp	r0, r1
 8009f80:	bf84      	itt	hi
 8009f82:	f1a9 0902 	subhi.w	r9, r9, #2
 8009f86:	1909      	addhi	r1, r1, r4
 8009f88:	f240 80cd 	bls.w	800a126 <__udivdi3+0x2d6>
 8009f8c:	ebc0 0b01 	rsb	fp, r0, r1
 8009f90:	4641      	mov	r1, r8
 8009f92:	4658      	mov	r0, fp
 8009f94:	b2bf      	uxth	r7, r7
 8009f96:	f7fe ff93 	bl	8008ec0 <__aeabi_uidiv>
 8009f9a:	4641      	mov	r1, r8
 8009f9c:	4605      	mov	r5, r0
 8009f9e:	4658      	mov	r0, fp
 8009fa0:	f7ff f8bc 	bl	800911c <__aeabi_uidivmod>
 8009fa4:	fb0a fa05 	mul.w	sl, sl, r5
 8009fa8:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009fac:	458a      	cmp	sl, r1
 8009fae:	d909      	bls.n	8009fc4 <__udivdi3+0x174>
 8009fb0:	190c      	adds	r4, r1, r4
 8009fb2:	f105 33ff 	add.w	r3, r5, #4294967295
 8009fb6:	f080 80b8 	bcs.w	800a12a <__udivdi3+0x2da>
 8009fba:	45a2      	cmp	sl, r4
 8009fbc:	bf88      	it	hi
 8009fbe:	3d02      	subhi	r5, #2
 8009fc0:	f240 80b3 	bls.w	800a12a <__udivdi3+0x2da>
 8009fc4:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 8009fc8:	4631      	mov	r1, r6
 8009fca:	b003      	add	sp, #12
 8009fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd0:	f1c4 0120 	rsb	r1, r4, #32
 8009fd4:	40a3      	lsls	r3, r4
 8009fd6:	fa22 f801 	lsr.w	r8, r2, r1
 8009fda:	fa25 f701 	lsr.w	r7, r5, r1
 8009fde:	ea48 0803 	orr.w	r8, r8, r3
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	fa26 f301 	lsr.w	r3, r6, r1
 8009fe8:	40a5      	lsls	r5, r4
 8009fea:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009fee:	40a2      	lsls	r2, r4
 8009ff0:	4649      	mov	r1, r9
 8009ff2:	9201      	str	r2, [sp, #4]
 8009ff4:	431d      	orrs	r5, r3
 8009ff6:	f7fe ff63 	bl	8008ec0 <__aeabi_uidiv>
 8009ffa:	4649      	mov	r1, r9
 8009ffc:	4683      	mov	fp, r0
 8009ffe:	4638      	mov	r0, r7
 800a000:	f7ff f88c 	bl	800911c <__aeabi_uidivmod>
 800a004:	fa1f f288 	uxth.w	r2, r8
 800a008:	0c2f      	lsrs	r7, r5, #16
 800a00a:	fb02 f00b 	mul.w	r0, r2, fp
 800a00e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a012:	42b8      	cmp	r0, r7
 800a014:	d906      	bls.n	800a024 <__udivdi3+0x1d4>
 800a016:	eb17 0708 	adds.w	r7, r7, r8
 800a01a:	f10b 31ff 	add.w	r1, fp, #4294967295
 800a01e:	f0c0 808d 	bcc.w	800a13c <__udivdi3+0x2ec>
 800a022:	468b      	mov	fp, r1
 800a024:	1a3f      	subs	r7, r7, r0
 800a026:	4649      	mov	r1, r9
 800a028:	4638      	mov	r0, r7
 800a02a:	9200      	str	r2, [sp, #0]
 800a02c:	f7fe ff48 	bl	8008ec0 <__aeabi_uidiv>
 800a030:	4649      	mov	r1, r9
 800a032:	b2ad      	uxth	r5, r5
 800a034:	4682      	mov	sl, r0
 800a036:	4638      	mov	r0, r7
 800a038:	f7ff f870 	bl	800911c <__aeabi_uidivmod>
 800a03c:	9a00      	ldr	r2, [sp, #0]
 800a03e:	fb02 f20a 	mul.w	r2, r2, sl
 800a042:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800a046:	428a      	cmp	r2, r1
 800a048:	d905      	bls.n	800a056 <__udivdi3+0x206>
 800a04a:	eb11 0108 	adds.w	r1, r1, r8
 800a04e:	f10a 30ff 	add.w	r0, sl, #4294967295
 800a052:	d36c      	bcc.n	800a12e <__udivdi3+0x2de>
 800a054:	4682      	mov	sl, r0
 800a056:	9d01      	ldr	r5, [sp, #4]
 800a058:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800a05c:	1a89      	subs	r1, r1, r2
 800a05e:	fba0 2305 	umull	r2, r3, r0, r5
 800a062:	4299      	cmp	r1, r3
 800a064:	d30c      	bcc.n	800a080 <__udivdi3+0x230>
 800a066:	fa06 f604 	lsl.w	r6, r6, r4
 800a06a:	bf14      	ite	ne
 800a06c:	2100      	movne	r1, #0
 800a06e:	2101      	moveq	r1, #1
 800a070:	4296      	cmp	r6, r2
 800a072:	bf2c      	ite	cs
 800a074:	2600      	movcs	r6, #0
 800a076:	f001 0601 	andcc.w	r6, r1, #1
 800a07a:	2e00      	cmp	r6, #0
 800a07c:	f43f af40 	beq.w	8009f00 <__udivdi3+0xb0>
 800a080:	2600      	movs	r6, #0
 800a082:	3801      	subs	r0, #1
 800a084:	4631      	mov	r1, r6
 800a086:	b003      	add	sp, #12
 800a088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a08c:	409c      	lsls	r4, r3
 800a08e:	f1c3 0920 	rsb	r9, r3, #32
 800a092:	fa25 fa09 	lsr.w	sl, r5, r9
 800a096:	fa06 f703 	lsl.w	r7, r6, r3
 800a09a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a09e:	4650      	mov	r0, sl
 800a0a0:	4641      	mov	r1, r8
 800a0a2:	409d      	lsls	r5, r3
 800a0a4:	f7fe ff0c 	bl	8008ec0 <__aeabi_uidiv>
 800a0a8:	4641      	mov	r1, r8
 800a0aa:	fa26 f909 	lsr.w	r9, r6, r9
 800a0ae:	ea49 0905 	orr.w	r9, r9, r5
 800a0b2:	4683      	mov	fp, r0
 800a0b4:	4650      	mov	r0, sl
 800a0b6:	f7ff f831 	bl	800911c <__aeabi_uidivmod>
 800a0ba:	fa1f fa84 	uxth.w	sl, r4
 800a0be:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800a0c2:	fb0a f00b 	mul.w	r0, sl, fp
 800a0c6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a0ca:	4288      	cmp	r0, r1
 800a0cc:	d909      	bls.n	800a0e2 <__udivdi3+0x292>
 800a0ce:	1909      	adds	r1, r1, r4
 800a0d0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a0d4:	d23a      	bcs.n	800a14c <__udivdi3+0x2fc>
 800a0d6:	4288      	cmp	r0, r1
 800a0d8:	bf84      	itt	hi
 800a0da:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a0de:	1909      	addhi	r1, r1, r4
 800a0e0:	d934      	bls.n	800a14c <__udivdi3+0x2fc>
 800a0e2:	1a0d      	subs	r5, r1, r0
 800a0e4:	4641      	mov	r1, r8
 800a0e6:	4628      	mov	r0, r5
 800a0e8:	fa1f f989 	uxth.w	r9, r9
 800a0ec:	f7fe fee8 	bl	8008ec0 <__aeabi_uidiv>
 800a0f0:	4641      	mov	r1, r8
 800a0f2:	4606      	mov	r6, r0
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	f7ff f811 	bl	800911c <__aeabi_uidivmod>
 800a0fa:	fb0a f506 	mul.w	r5, sl, r6
 800a0fe:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800a102:	428d      	cmp	r5, r1
 800a104:	d909      	bls.n	800a11a <__udivdi3+0x2ca>
 800a106:	1909      	adds	r1, r1, r4
 800a108:	f106 33ff 	add.w	r3, r6, #4294967295
 800a10c:	d204      	bcs.n	800a118 <__udivdi3+0x2c8>
 800a10e:	428d      	cmp	r5, r1
 800a110:	bf84      	itt	hi
 800a112:	3e02      	subhi	r6, #2
 800a114:	1909      	addhi	r1, r1, r4
 800a116:	d800      	bhi.n	800a11a <__udivdi3+0x2ca>
 800a118:	461e      	mov	r6, r3
 800a11a:	1b4d      	subs	r5, r1, r5
 800a11c:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800a120:	e718      	b.n	8009f54 <__udivdi3+0x104>
 800a122:	461e      	mov	r6, r3
 800a124:	e6e9      	b.n	8009efa <__udivdi3+0xaa>
 800a126:	4691      	mov	r9, r2
 800a128:	e730      	b.n	8009f8c <__udivdi3+0x13c>
 800a12a:	461d      	mov	r5, r3
 800a12c:	e74a      	b.n	8009fc4 <__udivdi3+0x174>
 800a12e:	428a      	cmp	r2, r1
 800a130:	bf84      	itt	hi
 800a132:	f1aa 0a02 	subhi.w	sl, sl, #2
 800a136:	4441      	addhi	r1, r8
 800a138:	d88d      	bhi.n	800a056 <__udivdi3+0x206>
 800a13a:	e78b      	b.n	800a054 <__udivdi3+0x204>
 800a13c:	42b8      	cmp	r0, r7
 800a13e:	bf84      	itt	hi
 800a140:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a144:	4447      	addhi	r7, r8
 800a146:	f63f af6d 	bhi.w	800a024 <__udivdi3+0x1d4>
 800a14a:	e76a      	b.n	800a022 <__udivdi3+0x1d2>
 800a14c:	469b      	mov	fp, r3
 800a14e:	e7c8      	b.n	800a0e2 <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800a150 <.ARM.exidx>:
 800a150:	7ffff9ac 	svcvc	0x00fff9ac
 800a154:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800a158 <__RO_BASE__>:
 800a158:	0800a54c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp, pc}
 800a15c:	0800a550 	stmdaeq	r0, {r4, r6, r8, sl, sp, pc}
 800a160:	0800a554 	stmdaeq	r0, {r2, r4, r6, r8, sl, sp, pc}
 800a164:	0800a558 	stmdaeq	r0, {r3, r4, r6, r8, sl, sp, pc}
 800a168:	0800a55c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, sp, pc}
 800a16c:	0800a560 	stmdaeq	r0, {r5, r6, r8, sl, sp, pc}
 800a170:	0800a564 	stmdaeq	r0, {r2, r5, r6, r8, sl, sp, pc}
 800a174:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}

0800a178 <_global_impure_ptr>:
 800a178:	20000004 	andcs	r0, r0, r4

0800a17c <blanks.6752>:
 800a17c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a180:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a184:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a188:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a18c <zeroes.6753>:
 800a18c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a190:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a194:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a198:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a19c:	00000000 	andeq	r0, r0, r0

0800a1a0 <p05.5301>:
 800a1a0:	00000005 	andeq	r0, r0, r5
 800a1a4:	00000019 	andeq	r0, r0, r9, lsl r0
 800a1a8:	0000007d 	andeq	r0, r0, sp, ror r0
 800a1ac:	00000000 	andeq	r0, r0, r0

0800a1b0 <__mprec_tens>:
 800a1b0:	00000000 	andeq	r0, r0, r0
 800a1b4:	3ff00000 	svccc	0x00f00000	; IMB
 800a1b8:	00000000 	andeq	r0, r0, r0
 800a1bc:	40240000 	eormi	r0, r4, r0
 800a1c0:	00000000 	andeq	r0, r0, r0
 800a1c4:	40590000 	subsmi	r0, r9, r0
 800a1c8:	00000000 	andeq	r0, r0, r0
 800a1cc:	408f4000 	addmi	r4, pc, r0
 800a1d0:	00000000 	andeq	r0, r0, r0
 800a1d4:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800a1d8:	00000000 	andeq	r0, r0, r0
 800a1dc:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800a1e0:	00000000 	andeq	r0, r0, r0
 800a1e4:	412e8480 	smlawbmi	lr, r0, r4, r8
 800a1e8:	00000000 	andeq	r0, r0, r0
 800a1ec:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800a1f0:	00000000 	andeq	r0, r0, r0
 800a1f4:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800a1f8:	00000000 	andeq	r0, r0, r0
 800a1fc:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800a200:	20000000 	andcs	r0, r0, r0
 800a204:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800a208:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800a20c:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800a210:	a2000000 	andge	r0, r0, #0
 800a214:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800a218:	e5400000 	strb	r0, [r0, #-0]
 800a21c:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800a220:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800a224:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800a228:	26340000 	ldrtcs	r0, [r4], -r0
 800a22c:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a230:	37e08000 	strbcc	r8, [r0, r0]!
 800a234:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a238:	85d8a000 	ldrbhi	sl, [r8]
 800a23c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a240:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a244:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a248:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a24c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a250:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a254:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a258:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a25c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a260:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a264:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a268:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a26c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a270:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a274:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a278 <__mprec_tinytens>:
 800a278:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a27c:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a280:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a284:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a288:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a28c:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a290:	cf8c979d 	svcgt	0x008c979d
 800a294:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a298:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a29c:	0ac80628 	beq	720bb44 <__RW_SIZE__+0x720b5c4>

0800a2a0 <__mprec_bigtens>:
 800a2a0:	37e08000 	strbcc	r8, [r0, r0]!
 800a2a4:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a2a8:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a2ac:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a2b0:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a2b4:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a2b8:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a2bc:	5a827748 	bpl	60a7fe4 <__RW_SIZE__+0x60a7a64>
 800a2c0:	7f73bf3c 	svcvc	0x0073bf3c
 800a2c4:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a2c8 <blanks.6696>:
 800a2c8:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a2cc:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a2d0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a2d4:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a2d8 <zeroes.6697>:
 800a2d8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2dc:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2e0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2e4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a2e8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 800a2ec:	6e492072 	mcrvs	0, 2, r2, cr9, cr2, {3}
 800a2f0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 800a2f4:	20747075 	rsbscs	r7, r4, r5, ror r0
 800a2f8:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0xfffffaac
 800a2fc:	0000000a 	andeq	r0, r0, sl
 800a300:	3d59454b 	cfldr64cc	mvdx4, [r9, #-300]	; 0xfffffed4
 800a304:	000a6425 	andeq	r6, sl, r5, lsr #8
 800a308:	44205852 	strtmi	r5, [r0], #-2130	; 0xfffff7ae
 800a30c:	3d617461 	cfstrdcc	mvd7, [r1, #-388]!	; 0xfffffe7c
 800a310:	000a6325 	andeq	r6, sl, r5, lsr #6
 800a314:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800a318:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800a31c:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800a320:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800a324:	0000000a 	andeq	r0, r0, sl
 800a328:	61766e49 	cmnvs	r6, r9, asr #28
 800a32c:	5f64696c 	svcpl	0x0064696c
 800a330:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a334:	6f697470 	svcvs	0x00697470
 800a338:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800a33c:	000a2164 	andeq	r2, sl, r4, ror #2
 800a340:	61766e49 	cmnvs	r6, r9, asr #28
 800a344:	5f64696c 	svcpl	0x0064696c
 800a348:	3a525349 	bcc	949f074 <__RO_LIMIT__+0x1494a9c>
 800a34c:	21642520 	cmncs	r4, r0, lsr #10
 800a350:	0000000a 	andeq	r0, r0, sl
 800a354:	21494d4e 	cmpcs	r9, lr, asr #26
 800a358:	0000000a 	andeq	r0, r0, sl
 800a35c:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800a360:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800a364:	0a21746c 	beq	886751c <__RO_LIMIT__+0x85cf44>
 800a368:	00000000 	andeq	r0, r0, r0
 800a36c:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800a370:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800a374:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800a378:	303d294e 	eorscc	r2, sp, lr, asr #18
 800a37c:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800a380:	00000a58 	andeq	r0, r0, r8, asr sl
 800a384:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800a388:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a38c:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a390:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800a394:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a398:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a39c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a3a0:	6f697470 	svcvs	0x00697470
 800a3a4:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a3a8:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a3ac:	6f726620 	svcvs	0x00726620
 800a3b0:	6168206d 	cmnvs	r8, sp, rrx
 800a3b4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 800a3b8:	6f6d2072 	svcvs	0x006d2072
 800a3bc:	000a6564 	andeq	r6, sl, r4, ror #10
 800a3c0:	0050534d 	subseq	r5, r0, sp, asr #6
 800a3c4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a3c8:	6f697470 	svcvs	0x00697470
 800a3cc:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a3d0:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a3d4:	6f726620 	svcvs	0x00726620
 800a3d8:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a3dc:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a3e0:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a3e8 <zeroes.6697+0x110>
 800a3e4:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a3e8:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 800a3ec:	000a5053 	andeq	r5, sl, r3, asr r0
 800a3f0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a3f4:	6f697470 	svcvs	0x00697470
 800a3f8:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a3fc:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a400:	6f726620 	svcvs	0x00726620
 800a404:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a408:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a40c:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a414 <zeroes.6697+0x13c>
 800a410:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a414:	50206874 	eorpl	r6, r0, r4, ror r8
 800a418:	000a5053 	andeq	r5, sl, r3, asr r0
 800a41c:	00505350 	subseq	r5, r0, r0, asr r3
 800a420:	61766e49 	cmnvs	r6, r9, asr #28
 800a424:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a428:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800a42c:	6f697470 	svcvs	0x00697470
 800a430:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800a434:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800a438:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800a43c:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800a440:	2325203e 	teqcs	r5, #62	; 0x3e
 800a444:	0a58382e 	beq	9618504 <__RO_LIMIT__+0x160df2c>
 800a448:	00000000 	andeq	r0, r0, r0
 800a44c:	53434853 	movtpl	r4, #14419	; 0x3853
 800a450:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a454:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a458:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a45c:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800a460:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 800a464:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 800a468:	6f736165 	svcvs	0x00736165
 800a46c:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 800a470:	2325203e 	teqcs	r5, #62	; 0x3e
 800a474:	0a58382e 	beq	9618534 <__RO_LIMIT__+0x160df5c>
 800a478:	00000000 	andeq	r0, r0, r0
 800a47c:	41464d4d 	cmpmi	r6, sp, asr #26
 800a480:	61562052 	cmpvs	r6, r2, asr r0
 800a484:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a488:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a48c:	00000a64 	andeq	r0, r0, r4, ror #20
 800a490:	41464d4d 	cmpmi	r6, sp, asr #26
 800a494:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a498:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a49c:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a4a0:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a4a4:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800a4a8:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800a4ac:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800a4b0:	0000000a 	andeq	r0, r0, sl
 800a4b4:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a4b8:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 800a4bc:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 800a4c0:	00000a58 	andeq	r0, r0, r8, asr sl
 800a4c4:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800a4c8:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 800a4cc:	61462064 	cmpvs	r6, r4, rrx
 800a4d0:	20746c75 	rsbscs	r6, r4, r5, ror ip
 800a4d4:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 800a4d8:	20296e6f 	eorcs	r6, r9, pc, ror #28
 800a4dc:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a4e0:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 800a4e4:	0000000a 	andeq	r0, r0, sl
 800a4e8:	6f6d654d 	svcvs	0x006d654d
 800a4ec:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800a4f0:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800a4f4:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800a4f8:	61462074 	hvcvs	25092	; 0x6204
 800a4fc:	21746c75 	cmncs	r4, r5, ror ip
 800a500:	0000000a 	andeq	r0, r0, sl
 800a504:	20737542 	rsbscs	r7, r3, r2, asr #10
 800a508:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800a50c:	000a2174 	andeq	r2, sl, r4, ror r1
 800a510:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800a514:	61462065 	cmpvs	r6, r5, rrx
 800a518:	21746c75 	cmncs	r4, r5, ror ip
 800a51c:	0000000a 	andeq	r0, r0, sl
 800a520:	20435653 	subcs	r5, r3, r3, asr r6
 800a524:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 800a528:	0000000a 	andeq	r0, r0, sl
 800a52c:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 800a530:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 800a534:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 800a538:	00000a6c 	andeq	r0, r0, ip, ror #20
 800a53c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 800a540:	43205653 	teqmi	r0, #87031808	; 0x5300000
 800a544:	0a6c6c61 	beq	9b256d0 <__RO_LIMIT__+0x1b1b0f8>
 800a548:	00000000 	andeq	r0, r0, r0
 800a54c:	00003052 	andeq	r3, r0, r2, asr r0
 800a550:	00003152 	andeq	r3, r0, r2, asr r1
 800a554:	00003252 	andeq	r3, r0, r2, asr r2
 800a558:	00003352 	andeq	r3, r0, r2, asr r3
 800a55c:	00323152 	eorseq	r3, r2, r2, asr r1
 800a560:	0000524c 	andeq	r5, r0, ip, asr #4
 800a564:	00004152 	andeq	r4, r0, r2, asr r1
 800a568:	52535078 	subspl	r5, r3, #120	; 0x78
 800a56c:	00000000 	andeq	r0, r0, r0
 800a570:	00000043 	andeq	r0, r0, r3, asr #32
 800a574:	00464e49 	subeq	r4, r6, r9, asr #28
 800a578:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800a57c:	004e414e 	subeq	r4, lr, lr, asr #2
 800a580:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800a584:	33323130 	teqcc	r2, #48, 2
 800a588:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a58c:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800a590:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800a594:	00000000 	andeq	r0, r0, r0
 800a598:	33323130 	teqcc	r2, #48, 2
 800a59c:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a5a0:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800a5a4:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800a5a8:	00000000 	andeq	r0, r0, r0
 800a5ac:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800a5b0:	0000296c 	andeq	r2, r0, ip, ror #18
 800a5b4:	00000030 	andeq	r0, r0, r0, lsr r0
 800a5b8:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800a5bc:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800a5c0:	00000000 	andeq	r0, r0, r0
 800a5c4:	004e614e 	subeq	r6, lr, lr, asr #2
 800a5c8:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800a5cc:	00000058 	andeq	r0, r0, r8, asr r0
 800a5d0:	0000002e 	andeq	r0, r0, lr, lsr #32
 800a5d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	20000004 	andcs	r0, r0, r4

20000004 <impure_data>:
	...
20000024:	0800a570 	stmdaeq	r0, {r4, r5, r6, r8, sl, sp, pc}
	...

200000f4 <lc_ctype_charset>:
200000f4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000f8:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000114 <__mb_cur_max>:
20000114:	00000001 	andeq	r0, r0, r1

20000118 <lc_message_charset>:
20000118:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
2000011c:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000138 <lconv>:
20000138:	0800a5d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, sp, pc}
2000013c:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000140:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000144:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000148:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
2000014c:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000150:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000154:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000158:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
2000015c:	0800a368 	stmdaeq	r0, {r3, r5, r6, r8, r9, sp, pc}
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000170 <__malloc_av_>:
	...
20000178:	20000170 	andcs	r0, r0, r0, ror r1
2000017c:	20000170 	andcs	r0, r0, r0, ror r1
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10

20000578 <__malloc_sbrk_base>:
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

2000057c <__malloc_trim_threshold>:
2000057c:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000580 <__ZI_BASE__>:
20000580:	00000000 	andeq	r0, r0, r0

20000584 <SysTick_Flag>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <Key_Value>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <TIM4_Expired>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <Uart1_Rx_Data>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <Uart1_Rx_In>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <_PathLocale>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__mlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__nlocale_changed>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_top_pad>:
200005a4:	00000000 	andeq	r0, r0, r0

200005a8 <__malloc_current_mallinfo>:
	...

200005d0 <__malloc_max_sbrked_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__malloc_max_total_mem>:
200005d4:	00000000 	andeq	r0, r0, r0

200005d8 <__ZI_LIMIT__>:
200005d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000f9 	strdeq	r0, [r0], -r9
      10:	00007901 	andeq	r7, r0, r1, lsl #18
      14:	00003200 	andeq	r3, r0, r0, lsl #4
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00005808 	andeq	r5, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000b4 	strheq	r0, [r0], -r4
      2c:	b2080102 	andlt	r0, r8, #-2147483648	; 0x80000000
      30:	02000000 	andeq	r0, r0, #0
      34:	01a30502 			; <UNDEFINED> instruction: 0x01a30502
      38:	02020000 	andeq	r0, r2, #0
      3c:	00008a07 	andeq	r8, r0, r7, lsl #20
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001b903 	andeq	fp, r1, r3, lsl #18
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00e70704 	rsceq	r0, r7, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000e2 	andeq	r0, r0, r2, ror #1
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00ec0704 	rsceq	r0, ip, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00018f07 	andeq	r8, r1, r7, lsl #30
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	0000ad08 	andeq	sl, r0, r8, lsl #26
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	00aa0804 	adceq	r0, sl, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc84>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc90>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	c0081400 	andgt	r1, r8, r0, lsl #8
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00002d08 	andeq	r2, r0, r8, lsl #26
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	18090020 	stmdane	r9, {r5}
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	00000013 	andeq	r0, r0, r3, lsl r0
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00d90808 	sbcseq	r0, r9, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	81080c00 	tsthi	r8, r0, lsl #24
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000026 	andeq	r0, r0, r6, lsr #32
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	0000c908 	andeq	ip, r0, r8, lsl #18
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	00d10818 	sbcseq	r0, r1, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	01ad0900 			; <UNDEFINED> instruction: 0x01ad0900
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc20>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	000000bb 	strheq	r0, [r0], -fp
     1a8:	0001980a 	andeq	r9, r1, sl, lsl #16
     1ac:	ec030100 	stfs	f0, [r3], {-0}
     1b0:	58080031 	stmdapl	r8, {r0, r4, r5}
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	009d0b9c 	umullseq	r0, sp, ip, fp
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	f9010400 			; <UNDEFINED> instruction: 0xf9010400
     1d8:	01000000 	mrseq	r0, (UNDEF: 0)
     1dc:	0000020e 	andeq	r0, r0, lr, lsl #4
     1e0:	00000032 	andeq	r0, r0, r2, lsr r0
	...
     1ec:	000000a7 	andeq	r0, r0, r7, lsr #1
     1f0:	b4060102 	strlt	r0, [r6], #-258	; 0xfffffefe
     1f4:	03000000 	movweq	r0, #0
     1f8:	0000027d 	andeq	r0, r0, sp, ror r2
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	0000b208 	andeq	fp, r0, r8, lsl #4
     208:	02db0300 	sbcseq	r0, fp, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	a3050202 	movwge	r0, #20994	; 0x5202
     218:	03000001 	movweq	r0, #1
     21c:	000002da 	ldrdeq	r0, [r0], -sl
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	00008a07 	andeq	r8, r0, r7, lsl #20
     22c:	01ba0300 			; <UNDEFINED> instruction: 0x01ba0300
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000e707 	andeq	lr, r0, r7, lsl #14
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	e2070802 	and	r0, r7, #131072	; 0x20000
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	0000ec07 	andeq	lr, r0, r7, lsl #24
     26c:	022d0500 	eoreq	r0, sp, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	00324400 	eorseq	r4, r2, r0, lsl #8
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	00000285 	andeq	r0, r0, r5, lsl #5
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00023707 	andeq	r3, r2, r7, lsl #14
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	f5080000 			; <UNDEFINED> instruction: 0xf5080000
     2b0:	01000001 	tsteq	r0, r1
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	02190500 	andseq	r0, r9, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	00325400 	eorseq	r5, r2, r0, lsl #8
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	00000285 	andeq	r0, r0, r5, lsl #5
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00022307 	andeq	r2, r2, r7, lsl #6
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	94080000 	strls	r0, [r8], #-0
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02cc0500 	sbceq	r0, ip, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	00326400 	eorseq	r6, r2, r0, lsl #8
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	00000285 	andeq	r0, r0, r5, lsl #5
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00026f07 	andeq	r6, r2, r7, lsl #30
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	de080000 	cdple	0, 0, cr0, cr8, cr0, {0}
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	02490500 	subeq	r0, r9, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	00327400 	eorseq	r7, r2, r0, lsl #8
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	00000285 	andeq	r0, r0, r5, lsl #5
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	0002a307 	andeq	sl, r2, r7, lsl #6
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	ed080000 	stc	0, cr0, [r8, #-0]
     3a0:	01000001 	tsteq	r0, r1
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	02fe0500 	rscseq	r0, lr, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	00328400 	eorseq	r8, r2, r0, lsl #8
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	00000285 	andeq	r0, r0, r5, lsl #5
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00025707 	andeq	r5, r2, r7, lsl #14
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	04080000 	streq	r0, [r8], #-0
     3f0:	01000002 	tsteq	r0, r2
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02b70500 	adcseq	r0, r7, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	00329400 	eorseq	r9, r2, r0, lsl #8
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	00000285 	andeq	r0, r0, r5, lsl #5
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001d007 	andeq	sp, r1, r7
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	67080000 	strvs	r0, [r8, -r0]
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	02b10500 	adcseq	r0, r1, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	0032a400 	eorseq	sl, r2, r0, lsl #8
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001de 	ldrdeq	r0, [r0], -lr
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	00000285 	andeq	r0, r0, r5, lsl #5
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00024105 	andeq	r4, r2, r5, lsl #2
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	de090000 	cdple	0, 0, cr0, cr9, cr0, {0}
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	85060000 	strhi	r0, [r6, #-0]
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	0000028c 	andeq	r0, r0, ip, lsl #5
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	ac000000 	stcge	0, cr0, [r0], {-0}
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01de0900 	bicseq	r0, lr, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	02850600 	addeq	r0, r5, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	c5050000 	strgt	r0, [r5, #-0]
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	32b00000 	adcscc	r0, r0, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001de09 	andeq	sp, r1, r9, lsl #28
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00028506 	andeq	r8, r2, r6, lsl #10
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	02ec0500 	rsceq	r0, ip, #0, 10
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	0032b800 	eorseq	fp, r2, r0, lsl #16
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001cb 	andeq	r0, r0, fp, asr #3
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	00000285 	andeq	r0, r0, r5, lsl #5
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	0e050000 	cdpeq	0, 0, cr0, cr5, cr0, {0}
     57c:	01000003 	tsteq	r0, r3
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	32c00000 	sbccc	r0, r0, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001cb09 	andeq	ip, r1, r9, lsl #22
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00028506 	andeq	r8, r2, r6, lsl #10
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001e4 	andeq	r0, r0, r4, ror #3
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01cb0900 	biceq	r0, fp, r0, lsl #18
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	02850600 	addeq	r0, r5, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	0002f505 	andeq	pc, r2, r5, lsl #10
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	de090000 	cdple	0, 0, cr0, cr9, cr0, {0}
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	cb080000 	blgt	20062c <__RW_SIZE__+0x2000ac>
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00028506 	andeq	r8, r2, r6, lsl #10
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	01c20500 	biceq	r0, r2, r0, lsl #10
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	0032d800 	eorseq	sp, r2, r0, lsl #16
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001de 	ldrdeq	r0, [r0], -lr
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xf0>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001cb 	andeq	r0, r0, fp, asr #3
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc500>
     678:	01000003 	tsteq	r0, r3
     67c:	02850651 	addeq	r0, r5, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	e30b0000 	movw	r0, #45056	; 0xb000
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	32e00000 	rsccc	r0, r0, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001de09 	andeq	sp, r1, r9, lsl #28
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001cb08 	andeq	ip, r1, r8, lsl #22
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	85065101 	strhi	r5, [r6, #-257]	; 0xfffffeff
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	000006ea 	andeq	r0, r0, sl, ror #13
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	000000f9 	strdeq	r0, [r0], -r9
     6e4:	00033f01 	andeq	r3, r3, r1, lsl #30
     6e8:	00003200 	andeq	r3, r0, r0, lsl #4
     6ec:	0032e800 	eorseq	lr, r2, r0, lsl #16
     6f0:	00015808 	andeq	r5, r1, r8, lsl #16
     6f4:	00018d00 	andeq	r8, r1, r0, lsl #26
     6f8:	03b50200 			; <UNDEFINED> instruction: 0x03b50200
     6fc:	03010000 	movweq	r0, #4096	; 0x1000
     700:	000164a8 	andeq	r6, r1, r8, lsr #9
     704:	06060300 	streq	r0, [r6], -r0, lsl #6
     708:	03720000 	cmneq	r2, #0
     70c:	000003e5 	andeq	r0, r0, r5, ror #7
     710:	05590374 	ldrbeq	r0, [r9, #-884]	; 0xfffffc8c
     714:	03750000 	cmneq	r5, #0
     718:	000006a7 	andeq	r0, r0, r7, lsr #13
     71c:	06c40376 			; <UNDEFINED> instruction: 0x06c40376
     720:	037b0000 	cmneq	fp, #0
     724:	00000695 	muleq	r0, r5, r6
     728:	03d0037c 	bicseq	r0, r0, #124, 6	; 0xf0000001
     72c:	037e0000 	cmneq	lr, #0
     730:	0000066d 	andeq	r0, r0, sp, ror #12
     734:	054f037f 	strbeq	r0, [pc, #-895]	; 3bd <__ZI_SIZE__+0x361>
     738:	03000000 	movweq	r0, #0
     73c:	00000572 	andeq	r0, r0, r2, ror r5
     740:	07240301 	streq	r0, [r4, -r1, lsl #6]!
     744:	03020000 	movweq	r0, #8192	; 0x2000
     748:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
     74c:	03900303 	orrseq	r0, r0, #201326592	; 0xc000000
     750:	03040000 	movweq	r0, #16384	; 0x4000
     754:	000003dc 	ldrdeq	r0, [r0], -ip
     758:	03a00305 	moveq	r0, #335544320	; 0x14000000
     75c:	03060000 	movweq	r0, #24576	; 0x6000
     760:	0000062c 	andeq	r0, r0, ip, lsr #12
     764:	04bf0307 	ldrteq	r0, [pc], #775	; 76c <__RW_SIZE__+0x1ec>
     768:	03080000 	movweq	r0, #32768	; 0x8000
     76c:	000006f7 	strdeq	r0, [r0], -r7
     770:	05670309 	strbeq	r0, [r7, #-777]!	; 0xfffffcf7
     774:	030a0000 	movweq	r0, #40960	; 0xa000
     778:	00000526 	andeq	r0, r0, r6, lsr #10
     77c:	037d030b 	cmneq	sp, #738197504	; 0x2c000000
     780:	030c0000 	movweq	r0, #49152	; 0xc000
     784:	00000580 	andeq	r0, r0, r0, lsl #11
     788:	0430030d 	ldrteq	r0, [r0], #-781	; 0xfffffcf3
     78c:	030e0000 	movweq	r0, #57344	; 0xe000
     790:	000006e4 	andeq	r0, r0, r4, ror #13
     794:	04f4030f 	ldrbteq	r0, [r4], #783	; 0x30f
     798:	03100000 	tsteq	r0, #0
     79c:	00000353 	andeq	r0, r0, r3, asr r3
     7a0:	07070311 	smladeq	r7, r1, r3, r0
     7a4:	03120000 	tsteq	r2, #0
     7a8:	00000485 	andeq	r0, r0, r5, lsl #9
     7ac:	03170313 	tsteq	r7, #1275068416	; 0x4c000000
     7b0:	03140000 	tsteq	r4, #0
     7b4:	00000477 	andeq	r0, r0, r7, ror r4
     7b8:	03450315 	movteq	r0, #21269	; 0x5315
     7bc:	03160000 	tsteq	r6, #0
     7c0:	000006b7 			; <UNDEFINED> instruction: 0x000006b7
     7c4:	040f0317 	streq	r0, [pc], #-791	; 7cc <__RW_SIZE__+0x24c>
     7c8:	03180000 	tsteq	r8, #0
     7cc:	000005a0 	andeq	r0, r0, r0, lsr #11
     7d0:	06410319 			; <UNDEFINED> instruction: 0x06410319
     7d4:	031a0000 	tsteq	sl, #0
     7d8:	0000061a 	andeq	r0, r0, sl, lsl r6
     7dc:	0686031b 	pkhbteq	r0, r6, fp, lsl #6
     7e0:	031c0000 	tsteq	ip, #0
     7e4:	0000051c 	andeq	r0, r0, ip, lsl r5
     7e8:	0373031d 	cmneq	r3, #1946157056	; 0x74000000
     7ec:	031e0000 	tsteq	lr, #0
     7f0:	00000593 	muleq	r0, r3, r5
     7f4:	0660031f 			; <UNDEFINED> instruction: 0x0660031f
     7f8:	03200000 	teqeq	r0, #0
     7fc:	000004da 	ldrdeq	r0, [r0], -sl
     800:	03660321 	cmneq	r6, #-2080374784	; 0x84000000
     804:	03220000 	teqeq	r2, #0
     808:	00000426 	andeq	r0, r0, r6, lsr #8
     80c:	06d50323 	ldrbeq	r0, [r5], r3, lsr #6
     810:	03240000 	teqeq	r4, #0
     814:	000005fa 	strdeq	r0, [r0], -sl
     818:	04a30325 	strteq	r0, [r3], #805	; 0x325
     81c:	03260000 	teqeq	r6, #0
     820:	00000713 	andeq	r0, r0, r3, lsl r7
     824:	03ab0327 			; <UNDEFINED> instruction: 0x03ab0327
     828:	03280000 	teqeq	r8, #0
     82c:	00000735 	andeq	r0, r0, r5, lsr r7
     830:	05400329 	strbeq	r0, [r0, #-809]	; 0xfffffcd7
     834:	002a0000 	eoreq	r0, sl, r0
     838:	00049904 	andeq	r9, r4, r4, lsl #18
     83c:	01d90300 	bicseq	r0, r9, r0, lsl #6
     840:	00000025 	andeq	r0, r0, r5, lsr #32
     844:	b4060105 	strlt	r0, [r6], #-261	; 0xfffffefb
     848:	06000000 	streq	r0, [r0], -r0
     84c:	0000027d 	andeq	r0, r0, sp, ror r2
     850:	01822a04 	orreq	r2, r2, r4, lsl #20
     854:	01050000 	mrseq	r0, (UNDEF: 5)
     858:	0000b208 	andeq	fp, r0, r8, lsl #4
     85c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
     860:	000001a3 	andeq	r0, r0, r3, lsr #3
     864:	8a070205 	bhi	1c1080 <__RW_SIZE__+0x1c0b00>
     868:	05000000 	streq	r0, [r0, #-0]
     86c:	00050504 	andeq	r0, r5, r4, lsl #10
     870:	b9060000 	stmdblt	r6, {}	; <UNPREDICTABLE>
     874:	04000001 	streq	r0, [r0], #-1
     878:	0001a950 	andeq	sl, r1, r0, asr r9
     87c:	07040500 	streq	r0, [r4, -r0, lsl #10]
     880:	000000e7 	andeq	r0, r0, r7, ror #1
     884:	00050805 	andeq	r0, r5, r5, lsl #16
     888:	05000000 	streq	r0, [r0, #-0]
     88c:	00e20708 	rsceq	r0, r2, r8, lsl #14
     890:	04070000 	streq	r0, [r7], #-0
     894:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     898:	07040500 	streq	r0, [r4, -r0, lsl #10]
     89c:	000000ec 	andeq	r0, r0, ip, ror #1
     8a0:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
     8a4:	00027a84 	andeq	r7, r2, r4, lsl #21
     8a8:	040a0900 	streq	r0, [sl], #-2304	; 0xfffff700
     8ac:	86020000 	strhi	r0, [r2], -r0
     8b0:	00000291 	muleq	r0, r1, r2
     8b4:	05bb0900 	ldreq	r0, [fp, #2304]!	; 0x900
     8b8:	87020000 	strhi	r0, [r2, -r0]
     8bc:	00000296 	muleq	r0, r6, r2
     8c0:	06d00920 	ldrbeq	r0, [r0], r0, lsr #18
     8c4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
     8c8:	000002a6 	andeq	r0, r0, r6, lsr #5
     8cc:	041d0980 	ldreq	r0, [sp], #-2432	; 0xfffff680
     8d0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     8d4:	00000296 	muleq	r0, r6, r2
     8d8:	07020aa0 	streq	r0, [r2, -r0, lsr #21]
     8dc:	8a020000 	bhi	808e4 <__RW_SIZE__+0x80364>
     8e0:	000002ab 	andeq	r0, r0, fp, lsr #5
     8e4:	c50a0100 	strgt	r0, [sl, #-256]	; 0xffffff00
     8e8:	02000005 	andeq	r0, r0, #5
     8ec:	0002968b 	andeq	r9, r2, fp, lsl #13
     8f0:	0a012000 	beq	488f8 <__RW_SIZE__+0x48378>
     8f4:	0000057b 	andeq	r0, r0, fp, ror r5
     8f8:	02b08c02 	adcseq	r8, r0, #512	; 0x200
     8fc:	01800000 	orreq	r0, r0, r0
     900:	0005cf0a 	andeq	ip, r5, sl, lsl #30
     904:	968d0200 	strls	r0, [sp], r0, lsl #4
     908:	a0000002 	andge	r0, r0, r2
     90c:	06df0a01 	ldrbeq	r0, [pc], r1, lsl #20
     910:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
     914:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
     918:	d90a0200 	stmdble	sl, {r9}
     91c:	02000005 	andeq	r0, r0, #5
     920:	0002ba8f 	andeq	fp, r2, pc, lsl #21
     924:	0b022000 	bleq	8892c <__RW_SIZE__+0x883ac>
     928:	02005049 	andeq	r5, r0, #73	; 0x49
     92c:	0002da90 	muleq	r2, r0, sl
     930:	0a030000 	beq	c0938 <__RW_SIZE__+0xc03b8>
     934:	000005e3 	andeq	r0, r0, r3, ror #11
     938:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
     93c:	03f00000 	mvnseq	r0, #0
     940:	0005ad0a 	andeq	sl, r5, sl, lsl #26
     944:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
     948:	00000002 	andeq	r0, r0, r2
     94c:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
     950:	8a000001 	bhi	95c <__RW_SIZE__+0x3dc>
     954:	0d000002 	stceq	0, cr0, [r0, #-8]
     958:	0000028a 	andeq	r0, r0, sl, lsl #5
     95c:	04050007 	streq	r0, [r5], #-7
     960:	00018f07 	andeq	r8, r1, r7, lsl #30
     964:	027a0e00 	rsbseq	r0, sl, #0, 28
     968:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     96c:	a6000001 	strge	r0, [r0], -r1
     970:	0d000002 	stceq	0, cr0, [r0, #-8]
     974:	0000028a 	andeq	r0, r0, sl, lsl #5
     978:	7a0e0017 	bvc	3809dc <__RW_SIZE__+0x38045c>
     97c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     980:	0000027a 	andeq	r0, r0, sl, ror r2
     984:	00027a0e 	andeq	r7, r2, lr, lsl #20
     988:	027a0e00 	rsbseq	r0, sl, #0, 28
     98c:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     990:	ca000001 	bgt	99c <__RW_SIZE__+0x41c>
     994:	0d000002 	stceq	0, cr0, [r0, #-8]
     998:	0000028a 	andeq	r0, r0, sl, lsl #5
     99c:	770c0037 	smladxvc	ip, r7, r0, r0
     9a0:	da000001 	ble	9ac <__RW_SIZE__+0x42c>
     9a4:	0d000002 	stceq	0, cr0, [r0, #-8]
     9a8:	0000028a 	andeq	r0, r0, sl, lsl #5
     9ac:	ca0e00ef 	bgt	380d70 <__RW_SIZE__+0x3807f0>
     9b0:	0c000002 	stceq	0, cr0, [r0], {2}
     9b4:	0000019e 	muleq	r0, lr, r1
     9b8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     9bc:	00028a0f 	andeq	r8, r2, pc, lsl #20
     9c0:	00028300 	andeq	r8, r2, r0, lsl #6
     9c4:	00019e0e 	andeq	r9, r1, lr, lsl #28
     9c8:	06370600 	ldrteq	r0, [r7], -r0, lsl #12
     9cc:	93020000 	movwls	r0, #8192	; 0x2000
     9d0:	000001cc 	andeq	r0, r0, ip, asr #3
     9d4:	00019e0c 	andeq	r9, r1, ip, lsl #28
     9d8:	00031000 	andeq	r1, r3, r0
     9dc:	028a0d00 	addeq	r0, sl, #0, 26
     9e0:	00030000 	andeq	r0, r3, r0
     9e4:	77031810 	smladvc	r3, r0, r8, r1
     9e8:	00036703 	andeq	r6, r3, r3, lsl #14
     9ec:	4d491100 	stfmie	f1, [r9, #-0]
     9f0:	79030052 	stmdbvc	r3, {r1, r4, r6}
     9f4:	0002f003 	andeq	pc, r2, r3
     9f8:	45110000 	ldrmi	r0, [r1, #-0]
     9fc:	0300524d 	movweq	r5, #589	; 0x24d
     a00:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
     a04:	12040000 	andne	r0, r4, #0
     a08:	00000627 	andeq	r0, r0, r7, lsr #12
     a0c:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
     a10:	08000002 	stmdaeq	r0, {r1}
     a14:	00069012 	andeq	r9, r6, r2, lsl r0
     a18:	037c0300 	cmneq	ip, #0, 6
     a1c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a20:	0680120c 	streq	r1, [r0], ip, lsl #4
     a24:	7d030000 	stcvc	0, cr0, [r3, #-0]
     a28:	0002f003 	andeq	pc, r2, r3
     a2c:	50111000 	andspl	r1, r1, r0
     a30:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
     a34:	0002f003 	andeq	pc, r2, r3
     a38:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
     a3c:	000005ed 	andeq	r0, r0, sp, ror #11
     a40:	10037f03 	andne	r7, r3, r3, lsl #30
     a44:	10000003 	andne	r0, r0, r3
     a48:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
     a4c:	000003d8 	ldrdeq	r0, [r0], -r8
     a50:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
     a54:	03eb0300 	mvneq	r0, #0, 6
     a58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a5c:	52431100 	subpl	r1, r3, #0, 2
     a60:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
     a64:	0002f003 	andeq	pc, r2, r3
     a68:	49110400 	ldmdbmi	r1, {sl}
     a6c:	03005244 	movweq	r5, #580	; 0x244
     a70:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
     a74:	11080000 	mrsne	r0, (UNDEF: 8)
     a78:	0052444f 	subseq	r4, r2, pc, asr #8
     a7c:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
     a80:	0c000002 	stceq	0, cr0, [r0], {2}
     a84:	00033a12 	andeq	r3, r3, r2, lsl sl
     a88:	03ef0300 	mvneq	r0, #0, 6
     a8c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     a90:	52421110 	subpl	r1, r2, #16, 2
     a94:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
     a98:	0002f003 	andeq	pc, r2, r3
     a9c:	30121400 	andscc	r1, r2, r0, lsl #8
     aa0:	03000007 	movweq	r0, #7
     aa4:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
     aa8:	00180000 	andseq	r0, r8, r0
     aac:	00065304 	andeq	r5, r6, r4, lsl #6
     ab0:	03f20300 	mvnseq	r0, #0, 6
     ab4:	00000373 	andeq	r0, r0, r3, ror r3
     ab8:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
     abc:	00042f03 	andeq	r2, r4, r3, lsl #30
     ac0:	071f1200 	ldreq	r1, [pc, -r0, lsl #4]
     ac4:	fa030000 	blx	c0acc <__RW_SIZE__+0xc054c>
     ac8:	0002f003 	andeq	pc, r2, r3
     acc:	9b120000 	blls	480ad4 <__RW_SIZE__+0x480554>
     ad0:	03000003 	movweq	r0, #3
     ad4:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
     ad8:	12040000 	andne	r0, r4, #0
     adc:	00000539 	andeq	r0, r0, r9, lsr r5
     ae0:	2f03fc03 	svccs	0x0003fc03
     ae4:	08000004 	stmdaeq	r0, {r2}
     ae8:	0005bb12 	andeq	fp, r5, r2, lsl fp
     aec:	03fd0300 	mvnseq	r0, #0, 6
     af0:	0000019e 	muleq	r0, lr, r1
     af4:	067a1218 			; <UNDEFINED> instruction: 0x067a1218
     af8:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
     afc:	0002f003 	andeq	pc, r2, r3
     b00:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
     b04:	00000300 	andeq	r0, r0, r0, lsl #6
     b08:	0004e704 	andeq	lr, r4, r4, lsl #14
     b0c:	03ff0300 	mvnseq	r0, #0, 6
     b10:	000003e4 	andeq	r0, r0, r4, ror #7
     b14:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
     b18:	0004cb04 	andeq	ip, r4, r4, lsl #22
     b1c:	52431100 	subpl	r1, r3, #0, 2
     b20:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
     b24:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b28:	00131200 	andseq	r1, r3, r0, lsl #4
     b2c:	37030000 	strcc	r0, [r3, -r0]
     b30:	0002f004 	andeq	pc, r2, r4
     b34:	43110400 	tstmi	r1, #0, 8
     b38:	03005249 	movweq	r5, #585	; 0x249
     b3c:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
     b40:	12080000 	andne	r0, r8, #0
     b44:	000000d9 	ldrdeq	r0, [r0], -r9
     b48:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
     b4c:	0c000002 	stceq	0, cr0, [r0], {2}
     b50:	00008112 	andeq	r8, r0, r2, lsl r1
     b54:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
     b58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b5c:	00261210 	eoreq	r1, r6, r0, lsl r2
     b60:	3b030000 	blcc	c0b68 <__RW_SIZE__+0xc05e8>
     b64:	0002f004 	andeq	pc, r2, r4
     b68:	c9121400 	ldmdbgt	r2, {sl, ip}
     b6c:	03000000 	movweq	r0, #0
     b70:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
     b74:	12180000 	andsne	r0, r8, #0
     b78:	000000d1 	ldrdeq	r0, [r0], -r1
     b7c:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
     b80:	1c000002 	stcne	0, cr0, [r0], {2}
     b84:	00000e12 	andeq	r0, r0, r2, lsl lr
     b88:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
     b8c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b90:	53431120 	movtpl	r1, #12576	; 0x3120
     b94:	3f030052 	svccc	0x00030052
     b98:	0002f004 	andeq	pc, r2, r4
     b9c:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
     ba0:	000001ad 	andeq	r0, r0, sp, lsr #3
     ba4:	40044a03 	andmi	r4, r4, r3, lsl #20
     ba8:	05000004 	streq	r0, [r0, #-4]
     bac:	00bb0801 	adcseq	r0, fp, r1, lsl #16
     bb0:	67130000 	ldrvs	r0, [r3, -r0]
     bb4:	01000004 	tsteq	r0, r4
     bb8:	0001be0b 	andeq	fp, r1, fp, lsl #28
     bbc:	07140100 	ldreq	r0, [r4, -r0, lsl #2]
     bc0:	02000005 	andeq	r0, r0, #5
     bc4:	04030613 	streq	r0, [r3], #-1555	; 0xfffff9ed
     bc8:	15000005 	strne	r0, [r0, #-5]
     bcc:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
     bd0:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
     bd4:	00000001 	andeq	r0, r0, r1
     bd8:	00044314 	andeq	r4, r4, r4, lsl r3
     bdc:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
     be0:	00051e03 	andeq	r1, r5, r3, lsl #28
     be4:	03b51500 			; <UNDEFINED> instruction: 0x03b51500
     be8:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
     bec:	00016405 	andeq	r6, r1, r5, lsl #8
     bf0:	ca140000 	bgt	500bf8 <__RW_SIZE__+0x500678>
     bf4:	02000004 	andeq	r0, r0, #4
     bf8:	380305eb 	stmdacc	r3, {r0, r1, r3, r5, r6, r7, r8, sl}
     bfc:	15000005 	strne	r0, [r0, #-5]
     c00:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
     c04:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
     c08:	00000001 	andeq	r0, r0, r1
     c0c:	00032c16 	andeq	r2, r3, r6, lsl ip
     c10:	e8030100 	stmda	r3, {r8}
     c14:	26080032 			; <UNDEFINED> instruction: 0x26080032
     c18:	01000000 	mrseq	r0, (UNDEF: 0)
     c1c:	04af179c 	strteq	r1, [pc], #1948	; c24 <__RW_SIZE__+0x6a4>
     c20:	10010000 	andne	r0, r1, r0
     c24:	000001be 			; <UNDEFINED> instruction: 0x000001be
     c28:	00056c01 	andeq	r6, r5, r1, lsl #24
     c2c:	00691800 	rsbeq	r1, r9, r0, lsl #16
     c30:	01c51201 	biceq	r1, r5, r1, lsl #4
     c34:	6b180000 	blvs	600c3c <__RW_SIZE__+0x6006bc>
     c38:	c5120100 	ldrgt	r0, [r2, #-256]	; 0xffffff00
     c3c:	00000001 	andeq	r0, r0, r1
     c40:	00054919 	andeq	r4, r5, r9, lsl r9
     c44:	00331000 	eorseq	r1, r3, r0
     c48:	00002a08 	andeq	r2, r0, r8, lsl #20
     c4c:	aa9c0100 	bge	fe701054 <MSP_BASE+0xde6fc054>
     c50:	1a000005 	bne	c6c <__RW_SIZE__+0x6ec>
     c54:	00000559 	andeq	r0, r0, r9, asr r5
     c58:	0005621b 	andeq	r6, r5, fp, lsl r2
     c5c:	1c500100 	ldfnee	f0, [r0], {-0}
     c60:	000004de 	ldrdeq	r0, [r0], -lr
     c64:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     c68:	00000016 	andeq	r0, r0, r6, lsl r0
     c6c:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
     c70:	26000004 	strcs	r0, [r0], -r4
     c74:	0a080033 	beq	200d48 <__RW_SIZE__+0x2007c8>
     c78:	01000000 	mrseq	r0, (UNDEF: 0)
     c7c:	ba1d001a 	blt	740cec <__RW_SIZE__+0x74076c>
     c80:	01000003 	tsteq	r0, r3
     c84:	00333c26 	eorseq	r3, r3, r6, lsr #24
     c88:	00002e08 	andeq	r2, r0, r8, lsl #28
     c8c:	049c0100 	ldreq	r0, [ip], #256	; 0x100
     c90:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     c94:	00000549 	andeq	r0, r0, r9, asr #10
     c98:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     c9c:	00000028 	andeq	r0, r0, r8, lsr #32
     ca0:	3c1f2801 	ldccc	8, cr2, [pc], {1}
     ca4:	28080033 	stmdacs	r8, {r0, r1, r4, r5}
     ca8:	1a000000 	bne	cb0 <__RW_SIZE__+0x730>
     cac:	00000559 	andeq	r0, r0, r9, asr r5
     cb0:	0005621b 	andeq	r6, r5, fp, lsl r2
     cb4:	1c510100 	ldfnee	f0, [r1], {-0}
     cb8:	000004de 	ldrdeq	r0, [r0], -lr
     cbc:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     cc0:	00000016 	andeq	r0, r0, r6, lsl r0
     cc4:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
     cc8:	52000004 	andpl	r0, r0, #4
     ccc:	0a080033 	beq	200da0 <__RW_SIZE__+0x200820>
     cd0:	01000000 	mrseq	r0, (UNDEF: 0)
     cd4:	0000001a 	andeq	r0, r0, sl, lsl r0
     cd8:	00045220 	andeq	r5, r4, r0, lsr #4
     cdc:	be2b0100 	suflte	f0, f3, f0
     ce0:	6c000001 	stcvs	0, cr0, [r0], {1}
     ce4:	2e080033 	mcrcs	0, 0, r0, cr8, cr3, {1}
     ce8:	01000000 	mrseq	r0, (UNDEF: 0)
     cec:	00066b9c 	muleq	r6, ip, fp
     cf0:	006b1800 	rsbeq	r1, fp, r0, lsl #16
     cf4:	01be2d01 			; <UNDEFINED> instruction: 0x01be2d01
     cf8:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
     cfc:	6c000005 	stcvs	0, cr0, [r0], {5}
     d00:	28080033 	stmdacs	r8, {r0, r1, r4, r5}
     d04:	01000000 	mrseq	r0, (UNDEF: 0)
     d08:	336c1f2f 	cmncc	ip, #47, 30	; 0xbc
     d0c:	00280800 	eoreq	r0, r8, r0, lsl #16
     d10:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
     d14:	1b000005 	blne	d30 <__RW_SIZE__+0x7b0>
     d18:	00000562 	andeq	r0, r0, r2, ror #10
     d1c:	de1c5001 	cdple	0, 1, cr5, cr12, cr1, {0}
     d20:	6c000004 	stcvs	0, cr0, [r0], {4}
     d24:	16080033 			; <UNDEFINED> instruction: 0x16080033
     d28:	01000000 	mrseq	r0, (UNDEF: 0)
     d2c:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
     d30:	33820000 	orrcc	r0, r2, #0
     d34:	000a0800 	andeq	r0, sl, r0, lsl #16
     d38:	1a010000 	bne	40d40 <__RW_SIZE__+0x407c0>
     d3c:	1d000000 	stcne	0, cr0, [r0, #-0]
     d40:	000003fb 	strdeq	r0, [r0], -fp
     d44:	339c3301 	orrscc	r3, ip, #67108864	; 0x4000000
     d48:	00a40800 	adceq	r0, r4, r0, lsl #16
     d4c:	9c010000 	stcls	0, cr0, [r1], {-0}
     d50:	000006dc 	ldrdeq	r0, [r0], -ip
     d54:	006e6521 	rsbeq	r6, lr, r1, lsr #10
     d58:	01be3301 			; <UNDEFINED> instruction: 0x01be3301
     d5c:	033a0000 	teqeq	sl, #0
     d60:	1e220000 	cdpne	0, 2, cr0, cr2, cr0, {0}
     d64:	a0000005 	andge	r0, r0, r5
     d68:	10080033 	andne	r0, r8, r3, lsr r0
     d6c:	01000000 	mrseq	r0, (UNDEF: 0)
     d70:	0006ab45 	andeq	sl, r6, r5, asr #22
     d74:	052b2300 	streq	r2, [fp, #-768]!	; 0xfffffd00
     d78:	035b0000 	cmpeq	fp, #0
     d7c:	22000000 	andcs	r0, r0, #0
     d80:	000004ea 	andeq	r0, r0, sl, ror #9
     d84:	08003416 	stmdaeq	r0, {r1, r2, r4, sl, ip, sp}
     d88:	00000028 	andeq	r0, r0, r8, lsr #32
     d8c:	06c53e01 	strbeq	r3, [r5], r1, lsl #28
     d90:	f7240000 			; <UNDEFINED> instruction: 0xf7240000
     d94:	17000004 	strne	r0, [r0, -r4]
     d98:	05041e00 	streq	r1, [r4, #-3584]	; 0xfffff200
     d9c:	34380000 	ldrtcc	r0, [r8], #-0
     da0:	00020800 	andeq	r0, r2, r0, lsl #16
     da4:	40010000 	andmi	r0, r1, r0
     da8:	00051124 	andeq	r1, r5, r4, lsr #2
     dac:	00001700 	andeq	r1, r0, r0, lsl #14
     db0:	00009d25 	andeq	r9, r0, r5, lsr #26
     db4:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
     db8:	000006e8 	andeq	r0, r0, r8, ror #13
     dbc:	0001be0e 	andeq	fp, r1, lr, lsl #28
     dc0:	01f70000 	mvnseq	r0, r0
     dc4:	00040000 	andeq	r0, r4, r0
     dc8:	0000036a 	andeq	r0, r0, sl, ror #6
     dcc:	00f90104 	rscseq	r0, r9, r4, lsl #2
     dd0:	5b010000 	blpl	40dd8 <__RW_SIZE__+0x40858>
     dd4:	32000007 	andcc	r0, r0, #7
     dd8:	40000000 	andmi	r0, r0, r0
     ddc:	72080034 	andvc	r0, r8, #52	; 0x34
     de0:	a5000000 	strge	r0, [r0, #-0]
     de4:	02000002 	andeq	r0, r0, #2
     de8:	00b40601 	adcseq	r0, r4, r1, lsl #12
     dec:	01020000 	mrseq	r0, (UNDEF: 2)
     df0:	0000b208 	andeq	fp, r0, r8, lsl #4
     df4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     df8:	000001a3 	andeq	r0, r0, r3, lsr #3
     dfc:	8a070202 	bhi	1c160c <__RW_SIZE__+0x1c108c>
     e00:	02000000 	andeq	r0, r0, #0
     e04:	00050504 	andeq	r0, r5, r4, lsl #10
     e08:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
     e0c:	03000001 	movweq	r0, #1
     e10:	00005350 	andeq	r5, r0, r0, asr r3
     e14:	07040200 	streq	r0, [r4, -r0, lsl #4]
     e18:	000000e7 	andeq	r0, r0, r7, ror #1
     e1c:	00050802 	andeq	r0, r5, r2, lsl #16
     e20:	02000000 	andeq	r0, r0, #0
     e24:	00e20708 	rsceq	r0, r2, r8, lsl #14
     e28:	04040000 	streq	r0, [r4], #-0
     e2c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     e30:	07040200 	streq	r0, [r4, -r0, lsl #4]
     e34:	000000ec 	andeq	r0, r0, ip, ror #1
     e38:	8f070402 	svchi	0x00070402
     e3c:	05000001 	streq	r0, [r0, #-1]
     e40:	00000048 	andeq	r0, r0, r8, asr #32
     e44:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
     e48:	0000e703 	andeq	lr, r0, r3, lsl #14
     e4c:	52430700 	subpl	r0, r3, #0, 14
     e50:	eb02004c 	bl	80f88 <__RW_SIZE__+0x80a08>
     e54:	00007d03 	andeq	r7, r0, r3, lsl #26
     e58:	43070000 	movwmi	r0, #28672	; 0x7000
     e5c:	02004852 	andeq	r4, r0, #5373952	; 0x520000
     e60:	007d03ec 	rsbseq	r0, sp, ip, ror #7
     e64:	07040000 	streq	r0, [r4, -r0]
     e68:	00524449 	subseq	r4, r2, r9, asr #8
     e6c:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
     e70:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     e74:	52444f07 	subpl	r4, r4, #7, 30
     e78:	03ee0200 	mvneq	r0, #0, 4
     e7c:	0000007d 	andeq	r0, r0, sp, ror r0
     e80:	033a080c 	teqeq	sl, #12, 16	; 0xc0000
     e84:	ef020000 	svc	0x00020000
     e88:	00007d03 	andeq	r7, r0, r3, lsl #26
     e8c:	42071000 	andmi	r1, r7, #0
     e90:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
     e94:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
     e98:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     e9c:	00000730 	andeq	r0, r0, r0, lsr r7
     ea0:	7d03f102 	stfvcd	f7, [r3, #-8]
     ea4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     ea8:	06530900 	ldrbeq	r0, [r3], -r0, lsl #18
     eac:	f2020000 	vhadd.s8	d0, d2, d0
     eb0:	00008203 	andeq	r8, r0, r3, lsl #4
     eb4:	02280600 	eoreq	r0, r8, #0, 12
     eb8:	017e0434 	cmneq	lr, r4, lsr r4
     ebc:	43070000 	movwmi	r0, #28672	; 0x7000
     ec0:	36020052 			; <UNDEFINED> instruction: 0x36020052
     ec4:	00007d04 	andeq	r7, r0, r4, lsl #26
     ec8:	13080000 	movwne	r0, #32768	; 0x8000
     ecc:	02000000 	andeq	r0, r0, #0
     ed0:	007d0437 	rsbseq	r0, sp, r7, lsr r4
     ed4:	07040000 	streq	r0, [r4, -r0]
     ed8:	00524943 	subseq	r4, r2, r3, asr #18
     edc:	7d043802 	stcvc	8, cr3, [r4, #-8]
     ee0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     ee4:	0000d908 	andeq	sp, r0, r8, lsl #18
     ee8:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
     eec:	0000007d 	andeq	r0, r0, sp, ror r0
     ef0:	0081080c 	addeq	r0, r1, ip, lsl #16
     ef4:	3a020000 	bcc	80efc <__RW_SIZE__+0x8097c>
     ef8:	00007d04 	andeq	r7, r0, r4, lsl #26
     efc:	26081000 	strcs	r1, [r8], -r0
     f00:	02000000 	andeq	r0, r0, #0
     f04:	007d043b 	rsbseq	r0, sp, fp, lsr r4
     f08:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
     f0c:	000000c9 	andeq	r0, r0, r9, asr #1
     f10:	7d043c02 	stcvc	12, cr3, [r4, #-8]
     f14:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     f18:	0000d108 	andeq	sp, r0, r8, lsl #2
     f1c:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
     f20:	0000007d 	andeq	r0, r0, sp, ror r0
     f24:	000e081c 	andeq	r0, lr, ip, lsl r8
     f28:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
     f2c:	00007d04 	andeq	r7, r0, r4, lsl #26
     f30:	43072000 	movwmi	r2, #28672	; 0x7000
     f34:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
     f38:	007d043f 	rsbseq	r0, sp, pc, lsr r4
     f3c:	00240000 	eoreq	r0, r4, r0
     f40:	0001ad09 	andeq	sl, r1, r9, lsl #26
     f44:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
     f48:	000000f3 	strdeq	r0, [r0], -r3
     f4c:	bb080102 	bllt	20135c <__RW_SIZE__+0x200ddc>
     f50:	0a000000 	beq	f58 <__RW_SIZE__+0x9d8>
     f54:	0000076c 	andeq	r0, r0, ip, ror #14
     f58:	34400301 	strbcc	r0, [r0], #-769	; 0xfffffcff
     f5c:	002e0800 	eoreq	r0, lr, r0, lsl #16
     f60:	9c010000 	stcls	0, cr0, [r1], {-0}
     f64:	00074f0b 	andeq	r4, r7, fp, lsl #30
     f68:	700a0100 	andvc	r0, sl, r0, lsl #2
     f6c:	1c080034 	stcne	0, cr0, [r8], {52}	; 0x34
     f70:	01000000 	mrseq	r0, (UNDEF: 0)
     f74:	0001c79c 	muleq	r1, ip, r7
     f78:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
     f7c:	0a01006d 	beq	41138 <__RW_SIZE__+0x40bb8>
     f80:	0000006f 	andeq	r0, r0, pc, rrx
     f84:	0000036f 	andeq	r0, r0, pc, ror #6
     f88:	07610a00 	strbeq	r0, [r1, -r0, lsl #20]!
     f8c:	0f010000 	svceq	0x00010000
     f90:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     f94:	00000012 	andeq	r0, r0, r2, lsl r0
     f98:	430a9c01 	movwmi	r9, #44033	; 0xac01
     f9c:	01000007 	tsteq	r0, r7
     fa0:	0034a014 	eorseq	sl, r4, r4, lsl r0
     fa4:	00001208 	andeq	r1, r0, r8, lsl #4
     fa8:	0d9c0100 	ldfeqs	f0, [ip]
     fac:	0000009d 	muleq	r0, sp, r0
     fb0:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
     fb4:	05000001 	streq	r0, [r0, #-1]
     fb8:	00000068 	andeq	r0, r0, r8, rrx
     fbc:	0003b600 	andeq	fp, r3, r0, lsl #12
     fc0:	32000400 	andcc	r0, r0, #0, 8
     fc4:	04000004 	streq	r0, [r0], #-4
     fc8:	0000f901 	andeq	pc, r0, r1, lsl #18
     fcc:	07ff0100 	ldrbeq	r0, [pc, r0, lsl #2]!
     fd0:	00320000 	eorseq	r0, r2, r0
     fd4:	34b40000 	ldrtcc	r0, [r4], #0
     fd8:	00dc0800 	sbcseq	r0, ip, r0, lsl #16
     fdc:	03440000 	movteq	r0, #16384	; 0x4000
     fe0:	01020000 	mrseq	r0, (UNDEF: 2)
     fe4:	0000b406 	andeq	fp, r0, r6, lsl #8
     fe8:	027d0300 	rsbseq	r0, sp, #0, 6
     fec:	2a020000 	bcs	80ff4 <__RW_SIZE__+0x80a74>
     ff0:	00000037 	andeq	r0, r0, r7, lsr r0
     ff4:	b2080102 	andlt	r0, r8, #-2147483648	; 0x80000000
     ff8:	02000000 	andeq	r0, r0, #0
     ffc:	01a30502 			; <UNDEFINED> instruction: 0x01a30502
    1000:	02020000 	andeq	r0, r2, #0
    1004:	00008a07 	andeq	r8, r0, r7, lsl #20
    1008:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    100c:	00000005 	andeq	r0, r0, r5
    1010:	0001b903 	andeq	fp, r1, r3, lsl #18
    1014:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1018:	02000000 	andeq	r0, r0, #0
    101c:	00e70704 	rsceq	r0, r7, r4, lsl #14
    1020:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1024:	00000005 	andeq	r0, r0, r5
    1028:	07080200 	streq	r0, [r8, -r0, lsl #4]
    102c:	000000e2 	andeq	r0, r0, r2, ror #1
    1030:	69050404 	stmdbvs	r5, {r2, sl}
    1034:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1038:	00ec0704 	rsceq	r0, ip, r4, lsl #14
    103c:	04020000 	streq	r0, [r2], #-0
    1040:	00018f07 	andeq	r8, r1, r7, lsl #30
    1044:	00530500 	subseq	r0, r3, r0, lsl #10
    1048:	74060000 	strvc	r0, [r6], #-0
    104c:	017a9b03 	cmneq	sl, r3, lsl #22
    1050:	f9070000 			; <UNDEFINED> instruction: 0xf9070000
    1054:	03000007 	movweq	r0, #7
    1058:	00017a9d 	muleq	r1, sp, sl
    105c:	df070000 	svcle	0x00070000
    1060:	03000007 	movweq	r0, #7
    1064:	0000889e 	muleq	r0, lr, r8
    1068:	bc070400 	cfstrslt	mvf0, [r7], {-0}
    106c:	03000007 	movweq	r0, #7
    1070:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1074:	e4070800 	str	r0, [r7], #-2048	; 0xfffff800
    1078:	03000007 	movweq	r0, #7
    107c:	000088a0 	andeq	r8, r0, r0, lsr #17
    1080:	53080c00 	movwpl	r0, #35840	; 0x8c00
    1084:	03005243 	movweq	r5, #579	; 0x243
    1088:	000088a1 	andeq	r8, r0, r1, lsr #17
    108c:	43081000 	movwmi	r1, #32768	; 0x8000
    1090:	03005243 	movweq	r5, #579	; 0x243
    1094:	000088a2 	andeq	r8, r0, r2, lsr #17
    1098:	53081400 	movwpl	r1, #33792	; 0x8400
    109c:	03005048 	movweq	r5, #72	; 0x48
    10a0:	00018fa3 	andeq	r8, r1, r3, lsr #31
    10a4:	86071800 	strhi	r1, [r7], -r0, lsl #16
    10a8:	03000007 	movweq	r0, #7
    10ac:	000088a4 	andeq	r8, r0, r4, lsr #17
    10b0:	8c072400 	cfstrshi	mvf2, [r7], {-0}
    10b4:	03000007 	movweq	r0, #7
    10b8:	000088a5 	andeq	r8, r0, r5, lsr #17
    10bc:	c1072800 	tstgt	r7, r0, lsl #16
    10c0:	03000007 	movweq	r0, #7
    10c4:	000088a6 	andeq	r8, r0, r6, lsr #17
    10c8:	da072c00 	ble	1cc0d0 <__RW_SIZE__+0x1cbb50>
    10cc:	03000007 	movweq	r0, #7
    10d0:	000088a7 	andeq	r8, r0, r7, lsr #17
    10d4:	13073000 	movwne	r3, #28672	; 0x7000
    10d8:	03000008 	movweq	r0, #8
    10dc:	000088a8 	andeq	r8, r0, r8, lsr #17
    10e0:	ef073400 	svc	0x00073400
    10e4:	03000007 	movweq	r0, #7
    10e8:	000088a9 	andeq	r8, r0, r9, lsr #17
    10ec:	49073800 	stmdbmi	r7, {fp, ip, sp}
    10f0:	03000008 	movweq	r0, #8
    10f4:	000088aa 	andeq	r8, r0, sl, lsr #17
    10f8:	50083c00 	andpl	r3, r8, r0, lsl #24
    10fc:	03005246 	movweq	r5, #582	; 0x246
    1100:	0001a4ab 	andeq	sl, r1, fp, lsr #9
    1104:	44084000 	strmi	r4, [r8], #-0
    1108:	03005246 	movweq	r5, #582	; 0x246
    110c:	00017aac 	andeq	r7, r1, ip, lsr #21
    1110:	41084800 	tstmi	r8, r0, lsl #16
    1114:	03005244 	movweq	r5, #580	; 0x244
    1118:	00017aad 	andeq	r7, r1, sp, lsr #21
    111c:	81074c00 	tsthi	r7, r0, lsl #24
    1120:	03000007 	movweq	r0, #7
    1124:	0001beae 	andeq	fp, r1, lr, lsr #29
    1128:	ea075000 	b	1d5130 <__RW_SIZE__+0x1d4bb0>
    112c:	03000007 	movweq	r0, #7
    1130:	0001d8af 	andeq	sp, r1, pc, lsr #17
    1134:	09006000 	stmdbeq	r0, {sp, lr}
    1138:	00000088 	andeq	r0, r0, r8, lsl #1
    113c:	00002c0a 	andeq	r2, r0, sl, lsl #24
    1140:	00018f00 	andeq	r8, r1, r0, lsl #30
    1144:	00810b00 	addeq	r0, r1, r0, lsl #22
    1148:	000b0000 	andeq	r0, fp, r0
    114c:	00017f05 	andeq	r7, r1, r5, lsl #30
    1150:	00530a00 	subseq	r0, r3, r0, lsl #20
    1154:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    1158:	810b0000 	mrshi	r0, (UNDEF: 11)
    115c:	01000000 	mrseq	r0, (UNDEF: 0)
    1160:	01a90900 			; <UNDEFINED> instruction: 0x01a90900
    1164:	94050000 	strls	r0, [r5], #-0
    1168:	0a000001 	beq	1174 <__RW_SIZE__+0xbf4>
    116c:	00000053 	andeq	r0, r0, r3, asr r0
    1170:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1174:	0000810b 	andeq	r8, r0, fp, lsl #2
    1178:	09000300 	stmdbeq	r0, {r8, r9}
    117c:	000001c3 	andeq	r0, r0, r3, asr #3
    1180:	0001ae05 	andeq	sl, r1, r5, lsl #28
    1184:	00530a00 	subseq	r0, r3, r0, lsl #20
    1188:	01d80000 	bicseq	r0, r8, r0
    118c:	810b0000 	mrshi	r0, (UNDEF: 11)
    1190:	04000000 	streq	r0, [r0], #-0
    1194:	01dd0900 	bicseq	r0, sp, r0, lsl #18
    1198:	c8050000 	stmdagt	r5, {}	; <UNPREDICTABLE>
    119c:	03000001 	movweq	r0, #1
    11a0:	000007c6 	andeq	r0, r0, r6, asr #15
    11a4:	008db003 	addeq	fp, sp, r3
    11a8:	040c0000 	streq	r0, [ip], #-0
    11ac:	000001f3 	strdeq	r0, [r0], -r3
    11b0:	bb080102 	bllt	2015c0 <__RW_SIZE__+0x201040>
    11b4:	0d000000 	stceq	0, cr0, [r0, #-0]
    11b8:	00000833 	andeq	r0, r0, r3, lsr r8
    11bc:	0e010301 	cdpeq	3, 0, cr0, cr1, cr1, {0}
    11c0:	000007f4 	strdeq	r0, [r0], -r4
    11c4:	34b41301 	ldrtcc	r1, [r4], #769	; 0x301
    11c8:	00dc0800 	sbcseq	r0, ip, r0, lsl #16
    11cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    11d0:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    11d4:	0100640f 	tsteq	r0, pc, lsl #8
    11d8:	00007315 	andeq	r7, r0, r5, lsl r3
    11dc:	00039e00 	andeq	r9, r3, r0, lsl #28
    11e0:	01fa1000 	mvnseq	r1, r0
    11e4:	34ba0000 	ldrtcc	r0, [sl], #0
    11e8:	00480800 	subeq	r0, r8, r0, lsl #16
    11ec:	17010000 	strne	r0, [r1, -r0]
    11f0:	00000269 	andeq	r0, r0, r9, ror #4
    11f4:	0034be11 	eorseq	fp, r4, r1, lsl lr
    11f8:	00033c08 	andeq	r3, r3, r8, lsl #24
    11fc:	34c21100 	strbcc	r1, [r2], #256	; 0x100
    1200:	03430800 	movteq	r0, #14336	; 0x3800
    1204:	ca120000 	bgt	48120c <__RW_SIZE__+0x480c8c>
    1208:	4a080034 	bmi	2012e0 <__RW_SIZE__+0x200d60>
    120c:	5f000003 	svcpl	0x00000003
    1210:	13000002 	movwne	r0, #2
    1214:	08045001 	stmdaeq	r4, {r0, ip, lr}
    1218:	002439e1 	eoreq	r3, r4, r1, ror #19
    121c:	0034ce11 	eorseq	ip, r4, r1, lsl lr
    1220:	00035b08 	andeq	r5, r3, r8, lsl #22
    1224:	f0120000 			; <UNDEFINED> instruction: 0xf0120000
    1228:	62080034 	andvs	r0, r8, #52	; 0x34
    122c:	80000003 	andhi	r0, r0, r3
    1230:	13000002 	movwne	r0, #2
    1234:	03055001 	movweq	r5, #20481	; 0x5001
    1238:	0800a2e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sp, pc}
    123c:	34f61200 	ldrbtcc	r1, [r6], #512	; 0x200
    1240:	03740800 	cmneq	r4, #0, 16
    1244:	02930000 	addseq	r0, r3, #0
    1248:	01130000 	tsteq	r3, r0
    124c:	00310150 	eorseq	r0, r1, r0, asr r1
    1250:	0034fc12 	eorseq	pc, r4, r2, lsl ip	; <UNPREDICTABLE>
    1254:	00038508 	andeq	r8, r3, r8, lsl #10
    1258:	0002a600 	andeq	sl, r2, r0, lsl #12
    125c:	50011300 	andpl	r1, r1, r0, lsl #6
    1260:	12003101 	andne	r3, r0, #1073741824	; 0x40000000
    1264:	0800350c 	stmdaeq	r0, {r2, r3, r8, sl, ip, sp}
    1268:	00000396 	muleq	r0, r6, r3
    126c:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
    1270:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    1274:	0113c808 	tsteq	r3, r8, lsl #16
    1278:	00310150 	eorseq	r0, r1, r0, asr r1
    127c:	00355412 	eorseq	r5, r5, r2, lsl r4
    1280:	00036208 	andeq	r6, r3, r8, lsl #4
    1284:	0002d600 	andeq	sp, r2, r0, lsl #12
    1288:	50011300 	andpl	r1, r1, r0, lsl #6
    128c:	a3000305 	movwge	r0, #773	; 0x305
    1290:	12000800 	andne	r0, r0, #0, 16
    1294:	08003572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, ip, sp}
    1298:	00000362 	andeq	r0, r0, r2, ror #6
    129c:	000002ed 	andeq	r0, r0, sp, ror #5
    12a0:	05500113 	ldrbeq	r0, [r0, #-275]	; 0xfffffeed
    12a4:	00a30803 	adceq	r0, r3, r3, lsl #16
    12a8:	8a140008 	bhi	5012d0 <__RW_SIZE__+0x500d50>
    12ac:	ac080035 	stcge	0, cr0, [r8], {53}	; 0x35
    12b0:	13000003 	movwne	r0, #3
    12b4:	91035001 	tstls	r3, r1
    12b8:	00000654 	andeq	r0, r0, r4, asr r6
    12bc:	00009d15 	andeq	r9, r0, r5, lsl sp
    12c0:	06ce0300 	strbeq	r0, [lr], r0, lsl #6
    12c4:	0000030b 	andeq	r0, r0, fp, lsl #6
    12c8:	00007305 	andeq	r7, r0, r5, lsl #6
    12cc:	084e1600 	stmdaeq	lr, {r9, sl, ip}^
    12d0:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    12d4:	0000030b 	andeq	r0, r0, fp, lsl #6
    12d8:	00077516 	andeq	r7, r7, r6, lsl r5
    12dc:	0b0f0100 	bleq	3c16e4 <__RW_SIZE__+0x3c1164>
    12e0:	16000003 	strne	r0, [r0], -r3
    12e4:	00000791 	muleq	r0, r1, r7
    12e8:	030b1001 	movweq	r1, #45057	; 0xb001
    12ec:	06160000 	ldreq	r0, [r6], -r0
    12f0:	01000008 	tsteq	r0, r8
    12f4:	00030b11 	andeq	r0, r3, r1, lsl fp
    12f8:	01981700 	orrseq	r1, r8, r0, lsl #14
    12fc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    1300:	00076c17 	andeq	r6, r7, r7, lsl ip
    1304:	18170400 	ldmdane	r7, {sl}
    1308:	000007cf 	andeq	r0, r0, pc, asr #15
    130c:	035b0d04 	cmpeq	fp, #4, 26	; 0x100
    1310:	73190000 	tstvc	r9, #0
    1314:	00000000 	andeq	r0, r0, r0
    1318:	00032c17 	andeq	r2, r3, r7, lsl ip
    131c:	18220400 	stmdane	r2!, {sl}
    1320:	0000083c 	andeq	r0, r0, ip, lsr r8
    1324:	03741004 	cmneq	r4, #4
    1328:	ed190000 	ldc	0, cr0, [r9, #-0]
    132c:	1a000001 	bne	1338 <__RW_SIZE__+0xdb8>
    1330:	03fb1800 	mvnseq	r1, #0, 16
    1334:	26040000 	strcs	r0, [r4], -r0
    1338:	00000385 	andeq	r0, r0, r5, lsl #7
    133c:	00007319 	andeq	r7, r0, r9, lsl r3
    1340:	19180000 	ldmdbne	r8, {}	; <UNPREDICTABLE>
    1344:	04000008 	streq	r0, [r0], #-8
    1348:	00039613 	andeq	r9, r3, r3, lsl r6
    134c:	00731900 	rsbseq	r1, r3, r0, lsl #18
    1350:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1354:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    1358:	03ac3d04 			; <UNDEFINED> instruction: 0x03ac3d04
    135c:	73190000 	tstvc	r9, #0
    1360:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1364:	00000073 	andeq	r0, r0, r3, ror r0
    1368:	074f1b00 	strbeq	r1, [pc, -r0, lsl #22]
    136c:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    1370:	00007a19 	andeq	r7, r0, r9, lsl sl
    1374:	fb000000 	blx	137e <__RW_SIZE__+0xdfe>
    1378:	04000000 	streq	r0, [r0], #-0
    137c:	00059800 	andeq	r9, r5, r0, lsl #16
    1380:	f9010400 			; <UNDEFINED> instruction: 0xf9010400
    1384:	01000000 	mrseq	r0, (UNDEF: 0)
    1388:	0000086f 	andeq	r0, r0, pc, ror #16
    138c:	00000032 	andeq	r0, r0, r2, lsr r0
    1390:	08003590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp}
    1394:	00000044 	andeq	r0, r0, r4, asr #32
    1398:	00000420 	andeq	r0, r0, r0, lsr #8
    139c:	b4060102 	strlt	r0, [r6], #-258	; 0xfffffefe
    13a0:	02000000 	andeq	r0, r0, #0
    13a4:	00b20801 	adcseq	r0, r2, r1, lsl #16
    13a8:	02020000 	andeq	r0, r2, #0
    13ac:	0001a305 	andeq	sl, r1, r5, lsl #6
    13b0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    13b4:	0000008a 	andeq	r0, r0, sl, lsl #1
    13b8:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    13bc:	02000000 	andeq	r0, r0, #0
    13c0:	00e70704 	rsceq	r0, r7, r4, lsl #14
    13c4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    13c8:	00000005 	andeq	r0, r0, r5
    13cc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    13d0:	000000e2 	andeq	r0, r0, r2, ror #1
    13d4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    13d8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    13dc:	00ec0704 	rsceq	r0, ip, r4, lsl #14
    13e0:	04020000 	streq	r0, [r2], #-0
    13e4:	00018f07 	andeq	r8, r1, r7, lsl #30
    13e8:	78040400 	stmdavc	r4, {sl}
    13ec:	02000000 	andeq	r0, r0, #0
    13f0:	00bb0801 	adcseq	r0, fp, r1, lsl #16
    13f4:	79050000 	stmdbvc	r5, {}	; <UNPREDICTABLE>
    13f8:	01000008 	tsteq	r0, r8
    13fc:	00007203 	andeq	r7, r0, r3, lsl #4
    1400:	00359000 	eorseq	r9, r5, r0
    1404:	00004408 	andeq	r4, r0, r8, lsl #8
    1408:	e29c0100 	adds	r0, ip, #0, 2
    140c:	06000000 	streq	r0, [r0], -r0
    1410:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1414:	005d0301 	subseq	r0, sp, r1, lsl #6
    1418:	03c90000 	biceq	r0, r9, #0
    141c:	7f070000 	svcvc	0x00070000
    1420:	01000008 	tsteq	r0, r8
    1424:	00002c05 	andeq	r2, r0, r5, lsl #24
    1428:	08580800 	ldmdaeq	r8, {fp}^
    142c:	06010000 	streq	r0, [r1], -r0
    1430:	00000072 	andeq	r0, r0, r2, ror r0
    1434:	05800305 	streq	r0, [r0, #773]	; 0x305
    1438:	5d092000 	stcpl	0, cr2, [r9, #-0]
    143c:	01000008 	tsteq	r0, r8
    1440:	00007208 	andeq	r7, r0, r8, lsl #4
    1444:	00041800 	andeq	r1, r4, r0, lsl #16
    1448:	08660900 	stmdaeq	r6!, {r8, fp}^
    144c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1450:	00000072 	andeq	r0, r0, r2, ror r0
    1454:	0000042b 	andeq	r0, r0, fp, lsr #8
    1458:	009d0a00 	addseq	r0, sp, r0, lsl #20
    145c:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    1460:	0000ee06 	andeq	lr, r0, r6, lsl #28
    1464:	005d0b00 	subseq	r0, sp, r0, lsl #22
    1468:	7f070000 	svcvc	0x00070000
    146c:	01000008 	tsteq	r0, r8
    1470:	00002c05 	andeq	r2, r0, r5, lsl #24
    1474:	127f0000 	rsbsne	r0, pc, #0
    1478:	00040000 	andeq	r0, r4, r0
    147c:	0000063d 	andeq	r0, r0, sp, lsr r6
    1480:	00f90104 	rscseq	r0, r9, r4, lsl #2
    1484:	5a010000 	bpl	4148c <__RW_SIZE__+0x40f0c>
    1488:	3200000b 	andcc	r0, r0, #11
    148c:	d4000000 	strle	r0, [r0], #-0
    1490:	f2080035 	vqadd.s8	d0, d8, d21
    1494:	76000003 	strvc	r0, [r0], -r3
    1498:	02000004 	andeq	r0, r0, #4
    149c:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    14a0:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    14a4:	03000001 	movweq	r0, #1
    14a8:	00000606 	andeq	r0, r0, r6, lsl #12
    14ac:	03e50372 	mvneq	r0, #-939524095	; 0xc8000001
    14b0:	03740000 	cmneq	r4, #0
    14b4:	00000559 	andeq	r0, r0, r9, asr r5
    14b8:	06a70375 			; <UNDEFINED> instruction: 0x06a70375
    14bc:	03760000 	cmneq	r6, #0
    14c0:	000006c4 	andeq	r0, r0, r4, asr #13
    14c4:	0695037b 			; <UNDEFINED> instruction: 0x0695037b
    14c8:	037c0000 	cmneq	ip, #0
    14cc:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14d0:	066d037e 			; <UNDEFINED> instruction: 0x066d037e
    14d4:	037f0000 	cmneq	pc, #0
    14d8:	0000054f 	andeq	r0, r0, pc, asr #10
    14dc:	05720300 	ldrbeq	r0, [r2, #-768]!	; 0xfffffd00
    14e0:	03010000 	movweq	r0, #4096	; 0x1000
    14e4:	00000724 	andeq	r0, r0, r4, lsr #14
    14e8:	05b20302 	ldreq	r0, [r2, #770]!	; 0x302
    14ec:	03030000 	movweq	r0, #12288	; 0x3000
    14f0:	00000390 	muleq	r0, r0, r3
    14f4:	03dc0304 	bicseq	r0, ip, #4, 6	; 0x10000000
    14f8:	03050000 	movweq	r0, #20480	; 0x5000
    14fc:	000003a0 	andeq	r0, r0, r0, lsr #7
    1500:	062c0306 	strteq	r0, [ip], -r6, lsl #6
    1504:	03070000 	movweq	r0, #28672	; 0x7000
    1508:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    150c:	06f70308 	ldrbteq	r0, [r7], r8, lsl #6
    1510:	03090000 	movweq	r0, #36864	; 0x9000
    1514:	00000567 	andeq	r0, r0, r7, ror #10
    1518:	0526030a 	streq	r0, [r6, #-778]!	; 0xfffffcf6
    151c:	030b0000 	movweq	r0, #45056	; 0xb000
    1520:	0000037d 	andeq	r0, r0, sp, ror r3
    1524:	0580030c 	streq	r0, [r0, #780]	; 0x30c
    1528:	030d0000 	movweq	r0, #53248	; 0xd000
    152c:	00000430 	andeq	r0, r0, r0, lsr r4
    1530:	06e4030e 	strbteq	r0, [r4], lr, lsl #6
    1534:	030f0000 	movweq	r0, #61440	; 0xf000
    1538:	000004f4 	strdeq	r0, [r0], -r4
    153c:	03530310 	cmpeq	r3, #16, 6	; 0x40000000
    1540:	03110000 	tsteq	r1, #0
    1544:	00000707 	andeq	r0, r0, r7, lsl #14
    1548:	04850312 	streq	r0, [r5], #786	; 0x312
    154c:	03130000 	tsteq	r3, #0
    1550:	00000317 	andeq	r0, r0, r7, lsl r3
    1554:	04770314 	ldrbteq	r0, [r7], #-788	; 0xfffffcec
    1558:	03150000 	tsteq	r5, #0
    155c:	00000345 	andeq	r0, r0, r5, asr #6
    1560:	06b70316 	ssateq	r0, #24, r6, lsl #6
    1564:	03170000 	tsteq	r7, #0
    1568:	0000040f 	andeq	r0, r0, pc, lsl #8
    156c:	05a00318 	streq	r0, [r0, #792]!	; 0x318
    1570:	03190000 	tsteq	r9, #0
    1574:	00000641 	andeq	r0, r0, r1, asr #12
    1578:	061a031a 			; <UNDEFINED> instruction: 0x061a031a
    157c:	031b0000 	tsteq	fp, #0
    1580:	00000686 	andeq	r0, r0, r6, lsl #13
    1584:	051c031c 	ldreq	r0, [ip, #-796]	; 0xfffffce4
    1588:	031d0000 	tsteq	sp, #0
    158c:	00000373 	andeq	r0, r0, r3, ror r3
    1590:	0593031e 	ldreq	r0, [r3, #798]	; 0x31e
    1594:	031f0000 	tsteq	pc, #0
    1598:	00000660 	andeq	r0, r0, r0, ror #12
    159c:	04da0320 	ldrbeq	r0, [sl], #800	; 0x320
    15a0:	03210000 	teqeq	r1, #0
    15a4:	00000366 	andeq	r0, r0, r6, ror #6
    15a8:	04260322 	strteq	r0, [r6], #-802	; 0xfffffcde
    15ac:	03230000 	teqeq	r3, #0
    15b0:	000006d5 	ldrdeq	r0, [r0], -r5
    15b4:	05fa0324 	ldrbeq	r0, [sl, #804]!	; 0x324
    15b8:	03250000 	teqeq	r5, #0
    15bc:	000004a3 	andeq	r0, r0, r3, lsr #9
    15c0:	07130326 	ldreq	r0, [r3, -r6, lsr #6]
    15c4:	03270000 	teqeq	r7, #0
    15c8:	000003ab 	andeq	r0, r0, fp, lsr #7
    15cc:	07350328 	ldreq	r0, [r5, -r8, lsr #6]!
    15d0:	03290000 	teqeq	r9, #0
    15d4:	00000540 	andeq	r0, r0, r0, asr #10
    15d8:	9904002a 	stmdbls	r4, {r1, r3, r5}
    15dc:	03000004 	movweq	r0, #4
    15e0:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    15e4:	01050000 	mrseq	r0, (UNDEF: 5)
    15e8:	0000b406 	andeq	fp, r0, r6, lsl #8
    15ec:	027d0600 	rsbseq	r0, sp, #0, 12
    15f0:	2a040000 	bcs	1015f8 <__RW_SIZE__+0x101078>
    15f4:	00000182 	andeq	r0, r0, r2, lsl #3
    15f8:	b2080105 	andlt	r0, r8, #1073741825	; 0x40000001
    15fc:	05000000 	streq	r0, [r0, #-0]
    1600:	01a30502 			; <UNDEFINED> instruction: 0x01a30502
    1604:	da060000 	ble	18160c <__RW_SIZE__+0x18108c>
    1608:	04000002 	streq	r0, [r0], #-2
    160c:	00019b36 	andeq	r9, r1, r6, lsr fp
    1610:	07020500 	streq	r0, [r2, -r0, lsl #10]
    1614:	0000008a 	andeq	r0, r0, sl, lsl #1
    1618:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    161c:	06000000 	streq	r0, [r0], -r0
    1620:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
    1624:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    1628:	04050000 	streq	r0, [r5], #-0
    162c:	0000e707 	andeq	lr, r0, r7, lsl #14
    1630:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    1634:	00000000 	andeq	r0, r0, r0
    1638:	e2070805 	and	r0, r7, #327680	; 0x50000
    163c:	07000000 	streq	r0, [r0, -r0]
    1640:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1644:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    1648:	0000ec07 	andeq	lr, r0, r7, lsl #24
    164c:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    1650:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    1654:	0a090000 	beq	24165c <__RW_SIZE__+0x2410dc>
    1658:	02000004 	andeq	r0, r0, #4
    165c:	00029c86 	andeq	r9, r2, r6, lsl #25
    1660:	bb090000 	bllt	241668 <__RW_SIZE__+0x2410e8>
    1664:	02000005 	andeq	r0, r0, #5
    1668:	0002a187 	andeq	sl, r2, r7, lsl #3
    166c:	d0092000 	andle	r2, r9, r0
    1670:	02000006 	andeq	r0, r0, #6
    1674:	0002b188 	andeq	fp, r2, r8, lsl #3
    1678:	1d098000 	stcne	0, cr8, [r9, #-0]
    167c:	02000004 	andeq	r0, r0, #4
    1680:	0002a189 	andeq	sl, r2, r9, lsl #3
    1684:	020aa000 	andeq	sl, sl, #0
    1688:	02000007 	andeq	r0, r0, #7
    168c:	0002b68a 	andeq	fp, r2, sl, lsl #13
    1690:	0a010000 	beq	41698 <__RW_SIZE__+0x41118>
    1694:	000005c5 	andeq	r0, r0, r5, asr #11
    1698:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    169c:	01200000 	teqeq	r0, r0
    16a0:	00057b0a 	andeq	r7, r5, sl, lsl #22
    16a4:	bb8c0200 	bllt	fe301eac <MSP_BASE+0xde2fceac>
    16a8:	80000002 	andhi	r0, r0, r2
    16ac:	05cf0a01 	strbeq	r0, [pc, #2561]	; 20b5 <__RW_SIZE__+0x1b35>
    16b0:	8d020000 	stchi	0, cr0, [r2, #-0]
    16b4:	000002a1 	andeq	r0, r0, r1, lsr #5
    16b8:	df0a01a0 	svcle	0x000a01a0
    16bc:	02000006 	andeq	r0, r0, #6
    16c0:	0002c08e 	andeq	ip, r2, lr, lsl #1
    16c4:	0a020000 	beq	816cc <__RW_SIZE__+0x8114c>
    16c8:	000005d9 	ldrdeq	r0, [r0], -r9
    16cc:	02c58f02 	sbceq	r8, r5, #2, 30
    16d0:	02200000 	eoreq	r0, r0, #0
    16d4:	0050490b 	subseq	r4, r0, fp, lsl #18
    16d8:	02e59002 	rsceq	r9, r5, #2
    16dc:	03000000 	movweq	r0, #0
    16e0:	0005e30a 	andeq	lr, r5, sl, lsl #6
    16e4:	ea910200 	b	fe441eec <MSP_BASE+0xde43ceec>
    16e8:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    16ec:	05ad0a03 	streq	r0, [sp, #2563]!	; 0xa03
    16f0:	92020000 	andls	r0, r2, #0
    16f4:	000002fb 	strdeq	r0, [r0], -fp
    16f8:	0c000e00 	stceq	14, cr0, [r0], {-0}
    16fc:	000001a9 	andeq	r0, r0, r9, lsr #3
    1700:	00000295 	muleq	r0, r5, r2
    1704:	0002950d 	andeq	r9, r2, sp, lsl #10
    1708:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    170c:	018f0704 	orreq	r0, pc, r4, lsl #14
    1710:	850e0000 	strhi	r0, [lr, #-0]
    1714:	0c000002 	stceq	0, cr0, [r0], {2}
    1718:	000001a9 	andeq	r0, r0, r9, lsr #3
    171c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    1720:	0002950d 	andeq	r9, r2, sp, lsl #10
    1724:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    1728:	00000285 	andeq	r0, r0, r5, lsl #5
    172c:	0002850e 	andeq	r8, r2, lr, lsl #10
    1730:	02850e00 	addeq	r0, r5, #0, 28
    1734:	850e0000 	strhi	r0, [lr, #-0]
    1738:	0c000002 	stceq	0, cr0, [r0], {2}
    173c:	000001a9 	andeq	r0, r0, r9, lsr #3
    1740:	000002d5 	ldrdeq	r0, [r0], -r5
    1744:	0002950d 	andeq	r9, r2, sp, lsl #10
    1748:	0c003700 	stceq	7, cr3, [r0], {-0}
    174c:	00000177 	andeq	r0, r0, r7, ror r1
    1750:	000002e5 	andeq	r0, r0, r5, ror #5
    1754:	0002950d 	andeq	r9, r2, sp, lsl #10
    1758:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    175c:	000002d5 	ldrdeq	r0, [r0], -r5
    1760:	0001a90c 	andeq	sl, r1, ip, lsl #18
    1764:	0002fb00 	andeq	pc, r2, r0, lsl #22
    1768:	02950f00 	addseq	r0, r5, #0, 30
    176c:	02830000 	addeq	r0, r3, #0
    1770:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    1774:	37060000 	strcc	r0, [r6, -r0]
    1778:	02000006 	andeq	r0, r0, #6
    177c:	0001d793 	muleq	r1, r3, r7
    1780:	02741000 	rsbseq	r1, r4, #0
    1784:	0003f89b 	muleq	r3, fp, r8
    1788:	07f90900 	ldrbeq	r0, [r9, r0, lsl #18]!
    178c:	9d020000 	stcls	0, cr0, [r2, #-0]
    1790:	000003f8 	strdeq	r0, [r0], -r8
    1794:	07df0900 	ldrbeq	r0, [pc, r0, lsl #18]
    1798:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    179c:	000002fb 	strdeq	r0, [r0], -fp
    17a0:	07bc0904 	ldreq	r0, [ip, r4, lsl #18]!
    17a4:	9f020000 	svcls	0x00020000
    17a8:	000002fb 	strdeq	r0, [r0], -fp
    17ac:	07e40908 	strbeq	r0, [r4, r8, lsl #18]!
    17b0:	a0020000 	andge	r0, r2, r0
    17b4:	000002fb 	strdeq	r0, [r0], -fp
    17b8:	4353110c 	cmpmi	r3, #12, 2
    17bc:	a1020052 	qaddge	r0, r2, r2
    17c0:	000002fb 	strdeq	r0, [r0], -fp
    17c4:	43431110 	movtmi	r1, #12560	; 0x3110
    17c8:	a2020052 	andge	r0, r2, #82	; 0x52
    17cc:	000002fb 	strdeq	r0, [r0], -fp
    17d0:	48531114 	ldmdami	r3, {r2, r4, r8, ip}^
    17d4:	a3020050 	movwge	r0, #8272	; 0x2050
    17d8:	0000040d 	andeq	r0, r0, sp, lsl #8
    17dc:	07860918 	usada8eq	r6, r8, r9, r0
    17e0:	a4020000 	strge	r0, [r2], #-0
    17e4:	000002fb 	strdeq	r0, [r0], -fp
    17e8:	078c0924 	streq	r0, [ip, r4, lsr #18]
    17ec:	a5020000 	strge	r0, [r2, #-0]
    17f0:	000002fb 	strdeq	r0, [r0], -fp
    17f4:	07c10928 	strbeq	r0, [r1, r8, lsr #18]
    17f8:	a6020000 	strge	r0, [r2], -r0
    17fc:	000002fb 	strdeq	r0, [r0], -fp
    1800:	07da092c 	ldrbeq	r0, [sl, ip, lsr #18]
    1804:	a7020000 	strge	r0, [r2, -r0]
    1808:	000002fb 	strdeq	r0, [r0], -fp
    180c:	08130930 	ldmdaeq	r3, {r4, r5, r8, fp}
    1810:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    1814:	000002fb 	strdeq	r0, [r0], -fp
    1818:	07ef0934 			; <UNDEFINED> instruction: 0x07ef0934
    181c:	a9020000 	stmdbge	r2, {}	; <UNPREDICTABLE>
    1820:	000002fb 	strdeq	r0, [r0], -fp
    1824:	08490938 	stmdaeq	r9, {r3, r4, r5, r8, fp}^
    1828:	aa020000 	bge	81830 <__RW_SIZE__+0x812b0>
    182c:	000002fb 	strdeq	r0, [r0], -fp
    1830:	4650113c 			; <UNDEFINED> instruction: 0x4650113c
    1834:	ab020052 	blge	81984 <__RW_SIZE__+0x81404>
    1838:	00000422 	andeq	r0, r0, r2, lsr #8
    183c:	46441140 	strbmi	r1, [r4], -r0, asr #2
    1840:	ac020052 	stcge	0, cr0, [r2], {82}	; 0x52
    1844:	000003f8 	strdeq	r0, [r0], -r8
    1848:	44411148 	strbmi	r1, [r1], #-328	; 0xfffffeb8
    184c:	ad020052 	stcge	0, cr0, [r2, #-328]	; 0xfffffeb8
    1850:	000003f8 	strdeq	r0, [r0], -r8
    1854:	0781094c 	streq	r0, [r1, ip, asr #18]
    1858:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
    185c:	0000043c 	andeq	r0, r0, ip, lsr r4
    1860:	07ea0950 	ubfxeq	r0, r0, #18, #11
    1864:	af020000 	svcge	0x00020000
    1868:	00000456 	andeq	r0, r0, r6, asr r4
    186c:	fb120060 	blx	4819f6 <__RW_SIZE__+0x481476>
    1870:	0c000002 	stceq	0, cr0, [r0], {2}
    1874:	00000177 	andeq	r0, r0, r7, ror r1
    1878:	0000040d 	andeq	r0, r0, sp, lsl #8
    187c:	0002950d 	andeq	r9, r2, sp, lsl #10
    1880:	0e000b00 	vmlaeq.f64	d0, d0, d0
    1884:	000003fd 	strdeq	r0, [r0], -sp
    1888:	0001a90c 	andeq	sl, r1, ip, lsl #18
    188c:	00042200 	andeq	r2, r4, r0, lsl #4
    1890:	02950d00 	addseq	r0, r5, #0, 26
    1894:	00010000 	andeq	r0, r1, r0
    1898:	00042712 	andeq	r2, r4, r2, lsl r7
    189c:	04120e00 	ldreq	r0, [r2], #-3584	; 0xfffff200
    18a0:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    18a4:	3c000001 	stccc	0, cr0, [r0], {1}
    18a8:	0d000004 	stceq	0, cr0, [r0, #-16]
    18ac:	00000295 	muleq	r0, r5, r2
    18b0:	41120003 	tstmi	r2, r3
    18b4:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    18b8:	0000042c 	andeq	r0, r0, ip, lsr #8
    18bc:	0001a90c 	andeq	sl, r1, ip, lsl #18
    18c0:	00045600 	andeq	r5, r4, r0, lsl #12
    18c4:	02950d00 	addseq	r0, r5, #0, 26
    18c8:	00040000 	andeq	r0, r4, r0
    18cc:	00045b12 	andeq	r5, r4, r2, lsl fp
    18d0:	04460e00 	strbeq	r0, [r6], #-3584	; 0xfffff200
    18d4:	c6060000 	strgt	r0, [r6], -r0
    18d8:	02000007 	andeq	r0, r0, #7
    18dc:	00030bb0 			; <UNDEFINED> instruction: 0x00030bb0
    18e0:	01900e00 	orrseq	r0, r0, r0, lsl #28
    18e4:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    18e8:	c7037703 	strgt	r7, [r3, -r3, lsl #14]
    18ec:	14000004 	strne	r0, [r0], #-4
    18f0:	00524d49 	subseq	r4, r2, r9, asr #26
    18f4:	fb037903 	blx	dfd0a <__RW_SIZE__+0xdf78a>
    18f8:	00000002 	andeq	r0, r0, r2
    18fc:	524d4514 	subpl	r4, sp, #20, 10	; 0x5000000
    1900:	037a0300 	cmneq	sl, #0, 6
    1904:	000002fb 	strdeq	r0, [r0], -fp
    1908:	06271504 	strteq	r1, [r7], -r4, lsl #10
    190c:	7b030000 	blvc	c1914 <__RW_SIZE__+0xc1394>
    1910:	0002fb03 	andeq	pc, r2, r3, lsl #22
    1914:	90150800 	andsls	r0, r5, r0, lsl #16
    1918:	03000006 	movweq	r0, #6
    191c:	02fb037c 	rscseq	r0, fp, #124, 6	; 0xf0000001
    1920:	150c0000 	strne	r0, [ip, #-0]
    1924:	00000680 	andeq	r0, r0, r0, lsl #13
    1928:	fb037d03 	blx	e0d3e <__RW_SIZE__+0xe07be>
    192c:	10000002 	andne	r0, r0, r2
    1930:	00525014 	subseq	r5, r2, r4, lsl r0
    1934:	fb037e03 	blx	e114a <__RW_SIZE__+0xe0bca>
    1938:	14000002 	strne	r0, [r0], #-2
    193c:	05ed0400 	strbeq	r0, [sp, #1024]!	; 0x400
    1940:	7f030000 	svcvc	0x00030000
    1944:	00047003 	andeq	r7, r4, r3
    1948:	03501300 	cmpeq	r0, #0, 6
    194c:	06e404a2 	strbteq	r0, [r4], r2, lsr #9
    1950:	43140000 	tstmi	r4, #0
    1954:	03003152 	movweq	r3, #338	; 0x152
    1958:	046b04a4 	strbteq	r0, [fp], #-1188	; 0xfffffb5c
    195c:	15000000 	strne	r0, [r0, #-0]
    1960:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    1964:	9004a503 	andls	sl, r4, r3, lsl #10
    1968:	02000001 	andeq	r0, r0, #1
    196c:	32524314 	subscc	r4, r2, #20, 6	; 0x50000000
    1970:	04a60300 	strteq	r0, [r6], #768	; 0x300
    1974:	0000046b 	andeq	r0, r0, fp, ror #8
    1978:	0b691504 	bleq	1a46d90 <__RW_SIZE__+0x1a46810>
    197c:	a7030000 	strge	r0, [r3, -r0]
    1980:	00019004 	andeq	r9, r1, r4
    1984:	38150600 	ldmdacc	r5, {r9, sl}
    1988:	0300000c 	movweq	r0, #12
    198c:	046b04a8 	strbteq	r0, [fp], #-1192	; 0xfffffb58
    1990:	15080000 	strne	r0, [r8, #-0]
    1994:	000005c5 	andeq	r0, r0, r5, asr #11
    1998:	9004a903 	andls	sl, r4, r3, lsl #18
    199c:	0a000001 	beq	19a8 <__RW_SIZE__+0x1428>
    19a0:	00089815 	andeq	r9, r8, r5, lsl r8
    19a4:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    19a8:	0000046b 	andeq	r0, r0, fp, ror #8
    19ac:	05cf150c 	strbeq	r1, [pc, #1292]	; 1ec0 <__RW_SIZE__+0x1940>
    19b0:	ab030000 	blge	c19b8 <__RW_SIZE__+0xc1438>
    19b4:	00019004 	andeq	r9, r1, r4
    19b8:	53140e00 	tstpl	r4, #0, 28
    19bc:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    19c0:	00046b04 	andeq	r6, r4, r4, lsl #22
    19c4:	d9151000 	ldmdble	r5, {ip}
    19c8:	03000005 	movweq	r0, #5
    19cc:	019004ad 	orrseq	r0, r0, sp, lsr #9
    19d0:	14120000 	ldrne	r0, [r2], #-0
    19d4:	00524745 	subseq	r4, r2, r5, asr #14
    19d8:	6b04ae03 	blvs	12d1ec <__RW_SIZE__+0x12cc6c>
    19dc:	14000004 	strne	r0, [r0], #-4
    19e0:	0005e315 	andeq	lr, r5, r5, lsl r3
    19e4:	04af0300 	strteq	r0, [pc], #768	; 19ec <__RW_SIZE__+0x146c>
    19e8:	00000190 	muleq	r0, r0, r1
    19ec:	092e1516 	stmdbeq	lr!, {r1, r2, r4, r8, sl, ip}
    19f0:	b0030000 	andlt	r0, r3, r0
    19f4:	00046b04 	andeq	r6, r4, r4, lsl #22
    19f8:	73151800 	tstvc	r5, #0, 16
    19fc:	0300000b 	movweq	r0, #11
    1a00:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    1a04:	151a0000 	ldrne	r0, [sl, #-0]
    1a08:	00000934 	andeq	r0, r0, r4, lsr r9
    1a0c:	6b04b203 	blvs	12e220 <__RW_SIZE__+0x12dca0>
    1a10:	1c000004 	stcne	0, cr0, [r0], {4}
    1a14:	000bfe15 	andeq	pc, fp, r5, lsl lr	; <UNPREDICTABLE>
    1a18:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    1a1c:	00000190 	muleq	r0, r0, r1
    1a20:	0a02151e 	beq	86ea0 <__RW_SIZE__+0x86920>
    1a24:	b4030000 	strlt	r0, [r3], #-0
    1a28:	00046b04 	andeq	r6, r4, r4, lsl #22
    1a2c:	a6152000 	ldrge	r2, [r5], -r0
    1a30:	0300000c 	movweq	r0, #12
    1a34:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    1a38:	14220000 	strtne	r0, [r2], #-0
    1a3c:	00544e43 	subseq	r4, r4, r3, asr #28
    1a40:	6b04b603 	blvs	12f254 <__RW_SIZE__+0x12ecd4>
    1a44:	24000004 	strcs	r0, [r0], #-4
    1a48:	000b9615 	andeq	r9, fp, r5, lsl r6
    1a4c:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    1a50:	00000190 	muleq	r0, r0, r1
    1a54:	53501426 	cmppl	r0, #637534208	; 0x26000000
    1a58:	b8030043 	stmdalt	r3, {r0, r1, r6}
    1a5c:	00046b04 	andeq	r6, r4, r4, lsl #22
    1a60:	7f152800 	svcvc	0x00152800
    1a64:	03000009 	movweq	r0, #9
    1a68:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    1a6c:	142a0000 	strtne	r0, [sl], #-0
    1a70:	00525241 	subseq	r5, r2, r1, asr #4
    1a74:	6b04ba03 	blvs	130288 <__RW_SIZE__+0x12fd08>
    1a78:	2c000004 	stccs	0, cr0, [r0], {4}
    1a7c:	00098a15 	andeq	r8, r9, r5, lsl sl
    1a80:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    1a84:	00000190 	muleq	r0, r0, r1
    1a88:	4352142e 	cmpmi	r2, #771751936	; 0x2e000000
    1a8c:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    1a90:	00046b04 	andeq	r6, r4, r4, lsl #22
    1a94:	95153000 	ldrls	r3, [r5, #-0]
    1a98:	03000009 	movweq	r0, #9
    1a9c:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    1aa0:	15320000 	ldrne	r0, [r2, #-0]!
    1aa4:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    1aa8:	6b04be03 	blvs	1312bc <__RW_SIZE__+0x130d3c>
    1aac:	34000004 	strcc	r0, [r0], #-4
    1ab0:	0009a015 	andeq	sl, r9, r5, lsl r0
    1ab4:	04bf0300 	ldrteq	r0, [pc], #768	; 1abc <__RW_SIZE__+0x153c>
    1ab8:	00000190 	muleq	r0, r0, r1
    1abc:	09031536 	stmdbeq	r3, {r1, r2, r4, r5, r8, sl, ip}
    1ac0:	c0030000 	andgt	r0, r3, r0
    1ac4:	00046b04 	andeq	r6, r4, r4, lsl #22
    1ac8:	ab153800 	blge	54fad0 <__RW_SIZE__+0x54f550>
    1acc:	03000009 	movweq	r0, #9
    1ad0:	019004c1 	orrseq	r0, r0, r1, asr #9
    1ad4:	153a0000 	ldrne	r0, [sl, #-0]!
    1ad8:	00000cb5 			; <UNDEFINED> instruction: 0x00000cb5
    1adc:	6b04c203 	blvs	1322f0 <__RW_SIZE__+0x131d70>
    1ae0:	3c000004 	stccc	0, cr0, [r0], {4}
    1ae4:	0009b615 	andeq	fp, r9, r5, lsl r6
    1ae8:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    1aec:	00000190 	muleq	r0, r0, r1
    1af0:	0cba153e 	cfldr32eq	mvfx1, [sl], #248	; 0xf8
    1af4:	c4030000 	strgt	r0, [r3], #-0
    1af8:	00046b04 	andeq	r6, r4, r4, lsl #22
    1afc:	bf154000 	svclt	0x00154000
    1b00:	0300000c 	movweq	r0, #12
    1b04:	019004c5 	orrseq	r0, r0, r5, asr #9
    1b08:	15420000 	strbne	r0, [r2, #-0]
    1b0c:	00000a7e 	andeq	r0, r0, lr, ror sl
    1b10:	6b04c603 	blvs	133324 <__RW_SIZE__+0x132da4>
    1b14:	44000004 	strmi	r0, [r0], #-4
    1b18:	0009ce15 	andeq	ip, r9, r5, lsl lr
    1b1c:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    1b20:	00000190 	muleq	r0, r0, r1
    1b24:	43441446 	movtmi	r1, #17478	; 0x4446
    1b28:	c8030052 	stmdagt	r3, {r1, r4, r6}
    1b2c:	00046b04 	andeq	r6, r4, r4, lsl #22
    1b30:	d9154800 	ldmdble	r5, {fp, lr}
    1b34:	03000009 	movweq	r0, #9
    1b38:	019004c9 	orrseq	r0, r0, r9, asr #9
    1b3c:	154a0000 	strbne	r0, [sl, #-0]
    1b40:	00000c61 	andeq	r0, r0, r1, ror #24
    1b44:	6b04ca03 	blvs	134358 <__RW_SIZE__+0x133dd8>
    1b48:	4c000004 	stcmi	0, cr0, [r0], {4}
    1b4c:	0009e415 	andeq	lr, r9, r5, lsl r4
    1b50:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    1b54:	00000190 	muleq	r0, r0, r1
    1b58:	d804004e 	stmdale	r4, {r1, r2, r3, r6}
    1b5c:	03000008 	movweq	r0, #8
    1b60:	04d304cc 	ldrbeq	r0, [r3], #1228	; 0x4cc
    1b64:	1c130000 	ldcne	0, cr0, [r3], {-0}
    1b68:	ae04d203 	cdpge	2, 0, cr13, cr4, cr3, {0}
    1b6c:	14000007 	strne	r0, [r0], #-7
    1b70:	03005253 	movweq	r5, #595	; 0x253
    1b74:	046b04d4 	strbteq	r0, [fp], #-1236	; 0xfffffb2c
    1b78:	15000000 	strne	r0, [r0, #-0]
    1b7c:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    1b80:	9004d503 	andls	sp, r4, r3, lsl #10
    1b84:	02000001 	andeq	r0, r0, #1
    1b88:	00524414 	subseq	r4, r2, r4, lsl r4
    1b8c:	6b04d603 	blvs	1373a0 <__RW_SIZE__+0x136e20>
    1b90:	04000004 	streq	r0, [r0], #-4
    1b94:	000b6915 	andeq	r6, fp, r5, lsl r9
    1b98:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    1b9c:	00000190 	muleq	r0, r0, r1
    1ba0:	52421406 	subpl	r1, r2, #100663296	; 0x6000000
    1ba4:	d8030052 	stmdale	r3, {r1, r4, r6}
    1ba8:	00046b04 	andeq	r6, r4, r4, lsl #22
    1bac:	c5150800 	ldrgt	r0, [r5, #-2048]	; 0xfffff800
    1bb0:	03000005 	movweq	r0, #5
    1bb4:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    1bb8:	140a0000 	strne	r0, [sl], #-0
    1bbc:	00315243 	eorseq	r5, r1, r3, asr #4
    1bc0:	6b04da03 	blvs	1383d4 <__RW_SIZE__+0x137e54>
    1bc4:	0c000004 	stceq	0, cr0, [r0], {4}
    1bc8:	0005cf15 	andeq	ip, r5, r5, lsl pc
    1bcc:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    1bd0:	00000190 	muleq	r0, r0, r1
    1bd4:	5243140e 	subpl	r1, r3, #234881024	; 0xe000000
    1bd8:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    1bdc:	00046b04 	andeq	r6, r4, r4, lsl #22
    1be0:	d9151000 	ldmdble	r5, {ip}
    1be4:	03000005 	movweq	r0, #5
    1be8:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    1bec:	14120000 	ldrne	r0, [r2], #-0
    1bf0:	00335243 	eorseq	r5, r3, r3, asr #4
    1bf4:	6b04de03 	blvs	139408 <__RW_SIZE__+0x138e88>
    1bf8:	14000004 	strne	r0, [r0], #-4
    1bfc:	0005e315 	andeq	lr, r5, r5, lsl r3
    1c00:	04df0300 	ldrbeq	r0, [pc], #768	; 1c08 <__RW_SIZE__+0x1688>
    1c04:	00000190 	muleq	r0, r0, r1
    1c08:	094a1516 	stmdbeq	sl, {r1, r2, r4, r8, sl, ip}^
    1c0c:	e0030000 	and	r0, r3, r0
    1c10:	00046b04 	andeq	r6, r4, r4, lsl #22
    1c14:	73151800 	tstvc	r5, #0, 16
    1c18:	0300000b 	movweq	r0, #11
    1c1c:	019004e1 	orrseq	r0, r0, r1, ror #9
    1c20:	001a0000 	andseq	r0, sl, r0
    1c24:	000abc04 	andeq	fp, sl, r4, lsl #24
    1c28:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    1c2c:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c30:	07c00416 	bfieq	r0, r6, (invalid: 8:0)
    1c34:	01050000 	mrseq	r0, (UNDEF: 5)
    1c38:	0000bb08 	andeq	fp, r0, r8, lsl #22
    1c3c:	cd041600 	stcgt	6, cr1, [r4, #-0]
    1c40:	12000007 	andne	r0, r0, #7
    1c44:	000007c0 	andeq	r0, r0, r0, asr #15
    1c48:	00050717 	andeq	r0, r5, r7, lsl r7
    1c4c:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    1c50:	0007ec03 	andeq	lr, r7, r3, lsl #24
    1c54:	03b51800 			; <UNDEFINED> instruction: 0x03b51800
    1c58:	13020000 	movwne	r0, #8192	; 0x2000
    1c5c:	00016406 	andeq	r6, r1, r6, lsl #8
    1c60:	e3190000 	tst	r9, #0
    1c64:	0100000b 	tsteq	r0, fp
    1c68:	0035d425 	eorseq	sp, r5, r5, lsr #8
    1c6c:	00003808 	andeq	r3, r0, r8, lsl #16
    1c70:	4b9c0100 	blmi	fe702078 <MSP_BASE+0xde6fd078>
    1c74:	1a000008 	bne	1c9c <__RW_SIZE__+0x171c>
    1c78:	00000d7f 	andeq	r0, r0, pc, ror sp
    1c7c:	07c72501 	strbeq	r2, [r7, r1, lsl #10]
    1c80:	043e0000 	ldrteq	r0, [lr], #-0
    1c84:	731b0000 	tstvc	fp, #0
    1c88:	25010070 	strcs	r0, [r1, #-112]	; 0xffffff90
    1c8c:	0000084b 	andeq	r0, r0, fp, asr #16
    1c90:	0000046a 	andeq	r0, r0, sl, ror #8
    1c94:	0100691c 	tsteq	r0, ip, lsl r9
    1c98:	0001c927 	andeq	ip, r1, r7, lsr #18
    1c9c:	00049600 	andeq	r9, r4, r0, lsl #12
    1ca0:	35fe1d00 	ldrbcc	r1, [lr, #3328]!	; 0xd00
    1ca4:	12740800 	rsbsne	r0, r4, #0, 16
    1ca8:	011e0000 	tsteq	lr, r0
    1cac:	7f740252 	svcvc	0x00740252
    1cb0:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    1cb4:	011e0076 	tsteq	lr, r6, ror r0
    1cb8:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
    1cbc:	000800a3 	andeq	r0, r8, r3, lsr #1
    1cc0:	d0041600 	andle	r1, r4, r0, lsl #12
    1cc4:	1f000001 	svcne	0x00000001
    1cc8:	00000c2c 	andeq	r0, r0, ip, lsr #24
    1ccc:	360c1c01 	strcc	r1, [ip], -r1, lsl #24
    1cd0:	00320800 	eorseq	r0, r2, r0, lsl #16
    1cd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    1cd8:	00000891 	muleq	r0, r1, r8
    1cdc:	00362820 	eorseq	r2, r6, r0, lsr #16
    1ce0:	00127408 	andseq	r7, r2, r8, lsl #8
    1ce4:	00087d00 	andeq	r7, r8, r0, lsl #26
    1ce8:	50011e00 	andpl	r1, r1, r0, lsl #28
    1cec:	a3280305 	teqge	r8, #335544320	; 0x14000000
    1cf0:	1d000800 	stcne	8, cr0, [r0, #-0]
    1cf4:	0800363c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, sp}
    1cf8:	00001274 	andeq	r1, r0, r4, ror r2
    1cfc:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1d00:	00a34003 	adceq	r4, r3, r3
    1d04:	1f000008 	svcne	0x00000008
    1d08:	0000088c 	andeq	r0, r0, ip, lsl #17
    1d0c:	36404801 	strbcc	r4, [r0], -r1, lsl #16
    1d10:	00100800 	andseq	r0, r0, r0, lsl #16
    1d14:	9c010000 	stcls	0, cr0, [r1], {-0}
    1d18:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
    1d1c:	00364e1d 	eorseq	r4, r6, sp, lsl lr
    1d20:	00127408 	andseq	r7, r2, r8, lsl #8
    1d24:	50011e00 	andpl	r1, r1, r0, lsl #28
    1d28:	a3540305 	cmpge	r4, #335544320	; 0x14000000
    1d2c:	00000800 	andeq	r0, r0, r0, lsl #16
    1d30:	0008f621 	andeq	pc, r8, r1, lsr #12
    1d34:	012f0100 	teqeq	pc, r0, lsl #2
    1d38:	000008e7 	andeq	r0, r0, r7, ror #17
    1d3c:	70736d22 	rsbsvc	r6, r3, r2, lsr #26
    1d40:	4b2f0100 	blmi	bc2148 <__RW_SIZE__+0xbc1bc8>
    1d44:	22000008 	andcs	r0, r0, #8
    1d48:	0100726c 	tsteq	r0, ip, ror #4
    1d4c:	0001d02f 	andeq	sp, r1, pc, lsr #32
    1d50:	73702200 	cmnvc	r0, #0, 4
    1d54:	2f010070 	svccs	0x00010070
    1d58:	0000084b 	andeq	r0, r0, fp, asr #16
    1d5c:	0aaa1f00 	beq	fea89964 <MSP_BASE+0xdea84964>
    1d60:	55010000 	strpl	r0, [r1, #-0]
    1d64:	08003650 	stmdaeq	r0, {r4, r6, r9, sl, ip, sp}
    1d68:	0000012a 	andeq	r0, r0, sl, lsr #2
    1d6c:	0ad49c01 	beq	ff528d78 <MSP_BASE+0xdf523d78>
    1d70:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    1d74:	01007073 	tsteq	r0, r3, ror r0
    1d78:	00084b55 	andeq	r4, r8, r5, asr fp
    1d7c:	0004e300 	andeq	lr, r4, r0, lsl #6
    1d80:	726c1b00 	rsbvc	r1, ip, #0, 22
    1d84:	d0550100 	subsle	r0, r5, r0, lsl #2
    1d88:	1a000001 	bne	1d94 <__RW_SIZE__+0x1814>
    1d8c:	1b000005 	blne	1da8 <__RW_SIZE__+0x1828>
    1d90:	00707370 	rsbseq	r7, r0, r0, ror r3
    1d94:	084b5501 	stmdaeq	fp, {r0, r8, sl, ip, lr}^
    1d98:	05380000 	ldreq	r0, [r8, #-0]!
    1d9c:	ba230000 	blt	8c1da4 <__RW_SIZE__+0x8c1824>
    1da0:	64000008 	strvs	r0, [r0], #-8
    1da4:	68080036 	stmdavs	r8, {r1, r2, r4, r5}
    1da8:	01000000 	mrseq	r0, (UNDEF: 0)
    1dac:	000a4d59 	andeq	r4, sl, r9, asr sp
    1db0:	08db2400 	ldmeq	fp, {sl, sp}^
    1db4:	56010000 	strpl	r0, [r1], -r0
    1db8:	0008d124 	andeq	sp, r8, r4, lsr #2
    1dbc:	25550100 	ldrbcs	r0, [r5, #-256]	; 0xffffff00
    1dc0:	000008c6 	andeq	r0, r0, r6, asr #17
    1dc4:	00000556 	andeq	r0, r0, r6, asr r5
    1dc8:	00367220 	eorseq	r7, r6, r0, lsr #4
    1dcc:	00127408 	andseq	r7, r2, r8, lsl #8
    1dd0:	00096f00 	andeq	r6, r9, r0, lsl #30
    1dd4:	51011e00 	tstpl	r1, r0, lsl #28
    1dd8:	1e007502 	cfsh32ne	mvfx7, mvfx0, #2
    1ddc:	03055001 	movweq	r5, #20481	; 0x5001
    1de0:	0800a36c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp, pc}
    1de4:	36802000 	strcc	r2, [r0], r0
    1de8:	12740800 	rsbsne	r0, r4, #0, 16
    1dec:	098c0000 	stmibeq	ip, {}	; <UNPREDICTABLE>
    1df0:	011e0000 	tsteq	lr, r0
    1df4:	00740251 	rsbseq	r0, r4, r1, asr r2
    1df8:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1dfc:	00a38403 	adceq	r8, r3, r3, lsl #8
    1e00:	8e200008 	cdphi	0, 2, cr0, cr0, cr8, {0}
    1e04:	74080036 	strvc	r0, [r8], #-54	; 0xffffffca
    1e08:	a9000012 	stmdbge	r0, {r1, r4}
    1e0c:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    1e10:	76025101 	strvc	r5, [r2], -r1, lsl #2
    1e14:	50011e00 	andpl	r1, r1, r0, lsl #28
    1e18:	a3900305 	orrsge	r0, r0, #335544320	; 0x14000000
    1e1c:	20000800 	andcs	r0, r0, r0, lsl #16
    1e20:	080036ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, ip, sp}
    1e24:	00001274 	andeq	r1, r0, r4, ror r2
    1e28:	000009c8 	andeq	r0, r0, r8, asr #19
    1e2c:	0451011e 	ldrbeq	r0, [r1], #-286	; 0xfffffee2
    1e30:	1a3f0075 	bne	fc200c <__RW_SIZE__+0xfc1a8c>
    1e34:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1e38:	00a42003 	adceq	r2, r4, r3
    1e3c:	e4200008 	strt	r0, [r0], #-8
    1e40:	74080036 	strvc	r0, [r8], #-54	; 0xffffffca
    1e44:	df000012 	svcle	0x00000012
    1e48:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    1e4c:	03055001 	movweq	r5, #20481	; 0x5001
    1e50:	0800a44c 	stmdaeq	r0, {r2, r3, r6, sl, sp, pc}
    1e54:	36f22000 	ldrbtcc	r2, [r2], r0
    1e58:	12740800 	rsbsne	r0, r4, #0, 16
    1e5c:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    1e60:	011e0000 	tsteq	lr, r0
    1e64:	5c030550 	cfstr32pl	mvfx0, [r3], {80}	; 0x50
    1e68:	000800a4 	andeq	r0, r8, r4, lsr #1
    1e6c:	00374e26 	eorseq	r4, r7, r6, lsr #28
    1e70:	00127408 	andseq	r7, r2, r8, lsl #8
    1e74:	375c2000 	ldrbcc	r2, [ip, -r0]
    1e78:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    1e7c:	0a1c0000 	beq	701e84 <__RW_SIZE__+0x701904>
    1e80:	011e0000 	tsteq	lr, r0
    1e84:	00740251 	rsbseq	r0, r4, r1, asr r2
    1e88:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1e8c:	00a3c003 	adceq	ip, r3, r3
    1e90:	6a200008 	bvs	801eb8 <__RW_SIZE__+0x801938>
    1e94:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    1e98:	33000012 	movwcc	r0, #18
    1e9c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1ea0:	03055001 	movweq	r5, #20481	; 0x5001
    1ea4:	0800a3f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sp, pc}
    1ea8:	37781d00 	ldrbcc	r1, [r8, -r0, lsl #26]!
    1eac:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    1eb0:	011e0000 	tsteq	lr, r0
    1eb4:	00760251 	rsbseq	r0, r6, r1, asr r2
    1eb8:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1ebc:	00a41c03 	adceq	r1, r4, r3, lsl #24
    1ec0:	20000008 	andcs	r0, r0, r8
    1ec4:	08003664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, sp}
    1ec8:	00001274 	andeq	r1, r0, r4, ror r2
    1ecc:	00000a64 	andeq	r0, r0, r4, ror #20
    1ed0:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1ed4:	00a35c03 	adceq	r5, r3, r3, lsl #24
    1ed8:	04200008 	strteq	r0, [r0], #-8
    1edc:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    1ee0:	7b000012 	blvc	1f30 <__RW_SIZE__+0x19b0>
    1ee4:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    1ee8:	03055001 	movweq	r5, #20481	; 0x5001
    1eec:	0800a47c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, sp, pc}
    1ef0:	37122000 	ldrcc	r2, [r2, -r0]
    1ef4:	12740800 	rsbsne	r0, r4, #0, 16
    1ef8:	0a920000 	beq	fe481f00 <MSP_BASE+0xde47cf00>
    1efc:	011e0000 	tsteq	lr, r0
    1f00:	90030550 	andls	r0, r3, r0, asr r5
    1f04:	000800a4 	andeq	r0, r8, r4, lsr #1
    1f08:	00372420 	eorseq	r2, r7, r0, lsr #8
    1f0c:	00127408 	andseq	r7, r2, r8, lsl #8
    1f10:	000aa900 	andeq	sl, sl, r0, lsl #18
    1f14:	50011e00 	andpl	r1, r1, r0, lsl #28
    1f18:	a4a00305 	strtge	r0, [r0], #773	; 0x305
    1f1c:	20000800 	andcs	r0, r0, r0, lsl #16
    1f20:	08003732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip, sp}
    1f24:	00001274 	andeq	r1, r0, r4, ror r2
    1f28:	00000ac0 	andeq	r0, r0, r0, asr #21
    1f2c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1f30:	00a4b403 	adceq	fp, r4, r3, lsl #8
    1f34:	401d0008 	andsmi	r0, sp, r8
    1f38:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    1f3c:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    1f40:	03055001 	movweq	r5, #20481	; 0x5001
    1f44:	0800a4c4 	stmdaeq	r0, {r2, r6, r7, sl, sp, pc}
    1f48:	981f0000 	ldmdals	pc, {}	; <UNPREDICTABLE>
    1f4c:	0100000a 	tsteq	r0, sl
    1f50:	00377c6b 	eorseq	r7, r7, fp, ror #24
    1f54:	00001008 	andeq	r1, r0, r8
    1f58:	299c0100 	ldmibcs	ip, {r8}
    1f5c:	1b00000b 	blne	1f90 <__RW_SIZE__+0x1a10>
    1f60:	0070736d 	rsbseq	r7, r0, sp, ror #6
    1f64:	084b6b01 	stmdaeq	fp, {r0, r8, r9, fp, sp, lr}^
    1f68:	05820000 	streq	r0, [r2]
    1f6c:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    1f70:	6b010072 	blvs	42140 <__RW_SIZE__+0x41bc0>
    1f74:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f78:	000005a3 	andeq	r0, r0, r3, lsr #11
    1f7c:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    1f80:	4b6b0100 	blmi	1ac2388 <__RW_SIZE__+0x1ac1e08>
    1f84:	c4000008 	strgt	r0, [r0], #-8
    1f88:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    1f8c:	0800378a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, ip, sp}
    1f90:	00001274 	andeq	r1, r0, r4, ror r2
    1f94:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    1f98:	00a4e803 	adceq	lr, r4, r3, lsl #16
    1f9c:	1f000008 	svcne	0x00000008
    1fa0:	00000c3d 	andeq	r0, r0, sp, lsr ip
    1fa4:	378c7801 	strcc	r7, [ip, r1, lsl #16]
    1fa8:	00100800 	andseq	r0, r0, r0, lsl #16
    1fac:	9c010000 	stcls	0, cr0, [r1], {-0}
    1fb0:	00000b7e 	andeq	r0, r0, lr, ror fp
    1fb4:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    1fb8:	4b780100 	blmi	1e023c0 <__RW_SIZE__+0x1e01e40>
    1fbc:	e5000008 	str	r0, [r0, #-8]
    1fc0:	1b000005 	blne	1fdc <__RW_SIZE__+0x1a5c>
    1fc4:	0100726c 	tsteq	r0, ip, ror #4
    1fc8:	0001d078 	andeq	sp, r1, r8, ror r0
    1fcc:	00060600 	andeq	r0, r6, r0, lsl #12
    1fd0:	73701b00 	cmnvc	r0, #0, 22
    1fd4:	78010070 	stmdavc	r1, {r4, r5, r6}
    1fd8:	0000084b 	andeq	r0, r0, fp, asr #16
    1fdc:	00000627 	andeq	r0, r0, r7, lsr #12
    1fe0:	00379a1d 	eorseq	r9, r7, sp, lsl sl
    1fe4:	00127408 	andseq	r7, r2, r8, lsl #8
    1fe8:	50011e00 	andpl	r1, r1, r0, lsl #28
    1fec:	a5040305 	strge	r0, [r4, #-773]	; 0xfffffcfb
    1ff0:	00000800 	andeq	r0, r0, r0, lsl #16
    1ff4:	0009ef1f 	andeq	lr, r9, pc, lsl pc
    1ff8:	9c850100 	stflss	f0, [r5], {0}
    1ffc:	10080037 	andne	r0, r8, r7, lsr r0
    2000:	01000000 	mrseq	r0, (UNDEF: 0)
    2004:	000bd39c 	muleq	fp, ip, r3
    2008:	736d1b00 	cmnvc	sp, #0, 22
    200c:	85010070 	strhi	r0, [r1, #-112]	; 0xffffff90
    2010:	0000084b 	andeq	r0, r0, fp, asr #16
    2014:	00000648 	andeq	r0, r0, r8, asr #12
    2018:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    201c:	01d08501 	bicseq	r8, r0, r1, lsl #10
    2020:	06690000 	strbteq	r0, [r9], -r0
    2024:	701b0000 	andsvc	r0, fp, r0
    2028:	01007073 	tsteq	r0, r3, ror r0
    202c:	00084b85 	andeq	r4, r8, r5, lsl #23
    2030:	00068a00 	andeq	r8, r6, r0, lsl #20
    2034:	37aa1d00 	strcc	r1, [sl, r0, lsl #26]!
    2038:	12740800 	rsbsne	r0, r4, #0, 16
    203c:	011e0000 	tsteq	lr, r0
    2040:	10030550 	andne	r0, r3, r0, asr r5
    2044:	000800a5 	andeq	r0, r8, r5, lsr #1
    2048:	0bd71f00 	bleq	ff5c9c50 <MSP_BASE+0xdf5c4c50>
    204c:	92010000 	andls	r0, r1, #0
    2050:	080037ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, sp}
    2054:	00000010 	andeq	r0, r0, r0, lsl r0
    2058:	0bfc9c01 	bleq	fff29064 <MSP_BASE+0xdff24064>
    205c:	ba1d0000 	blt	742064 <__RW_SIZE__+0x741ae4>
    2060:	74080037 	strvc	r0, [r8], #-55	; 0xffffffc9
    2064:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2068:	03055001 	movweq	r5, #20481	; 0x5001
    206c:	0800a520 	stmdaeq	r0, {r5, r8, sl, sp, pc}
    2070:	9d1f0000 	ldcls	0, cr0, [pc, #-0]	; 2078 <__RW_SIZE__+0x1af8>
    2074:	01000008 	tsteq	r0, r8
    2078:	0037bc9f 	mlaseq	r7, pc, ip, fp	; <UNPREDICTABLE>
    207c:	00001008 	andeq	r1, r0, r8
    2080:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    2084:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    2088:	080037ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp}
    208c:	00001274 	andeq	r1, r0, r4, ror r2
    2090:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2094:	00a52c03 	adceq	r2, r5, r3, lsl #24
    2098:	1f000008 	svcne	0x00000008
    209c:	00000b4b 	andeq	r0, r0, fp, asr #22
    20a0:	37ccac01 	strbcc	sl, [ip, r1, lsl #24]
    20a4:	00100800 	andseq	r0, r0, r0, lsl #16
    20a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    20ac:	00000c4e 	andeq	r0, r0, lr, asr #24
    20b0:	0037da1d 	eorseq	sp, r7, sp, lsl sl
    20b4:	00127408 	andseq	r7, r2, r8, lsl #8
    20b8:	50011e00 	andpl	r1, r1, r0, lsl #28
    20bc:	a53c0305 	ldrge	r0, [ip, #-773]!	; 0xfffffcfb
    20c0:	00000800 	andeq	r0, r0, r0, lsl #16
    20c4:	000c0827 	andeq	r0, ip, r7, lsr #16
    20c8:	dcbb0100 	ldfles	f0, [fp]
    20cc:	0e080037 	mcreq	0, 0, r0, cr8, cr7, {1}
    20d0:	01000000 	mrseq	r0, (UNDEF: 0)
    20d4:	095e1f9c 	ldmdbeq	lr, {r2, r3, r4, r7, r8, r9, sl, fp, ip}^
    20d8:	c7010000 	strgt	r0, [r1, -r0]
    20dc:	080037ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
    20e0:	00000006 	andeq	r0, r0, r6
    20e4:	0c7e9c01 	ldcleq	12, cr9, [lr], #-4
    20e8:	f2260000 	vhadd.s32	d0, d6, d0
    20ec:	51080037 	tstpl	r8, r7, lsr r0
    20f0:	00000008 	andeq	r0, r0, r8
    20f4:	00094f1f 	andeq	r4, r9, pc, lsl pc
    20f8:	f4d30100 			; <UNDEFINED> instruction: 0xf4d30100
    20fc:	06080037 			; <UNDEFINED> instruction: 0x06080037
    2100:	01000000 	mrseq	r0, (UNDEF: 0)
    2104:	000c9d9c 	muleq	ip, ip, sp
    2108:	37fa2600 	ldrbcc	r2, [sl, r0, lsl #12]!
    210c:	08510800 	ldmdaeq	r1, {fp}^
    2110:	1f000000 	svcne	0x00000000
    2114:	00000cf4 	strdeq	r0, [r0], -r4
    2118:	37fcdf01 	ldrbcc	sp, [ip, r1, lsl #30]!
    211c:	00060800 	andeq	r0, r6, r0, lsl #16
    2120:	9c010000 	stcls	0, cr0, [r1], {-0}
    2124:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
    2128:	00380226 	eorseq	r0, r8, r6, lsr #4
    212c:	00085108 	andeq	r5, r8, r8, lsl #2
    2130:	c81f0000 	ldmdagt	pc, {}	; <UNPREDICTABLE>
    2134:	0100000b 	tsteq	r0, fp
    2138:	003804eb 	eorseq	r0, r8, fp, ror #9
    213c:	00000608 	andeq	r0, r0, r8, lsl #12
    2140:	db9c0100 	blle	fe702548 <MSP_BASE+0xde6fd548>
    2144:	2600000c 	strcs	r0, [r0], -ip
    2148:	0800380a 	stmdaeq	r0, {r1, r3, fp, ip, sp}
    214c:	00000851 	andeq	r0, r0, r1, asr r8
    2150:	0aca1f00 	beq	ff289d58 <MSP_BASE+0xdf284d58>
    2154:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2158:	0800380c 	stmdaeq	r0, {r2, r3, fp, ip, sp}
    215c:	00000006 	andeq	r0, r0, r6
    2160:	0cfa9c01 	ldcleq	12, cr9, [sl], #4
    2164:	12260000 	eorne	r0, r6, #0
    2168:	51080038 	tstpl	r8, r8, lsr r0
    216c:	00000008 	andeq	r0, r0, r8
    2170:	000ba028 	andeq	sl, fp, r8, lsr #32
    2174:	01030100 	mrseq	r0, (UNDEF: 19)
    2178:	08003814 	stmdaeq	r0, {r2, r4, fp, ip, sp}
    217c:	00000006 	andeq	r0, r0, r6
    2180:	0d1a9c01 	ldceq	12, cr9, [sl, #-4]
    2184:	1a260000 	bne	98218c <__RW_SIZE__+0x981c0c>
    2188:	51080038 	tstpl	r8, r8, lsr r0
    218c:	00000008 	andeq	r0, r0, r8
    2190:	000adb28 	andeq	sp, sl, r8, lsr #22
    2194:	010f0100 	mrseq	r0, (UNDEF: 31)
    2198:	0800381c 	stmdaeq	r0, {r2, r3, r4, fp, ip, sp}
    219c:	00000006 	andeq	r0, r0, r6
    21a0:	0d3a9c01 	ldceq	12, cr9, [sl, #-4]!
    21a4:	22260000 	eorcs	r0, r6, #0
    21a8:	51080038 	tstpl	r8, r8, lsr r0
    21ac:	00000008 	andeq	r0, r0, r8
    21b0:	000b3a28 	andeq	r3, fp, r8, lsr #20
    21b4:	011b0100 	tsteq	fp, r0, lsl #2
    21b8:	08003824 	stmdaeq	r0, {r2, r5, fp, ip, sp}
    21bc:	00000006 	andeq	r0, r0, r6
    21c0:	0d5a9c01 	ldcleq	12, cr9, [sl, #-4]
    21c4:	2a260000 	bcs	9821cc <__RW_SIZE__+0x981c4c>
    21c8:	51080038 	tstpl	r8, r8, lsr r0
    21cc:	00000008 	andeq	r0, r0, r8
    21d0:	000ce328 	andeq	lr, ip, r8, lsr #6
    21d4:	01270100 	teqeq	r7, r0, lsl #2
    21d8:	0800382c 	stmdaeq	r0, {r2, r3, r5, fp, ip, sp}
    21dc:	00000006 	andeq	r0, r0, r6
    21e0:	0d7a9c01 	ldcleq	12, cr9, [sl, #-4]!
    21e4:	32260000 	eorcc	r0, r6, #0
    21e8:	51080038 	tstpl	r8, r8, lsr r0
    21ec:	00000008 	andeq	r0, r0, r8
    21f0:	00096e28 	andeq	r6, r9, r8, lsr #28
    21f4:	01330100 	teqeq	r3, r0, lsl #2
    21f8:	08003834 	stmdaeq	r0, {r2, r4, r5, fp, ip, sp}
    21fc:	00000006 	andeq	r0, r0, r6
    2200:	0d9a9c01 	ldceq	12, cr9, [sl, #4]
    2204:	3a260000 	bcc	98220c <__RW_SIZE__+0x981c8c>
    2208:	51080038 	tstpl	r8, r8, lsr r0
    220c:	00000008 	andeq	r0, r0, r8
    2210:	0008ae28 	andeq	sl, r8, r8, lsr #28
    2214:	013f0100 	teqeq	pc, r0, lsl #2
    2218:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
    221c:	00000006 	andeq	r0, r0, r6
    2220:	0dba9c01 	ldceq	12, cr9, [sl, #4]!
    2224:	42260000 	eormi	r0, r6, #0
    2228:	51080038 	tstpl	r8, r8, lsr r0
    222c:	00000008 	andeq	r0, r0, r8
    2230:	000d0628 	andeq	r0, sp, r8, lsr #12
    2234:	014b0100 	mrseq	r0, (UNDEF: 91)
    2238:	08003844 	stmdaeq	r0, {r2, r6, fp, ip, sp}
    223c:	00000006 	andeq	r0, r0, r6
    2240:	0dda9c01 	ldcleq	12, cr9, [sl, #4]
    2244:	4a260000 	bmi	98224c <__RW_SIZE__+0x981ccc>
    2248:	51080038 	tstpl	r8, r8, lsr r0
    224c:	00000008 	andeq	r0, r0, r8
    2250:	000b2128 	andeq	r2, fp, r8, lsr #2
    2254:	01570100 	cmpeq	r7, r0, lsl #2
    2258:	0800384c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp}
    225c:	00000006 	andeq	r0, r0, r6
    2260:	0dfa9c01 	ldcleq	12, cr9, [sl, #4]!
    2264:	52260000 	eorpl	r0, r6, #0
    2268:	51080038 	tstpl	r8, r8, lsr r0
    226c:	00000008 	andeq	r0, r0, r8
    2270:	000cca28 	andeq	ip, ip, r8, lsr #20
    2274:	01630100 	cmneq	r3, r0, lsl #2
    2278:	08003854 	stmdaeq	r0, {r2, r4, r6, fp, ip, sp}
    227c:	00000006 	andeq	r0, r0, r6
    2280:	0e1a9c01 	cdpeq	12, 1, cr9, cr10, cr1, {0}
    2284:	5a260000 	bpl	98228c <__RW_SIZE__+0x981d0c>
    2288:	51080038 	tstpl	r8, r8, lsr r0
    228c:	00000008 	andeq	r0, r0, r8
    2290:	000a3328 	andeq	r3, sl, r8, lsr #6
    2294:	016f0100 	cmneq	pc, r0, lsl #2
    2298:	0800385c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, sp}
    229c:	00000006 	andeq	r0, r0, r6
    22a0:	0e3a9c01 	cdpeq	12, 3, cr9, cr10, cr1, {0}
    22a4:	62260000 	eorvs	r0, r6, #0
    22a8:	51080038 	tstpl	r8, r8, lsr r0
    22ac:	00000008 	andeq	r0, r0, r8
    22b0:	000b7d28 	andeq	r7, fp, r8, lsr #26
    22b4:	017b0100 	cmneq	fp, r0, lsl #2
    22b8:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
    22bc:	00000006 	andeq	r0, r0, r6
    22c0:	0e5a9c01 	cdpeq	12, 5, cr9, cr10, cr1, {0}
    22c4:	6a260000 	bvs	9822cc <__RW_SIZE__+0x981d4c>
    22c8:	51080038 	tstpl	r8, r8, lsr r0
    22cc:	00000008 	andeq	r0, r0, r8
    22d0:	000baf28 	andeq	sl, fp, r8, lsr #30
    22d4:	01870100 	orreq	r0, r7, r0, lsl #2
    22d8:	0800386c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip, sp}
    22dc:	00000006 	andeq	r0, r0, r6
    22e0:	0e7a9c01 	cdpeq	12, 7, cr9, cr10, cr1, {0}
    22e4:	72260000 	eorvc	r0, r6, #0
    22e8:	51080038 	tstpl	r8, r8, lsr r0
    22ec:	00000008 	andeq	r0, r0, r8
    22f0:	0008bf28 	andeq	fp, r8, r8, lsr #30
    22f4:	01930100 	orrseq	r0, r3, r0, lsl #2
    22f8:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
    22fc:	00000006 	andeq	r0, r0, r6
    2300:	0e9a9c01 	cdpeq	12, 9, cr9, cr10, cr1, {0}
    2304:	7a260000 	bvc	98230c <__RW_SIZE__+0x981d8c>
    2308:	51080038 	tstpl	r8, r8, lsr r0
    230c:	00000008 	andeq	r0, r0, r8
    2310:	000aec28 	andeq	lr, sl, r8, lsr #24
    2314:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2318:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    231c:	00000006 	andeq	r0, r0, r6
    2320:	0eba9c01 	cdpeq	12, 11, cr9, cr10, cr1, {0}
    2324:	82260000 	eorhi	r0, r6, #0
    2328:	51080038 	tstpl	r8, r8, lsr r0
    232c:	00000008 	andeq	r0, r0, r8
    2330:	000a0728 	andeq	r0, sl, r8, lsr #14
    2334:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    2338:	08003884 	stmdaeq	r0, {r2, r7, fp, ip, sp}
    233c:	00000006 	andeq	r0, r0, r6
    2340:	0eda9c01 	cdpeq	12, 13, cr9, cr10, cr1, {0}
    2344:	8a260000 	bhi	98234c <__RW_SIZE__+0x981dcc>
    2348:	51080038 	tstpl	r8, r8, lsr r0
    234c:	00000008 	andeq	r0, r0, r8
    2350:	000c7928 	andeq	r7, ip, r8, lsr #18
    2354:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
    2358:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
    235c:	00000006 	andeq	r0, r0, r6
    2360:	0efa9c01 	cdpeq	12, 15, cr9, cr10, cr1, {0}
    2364:	92260000 	eorls	r0, r6, #0
    2368:	51080038 	tstpl	r8, r8, lsr r0
    236c:	00000008 	andeq	r0, r0, r8
    2370:	000afe28 	andeq	pc, sl, r8, lsr #28
    2374:	01c50100 	biceq	r0, r5, r0, lsl #2
    2378:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
    237c:	00000006 	andeq	r0, r0, r6
    2380:	0f1a9c01 	svceq	0x001a9c01
    2384:	9a260000 	bls	98238c <__RW_SIZE__+0x981e0c>
    2388:	51080038 	tstpl	r8, r8, lsr r0
    238c:	00000008 	andeq	r0, r0, r8
    2390:	00090828 	andeq	r0, r9, r8, lsr #16
    2394:	01d10100 	bicseq	r0, r1, r0, lsl #2
    2398:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
    239c:	00000006 	andeq	r0, r0, r6
    23a0:	0f3a9c01 	svceq	0x003a9c01
    23a4:	a2260000 	eorge	r0, r6, #0
    23a8:	51080038 	tstpl	r8, r8, lsr r0
    23ac:	00000008 	andeq	r0, r0, r8
    23b0:	000d4628 	andeq	r4, sp, r8, lsr #12
    23b4:	01df0100 	bicseq	r0, pc, r0, lsl #2
    23b8:	080038a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, sp}
    23bc:	00000032 	andeq	r0, r0, r2, lsr r0
    23c0:	0f689c01 	svceq	0x00689c01
    23c4:	d2290000 	eorle	r0, r9, #0
    23c8:	b4000007 	strlt	r0, [r0], #-7
    23cc:	80080038 	andhi	r0, r8, r8, lsr r0
    23d0:	01000000 	mrseq	r0, (UNDEF: 0)
    23d4:	df2a01e4 	svcle	0x002a01e4
    23d8:	17000007 	strne	r0, [r0, -r7]
    23dc:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
    23e0:	0100000c 	tsteq	r0, ip
    23e4:	38d801ee 	ldmcc	r8, {r1, r2, r3, r5, r6, r7, r8}^
    23e8:	00060800 	andeq	r0, r6, r0, lsl #16
    23ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    23f0:	00000f88 	andeq	r0, r0, r8, lsl #31
    23f4:	0038de26 	eorseq	sp, r8, r6, lsr #28
    23f8:	00085108 	andeq	r5, r8, r8, lsl #2
    23fc:	20280000 	eorcs	r0, r8, r0
    2400:	0100000a 	tsteq	r0, sl
    2404:	38e001fb 	stmiacc	r0!, {r0, r1, r3, r4, r5, r6, r7, r8}^
    2408:	00060800 	andeq	r0, r6, r0, lsl #16
    240c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2410:	00000fa8 	andeq	r0, r0, r8, lsr #31
    2414:	0038e626 	eorseq	lr, r8, r6, lsr #12
    2418:	00085108 	andeq	r5, r8, r8, lsl #2
    241c:	66280000 	strtvs	r0, [r8], -r0
    2420:	0100000a 	tsteq	r0, sl
    2424:	38e80208 	stmiacc	r8!, {r3, r9}^
    2428:	00060800 	andeq	r0, r6, r0, lsl #16
    242c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2430:	00000fc8 	andeq	r0, r0, r8, asr #31
    2434:	0038ee26 	eorseq	lr, r8, r6, lsr #28
    2438:	00085108 	andeq	r5, r8, r8, lsl #2
    243c:	93280000 	teqls	r8, #0
    2440:	0100000c 	tsteq	r0, ip
    2444:	38f00214 	ldmcc	r0!, {r2, r4, r9}^
    2448:	00060800 	andeq	r0, r6, r0, lsl #16
    244c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2450:	00000fe8 	andeq	r0, r0, r8, ror #31
    2454:	0038f626 	eorseq	pc, r8, r6, lsr #12
    2458:	00085108 	andeq	r5, r8, r8, lsl #2
    245c:	98280000 	stmdals	r8!, {}	; <UNPREDICTABLE>
    2460:	0100000d 	tsteq	r0, sp
    2464:	38f80220 	ldmcc	r8!, {r5, r9}^
    2468:	00060800 	andeq	r0, r6, r0, lsl #16
    246c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2470:	00001008 	andeq	r1, r0, r8
    2474:	0038fe26 	eorseq	pc, r8, r6, lsr #28
    2478:	00085108 	andeq	r5, r8, r8, lsl #2
    247c:	4c280000 	stcmi	0, cr0, [r8], #-0
    2480:	0100000a 	tsteq	r0, sl
    2484:	3900022c 	stmdbcc	r0, {r2, r3, r5, r9}
    2488:	00060800 	andeq	r0, r6, r0, lsl #16
    248c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2490:	00001028 	andeq	r1, r0, r8, lsr #32
    2494:	00390626 	eorseq	r0, r9, r6, lsr #12
    2498:	00085108 	andeq	r5, r8, r8, lsl #2
    249c:	ee280000 	cdp	0, 2, cr0, cr8, cr0, {0}
    24a0:	0100000b 	tsteq	r0, fp
    24a4:	3908023a 	stmdbcc	r8, {r1, r3, r4, r5, r9}
    24a8:	00360800 	eorseq	r0, r6, r0, lsl #16
    24ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    24b0:	00001056 	andeq	r1, r0, r6, asr r0
    24b4:	0007d229 	andeq	sp, r7, r9, lsr #4
    24b8:	00391400 	eorseq	r1, r9, r0, lsl #8
    24bc:	0000a008 	andeq	sl, r0, r8
    24c0:	023d0100 	eorseq	r0, sp, #0, 2
    24c4:	0007df2a 	andeq	sp, r7, sl, lsr #30
    24c8:	00001e00 	andeq	r1, r0, r0, lsl #28
    24cc:	000d8528 	andeq	r8, sp, r8, lsr #10
    24d0:	02480100 	subeq	r0, r8, #0, 2
    24d4:	08003940 	stmdaeq	r0, {r6, r8, fp, ip, sp}
    24d8:	00000006 	andeq	r0, r0, r6
    24dc:	10769c01 	rsbsne	r9, r6, r1, lsl #24
    24e0:	46260000 	strtmi	r0, [r6], -r0
    24e4:	51080039 	tstpl	r8, r9, lsr r0
    24e8:	00000008 	andeq	r0, r0, r8
    24ec:	000c6628 	andeq	r6, ip, r8, lsr #12
    24f0:	02540100 	subseq	r0, r4, #0, 2
    24f4:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
    24f8:	00000006 	andeq	r0, r0, r6
    24fc:	10969c01 	addsne	r9, r6, r1, lsl #24
    2500:	4e260000 	cdpmi	0, 2, cr0, cr6, cr0, {0}
    2504:	51080039 	tstpl	r8, r9, lsr r0
    2508:	00000008 	andeq	r0, r0, r8
    250c:	000c4e28 	andeq	r4, ip, r8, lsr #28
    2510:	02600100 	rsbeq	r0, r0, #0, 2
    2514:	08003950 	stmdaeq	r0, {r4, r6, r8, fp, ip, sp}
    2518:	00000006 	andeq	r0, r0, r6
    251c:	10b69c01 	adcsne	r9, r6, r1, lsl #24
    2520:	56260000 	strtpl	r0, [r6], -r0
    2524:	51080039 	tstpl	r8, r9, lsr r0
    2528:	00000008 	andeq	r0, r0, r8
    252c:	00091b28 	andeq	r1, r9, r8, lsr #22
    2530:	026c0100 	rsbeq	r0, ip, #0, 2
    2534:	08003958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp}
    2538:	00000006 	andeq	r0, r0, r6
    253c:	10d69c01 	sbcsne	r9, r6, r1, lsl #24
    2540:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    2544:	51080039 	tstpl	r8, r9, lsr r0
    2548:	00000008 	andeq	r0, r0, r8
    254c:	00093a28 	andeq	r3, r9, r8, lsr #20
    2550:	02780100 	rsbseq	r0, r8, #0, 2
    2554:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
    2558:	00000006 	andeq	r0, r0, r6
    255c:	10f69c01 	rscsne	r9, r6, r1, lsl #24
    2560:	66260000 	strtvs	r0, [r6], -r0
    2564:	51080039 	tstpl	r8, r9, lsr r0
    2568:	00000008 	andeq	r0, r0, r8
    256c:	000b1128 	andeq	r1, fp, r8, lsr #2
    2570:	02840100 	addeq	r0, r4, #0, 2
    2574:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
    2578:	00000006 	andeq	r0, r0, r6
    257c:	11169c01 	tstne	r6, r1, lsl #24
    2580:	6e260000 	cdpvs	0, 2, cr0, cr6, cr0, {0}
    2584:	51080039 	tstpl	r8, r9, lsr r0
    2588:	00000008 	andeq	r0, r0, r8
    258c:	0008e428 	andeq	lr, r8, r8, lsr #8
    2590:	02930100 	addseq	r0, r3, #0, 2
    2594:	08003970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, sp}
    2598:	00000030 	andeq	r0, r0, r0, lsr r0
    259c:	11449c01 	cmpne	r4, r1, lsl #24
    25a0:	d2290000 	eorle	r0, r9, #0
    25a4:	7c000007 	stcvc	0, cr0, [r0], {7}
    25a8:	c8080039 	stmdagt	r8, {r0, r3, r4, r5}
    25ac:	01000000 	mrseq	r0, (UNDEF: 0)
    25b0:	df2a0297 	svcle	0x002a0297
    25b4:	25000007 	strcs	r0, [r0, #-7]
    25b8:	6d280000 	stcvs	0, cr0, [r8, #-0]
    25bc:	0100000d 	tsteq	r0, sp
    25c0:	39a002a1 	stmibcc	r0!, {r0, r5, r7, r9}
    25c4:	00060800 	andeq	r0, r6, r0, lsl #16
    25c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    25cc:	00001164 	andeq	r1, r0, r4, ror #2
    25d0:	0039a626 	eorseq	sl, r9, r6, lsr #12
    25d4:	00085108 	andeq	r5, r8, r8, lsl #2
    25d8:	1f280000 	svcne	0x00280000
    25dc:	0100000d 	tsteq	r0, sp
    25e0:	39a802ad 	stmibcc	r8!, {r0, r2, r3, r5, r7, r9}
    25e4:	00060800 	andeq	r0, r6, r0, lsl #16
    25e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    25ec:	00001184 	andeq	r1, r0, r4, lsl #3
    25f0:	0039ae26 	eorseq	sl, r9, r6, lsr #28
    25f4:	00085108 	andeq	r5, r8, r8, lsl #2
    25f8:	31280000 	teqcc	r8, r0
    25fc:	0100000d 	tsteq	r0, sp
    2600:	39b002b9 	ldmibcc	r0!, {r0, r3, r4, r5, r7, r9}
    2604:	00060800 	andeq	r0, r6, r0, lsl #16
    2608:	9c010000 	stcls	0, cr0, [r1], {-0}
    260c:	000011a4 	andeq	r1, r0, r4, lsr #3
    2610:	0039b626 	eorseq	fp, r9, r6, lsr #12
    2614:	00085108 	andeq	r5, r8, r8, lsl #2
    2618:	59280000 	stmdbpl	r8!, {}	; <UNPREDICTABLE>
    261c:	0100000d 	tsteq	r0, sp
    2620:	39b802c5 	ldmibcc	r8!, {r0, r2, r6, r7, r9}
    2624:	00060800 	andeq	r0, r6, r0, lsl #16
    2628:	9c010000 	stcls	0, cr0, [r1], {-0}
    262c:	000011c4 	andeq	r1, r0, r4, asr #3
    2630:	0039be26 	eorseq	fp, r9, r6, lsr #28
    2634:	00085108 	andeq	r5, r8, r8, lsl #2
    2638:	83280000 	teqhi	r8, #0
    263c:	0100000a 	tsteq	r0, sl
    2640:	39c002d1 	stmibcc	r0, {r0, r4, r6, r7, r9}^
    2644:	00060800 	andeq	r0, r6, r0, lsl #16
    2648:	9c010000 	stcls	0, cr0, [r1], {-0}
    264c:	000011e4 	andeq	r1, r0, r4, ror #3
    2650:	0039c626 	eorseq	ip, r9, r6, lsr #12
    2654:	00085108 	andeq	r5, r8, r8, lsl #2
    2658:	ba0c0000 	blt	302660 <__RW_SIZE__+0x3020e0>
    265c:	f4000007 	vst4.8	{d0-d3}, [r0], r7
    2660:	0d000011 	stceq	0, cr0, [r0, #-68]	; 0xffffffbc
    2664:	00000295 	muleq	r0, r5, r2
    2668:	5c2b0007 	stcpl	0, cr0, [fp], #-28	; 0xffffffe4
    266c:	0100000a 	tsteq	r0, sl
    2670:	00120523 	andseq	r0, r2, r3, lsr #10
    2674:	58030500 	stmdapl	r3, {r8, sl}
    2678:	120800a1 	andne	r0, r8, #161	; 0xa1
    267c:	000011e4 	andeq	r1, r0, r4, ror #3
    2680:	00009d2c 	andeq	r9, r0, ip, lsr #26
    2684:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    2688:	00001216 	andeq	r1, r0, r6, lsl r2
    268c:	0001c90e 	andeq	ip, r1, lr, lsl #18
    2690:	09c12d00 	stmibeq	r1, {r8, sl, fp, sp}^
    2694:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2698:	00001216 	andeq	r1, r0, r6, lsl r2
    269c:	05840305 	streq	r0, [r4, #773]	; 0x305
    26a0:	4e2e2000 	cdpmi	0, 2, cr2, cr14, cr0, {0}
    26a4:	01000008 	tsteq	r0, r8
    26a8:	121601dd 	andsne	r0, r6, #1073741879	; 0x40000037
    26ac:	03050000 	movweq	r0, #20480	; 0x5000
    26b0:	20000588 	andcs	r0, r0, r8, lsl #11
    26b4:	0008062e 	andeq	r0, r8, lr, lsr #12
    26b8:	02380100 	eorseq	r0, r8, #0, 2
    26bc:	00001216 	andeq	r1, r0, r6, lsl r2
    26c0:	058c0305 	streq	r0, [ip, #773]	; 0x305
    26c4:	752e2000 	strvc	r2, [lr, #-0]!
    26c8:	01000007 	tsteq	r0, r7
    26cc:	12160290 	andsne	r0, r6, #144, 4
    26d0:	03050000 	movweq	r0, #20480	; 0x5000
    26d4:	20000594 	mulcs	r0, r4, r5
    26d8:	0007912e 	andeq	r9, r7, lr, lsr #2
    26dc:	02910100 	addseq	r0, r1, #0, 2
    26e0:	00001216 	andeq	r1, r0, r6, lsl r2
    26e4:	05900305 	ldreq	r0, [r0, #773]	; 0x305
    26e8:	3c2f2000 	stccc	0, cr2, [pc], #-0	; 26f0 <__RW_SIZE__+0x2170>
    26ec:	05000008 	streq	r0, [r0, #-8]
    26f0:	07ba3010 			; <UNDEFINED> instruction: 0x07ba3010
    26f4:	00310000 	eorseq	r0, r1, r0
    26f8:	00018000 	andeq	r8, r1, r0
    26fc:	e2000400 	and	r0, r0, #0, 8
    2700:	04000008 	streq	r0, [r0], #-8
    2704:	0000f901 	andeq	pc, r0, r1, lsl #18
    2708:	0db50100 	ldfeqs	f0, [r5]
    270c:	00320000 	eorseq	r0, r2, r0
    2710:	39c80000 	stmibcc	r8, {}^	; <UNPREDICTABLE>
    2714:	00c80800 	sbceq	r0, r8, r0, lsl #16
    2718:	06c00000 	strbeq	r0, [r0], r0
    271c:	01020000 	mrseq	r0, (UNDEF: 2)
    2720:	0000b406 	andeq	fp, r0, r6, lsl #8
    2724:	08010200 	stmdaeq	r1, {r9}
    2728:	000000b2 	strheq	r0, [r0], -r2
    272c:	a3050202 	movwge	r0, #20994	; 0x5202
    2730:	02000001 	andeq	r0, r0, #1
    2734:	008a0702 	addeq	r0, sl, r2, lsl #14
    2738:	04020000 	streq	r0, [r2], #-0
    273c:	00000505 	andeq	r0, r0, r5, lsl #10
    2740:	01b90300 			; <UNDEFINED> instruction: 0x01b90300
    2744:	50030000 	andpl	r0, r3, r0
    2748:	00000053 	andeq	r0, r0, r3, asr r0
    274c:	e7070402 	str	r0, [r7, -r2, lsl #8]
    2750:	02000000 	andeq	r0, r0, #0
    2754:	00000508 	andeq	r0, r0, r8, lsl #10
    2758:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    275c:	0000e207 	andeq	lr, r0, r7, lsl #4
    2760:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    2764:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2768:	ec070402 	cfstrs	mvf0, [r7], {2}
    276c:	02000000 	andeq	r0, r0, #0
    2770:	018f0704 	orreq	r0, pc, r4, lsl #14
    2774:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
    2778:	06000000 	streq	r0, [r0], -r0
    277c:	0000007d 	andeq	r0, r0, sp, ror r0
    2780:	6d021007 	stcvs	0, cr1, [r2, #-28]	; 0xffffffe4
    2784:	0000c501 	andeq	ip, r0, r1, lsl #10
    2788:	0ddb0800 	ldcleq	8, cr0, [fp]
    278c:	6f020000 	svcvs	0x00020000
    2790:	00007d01 	andeq	r7, r0, r1, lsl #26
    2794:	e0080000 	and	r0, r8, r0
    2798:	0200000d 	andeq	r0, r0, #13
    279c:	007d0170 	rsbseq	r0, sp, r0, ror r1
    27a0:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    27a4:	004c4156 	subeq	r4, ip, r6, asr r1
    27a8:	7d017102 	stfvcs	f7, [r1, #-8]
    27ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    27b0:	000dbf08 	andeq	fp, sp, r8, lsl #30
    27b4:	01720200 	cmneq	r2, r0, lsl #4
    27b8:	00000082 	andeq	r0, r0, r2, lsl #1
    27bc:	f10a000c 	cpsie	,#12
    27c0:	0200000d 	andeq	r0, r0, #13
    27c4:	00870173 	addeq	r0, r7, r3, ror r1
    27c8:	01020000 	mrseq	r0, (UNDEF: 2)
    27cc:	0000bb08 	andeq	fp, r0, r8, lsl #22
    27d0:	0de50b00 	stcleq	11, cr0, [r5]
    27d4:	03010000 	movweq	r0, #4096	; 0x1000
    27d8:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
    27dc:	00000048 	andeq	r0, r0, r8, asr #32
    27e0:	00fd9c01 	rscseq	r9, sp, r1, lsl #24
    27e4:	fe0c0000 	cdp2	0, 0, cr0, cr12, cr0, {0}
    27e8:	0100000d 	tsteq	r0, sp
    27ec:	00006f03 	andeq	r6, r0, r3, lsl #30
    27f0:	0006ab00 	andeq	sl, r6, r0, lsl #22
    27f4:	c50d0000 	strgt	r0, [sp, #-0]
    27f8:	0100000d 	tsteq	r0, sp
    27fc:	0000680b 	andeq	r6, r0, fp, lsl #16
    2800:	003a1000 	eorseq	r1, sl, r0
    2804:	00001008 	andeq	r1, r0, r8
    2808:	0d9c0100 	ldfeqs	f0, [ip]
    280c:	00000e13 	andeq	r0, r0, r3, lsl lr
    2810:	006f1001 	rsbeq	r1, pc, r1
    2814:	3a200000 	bcc	80281c <__RW_SIZE__+0x80229c>
    2818:	000c0800 	andeq	r0, ip, r0, lsl #16
    281c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2820:	000e240d 	andeq	r2, lr, sp, lsl #8
    2824:	6f150100 	svcvs	0x00150100
    2828:	2c000000 	stccs	0, cr0, [r0], {-0}
    282c:	0c08003a 	stceq	0, cr0, [r8], {58}	; 0x3a
    2830:	01000000 	mrseq	r0, (UNDEF: 0)
    2834:	0da80e9c 	stceq	14, cr0, [r8, #624]!	; 0x270
    2838:	1a010000 	bne	42840 <__RW_SIZE__+0x422c0>
    283c:	08003a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, ip, sp}
    2840:	0000000e 	andeq	r0, r0, lr
    2844:	030b9c01 	movweq	r9, #48129	; 0xbc01
    2848:	0100000e 	tsteq	r0, lr
    284c:	003a481f 	eorseq	r4, sl, pc, lsl r8
    2850:	00004808 	andeq	r4, r0, r8, lsl #16
    2854:	729c0100 	addsvc	r0, ip, #0, 2
    2858:	0c000001 	stceq	0, cr0, [r0], {1}
    285c:	00000dfe 	strdeq	r0, [r0], -lr
    2860:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    2864:	06cc0000 	strbeq	r0, [ip], r0
    2868:	0f000000 	svceq	0x00000000
    286c:	0000009d 	muleq	r0, sp, r0
    2870:	7e06ce02 	cdpvc	14, 0, cr12, cr6, cr2, {0}
    2874:	05000001 	streq	r0, [r0, #-1]
    2878:	00000068 	andeq	r0, r0, r8, rrx
    287c:	00087c00 	andeq	r7, r8, r0, lsl #24
    2880:	cb000400 	blgt	3888 <__RW_SIZE__+0x3308>
    2884:	04000009 	streq	r0, [r0], #-9
    2888:	0000f901 	andeq	pc, r0, r1, lsl #18
    288c:	0e670100 	poweqs	f0, f7, f0
    2890:	00320000 	eorseq	r0, r2, r0
    2894:	3a900000 	bcc	fe40289c <MSP_BASE+0xde3fd89c>
    2898:	03b60800 			; <UNDEFINED> instruction: 0x03b60800
    289c:	075f0000 	ldrbeq	r0, [pc, -r0]
    28a0:	b5020000 	strlt	r0, [r2, #-0]
    28a4:	01000003 	tsteq	r0, r3
    28a8:	0164a803 	cmneq	r4, r3, lsl #16
    28ac:	06030000 	streq	r0, [r3], -r0
    28b0:	72000006 	andvc	r0, r0, #6
    28b4:	0003e503 	andeq	lr, r3, r3, lsl #10
    28b8:	59037400 	stmdbpl	r3, {sl, ip, sp, lr}
    28bc:	75000005 	strvc	r0, [r0, #-5]
    28c0:	0006a703 	andeq	sl, r6, r3, lsl #14
    28c4:	c4037600 	strgt	r7, [r3], #-1536	; 0xfffffa00
    28c8:	7b000006 	blvc	28e8 <__RW_SIZE__+0x2368>
    28cc:	00069503 	andeq	r9, r6, r3, lsl #10
    28d0:	d0037c00 	andle	r7, r3, r0, lsl #24
    28d4:	7e000003 	cdpvc	0, 0, cr0, cr0, cr3, {0}
    28d8:	00066d03 	andeq	r6, r6, r3, lsl #26
    28dc:	4f037f00 	svcmi	0x00037f00
    28e0:	00000005 	andeq	r0, r0, r5
    28e4:	00057203 	andeq	r7, r5, r3, lsl #4
    28e8:	24030100 	strcs	r0, [r3], #-256	; 0xffffff00
    28ec:	02000007 	andeq	r0, r0, #7
    28f0:	0005b203 	andeq	fp, r5, r3, lsl #4
    28f4:	90030300 	andls	r0, r3, r0, lsl #6
    28f8:	04000003 	streq	r0, [r0], #-3
    28fc:	0003dc03 	andeq	sp, r3, r3, lsl #24
    2900:	a0030500 	andge	r0, r3, r0, lsl #10
    2904:	06000003 	streq	r0, [r0], -r3
    2908:	00062c03 	andeq	r2, r6, r3, lsl #24
    290c:	bf030700 	svclt	0x00030700
    2910:	08000004 	stmdaeq	r0, {r2}
    2914:	0006f703 	andeq	pc, r6, r3, lsl #14
    2918:	67030900 	strvs	r0, [r3, -r0, lsl #18]
    291c:	0a000005 	beq	2938 <__RW_SIZE__+0x23b8>
    2920:	00052603 	andeq	r2, r5, r3, lsl #12
    2924:	7d030b00 	vstrvc	d0, [r3, #-0]
    2928:	0c000003 	stceq	0, cr0, [r0], {3}
    292c:	00058003 	andeq	r8, r5, r3
    2930:	30030d00 	andcc	r0, r3, r0, lsl #26
    2934:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    2938:	0006e403 	andeq	lr, r6, r3, lsl #8
    293c:	f4030f00 			; <UNDEFINED> instruction: 0xf4030f00
    2940:	10000004 	andne	r0, r0, r4
    2944:	00035303 	andeq	r5, r3, r3, lsl #6
    2948:	07031100 	streq	r1, [r3, -r0, lsl #2]
    294c:	12000007 	andne	r0, r0, #7
    2950:	00048503 	andeq	r8, r4, r3, lsl #10
    2954:	17031300 	strne	r1, [r3, -r0, lsl #6]
    2958:	14000003 	strne	r0, [r0], #-3
    295c:	00047703 	andeq	r7, r4, r3, lsl #14
    2960:	45031500 	strmi	r1, [r3, #-1280]	; 0xfffffb00
    2964:	16000003 	strne	r0, [r0], -r3
    2968:	0006b703 	andeq	fp, r6, r3, lsl #14
    296c:	0f031700 	svceq	0x00031700
    2970:	18000004 	stmdane	r0, {r2}
    2974:	0005a003 	andeq	sl, r5, r3
    2978:	41031900 	tstmi	r3, r0, lsl #18
    297c:	1a000006 	bne	299c <__RW_SIZE__+0x241c>
    2980:	00061a03 	andeq	r1, r6, r3, lsl #20
    2984:	86031b00 	strhi	r1, [r3], -r0, lsl #22
    2988:	1c000006 	stcne	0, cr0, [r0], {6}
    298c:	00051c03 	andeq	r1, r5, r3, lsl #24
    2990:	73031d00 	movwvc	r1, #15616	; 0x3d00
    2994:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    2998:	00059303 	andeq	r9, r5, r3, lsl #6
    299c:	60031f00 	andvs	r1, r3, r0, lsl #30
    29a0:	20000006 	andcs	r0, r0, r6
    29a4:	0004da03 	andeq	sp, r4, r3, lsl #20
    29a8:	66032100 	strvs	r2, [r3], -r0, lsl #2
    29ac:	22000003 	andcs	r0, r0, #3
    29b0:	00042603 	andeq	r2, r4, r3, lsl #12
    29b4:	d5032300 	strle	r2, [r3, #-768]	; 0xfffffd00
    29b8:	24000006 	strcs	r0, [r0], #-6
    29bc:	0005fa03 	andeq	pc, r5, r3, lsl #20
    29c0:	a3032500 	movwge	r2, #13568	; 0x3500
    29c4:	26000004 	strcs	r0, [r0], -r4
    29c8:	00071303 	andeq	r1, r7, r3, lsl #6
    29cc:	ab032700 	blge	cc5d4 <__RW_SIZE__+0xcc054>
    29d0:	28000003 	stmdacs	r0, {r0, r1}
    29d4:	00073503 	andeq	r3, r7, r3, lsl #10
    29d8:	40032900 	andmi	r2, r3, r0, lsl #18
    29dc:	2a000005 	bcs	29f8 <__RW_SIZE__+0x2478>
    29e0:	04990400 	ldreq	r0, [r9], #1024	; 0x400
    29e4:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    29e8:	00002501 	andeq	r2, r0, r1, lsl #10
    29ec:	06010500 	streq	r0, [r1], -r0, lsl #10
    29f0:	000000b4 	strheq	r0, [r0], -r4
    29f4:	00027d06 	andeq	r7, r2, r6, lsl #26
    29f8:	822a0400 	eorhi	r0, sl, #0, 8
    29fc:	05000001 	streq	r0, [r0, #-1]
    2a00:	00b20801 	adcseq	r0, r2, r1, lsl #16
    2a04:	02050000 	andeq	r0, r5, #0
    2a08:	0001a305 	andeq	sl, r1, r5, lsl #6
    2a0c:	02da0600 	sbcseq	r0, sl, #0, 12
    2a10:	36040000 	strcc	r0, [r4], -r0
    2a14:	0000019b 	muleq	r0, fp, r1
    2a18:	8a070205 	bhi	1c3234 <__RW_SIZE__+0x1c2cb4>
    2a1c:	05000000 	streq	r0, [r0, #-0]
    2a20:	00050504 	andeq	r0, r5, r4, lsl #10
    2a24:	b9060000 	stmdblt	r6, {}	; <UNPREDICTABLE>
    2a28:	04000001 	streq	r0, [r0], #-1
    2a2c:	0001b450 	andeq	fp, r1, r0, asr r4
    2a30:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2a34:	000000e7 	andeq	r0, r0, r7, ror #1
    2a38:	00050805 	andeq	r0, r5, r5, lsl #16
    2a3c:	05000000 	streq	r0, [r0, #-0]
    2a40:	00e20708 	rsceq	r0, r2, r8, lsl #14
    2a44:	04070000 	streq	r0, [r7], #-0
    2a48:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2a4c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2a50:	000000ec 	andeq	r0, r0, ip, ror #1
    2a54:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    2a58:	00028584 	andeq	r8, r2, r4, lsl #11
    2a5c:	040a0900 	streq	r0, [sl], #-2304	; 0xfffff700
    2a60:	86020000 	strhi	r0, [r2], -r0
    2a64:	0000029c 	muleq	r0, ip, r2
    2a68:	05bb0900 	ldreq	r0, [fp, #2304]!	; 0x900
    2a6c:	87020000 	strhi	r0, [r2, -r0]
    2a70:	000002a1 	andeq	r0, r0, r1, lsr #5
    2a74:	06d00920 	ldrbeq	r0, [r0], r0, lsr #18
    2a78:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    2a7c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    2a80:	041d0980 	ldreq	r0, [sp], #-2432	; 0xfffff680
    2a84:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    2a88:	000002a1 	andeq	r0, r0, r1, lsr #5
    2a8c:	07020aa0 	streq	r0, [r2, -r0, lsr #21]
    2a90:	8a020000 	bhi	82a98 <__RW_SIZE__+0x82518>
    2a94:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2a98:	c50a0100 	strgt	r0, [sl, #-256]	; 0xffffff00
    2a9c:	02000005 	andeq	r0, r0, #5
    2aa0:	0002a18b 	andeq	sl, r2, fp, lsl #3
    2aa4:	0a012000 	beq	4aaac <__RW_SIZE__+0x4a52c>
    2aa8:	0000057b 	andeq	r0, r0, fp, ror r5
    2aac:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    2ab0:	01800000 	orreq	r0, r0, r0
    2ab4:	0005cf0a 	andeq	ip, r5, sl, lsl #30
    2ab8:	a18d0200 	orrge	r0, sp, r0, lsl #4
    2abc:	a0000002 	andge	r0, r0, r2
    2ac0:	06df0a01 	ldrbeq	r0, [pc], r1, lsl #20
    2ac4:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    2ac8:	000002c0 	andeq	r0, r0, r0, asr #5
    2acc:	d90a0200 	stmdble	sl, {r9}
    2ad0:	02000005 	andeq	r0, r0, #5
    2ad4:	0002c58f 	andeq	ip, r2, pc, lsl #11
    2ad8:	0b022000 	bleq	8aae0 <__RW_SIZE__+0x8a560>
    2adc:	02005049 	andeq	r5, r0, #73	; 0x49
    2ae0:	0002e590 	muleq	r2, r0, r5
    2ae4:	0a030000 	beq	c2aec <__RW_SIZE__+0xc256c>
    2ae8:	000005e3 	andeq	r0, r0, r3, ror #11
    2aec:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    2af0:	03f00000 	mvnseq	r0, #0
    2af4:	0005ad0a 	andeq	sl, r5, sl, lsl #26
    2af8:	fb920200 	blx	fe483302 <MSP_BASE+0xde47e302>
    2afc:	00000002 	andeq	r0, r0, r2
    2b00:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    2b04:	95000001 	strls	r0, [r0, #-1]
    2b08:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b0c:	00000295 	muleq	r0, r5, r2
    2b10:	04050007 	streq	r0, [r5], #-7
    2b14:	00018f07 	andeq	r8, r1, r7, lsl #30
    2b18:	02850e00 	addeq	r0, r5, #0, 28
    2b1c:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2b20:	b1000001 	tstlt	r0, r1
    2b24:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b28:	00000295 	muleq	r0, r5, r2
    2b2c:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    2b30:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2b34:	00000285 	andeq	r0, r0, r5, lsl #5
    2b38:	0002850e 	andeq	r8, r2, lr, lsl #10
    2b3c:	02850e00 	addeq	r0, r5, #0, 28
    2b40:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2b44:	d5000001 	strle	r0, [r0, #-1]
    2b48:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b4c:	00000295 	muleq	r0, r5, r2
    2b50:	770c0037 	smladxvc	ip, r7, r0, r0
    2b54:	e5000001 	str	r0, [r0, #-1]
    2b58:	0d000002 	stceq	0, cr0, [r0, #-8]
    2b5c:	00000295 	muleq	r0, r5, r2
    2b60:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    2b64:	0c000002 	stceq	0, cr0, [r0], {2}
    2b68:	000001a9 	andeq	r0, r0, r9, lsr #3
    2b6c:	000002fb 	strdeq	r0, [r0], -fp
    2b70:	0002950f 	andeq	r9, r2, pc, lsl #10
    2b74:	00028300 	andeq	r8, r2, r0, lsl #6
    2b78:	0001a90e 	andeq	sl, r1, lr, lsl #18
    2b7c:	06370600 	ldrteq	r0, [r7], -r0, lsl #12
    2b80:	93020000 	movwls	r0, #8192	; 0x2000
    2b84:	000001d7 	ldrdeq	r0, [r0], -r7
    2b88:	0001900e 	andeq	r9, r1, lr
    2b8c:	031c1000 	tsteq	ip, #0
    2b90:	037503e9 	cmneq	r5, #-1543503869	; 0xa4000003
    2b94:	43110000 	tstmi	r1, #0
    2b98:	03004c52 	movweq	r4, #3154	; 0xc52
    2b9c:	02fb03eb 	rscseq	r0, fp, #-1409286141	; 0xac000003
    2ba0:	11000000 	mrsne	r0, (UNDEF: 0)
    2ba4:	00485243 	subeq	r5, r8, r3, asr #4
    2ba8:	fb03ec03 	blx	fdbbe <__RW_SIZE__+0xfd63e>
    2bac:	04000002 	streq	r0, [r0], #-2
    2bb0:	52444911 	subpl	r4, r4, #278528	; 0x44000
    2bb4:	03ed0300 	mvneq	r0, #0, 6
    2bb8:	000002fb 	strdeq	r0, [r0], -fp
    2bbc:	444f1108 	strbmi	r1, [pc], #-264	; 2bc4 <__RW_SIZE__+0x2644>
    2bc0:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    2bc4:	0002fb03 	andeq	pc, r2, r3, lsl #22
    2bc8:	3a120c00 	bcc	485bd0 <__RW_SIZE__+0x485650>
    2bcc:	03000003 	movweq	r0, #3
    2bd0:	02fb03ef 	rscseq	r0, fp, #-1140850685	; 0xbc000003
    2bd4:	11100000 	tstne	r0, r0
    2bd8:	00525242 	subseq	r5, r2, r2, asr #4
    2bdc:	fb03f003 	blx	febf2 <__RW_SIZE__+0xfe672>
    2be0:	14000002 	strne	r0, [r0], #-2
    2be4:	00073012 	andeq	r3, r7, r2, lsl r0
    2be8:	03f10300 	mvnseq	r0, #0, 6
    2bec:	000002fb 	strdeq	r0, [r0], -fp
    2bf0:	53040018 	movwpl	r0, #16408	; 0x4018
    2bf4:	03000006 	movweq	r0, #6
    2bf8:	031003f2 	tsteq	r0, #-939524093	; 0xc8000003
    2bfc:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    2c00:	0c043403 	cfstrseq	mvf3, [r4], {3}
    2c04:	11000004 	tstne	r0, r4
    2c08:	03005243 	movweq	r5, #579	; 0x243
    2c0c:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    2c10:	12000000 	andne	r0, r0, #0
    2c14:	00000013 	andeq	r0, r0, r3, lsl r0
    2c18:	fb043703 	blx	11082e <__RW_SIZE__+0x1102ae>
    2c1c:	04000002 	streq	r0, [r0], #-2
    2c20:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    2c24:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    2c28:	000002fb 	strdeq	r0, [r0], -fp
    2c2c:	00d91208 	sbcseq	r1, r9, r8, lsl #4
    2c30:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    2c34:	0002fb04 	andeq	pc, r2, r4, lsl #22
    2c38:	81120c00 	tsthi	r2, r0, lsl #24
    2c3c:	03000000 	movweq	r0, #0
    2c40:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    2c44:	12100000 	andsne	r0, r0, #0
    2c48:	00000026 	andeq	r0, r0, r6, lsr #32
    2c4c:	fb043b03 	blx	111862 <__RW_SIZE__+0x1112e2>
    2c50:	14000002 	strne	r0, [r0], #-2
    2c54:	0000c912 	andeq	ip, r0, r2, lsl r9
    2c58:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    2c5c:	000002fb 	strdeq	r0, [r0], -fp
    2c60:	00d11218 	sbcseq	r1, r1, r8, lsl r2
    2c64:	3d030000 	stccc	0, cr0, [r3, #-0]
    2c68:	0002fb04 	andeq	pc, r2, r4, lsl #22
    2c6c:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    2c70:	03000000 	movweq	r0, #0
    2c74:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    2c78:	11200000 	teqne	r0, r0
    2c7c:	00525343 	subseq	r5, r2, r3, asr #6
    2c80:	fb043f03 	blx	112896 <__RW_SIZE__+0x112316>
    2c84:	24000002 	strcs	r0, [r0], #-2
    2c88:	01ad0400 			; <UNDEFINED> instruction: 0x01ad0400
    2c8c:	4a030000 	bmi	c2c94 <__RW_SIZE__+0xc2714>
    2c90:	00038104 	andeq	r8, r3, r4, lsl #2
    2c94:	03501000 	cmpeq	r0, #0
    2c98:	062904a2 	strteq	r0, [r9], -r2, lsr #9
    2c9c:	43110000 	tstmi	r1, #0
    2ca0:	03003152 	movweq	r3, #338	; 0x152
    2ca4:	030b04a4 	movweq	r0, #46244	; 0xb4a4
    2ca8:	12000000 	andne	r0, r0, #0
    2cac:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    2cb0:	9004a503 	andls	sl, r4, r3, lsl #10
    2cb4:	02000001 	andeq	r0, r0, #1
    2cb8:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    2cbc:	04a60300 	strteq	r0, [r6], #768	; 0x300
    2cc0:	0000030b 	andeq	r0, r0, fp, lsl #6
    2cc4:	0b691204 	bleq	1a474dc <__RW_SIZE__+0x1a46f5c>
    2cc8:	a7030000 	strge	r0, [r3, -r0]
    2ccc:	00019004 	andeq	r9, r1, r4
    2cd0:	38120600 	ldmdacc	r2, {r9, sl}
    2cd4:	0300000c 	movweq	r0, #12
    2cd8:	030b04a8 	movweq	r0, #46248	; 0xb4a8
    2cdc:	12080000 	andne	r0, r8, #0
    2ce0:	000005c5 	andeq	r0, r0, r5, asr #11
    2ce4:	9004a903 	andls	sl, r4, r3, lsl #18
    2ce8:	0a000001 	beq	2cf4 <__RW_SIZE__+0x2774>
    2cec:	00089812 	andeq	r9, r8, r2, lsl r8
    2cf0:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    2cf4:	0000030b 	andeq	r0, r0, fp, lsl #6
    2cf8:	05cf120c 	strbeq	r1, [pc, #524]	; 2f0c <__RW_SIZE__+0x298c>
    2cfc:	ab030000 	blge	c2d04 <__RW_SIZE__+0xc2784>
    2d00:	00019004 	andeq	r9, r1, r4
    2d04:	53110e00 	tstpl	r1, #0, 28
    2d08:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    2d0c:	00030b04 	andeq	r0, r3, r4, lsl #22
    2d10:	d9121000 	ldmdble	r2, {ip}
    2d14:	03000005 	movweq	r0, #5
    2d18:	019004ad 	orrseq	r0, r0, sp, lsr #9
    2d1c:	11120000 	tstne	r2, r0
    2d20:	00524745 	subseq	r4, r2, r5, asr #14
    2d24:	0b04ae03 	bleq	12e538 <__RW_SIZE__+0x12dfb8>
    2d28:	14000003 	strne	r0, [r0], #-3
    2d2c:	0005e312 	andeq	lr, r5, r2, lsl r3
    2d30:	04af0300 	strteq	r0, [pc], #768	; 2d38 <__RW_SIZE__+0x27b8>
    2d34:	00000190 	muleq	r0, r0, r1
    2d38:	092e1216 	stmdbeq	lr!, {r1, r2, r4, r9, ip}
    2d3c:	b0030000 	andlt	r0, r3, r0
    2d40:	00030b04 	andeq	r0, r3, r4, lsl #22
    2d44:	73121800 	tstvc	r2, #0, 16
    2d48:	0300000b 	movweq	r0, #11
    2d4c:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    2d50:	121a0000 	andsne	r0, sl, #0
    2d54:	00000934 	andeq	r0, r0, r4, lsr r9
    2d58:	0b04b203 	bleq	12f56c <__RW_SIZE__+0x12efec>
    2d5c:	1c000003 	stcne	0, cr0, [r0], {3}
    2d60:	000bfe12 	andeq	pc, fp, r2, lsl lr	; <UNPREDICTABLE>
    2d64:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    2d68:	00000190 	muleq	r0, r0, r1
    2d6c:	0a02121e 	beq	875ec <__RW_SIZE__+0x8706c>
    2d70:	b4030000 	strlt	r0, [r3], #-0
    2d74:	00030b04 	andeq	r0, r3, r4, lsl #22
    2d78:	a6122000 	ldrge	r2, [r2], -r0
    2d7c:	0300000c 	movweq	r0, #12
    2d80:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    2d84:	11220000 	teqne	r2, r0
    2d88:	00544e43 	subseq	r4, r4, r3, asr #28
    2d8c:	0b04b603 	bleq	1305a0 <__RW_SIZE__+0x130020>
    2d90:	24000003 	strcs	r0, [r0], #-3
    2d94:	000b9612 	andeq	r9, fp, r2, lsl r6
    2d98:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    2d9c:	00000190 	muleq	r0, r0, r1
    2da0:	53501126 	cmppl	r0, #-2147483639	; 0x80000009
    2da4:	b8030043 	stmdalt	r3, {r0, r1, r6}
    2da8:	00030b04 	andeq	r0, r3, r4, lsl #22
    2dac:	7f122800 	svcvc	0x00122800
    2db0:	03000009 	movweq	r0, #9
    2db4:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    2db8:	112a0000 	teqne	sl, r0
    2dbc:	00525241 	subseq	r5, r2, r1, asr #4
    2dc0:	0b04ba03 	bleq	1315d4 <__RW_SIZE__+0x131054>
    2dc4:	2c000003 	stccs	0, cr0, [r0], {3}
    2dc8:	00098a12 	andeq	r8, r9, r2, lsl sl
    2dcc:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    2dd0:	00000190 	muleq	r0, r0, r1
    2dd4:	4352112e 	cmpmi	r2, #-2147483637	; 0x8000000b
    2dd8:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    2ddc:	00030b04 	andeq	r0, r3, r4, lsl #22
    2de0:	95123000 	ldrls	r3, [r2, #-0]
    2de4:	03000009 	movweq	r0, #9
    2de8:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    2dec:	12320000 	eorsne	r0, r2, #0
    2df0:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
    2df4:	0b04be03 	bleq	132608 <__RW_SIZE__+0x132088>
    2df8:	34000003 	strcc	r0, [r0], #-3
    2dfc:	0009a012 	andeq	sl, r9, r2, lsl r0
    2e00:	04bf0300 	ldrteq	r0, [pc], #768	; 2e08 <__RW_SIZE__+0x2888>
    2e04:	00000190 	muleq	r0, r0, r1
    2e08:	09031236 	stmdbeq	r3, {r1, r2, r4, r5, r9, ip}
    2e0c:	c0030000 	andgt	r0, r3, r0
    2e10:	00030b04 	andeq	r0, r3, r4, lsl #22
    2e14:	ab123800 	blge	490e1c <__RW_SIZE__+0x49089c>
    2e18:	03000009 	movweq	r0, #9
    2e1c:	019004c1 	orrseq	r0, r0, r1, asr #9
    2e20:	123a0000 	eorsne	r0, sl, #0
    2e24:	00000cb5 			; <UNDEFINED> instruction: 0x00000cb5
    2e28:	0b04c203 	bleq	13363c <__RW_SIZE__+0x1330bc>
    2e2c:	3c000003 	stccc	0, cr0, [r0], {3}
    2e30:	0009b612 	andeq	fp, r9, r2, lsl r6
    2e34:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    2e38:	00000190 	muleq	r0, r0, r1
    2e3c:	0cba123e 	lfmeq	f1, 4, [sl], #248	; 0xf8
    2e40:	c4030000 	strgt	r0, [r3], #-0
    2e44:	00030b04 	andeq	r0, r3, r4, lsl #22
    2e48:	bf124000 	svclt	0x00124000
    2e4c:	0300000c 	movweq	r0, #12
    2e50:	019004c5 	orrseq	r0, r0, r5, asr #9
    2e54:	12420000 	subne	r0, r2, #0
    2e58:	00000a7e 	andeq	r0, r0, lr, ror sl
    2e5c:	0b04c603 	bleq	134670 <__RW_SIZE__+0x1340f0>
    2e60:	44000003 	strmi	r0, [r0], #-3
    2e64:	0009ce12 	andeq	ip, r9, r2, lsl lr
    2e68:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    2e6c:	00000190 	muleq	r0, r0, r1
    2e70:	43441146 	movtmi	r1, #16710	; 0x4146
    2e74:	c8030052 	stmdagt	r3, {r1, r4, r6}
    2e78:	00030b04 	andeq	r0, r3, r4, lsl #22
    2e7c:	d9124800 	ldmdble	r2, {fp, lr}
    2e80:	03000009 	movweq	r0, #9
    2e84:	019004c9 	orrseq	r0, r0, r9, asr #9
    2e88:	124a0000 	subne	r0, sl, #0
    2e8c:	00000c61 	andeq	r0, r0, r1, ror #24
    2e90:	0b04ca03 	bleq	1356a4 <__RW_SIZE__+0x135124>
    2e94:	4c000003 	stcmi	0, cr0, [r0], {3}
    2e98:	0009e412 	andeq	lr, r9, r2, lsl r4
    2e9c:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    2ea0:	00000190 	muleq	r0, r0, r1
    2ea4:	d804004e 	stmdale	r4, {r1, r2, r3, r6}
    2ea8:	03000008 	movweq	r0, #8
    2eac:	041804cc 	ldreq	r0, [r8], #-1228	; 0xfffffb34
    2eb0:	01050000 	mrseq	r0, (UNDEF: 5)
    2eb4:	0000bb08 	andeq	fp, r0, r8, lsl #22
    2eb8:	05071300 	streq	r1, [r7, #-768]	; 0xfffffd00
    2ebc:	13020000 	movwne	r0, #8192	; 0x2000
    2ec0:	06560306 	ldrbeq	r0, [r6], -r6, lsl #6
    2ec4:	b5140000 	ldrlt	r0, [r4, #-0]
    2ec8:	02000003 	andeq	r0, r0, #3
    2ecc:	01640613 	cmneq	r4, r3, lsl r6
    2ed0:	13000000 	movwne	r0, #0
    2ed4:	00000443 	andeq	r0, r0, r3, asr #8
    2ed8:	0305de02 	movweq	sp, #24066	; 0x5e02
    2edc:	00000670 	andeq	r0, r0, r0, ror r6
    2ee0:	0003b514 	andeq	fp, r3, r4, lsl r5
    2ee4:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    2ee8:	00000164 	andeq	r0, r0, r4, ror #2
    2eec:	04ca1300 	strbeq	r1, [sl], #768	; 0x300
    2ef0:	eb020000 	bl	82ef8 <__RW_SIZE__+0x82978>
    2ef4:	068a0305 	streq	r0, [sl], r5, lsl #6
    2ef8:	b5140000 	ldrlt	r0, [r4, #-0]
    2efc:	02000003 	andeq	r0, r0, #3
    2f00:	016405eb 	smultteq	r4, fp, r5
    2f04:	15000000 	strne	r0, [r0, #-0]
    2f08:	00000eb9 			; <UNDEFINED> instruction: 0x00000eb9
    2f0c:	3a901101 	bcc	fe407318 <MSP_BASE+0xde402318>
    2f10:	003e0800 	eorseq	r0, lr, r0, lsl #16
    2f14:	9c010000 	stcls	0, cr0, [r1], {-0}
    2f18:	000ece16 	andeq	ip, lr, r6, lsl lr
    2f1c:	d01d0100 	andsle	r0, sp, r0, lsl #2
    2f20:	d0000001 	andle	r0, r0, r1
    2f24:	2608003a 			; <UNDEFINED> instruction: 0x2608003a
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
    2f30:	0e581700 	cdpeq	7, 5, cr1, cr8, cr0, {0}
    2f34:	1f010000 	svcne	0x00010000
    2f38:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f3c:	0a00730e 	beq	1fb7c <__RW_SIZE__+0x1f5fc>
    2f40:	091affff 	ldmdbeq	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2f44:	ec231eec 	stc	14, cr1, [r3], #-944	; 0xfffffc50
    2f48:	009f4fff 			; <UNDEFINED> instruction: 0x009f4fff
    2f4c:	000e9518 	andeq	r9, lr, r8, lsl r5
    2f50:	f8410100 			; <UNDEFINED> instruction: 0xf8410100
    2f54:	e408003a 	str	r0, [r8], #-58	; 0xffffffc6
    2f58:	01000000 	mrseq	r0, (UNDEF: 0)
    2f5c:	00070c9c 	muleq	r7, ip, ip
    2f60:	0e581900 	cdpeq	9, 5, cr1, cr8, cr0, {0}
    2f64:	41010000 	mrsmi	r0, (UNDEF: 1)
    2f68:	000001c9 	andeq	r0, r0, r9, asr #3
    2f6c:	000006ed 	andeq	r0, r0, sp, ror #13
    2f70:	0100691a 	tsteq	r0, sl, lsl r9
    2f74:	0001c943 	andeq	ip, r1, r3, asr #18
    2f78:	00070e00 	andeq	r0, r7, r0, lsl #28
    2f7c:	00741b00 	rsbseq	r1, r4, r0, lsl #22
    2f80:	01d04401 	bicseq	r4, r0, r1, lsl #8
    2f84:	50010000 	andpl	r0, r1, r0
    2f88:	0e3a1c00 	cdpeq	12, 3, cr1, cr10, cr0, {0}
    2f8c:	62010000 	andvs	r0, r1, #0
    2f90:	00072401 	andeq	r2, r7, r1, lsl #8
    2f94:	0e581d00 	cdpeq	13, 5, cr1, cr8, cr0, {0}
    2f98:	62010000 	andvs	r0, r1, #0
    2f9c:	000001c9 	andeq	r0, r0, r9, asr #3
    2fa0:	070c1e00 	streq	r1, [ip, -r0, lsl #28]
    2fa4:	3bdc0000 	blcc	ff702fac <MSP_BASE+0xdf6fdfac>
    2fa8:	00620800 	rsbeq	r0, r2, r0, lsl #16
    2fac:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fb0:	00000741 	andeq	r0, r0, r1, asr #14
    2fb4:	0007181f 	andeq	r1, r7, pc, lsl r8
    2fb8:	00072d00 	andeq	r2, r7, r0, lsl #26
    2fbc:	82200000 	eorhi	r0, r0, #0
    2fc0:	0100000e 	tsteq	r0, lr
    2fc4:	0001c970 	andeq	ip, r1, r0, ror r9
    2fc8:	003c4000 	eorseq	r4, ip, r0
    2fcc:	00002008 	andeq	r2, r0, r8
    2fd0:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    2fd4:	00000e5d 	andeq	r0, r0, sp, asr lr
    2fd8:	3c607d01 	stclcc	13, cr7, [r0], #-4
    2fdc:	00220800 	eoreq	r0, r2, r0, lsl #16
    2fe0:	9c010000 	stcls	0, cr0, [r1], {-0}
    2fe4:	000e4618 	andeq	r4, lr, r8, lsl r6
    2fe8:	84830100 	strhi	r0, [r3], #256	; 0x100
    2fec:	1808003c 	stmdane	r8, {r2, r3, r4, r5}
    2ff0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ff4:	00078c9c 	muleq	r7, ip, ip
    2ff8:	0e581900 	cdpeq	9, 5, cr1, cr8, cr0, {0}
    2ffc:	83010000 	movwhi	r0, #4096	; 0x1000
    3000:	000001c9 	andeq	r0, r0, r9, asr #3
    3004:	0000074e 	andeq	r0, r0, lr, asr #14
    3008:	0e6f1500 	cdpeq	5, 6, cr1, cr15, cr0, {0}
    300c:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    3010:	08003c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, sp}
    3014:	0000004c 	andeq	r0, r0, ip, asr #32
    3018:	a0219c01 	eorge	r9, r1, r1, lsl #24
    301c:	0100000e 	tsteq	r0, lr
    3020:	003ce891 	mlaseq	ip, r1, r8, lr
    3024:	00005808 	andeq	r5, r0, r8, lsl #16
    3028:	c29c0100 	addsgt	r0, ip, #0, 2
    302c:	19000007 	stmdbne	r0, {r0, r1, r2}
    3030:	00000e7d 	andeq	r0, r0, sp, ror lr
    3034:	019b9101 	orrseq	r9, fp, r1, lsl #2
    3038:	076f0000 	strbeq	r0, [pc, -r0]!
    303c:	15000000 	strne	r0, [r0, #-0]
    3040:	00000ee2 	andeq	r0, r0, r2, ror #29
    3044:	3d409b01 	vstrcc	d25, [r0, #-4]
    3048:	00220800 	eoreq	r0, r2, r0, lsl #16
    304c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3050:	00079f18 	andeq	r9, r7, r8, lsl pc
    3054:	64a10100 	strtvs	r0, [r1], #256	; 0x100
    3058:	e208003d 	and	r0, r8, #61	; 0x3d
    305c:	01000000 	mrseq	r0, (UNDEF: 0)
    3060:	00086e9c 	muleq	r8, ip, lr
    3064:	6e652200 	cdpvs	2, 6, cr2, cr5, cr0, {0}
    3068:	c9a10100 	stmibgt	r1!, {r8}
    306c:	90000001 	andls	r0, r0, r1
    3070:	19000007 	stmdbne	r0, {r0, r1, r2}
    3074:	00000e58 	andeq	r0, r0, r8, asr lr
    3078:	01c9a101 	biceq	sl, r9, r1, lsl #2
    307c:	07b10000 	ldreq	r0, [r1, r0]!
    3080:	70230000 	eorvc	r0, r3, r0
    3084:	68000006 	stmdavs	r0, {r1, r2}
    3088:	e808003d 	stmda	r8, {r0, r2, r3, r4, r5}
    308c:	01000000 	mrseq	r0, (UNDEF: 0)
    3090:	000822ba 			; <UNDEFINED> instruction: 0x000822ba
    3094:	067d1f00 	ldrbteq	r1, [sp], -r0, lsl #30
    3098:	07eb0000 	strbeq	r0, [fp, r0]!
    309c:	23000000 	movwcs	r0, #0
    30a0:	0000063c 	andeq	r0, r0, ip, lsr r6
    30a4:	08003de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip, sp}
    30a8:	00000100 	andeq	r0, r0, r0, lsl #2
    30ac:	083caf01 	ldmdaeq	ip!, {r0, r8, r9, sl, fp, sp, pc}
    30b0:	49240000 	stmdbmi	r4!, {}	; <UNPREDICTABLE>
    30b4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    30b8:	070c2300 	streq	r2, [ip, -r0, lsl #6]
    30bc:	3dfc0000 	ldclcc	0, cr0, [ip]
    30c0:	01200800 	teqeq	r0, r0, lsl #16
    30c4:	b5010000 	strlt	r0, [r1, #-0]
    30c8:	00000857 	andeq	r0, r0, r7, asr r8
    30cc:	00071825 	andeq	r1, r7, r5, lsr #16
    30d0:	00032000 	andeq	r2, r3, r0
    30d4:	00065626 	andeq	r5, r6, r6, lsr #12
    30d8:	003e0800 	eorseq	r0, lr, r0, lsl #16
    30dc:	00000208 	andeq	r0, r0, r8, lsl #4
    30e0:	24b30100 	ldrtcs	r0, [r3], #256	; 0x100
    30e4:	00000663 	andeq	r0, r0, r3, ror #12
    30e8:	2700001e 	smladcs	r0, lr, r0, r0
    30ec:	0000009d 	muleq	r0, sp, r0
    30f0:	7a06ce02 	bvc	1b6900 <__RW_SIZE__+0x1b6380>
    30f4:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
    30f8:	000001c9 	andeq	r0, r0, r9, asr #3
    30fc:	0007de00 	andeq	sp, r7, r0, lsl #28
    3100:	17000400 	strne	r0, [r0, -r0, lsl #8]
    3104:	0400000c 	streq	r0, [r0], #-12
    3108:	0000f901 	andeq	pc, r0, r1, lsl #18
    310c:	0f0c0100 	svceq	0x000c0100
    3110:	00320000 	eorseq	r0, r2, r0
    3114:	3e480000 	cdpcc	0, 4, cr0, cr8, cr0, {0}
    3118:	020a0800 	andeq	r0, sl, #0, 16
    311c:	08e70000 	stmiaeq	r7!, {}^	; <UNPREDICTABLE>
    3120:	b5020000 	strlt	r0, [r2, #-0]
    3124:	01000003 	tsteq	r0, r3
    3128:	0164a803 	cmneq	r4, r3, lsl #16
    312c:	06030000 	streq	r0, [r3], -r0
    3130:	72000006 	andvc	r0, r0, #6
    3134:	0003e503 	andeq	lr, r3, r3, lsl #10
    3138:	59037400 	stmdbpl	r3, {sl, ip, sp, lr}
    313c:	75000005 	strvc	r0, [r0, #-5]
    3140:	0006a703 	andeq	sl, r6, r3, lsl #14
    3144:	c4037600 	strgt	r7, [r3], #-1536	; 0xfffffa00
    3148:	7b000006 	blvc	3168 <__RW_SIZE__+0x2be8>
    314c:	00069503 	andeq	r9, r6, r3, lsl #10
    3150:	d0037c00 	andle	r7, r3, r0, lsl #24
    3154:	7e000003 	cdpvc	0, 0, cr0, cr0, cr3, {0}
    3158:	00066d03 	andeq	r6, r6, r3, lsl #26
    315c:	4f037f00 	svcmi	0x00037f00
    3160:	00000005 	andeq	r0, r0, r5
    3164:	00057203 	andeq	r7, r5, r3, lsl #4
    3168:	24030100 	strcs	r0, [r3], #-256	; 0xffffff00
    316c:	02000007 	andeq	r0, r0, #7
    3170:	0005b203 	andeq	fp, r5, r3, lsl #4
    3174:	90030300 	andls	r0, r3, r0, lsl #6
    3178:	04000003 	streq	r0, [r0], #-3
    317c:	0003dc03 	andeq	sp, r3, r3, lsl #24
    3180:	a0030500 	andge	r0, r3, r0, lsl #10
    3184:	06000003 	streq	r0, [r0], -r3
    3188:	00062c03 	andeq	r2, r6, r3, lsl #24
    318c:	bf030700 	svclt	0x00030700
    3190:	08000004 	stmdaeq	r0, {r2}
    3194:	0006f703 	andeq	pc, r6, r3, lsl #14
    3198:	67030900 	strvs	r0, [r3, -r0, lsl #18]
    319c:	0a000005 	beq	31b8 <__RW_SIZE__+0x2c38>
    31a0:	00052603 	andeq	r2, r5, r3, lsl #12
    31a4:	7d030b00 	vstrvc	d0, [r3, #-0]
    31a8:	0c000003 	stceq	0, cr0, [r0], {3}
    31ac:	00058003 	andeq	r8, r5, r3
    31b0:	30030d00 	andcc	r0, r3, r0, lsl #26
    31b4:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    31b8:	0006e403 	andeq	lr, r6, r3, lsl #8
    31bc:	f4030f00 			; <UNDEFINED> instruction: 0xf4030f00
    31c0:	10000004 	andne	r0, r0, r4
    31c4:	00035303 	andeq	r5, r3, r3, lsl #6
    31c8:	07031100 	streq	r1, [r3, -r0, lsl #2]
    31cc:	12000007 	andne	r0, r0, #7
    31d0:	00048503 	andeq	r8, r4, r3, lsl #10
    31d4:	17031300 	strne	r1, [r3, -r0, lsl #6]
    31d8:	14000003 	strne	r0, [r0], #-3
    31dc:	00047703 	andeq	r7, r4, r3, lsl #14
    31e0:	45031500 	strmi	r1, [r3, #-1280]	; 0xfffffb00
    31e4:	16000003 	strne	r0, [r0], -r3
    31e8:	0006b703 	andeq	fp, r6, r3, lsl #14
    31ec:	0f031700 	svceq	0x00031700
    31f0:	18000004 	stmdane	r0, {r2}
    31f4:	0005a003 	andeq	sl, r5, r3
    31f8:	41031900 	tstmi	r3, r0, lsl #18
    31fc:	1a000006 	bne	321c <__RW_SIZE__+0x2c9c>
    3200:	00061a03 	andeq	r1, r6, r3, lsl #20
    3204:	86031b00 	strhi	r1, [r3], -r0, lsl #22
    3208:	1c000006 	stcne	0, cr0, [r0], {6}
    320c:	00051c03 	andeq	r1, r5, r3, lsl #24
    3210:	73031d00 	movwvc	r1, #15616	; 0x3d00
    3214:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    3218:	00059303 	andeq	r9, r5, r3, lsl #6
    321c:	60031f00 	andvs	r1, r3, r0, lsl #30
    3220:	20000006 	andcs	r0, r0, r6
    3224:	0004da03 	andeq	sp, r4, r3, lsl #20
    3228:	66032100 	strvs	r2, [r3], -r0, lsl #2
    322c:	22000003 	andcs	r0, r0, #3
    3230:	00042603 	andeq	r2, r4, r3, lsl #12
    3234:	d5032300 	strle	r2, [r3, #-768]	; 0xfffffd00
    3238:	24000006 	strcs	r0, [r0], #-6
    323c:	0005fa03 	andeq	pc, r5, r3, lsl #20
    3240:	a3032500 	movwge	r2, #13568	; 0x3500
    3244:	26000004 	strcs	r0, [r0], -r4
    3248:	00071303 	andeq	r1, r7, r3, lsl #6
    324c:	ab032700 	blge	cce54 <__RW_SIZE__+0xcc8d4>
    3250:	28000003 	stmdacs	r0, {r0, r1}
    3254:	00073503 	andeq	r3, r7, r3, lsl #10
    3258:	40032900 	andmi	r2, r3, r0, lsl #18
    325c:	2a000005 	bcs	3278 <__RW_SIZE__+0x2cf8>
    3260:	04990400 	ldreq	r0, [r9], #1024	; 0x400
    3264:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    3268:	00002501 	andeq	r2, r0, r1, lsl #10
    326c:	06010500 	streq	r0, [r1], -r0, lsl #10
    3270:	000000b4 	strheq	r0, [r0], -r4
    3274:	00027d06 	andeq	r7, r2, r6, lsl #26
    3278:	822a0400 	eorhi	r0, sl, #0, 8
    327c:	05000001 	streq	r0, [r0, #-1]
    3280:	00b20801 	adcseq	r0, r2, r1, lsl #16
    3284:	02050000 	andeq	r0, r5, #0
    3288:	0001a305 	andeq	sl, r1, r5, lsl #6
    328c:	02da0600 	sbcseq	r0, sl, #0, 12
    3290:	36040000 	strcc	r0, [r4], -r0
    3294:	0000019b 	muleq	r0, fp, r1
    3298:	8a070205 	bhi	1c3ab4 <__RW_SIZE__+0x1c3534>
    329c:	05000000 	streq	r0, [r0, #-0]
    32a0:	00050504 	andeq	r0, r5, r4, lsl #10
    32a4:	b9060000 	stmdblt	r6, {}	; <UNPREDICTABLE>
    32a8:	04000001 	streq	r0, [r0], #-1
    32ac:	0001b450 	andeq	fp, r1, r0, asr r4
    32b0:	07040500 	streq	r0, [r4, -r0, lsl #10]
    32b4:	000000e7 	andeq	r0, r0, r7, ror #1
    32b8:	00050805 	andeq	r0, r5, r5, lsl #16
    32bc:	05000000 	streq	r0, [r0, #-0]
    32c0:	00e20708 	rsceq	r0, r2, r8, lsl #14
    32c4:	04070000 	streq	r0, [r7], #-0
    32c8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    32cc:	07040500 	streq	r0, [r4, -r0, lsl #10]
    32d0:	000000ec 	andeq	r0, r0, ip, ror #1
    32d4:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    32d8:	00028584 	andeq	r8, r2, r4, lsl #11
    32dc:	040a0900 	streq	r0, [sl], #-2304	; 0xfffff700
    32e0:	86020000 	strhi	r0, [r2], -r0
    32e4:	0000029c 	muleq	r0, ip, r2
    32e8:	05bb0900 	ldreq	r0, [fp, #2304]!	; 0x900
    32ec:	87020000 	strhi	r0, [r2, -r0]
    32f0:	000002a1 	andeq	r0, r0, r1, lsr #5
    32f4:	06d00920 	ldrbeq	r0, [r0], r0, lsr #18
    32f8:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    32fc:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    3300:	041d0980 	ldreq	r0, [sp], #-2432	; 0xfffff680
    3304:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    3308:	000002a1 	andeq	r0, r0, r1, lsr #5
    330c:	07020aa0 	streq	r0, [r2, -r0, lsr #21]
    3310:	8a020000 	bhi	83318 <__RW_SIZE__+0x82d98>
    3314:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    3318:	c50a0100 	strgt	r0, [sl, #-256]	; 0xffffff00
    331c:	02000005 	andeq	r0, r0, #5
    3320:	0002a18b 	andeq	sl, r2, fp, lsl #3
    3324:	0a012000 	beq	4b32c <__RW_SIZE__+0x4adac>
    3328:	0000057b 	andeq	r0, r0, fp, ror r5
    332c:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    3330:	01800000 	orreq	r0, r0, r0
    3334:	0005cf0a 	andeq	ip, r5, sl, lsl #30
    3338:	a18d0200 	orrge	r0, sp, r0, lsl #4
    333c:	a0000002 	andge	r0, r0, r2
    3340:	06df0a01 	ldrbeq	r0, [pc], r1, lsl #20
    3344:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    3348:	000002c0 	andeq	r0, r0, r0, asr #5
    334c:	d90a0200 	stmdble	sl, {r9}
    3350:	02000005 	andeq	r0, r0, #5
    3354:	0002c58f 	andeq	ip, r2, pc, lsl #11
    3358:	0b022000 	bleq	8b360 <__RW_SIZE__+0x8ade0>
    335c:	02005049 	andeq	r5, r0, #73	; 0x49
    3360:	0002e590 	muleq	r2, r0, r5
    3364:	0a030000 	beq	c336c <__RW_SIZE__+0xc2dec>
    3368:	000005e3 	andeq	r0, r0, r3, ror #11
    336c:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    3370:	03f00000 	mvnseq	r0, #0
    3374:	0005ad0a 	andeq	sl, r5, sl, lsl #26
    3378:	fb920200 	blx	fe483b82 <MSP_BASE+0xde47eb82>
    337c:	00000002 	andeq	r0, r0, r2
    3380:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    3384:	95000001 	strls	r0, [r0, #-1]
    3388:	0d000002 	stceq	0, cr0, [r0, #-8]
    338c:	00000295 	muleq	r0, r5, r2
    3390:	04050007 	streq	r0, [r5], #-7
    3394:	00018f07 	andeq	r8, r1, r7, lsl #30
    3398:	02850e00 	addeq	r0, r5, #0, 28
    339c:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    33a0:	b1000001 	tstlt	r0, r1
    33a4:	0d000002 	stceq	0, cr0, [r0, #-8]
    33a8:	00000295 	muleq	r0, r5, r2
    33ac:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    33b0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    33b4:	00000285 	andeq	r0, r0, r5, lsl #5
    33b8:	0002850e 	andeq	r8, r2, lr, lsl #10
    33bc:	02850e00 	addeq	r0, r5, #0, 28
    33c0:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    33c4:	d5000001 	strle	r0, [r0, #-1]
    33c8:	0d000002 	stceq	0, cr0, [r0, #-8]
    33cc:	00000295 	muleq	r0, r5, r2
    33d0:	770c0037 	smladxvc	ip, r7, r0, r0
    33d4:	e5000001 	str	r0, [r0, #-1]
    33d8:	0d000002 	stceq	0, cr0, [r0, #-8]
    33dc:	00000295 	muleq	r0, r5, r2
    33e0:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    33e4:	0c000002 	stceq	0, cr0, [r0], {2}
    33e8:	000001a9 	andeq	r0, r0, r9, lsr #3
    33ec:	000002fb 	strdeq	r0, [r0], -fp
    33f0:	0002950f 	andeq	r9, r2, pc, lsl #10
    33f4:	00028300 	andeq	r8, r2, r0, lsl #6
    33f8:	0001a90e 	andeq	sl, r1, lr, lsl #18
    33fc:	06370600 	ldrteq	r0, [r7], -r0, lsl #12
    3400:	93020000 	movwls	r0, #8192	; 0x2000
    3404:	000001d7 	ldrdeq	r0, [r0], -r7
    3408:	0001900e 	andeq	r9, r1, lr
    340c:	031c1000 	tsteq	ip, #0
    3410:	037503e9 	cmneq	r5, #-1543503869	; 0xa4000003
    3414:	43110000 	tstmi	r1, #0
    3418:	03004c52 	movweq	r4, #3154	; 0xc52
    341c:	02fb03eb 	rscseq	r0, fp, #-1409286141	; 0xac000003
    3420:	11000000 	mrsne	r0, (UNDEF: 0)
    3424:	00485243 	subeq	r5, r8, r3, asr #4
    3428:	fb03ec03 	blx	fe43e <__RW_SIZE__+0xfdebe>
    342c:	04000002 	streq	r0, [r0], #-2
    3430:	52444911 	subpl	r4, r4, #278528	; 0x44000
    3434:	03ed0300 	mvneq	r0, #0, 6
    3438:	000002fb 	strdeq	r0, [r0], -fp
    343c:	444f1108 	strbmi	r1, [pc], #-264	; 3444 <__RW_SIZE__+0x2ec4>
    3440:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    3444:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3448:	3a120c00 	bcc	486450 <__RW_SIZE__+0x485ed0>
    344c:	03000003 	movweq	r0, #3
    3450:	02fb03ef 	rscseq	r0, fp, #-1140850685	; 0xbc000003
    3454:	11100000 	tstne	r0, r0
    3458:	00525242 	subseq	r5, r2, r2, asr #4
    345c:	fb03f003 	blx	ff472 <__RW_SIZE__+0xfeef2>
    3460:	14000002 	strne	r0, [r0], #-2
    3464:	00073012 	andeq	r3, r7, r2, lsl r0
    3468:	03f10300 	mvnseq	r0, #0, 6
    346c:	000002fb 	strdeq	r0, [r0], -fp
    3470:	53040018 	movwpl	r0, #16408	; 0x4018
    3474:	03000006 	movweq	r0, #6
    3478:	031003f2 	tsteq	r0, #-939524093	; 0xc8000003
    347c:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    3480:	0c043403 	cfstrseq	mvf3, [r4], {3}
    3484:	11000004 	tstne	r0, r4
    3488:	03005243 	movweq	r5, #579	; 0x243
    348c:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    3490:	12000000 	andne	r0, r0, #0
    3494:	00000013 	andeq	r0, r0, r3, lsl r0
    3498:	fb043703 	blx	1110ae <__RW_SIZE__+0x110b2e>
    349c:	04000002 	streq	r0, [r0], #-2
    34a0:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    34a4:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    34a8:	000002fb 	strdeq	r0, [r0], -fp
    34ac:	00d91208 	sbcseq	r1, r9, r8, lsl #4
    34b0:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    34b4:	0002fb04 	andeq	pc, r2, r4, lsl #22
    34b8:	81120c00 	tsthi	r2, r0, lsl #24
    34bc:	03000000 	movweq	r0, #0
    34c0:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    34c4:	12100000 	andsne	r0, r0, #0
    34c8:	00000026 	andeq	r0, r0, r6, lsr #32
    34cc:	fb043b03 	blx	1120e2 <__RW_SIZE__+0x111b62>
    34d0:	14000002 	strne	r0, [r0], #-2
    34d4:	0000c912 	andeq	ip, r0, r2, lsl r9
    34d8:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    34dc:	000002fb 	strdeq	r0, [r0], -fp
    34e0:	00d11218 	sbcseq	r1, r1, r8, lsl r2
    34e4:	3d030000 	stccc	0, cr0, [r3, #-0]
    34e8:	0002fb04 	andeq	pc, r2, r4, lsl #22
    34ec:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    34f0:	03000000 	movweq	r0, #0
    34f4:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    34f8:	11200000 	teqne	r0, r0
    34fc:	00525343 	subseq	r5, r2, r3, asr #6
    3500:	fb043f03 	blx	113116 <__RW_SIZE__+0x112b96>
    3504:	24000002 	strcs	r0, [r0], #-2
    3508:	01ad0400 			; <UNDEFINED> instruction: 0x01ad0400
    350c:	4a030000 	bmi	c3514 <__RW_SIZE__+0xc2f94>
    3510:	00038104 	andeq	r8, r3, r4, lsl #2
    3514:	031c1000 	tsteq	ip, #0
    3518:	04d604d2 	ldrbeq	r0, [r6], #1234	; 0x4d2
    351c:	53110000 	tstpl	r1, #0
    3520:	d4030052 	strle	r0, [r3], #-82	; 0xffffffae
    3524:	00030b04 	andeq	r0, r3, r4, lsl #22
    3528:	bb120000 	bllt	483530 <__RW_SIZE__+0x482fb0>
    352c:	03000005 	movweq	r0, #5
    3530:	019004d5 			; <UNDEFINED> instruction: 0x019004d5
    3534:	11020000 	mrsne	r0, (UNDEF: 2)
    3538:	03005244 	movweq	r5, #580	; 0x244
    353c:	030b04d6 	movweq	r0, #46294	; 0xb4d6
    3540:	12040000 	andne	r0, r4, #0
    3544:	00000b69 	andeq	r0, r0, r9, ror #22
    3548:	9004d703 	andls	sp, r4, r3, lsl #14
    354c:	06000001 	streq	r0, [r0], -r1
    3550:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
    3554:	04d80300 	ldrbeq	r0, [r8], #768	; 0x300
    3558:	0000030b 	andeq	r0, r0, fp, lsl #6
    355c:	05c51208 	strbeq	r1, [r5, #520]	; 0x208
    3560:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    3564:	00019004 	andeq	r9, r1, r4
    3568:	43110a00 	tstmi	r1, #0, 20
    356c:	03003152 	movweq	r3, #338	; 0x152
    3570:	030b04da 	movweq	r0, #46298	; 0xb4da
    3574:	120c0000 	andne	r0, ip, #0
    3578:	000005cf 	andeq	r0, r0, pc, asr #11
    357c:	9004db03 	andls	sp, r4, r3, lsl #22
    3580:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3584:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    3588:	04dc0300 	ldrbeq	r0, [ip], #768	; 0x300
    358c:	0000030b 	andeq	r0, r0, fp, lsl #6
    3590:	05d91210 	ldrbeq	r1, [r9, #528]	; 0x210
    3594:	dd030000 	stcle	0, cr0, [r3, #-0]
    3598:	00019004 	andeq	r9, r1, r4
    359c:	43111200 	tstmi	r1, #0, 4
    35a0:	03003352 	movweq	r3, #850	; 0x352
    35a4:	030b04de 	movweq	r0, #46302	; 0xb4de
    35a8:	12140000 	andsne	r0, r4, #0
    35ac:	000005e3 	andeq	r0, r0, r3, ror #11
    35b0:	9004df03 	andls	sp, r4, r3, lsl #30
    35b4:	16000001 	strne	r0, [r0], -r1
    35b8:	00094a12 	andeq	r4, r9, r2, lsl sl
    35bc:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    35c0:	0000030b 	andeq	r0, r0, fp, lsl #6
    35c4:	0b731218 	bleq	1cc7e2c <__RW_SIZE__+0x1cc78ac>
    35c8:	e1030000 	mrs	r0, (UNDEF: 3)
    35cc:	00019004 	andeq	r9, r1, r4
    35d0:	04001a00 	streq	r1, [r0], #-2560	; 0xfffff600
    35d4:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
    35d8:	1804e203 	stmdane	r4, {r0, r1, r9, sp, lr, pc}
    35dc:	13000004 	movwne	r0, #4
    35e0:	ea041404 	b	1085f8 <__RW_SIZE__+0x108078>
    35e4:	05000004 	streq	r0, [r0, #-4]
    35e8:	00bb0801 	adcseq	r0, fp, r1, lsl #16
    35ec:	04140000 	ldreq	r0, [r4], #-0
    35f0:	000004f7 	strdeq	r0, [r0], -r7
    35f4:	0004ea15 	andeq	lr, r4, r5, lsl sl
    35f8:	0f660600 	svceq	0x00660600
    35fc:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    3600:	00000507 	andeq	r0, r0, r7, lsl #10
    3604:	000f0216 	andeq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    3608:	00070400 	andeq	r0, r7, r0, lsl #8
    360c:	0000051e 	andeq	r0, r0, lr, lsl r5
    3610:	000f7517 	andeq	r7, pc, r7, lsl r5	; <UNPREDICTABLE>
    3614:	0004e200 	andeq	lr, r4, r0, lsl #4
    3618:	06000000 	streq	r0, [r0], -r0
    361c:	00000f04 	andeq	r0, r0, r4, lsl #30
    3620:	04fc6205 	ldrbteq	r6, [ip], #517	; 0x205
    3624:	43180000 	tstmi	r8, #0
    3628:	0100000f 	tsteq	r0, pc
    362c:	0540012b 	strbeq	r0, [r0, #-299]	; 0xfffffed5
    3630:	70190000 	andsvc	r0, r9, r0
    3634:	2b010074 	blcs	4380c <__RW_SIZE__+0x4328c>
    3638:	000004e4 	andeq	r0, r0, r4, ror #9
    363c:	0ef01a00 	vmoveq.f32	s3, #0
    3640:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    3644:	000004ea 	andeq	r0, r0, sl, ror #9
    3648:	05071b01 	streq	r1, [r7, #-2817]	; 0xfffff4ff
    364c:	13020000 	movwne	r0, #8192	; 0x2000
    3650:	05660306 	strbeq	r0, [r6, #-774]!	; 0xfffffcfa
    3654:	b51c0000 	ldrlt	r0, [ip, #-0]
    3658:	02000003 	andeq	r0, r0, #3
    365c:	01640613 	cmneq	r4, r3, lsl r6
    3660:	1b000000 	blne	3668 <__RW_SIZE__+0x30e8>
    3664:	00000443 	andeq	r0, r0, r3, asr #8
    3668:	0305de02 	movweq	sp, #24066	; 0x5e02
    366c:	00000580 	andeq	r0, r0, r0, lsl #11
    3670:	0003b51c 	andeq	fp, r3, ip, lsl r5
    3674:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    3678:	00000164 	andeq	r0, r0, r4, ror #2
    367c:	04ca1b00 	strbeq	r1, [sl], #2816	; 0xb00
    3680:	eb020000 	bl	83688 <__RW_SIZE__+0x83108>
    3684:	059a0305 	ldreq	r0, [sl, #773]	; 0x305
    3688:	b51c0000 	ldrlt	r0, [ip, #-0]
    368c:	02000003 	andeq	r0, r0, #3
    3690:	016405eb 	smultteq	r4, fp, r5
    3694:	1d000000 	stcne	0, cr0, [r0, #-0]
    3698:	000007cf 	andeq	r0, r0, pc, asr #15
    369c:	3e480801 	cdpcc	8, 4, cr0, cr8, cr1, {0}
    36a0:	00b80800 	adcseq	r0, r8, r0, lsl #16
    36a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    36a8:	000005ec 	andeq	r0, r0, ip, ror #11
    36ac:	000f3e1e 	andeq	r3, pc, lr, lsl lr	; <UNPREDICTABLE>
    36b0:	c9080100 	stmdbgt	r8, {r8}
    36b4:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    36b8:	1f000007 	svcne	0x00000007
    36bc:	00766964 	rsbseq	r6, r6, r4, ror #18
    36c0:	05ec0a01 	strbeq	r0, [ip, #2561]!	; 0xa01
    36c4:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    36c8:	5a200000 	bpl	8036d0 <__RW_SIZE__+0x803150>
    36cc:	0100000f 	tsteq	r0, pc
    36d0:	0001d00b 	andeq	sp, r1, fp
    36d4:	00083800 	andeq	r3, r8, r0, lsl #16
    36d8:	0f552000 	svceq	0x00552000
    36dc:	0c010000 	stceq	0, cr0, [r1], {-0}
    36e0:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    36e4:	00000873 	andeq	r0, r0, r3, ror r8
    36e8:	04080500 	streq	r0, [r8], #-1280	; 0xfffffb00
    36ec:	00000f13 	andeq	r0, r0, r3, lsl pc
    36f0:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
    36f4:	011f0100 	tsteq	pc, r0, lsl #2
    36f8:	0000060b 	andeq	r0, r0, fp, lsl #12
    36fc:	000f1a21 	andeq	r1, pc, r1, lsr #20
    3700:	ea1f0100 	b	7c3b08 <__RW_SIZE__+0x7c3588>
    3704:	00000004 	andeq	r0, r0, r4
    3708:	0005f322 	andeq	pc, r5, r2, lsr #6
    370c:	003f0000 	eorseq	r0, pc, r0
    3710:	00003a08 	andeq	r3, r0, r8, lsl #20
    3714:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    3718:	23000006 	movwcs	r0, #6
    371c:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3720:	22005001 	andcs	r5, r0, #1
    3724:	00000529 	andeq	r0, r0, r9, lsr #10
    3728:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
    372c:	00000042 	andeq	r0, r0, r2, asr #32
    3730:	065c9c01 	ldrbeq	r9, [ip], -r1, lsl #24
    3734:	35240000 	strcc	r0, [r4, #-0]!
    3738:	95000005 	strls	r0, [r0, #-5]
    373c:	25000008 	strcs	r0, [r0, #-8]
    3740:	000005f3 	strdeq	r0, [r0], -r3
    3744:	08003f42 	stmdaeq	r0, {r1, r6, r8, r9, sl, fp, ip, sp}
    3748:	00000138 	andeq	r0, r0, r8, lsr r1
    374c:	ff242f01 			; <UNDEFINED> instruction: 0xff242f01
    3750:	cd000005 	stcgt	0, cr0, [r0, #-20]	; 0xffffffec
    3754:	00000008 	andeq	r0, r0, r8
    3758:	083c2600 	ldmdaeq	ip!, {r9, sl, sp}
    375c:	33010000 	movwcc	r0, #4096	; 0x1000
    3760:	08003f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, ip, sp}
    3764:	00000060 	andeq	r0, r0, r0, rrx
    3768:	06f29c01 	ldrbteq	r9, [r2], r1, lsl #24
    376c:	66270000 	strtvs	r0, [r7], -r0
    3770:	0100746d 	tsteq	r0, sp, ror #8
    3774:	0004e433 	andeq	lr, r4, r3, lsr r4
    3778:	70910200 	addsvc	r0, r1, r0, lsl #4
    377c:	70612928 	rsbvc	r2, r1, r8, lsr #18
    3780:	1e350100 	rsfnes	f0, f5, f0
    3784:	03000005 	movweq	r0, #5
    3788:	2a7ddc91 	bcs	1f7a9d4 <__RW_SIZE__+0x1f7a454>
    378c:	00000f5f 	andeq	r0, r0, pc, asr pc
    3790:	06f23601 	ldrbteq	r3, [r2], r1, lsl #12
    3794:	91030000 	mrsls	r0, (UNDEF: 3)
    3798:	292b7de0 	stmdbcs	fp!, {r5, r6, r7, r8, sl, fp, ip, sp, lr}
    379c:	96000005 	strls	r0, [r0], -r5
    37a0:	5008003f 	andpl	r0, r8, pc, lsr r0
    37a4:	01000001 	tsteq	r0, r1
    37a8:	0006d33a 	andeq	sp, r6, sl, lsr r3
    37ac:	05352400 	ldreq	r2, [r5, #-1024]!	; 0xfffffc00
    37b0:	08eb0000 	stmiaeq	fp!, {}^	; <UNPREDICTABLE>
    37b4:	f3250000 	vhadd.u32	d0, d5, d0
    37b8:	9c000005 	stcls	0, cr0, [r0], {5}
    37bc:	6808003f 	stmdavs	r8, {r0, r1, r2, r3, r4, r5}
    37c0:	01000001 	tsteq	r0, r1
    37c4:	05ff242f 	ldrbeq	r2, [pc, #1071]!	; 3bfb <__RW_SIZE__+0x367b>
    37c8:	09310000 	ldmdbeq	r1!, {}	; <UNPREDICTABLE>
    37cc:	00000000 	andeq	r0, r0, r0
    37d0:	003f962c 	eorseq	r9, pc, ip, lsr #12
    37d4:	0007c608 	andeq	ip, r7, r8, lsl #12
    37d8:	52012d00 	andpl	r2, r1, #0, 26
    37dc:	2d549102 	ldfcsp	f1, [r4, #-8]
    37e0:	91035101 	tstls	r3, r1, lsl #2
    37e4:	012d0650 	teqeq	sp, r0, asr r6
    37e8:	c0910350 	addsgt	r0, r1, r0, asr r3
    37ec:	0c00007d 	stceq	0, cr0, [r0], {125}	; 0x7d
    37f0:	000004ea 	andeq	r0, r0, sl, ror #9
    37f4:	00000702 	andeq	r0, r0, r2, lsl #14
    37f8:	0002950d 	andeq	r9, r2, sp, lsl #10
    37fc:	2e00ff00 	cdpcs	15, 0, cr15, cr0, cr0, {0}
    3800:	00000540 	andeq	r0, r0, r0, asr #10
    3804:	08003fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, ip, sp}
    3808:	00000016 	andeq	r0, r0, r6, lsl r0
    380c:	2f2f9c01 	svccs	0x002f9c01
    3810:	0100000f 	tsteq	r0, pc
    3814:	0004ea4b 	andeq	lr, r4, fp, asr #20
    3818:	003ff800 	eorseq	pc, pc, r0, lsl #16
    381c:	00001808 	andeq	r1, r0, r8, lsl #16
    3820:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    3824:	30000007 	andcc	r0, r0, r7
    3828:	01007872 	tsteq	r0, r2, ror r8
    382c:	0004ea4d 	andeq	lr, r4, sp, asr #20
    3830:	05403100 	strbeq	r3, [r0, #-256]	; 0xffffff00
    3834:	3ff80000 	svccc	0x00f80000
    3838:	00120800 	andseq	r0, r2, r0, lsl #16
    383c:	4f010000 	svcmi	0x00010000
    3840:	08192600 	ldmdaeq	r9, {r9, sl, sp}
    3844:	54010000 	strpl	r0, [r1], #-0
    3848:	08004010 	stmdaeq	r0, {r4, lr}
    384c:	00000042 	andeq	r0, r0, r2, asr #32
    3850:	07b59c01 	ldreq	r9, [r5, r1, lsl #24]!
    3854:	65320000 	ldrvs	r0, [r2, #-0]!
    3858:	5401006e 	strpl	r0, [r1], #-110	; 0xffffff92
    385c:	000001c9 	andeq	r0, r0, r9, asr #3
    3860:	0000094f 	andeq	r0, r0, pc, asr #18
    3864:	0005802b 	andeq	r8, r5, fp, lsr #32
    3868:	00401c00 	subeq	r1, r0, r0, lsl #24
    386c:	00018008 	andeq	r8, r1, r8
    3870:	84600100 	strbthi	r0, [r0], #-256	; 0xffffff00
    3874:	24000007 	strcs	r0, [r0], #-7
    3878:	0000058d 	andeq	r0, r0, sp, lsl #11
    387c:	00000989 	andeq	r0, r0, r9, lsl #19
    3880:	054c2b00 	strbeq	r2, [ip, #-2816]	; 0xfffff500
    3884:	40380000 	eorsmi	r0, r8, r0
    3888:	01a00800 	lsleq	r0, r0, #16
    388c:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    3890:	0000079e 	muleq	r0, lr, r7
    3894:	00055933 	andeq	r5, r5, r3, lsr r9
    3898:	34002500 	strcc	r2, [r0], #-1280	; 0xfffffb00
    389c:	00000566 	andeq	r0, r0, r6, ror #10
    38a0:	0800404e 	stmdaeq	r0, {r1, r2, r3, r6, lr}
    38a4:	00000004 	andeq	r0, r0, r4
    38a8:	73335a01 	teqvc	r3, #4096	; 0x1000
    38ac:	25000005 	strcs	r0, [r0, #-5]
    38b0:	9d350000 	ldcls	0, cr0, [r5, #-0]
    38b4:	02000000 	andeq	r0, r0, #0
    38b8:	07c106ce 	strbeq	r0, [r1, lr, asr #13]
    38bc:	c90e0000 	stmdbgt	lr, {}	; <UNPREDICTABLE>
    38c0:	36000001 	strcc	r0, [r0], -r1
    38c4:	00000f7a 	andeq	r0, r0, sl, ror pc
    38c8:	01c9dc06 	biceq	sp, r9, r6, lsl #24
    38cc:	e4370000 	ldrt	r0, [r7], #-0
    38d0:	37000004 	strcc	r0, [r0, -r4]
    38d4:	000004f1 	strdeq	r0, [r0], -r1
    38d8:	0004fc37 	andeq	pc, r4, r7, lsr ip	; <UNPREDICTABLE>
    38dc:	73000000 	movwvc	r0, #0
    38e0:	02000000 	andeq	r0, r0, #0
    38e4:	000f1300 	andeq	r1, pc, r0, lsl #6
    38e8:	98010400 	stmdals	r1, {sl}
    38ec:	0000000a 	andeq	r0, r0, sl
    38f0:	ec080030 	stc	0, cr0, [r8], {48}	; 0x30
    38f4:	63080031 	movwvs	r0, #32817	; 0x8031
    38f8:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    38fc:	3a430073 	bcc	10c3ad0 <__RW_SIZE__+0x10c3550>
    3900:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    3904:	495c7372 	ldmdbmi	ip, {r1, r4, r5, r6, r8, r9, ip, sp, lr}^
    3908:	445c544f 	ldrbmi	r5, [ip], #-1103	; 0xfffffbb1
    390c:	6c6e776f 	stclvs	7, cr7, [lr], #-444	; 0xfffffe44
    3910:	7364616f 	cmnvc	r4, #-1073741797	; 0xc000001b
    3914:	bfdfc65c 	svclt	0x00dfc65c
    3918:	5feebefe 	svcpl	0x00eebefe
    391c:	c0bdc7bd 	ldrhtgt	ip, [sp], sp
    3920:	e1b7dac0 			; <UNDEFINED> instruction: 0xe1b7dac0
    3924:	42414c28 	submi	r4, r1, #40, 24	; 0x2800
    3928:	53565c29 	cmppl	r6, #10496	; 0x2900
    392c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
    3930:	3132305c 	teqcc	r2, ip, asr r0
    3934:	4d49542e 	cfstrdmi	mvd5, [r9, #-184]	; 0xffffff48
    3938:	455f5245 	ldrbmi	r5, [pc, #-581]	; 36fb <__RW_SIZE__+0x317b>
    393c:	544e4556 	strbpl	r4, [lr], #-1366	; 0xfffffaaa
    3940:	42414c5f 	submi	r4, r1, #24320	; 0x5f00
    3944:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    3948:	20534120 	subscs	r4, r3, r0, lsr #2
    394c:	33322e32 	teqcc	r2, #800	; 0x320
    3950:	0032352e 	eorseq	r3, r2, lr, lsr #10
    3954:	Address 0x00003954 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb2c>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a8>
  24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb44>
  30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  34:	35050000 	strcc	r0, [r5, #-0]
  38:	00134900 	andseq	r4, r3, r0, lsl #18
  3c:	01130600 	tsteq	r3, r0, lsl #12
  40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f4>
  44:	1301053b 	movwne	r0, #5435	; 0x153b
  48:	0d070000 	stceq	0, cr0, [r7, #-0]
  4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d4>
  50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	000b3813 	andeq	r3, fp, r3, lsl r8
  58:	000d0800 	andeq	r0, sp, r0, lsl #16
  5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832f0>
  60:	1349053b 	movtne	r0, #38203	; 0x953b
  64:	00000b38 	andeq	r0, r0, r8, lsr fp
  68:	03001609 	movweq	r1, #1545	; 0x609
  6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce32c>
  70:	00134905 	andseq	r4, r3, r5, lsl #18
  74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
  78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27ec>
  80:	01111927 	tsteq	r1, r7, lsr #18
  84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  88:	00194297 	mulseq	r9, r7, r2
  8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
  90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe83324>
  94:	1349053b 	movtne	r0, #38203	; 0x953b
  98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  a4:	0e030b13 	vmoveq.32	d3[0], r0
  a8:	17550e1b 	smmlane	r5, fp, lr, r0
  ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
  b0:	24020000 	strcs	r0, [r2], #-0
  b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  b8:	000e030b 	andeq	r0, lr, fp, lsl #6
  bc:	00160300 	andseq	r0, r6, r0, lsl #6
  c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe83354>
  c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c8:	24040000 	strcs	r0, [r4], #-0
  cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  d0:	0008030b 	andeq	r0, r8, fp, lsl #6
  d4:	012e0500 	teqeq	lr, r0, lsl #10
  d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e0:	13491927 	movtne	r1, #39207	; 0x9927
  e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  ec:	00130119 	andseq	r0, r3, r9, lsl r1
  f0:	00340600 	eorseq	r0, r4, r0, lsl #12
  f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83388>
  f8:	1349053b 	movtne	r0, #38203	; 0x953b
  fc:	00001702 	andeq	r1, r0, r2, lsl #14
 100:	3f012e07 	svccc	0x00012e07
 104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807f0>
 108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 110:	97184006 	ldrls	r4, [r8, -r6]
 114:	13011942 	movwne	r1, #6466	; 0x1942
 118:	05080000 	streq	r0, [r8, #-0]
 11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x3807a4>
 120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	00180213 	andseq	r0, r8, r3, lsl r2
 128:	00050900 	andeq	r0, r5, r0, lsl #18
 12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833c0>
 130:	1349053b 	movtne	r0, #38203	; 0x953b
 134:	00001702 	andeq	r1, r0, r2, lsl #14
 138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37e8>
 13c:	0013490b 	andseq	r4, r3, fp, lsl #18
 140:	012e0b00 	teqeq	lr, r0, lsl #22
 144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 14c:	13491927 	movtne	r1, #39207	; 0x9927
 150:	06120111 			; <UNDEFINED> instruction: 0x06120111
 154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 158:	00000019 	andeq	r0, r0, r9, lsl r0
 15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 160:	030b130e 	movweq	r1, #45838	; 0xb30e
 164:	110e1b0e 	tstne	lr, lr, lsl #22
 168:	10061201 	andne	r1, r6, r1, lsl #4
 16c:	02000017 	andeq	r0, r0, #23
 170:	0e030104 	adfeqs	f0, f3, f4
 174:	0b3a0b0b 	bleq	e82da8 <__RW_SIZE__+0xe82828>
 178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 17c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
 180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
 184:	0400000d 	streq	r0, [r0], #-13
 188:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 18c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 190:	00001349 	andeq	r1, r0, r9, asr #6
 194:	0b002405 	bleq	91b0 <__RW_SIZE__+0x8c30>
 198:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 19c:	0600000e 	streq	r0, [r0], -lr
 1a0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 1a4:	0b3b0b3a 	bleq	ec2e94 <__RW_SIZE__+0xec2914>
 1a8:	00001349 	andeq	r1, r0, r9, asr #6
 1ac:	0b002407 	bleq	91d0 <__RW_SIZE__+0x8c50>
 1b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 1b4:	08000008 	stmdaeq	r0, {r3}
 1b8:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
 1bc:	0b3b0b3a 	bleq	ec2eac <__RW_SIZE__+0xec292c>
 1c0:	00001301 	andeq	r1, r0, r1, lsl #6
 1c4:	03000d09 	movweq	r0, #3337	; 0xd09
 1c8:	3b0b3a0e 	blcc	2cea08 <__RW_SIZE__+0x2ce488>
 1cc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 1d0:	0a00000b 	beq	204 <__ZI_SIZE__+0x1a8>
 1d4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 1d8:	0b3b0b3a 	bleq	ec2ec8 <__RW_SIZE__+0xec2948>
 1dc:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 1e0:	0d0b0000 	stceq	0, cr0, [fp, #-0]
 1e4:	3a080300 	bcc	200dec <__RW_SIZE__+0x20086c>
 1e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ec:	00053813 	andeq	r3, r5, r3, lsl r8
 1f0:	01010c00 	tsteq	r1, r0, lsl #24
 1f4:	13011349 	movwne	r1, #4937	; 0x1349
 1f8:	210d0000 	mrscs	r0, (UNDEF: 13)
 1fc:	2f134900 	svccs	0x00134900
 200:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 204:	13490035 	movtne	r0, #36917	; 0x9035
 208:	210f0000 	mrscs	r0, CPSR
 20c:	2f134900 	svccs	0x00134900
 210:	10000005 	andne	r0, r0, r5
 214:	0b0b0113 	bleq	2c0668 <__RW_SIZE__+0x2c00e8>
 218:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 21c:	00001301 	andeq	r1, r0, r1, lsl #6
 220:	03000d11 	movweq	r0, #3345	; 0xd11
 224:	3b0b3a08 	blcc	2cea4c <__RW_SIZE__+0x2ce4cc>
 228:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 22c:	1200000b 	andne	r0, r0, #11
 230:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 234:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 238:	0b381349 	bleq	e04f64 <__RW_SIZE__+0xe049e4>
 23c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 240:	3a0e0300 	bcc	380e48 <__RW_SIZE__+0x3808c8>
 244:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 248:	20134919 	andscs	r4, r3, r9, lsl r9
 24c:	1400000b 	strne	r0, [r0], #-11
 250:	0e03012e 	adfeqsp	f0, f3, #0.5
 254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 258:	0b201927 	bleq	8066fc <__RW_SIZE__+0x80617c>
 25c:	00001301 	andeq	r1, r0, r1, lsl #6
 260:	03000515 	movweq	r0, #1301	; 0x515
 264:	3b0b3a0e 	blcc	2ceaa4 <__RW_SIZE__+0x2ce524>
 268:	00134905 	andseq	r4, r3, r5, lsl #18
 26c:	002e1600 	eoreq	r1, lr, r0, lsl #12
 270:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 274:	0b3b0b3a 	bleq	ec2f64 <__RW_SIZE__+0xec29e4>
 278:	01111927 	tsteq	r1, r7, lsr #18
 27c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 280:	00194297 	mulseq	r9, r7, r2
 284:	012e1700 	teqeq	lr, r0, lsl #14
 288:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 28c:	0b3b0b3a 	bleq	ec2f7c <__RW_SIZE__+0xec29fc>
 290:	13491927 	movtne	r1, #39207	; 0x9927
 294:	13010b20 	movwne	r0, #6944	; 0x1b20
 298:	34180000 	ldrcc	r0, [r8], #-0
 29c:	3a080300 	bcc	200ea4 <__RW_SIZE__+0x200924>
 2a0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2a4:	19000013 	stmdbne	r0, {r0, r1, r4}
 2a8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
 2ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
 2b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 2b4:	00130119 	andseq	r0, r3, r9, lsl r1
 2b8:	00341a00 	eorseq	r1, r4, r0, lsl #20
 2bc:	00001331 	andeq	r1, r0, r1, lsr r3
 2c0:	3100341b 	tstcc	r0, fp, lsl r4
 2c4:	00180213 	andseq	r0, r8, r3, lsl r2
 2c8:	001d1c00 	andseq	r1, sp, r0, lsl #24
 2cc:	01111331 	tsteq	r1, r1, lsr r3
 2d0:	0b580612 	bleq	1601b20 <__RW_SIZE__+0x16015a0>
 2d4:	00000b59 	andeq	r0, r0, r9, asr fp
 2d8:	3f012e1d 	svccc	0x00012e1d
 2dc:	3a0e0319 	bcc	380f48 <__RW_SIZE__+0x3809c8>
 2e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 2e8:	97184006 	ldrls	r4, [r8, -r6]
 2ec:	13011942 	movwne	r1, #6466	; 0x1942
 2f0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
 2f4:	11133101 	tstne	r3, r1, lsl #2
 2f8:	58061201 	stmdapl	r6, {r0, r9, ip}
 2fc:	000b590b 	andeq	r5, fp, fp, lsl #18
 300:	010b1f00 	tsteq	fp, r0, lsl #30
 304:	06120111 			; <UNDEFINED> instruction: 0x06120111
 308:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 30c:	03193f01 	tsteq	r9, #1, 30
 310:	3b0b3a0e 	blcc	2ceb50 <__RW_SIZE__+0x2ce5d0>
 314:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 318:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 31c:	97184006 	ldrls	r4, [r8, -r6]
 320:	13011942 	movwne	r1, #6466	; 0x1942
 324:	05210000 	streq	r0, [r1, #-0]!
 328:	3a080300 	bcc	200f30 <__RW_SIZE__+0x2009b0>
 32c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 330:	00170213 	andseq	r0, r7, r3, lsl r2
 334:	011d2200 	tsteq	sp, r0, lsl #4
 338:	01521331 	cmpeq	r2, r1, lsr r3
 33c:	0b581755 	bleq	1606098 <__RW_SIZE__+0x1605b18>
 340:	13010b59 	movwne	r0, #7001	; 0x1b59
 344:	05230000 	streq	r0, [r3, #-0]!
 348:	02133100 	andseq	r3, r3, #0, 2
 34c:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
 350:	13310005 	teqne	r1, #5
 354:	00000b1c 	andeq	r0, r0, ip, lsl fp
 358:	03003425 	movweq	r3, #1061	; 0x425
 35c:	3b0b3a0e 	blcc	2ceb9c <__RW_SIZE__+0x2ce61c>
 360:	3f134905 	svccc	0x00134905
 364:	00193c19 	andseq	r3, r9, r9, lsl ip
 368:	11010000 	mrsne	r0, (UNDEF: 1)
 36c:	130e2501 	movwne	r2, #58625	; 0xe501
 370:	1b0e030b 	blne	380fa4 <__RW_SIZE__+0x380a24>
 374:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 378:	00171006 	andseq	r1, r7, r6
 37c:	00240200 	eoreq	r0, r4, r0, lsl #4
 380:	0b3e0b0b 	bleq	f82fb4 <__RW_SIZE__+0xf82a34>
 384:	00000e03 	andeq	r0, r0, r3, lsl #28
 388:	03001603 	movweq	r1, #1539	; 0x603
 38c:	3b0b3a0e 	blcc	2cebcc <__RW_SIZE__+0x2ce64c>
 390:	0013490b 	andseq	r4, r3, fp, lsl #18
 394:	00240400 	eoreq	r0, r4, r0, lsl #8
 398:	0b3e0b0b 	bleq	f82fcc <__RW_SIZE__+0xf82a4c>
 39c:	00000803 	andeq	r0, r0, r3, lsl #16
 3a0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 3a4:	06000013 			; <UNDEFINED> instruction: 0x06000013
 3a8:	0b0b0113 	bleq	2c07fc <__RW_SIZE__+0x2c027c>
 3ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3b0:	00001301 	andeq	r1, r0, r1, lsl #6
 3b4:	03000d07 	movweq	r0, #3335	; 0xd07
 3b8:	3b0b3a08 	blcc	2cebe0 <__RW_SIZE__+0x2ce660>
 3bc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 3c0:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 3c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 3c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 3cc:	0b381349 	bleq	e050f8 <__RW_SIZE__+0xe04b78>
 3d0:	16090000 	strne	r0, [r9], -r0
 3d4:	3a0e0300 	bcc	380fdc <__RW_SIZE__+0x380a5c>
 3d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 3dc:	0a000013 	beq	430 <MSP_SIZE+0x30>
 3e0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 3e4:	0b3a0e03 	bleq	e83bf8 <__RW_SIZE__+0xe83678>
 3e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 3ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 3f4:	0b000019 	bleq	460 <MSP_SIZE+0x60>
 3f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 3fc:	0b3a0e03 	bleq	e83c10 <__RW_SIZE__+0xe83690>
 400:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 404:	06120111 			; <UNDEFINED> instruction: 0x06120111
 408:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 40c:	00130119 	andseq	r0, r3, r9, lsl r1
 410:	00050c00 	andeq	r0, r5, r0, lsl #24
 414:	0b3a0803 	bleq	e82428 <__RW_SIZE__+0xe81ea8>
 418:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 41c:	00001702 	andeq	r1, r0, r2, lsl #14
 420:	0300340d 	movweq	r3, #1037	; 0x40d
 424:	3b0b3a0e 	blcc	2cec64 <__RW_SIZE__+0x2ce6e4>
 428:	3f134905 	svccc	0x00134905
 42c:	00193c19 	andseq	r3, r9, r9, lsl ip
 430:	11010000 	mrsne	r0, (UNDEF: 1)
 434:	130e2501 	movwne	r2, #58625	; 0xe501
 438:	1b0e030b 	blne	38106c <__RW_SIZE__+0x380aec>
 43c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 440:	00171006 	andseq	r1, r7, r6
 444:	00240200 	eoreq	r0, r4, r0, lsl #4
 448:	0b3e0b0b 	bleq	f8307c <__RW_SIZE__+0xf82afc>
 44c:	00000e03 	andeq	r0, r0, r3, lsl #28
 450:	03001603 	movweq	r1, #1539	; 0x603
 454:	3b0b3a0e 	blcc	2cec94 <__RW_SIZE__+0x2ce714>
 458:	0013490b 	andseq	r4, r3, fp, lsl #18
 45c:	00240400 	eoreq	r0, r4, r0, lsl #8
 460:	0b3e0b0b 	bleq	f83094 <__RW_SIZE__+0xf82b14>
 464:	00000803 	andeq	r0, r0, r3, lsl #16
 468:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 46c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 470:	0b0b0113 	bleq	2c08c4 <__RW_SIZE__+0x2c0344>
 474:	0b3b0b3a 	bleq	ec3164 <__RW_SIZE__+0xec2be4>
 478:	00001301 	andeq	r1, r0, r1, lsl #6
 47c:	03000d07 	movweq	r0, #3335	; 0xd07
 480:	3b0b3a0e 	blcc	2cecc0 <__RW_SIZE__+0x2ce740>
 484:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 488:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 48c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 490:	0b3b0b3a 	bleq	ec3180 <__RW_SIZE__+0xec2c00>
 494:	0b381349 	bleq	e051c0 <__RW_SIZE__+0xe04c40>
 498:	26090000 	strcs	r0, [r9], -r0
 49c:	00134900 	andseq	r4, r3, r0, lsl #18
 4a0:	01010a00 	tsteq	r1, r0, lsl #20
 4a4:	13011349 	movwne	r1, #4937	; 0x1349
 4a8:	210b0000 	mrscs	r0, (UNDEF: 11)
 4ac:	2f134900 	svccs	0x00134900
 4b0:	0c00000b 	stceq	0, cr0, [r0], {11}
 4b4:	0b0b000f 	bleq	2c04f8 <__RW_SIZE__+0x2bff78>
 4b8:	00001349 	andeq	r1, r0, r9, asr #6
 4bc:	03002e0d 	movweq	r2, #3597	; 0xe0d
 4c0:	3b0b3a0e 	blcc	2ced00 <__RW_SIZE__+0x2ce780>
 4c4:	2019270b 	andscs	r2, r9, fp, lsl #14
 4c8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
 4cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 4d0:	0b3a0e03 	bleq	e83ce4 <__RW_SIZE__+0xe83764>
 4d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 4d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 4dc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 4e0:	00130119 	andseq	r0, r3, r9, lsl r1
 4e4:	00340f00 	eorseq	r0, r4, r0, lsl #30
 4e8:	0b3a0803 	bleq	e824fc <__RW_SIZE__+0xe81f7c>
 4ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 4f0:	00001702 	andeq	r1, r0, r2, lsl #14
 4f4:	31011d10 	tstcc	r1, r0, lsl sp
 4f8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 4fc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 500:	0013010b 	andseq	r0, r3, fp, lsl #2
 504:	82891100 	addhi	r1, r9, #0, 2
 508:	01110001 	tsteq	r1, r1
 50c:	00001331 	andeq	r1, r0, r1, lsr r3
 510:	01828912 	orreq	r8, r2, r2, lsl r9
 514:	31011101 	tstcc	r1, r1, lsl #2
 518:	00130113 	andseq	r0, r3, r3, lsl r1
 51c:	828a1300 	addhi	r1, sl, #0, 6
 520:	18020001 	stmdane	r2, {r0}
 524:	00184291 	mulseq	r8, r1, r2
 528:	82891400 	addhi	r1, r9, #0, 8
 52c:	01110101 	tsteq	r1, r1, lsl #2
 530:	00001331 	andeq	r1, r0, r1, lsr r3
 534:	03003415 	movweq	r3, #1045	; 0x415
 538:	3b0b3a0e 	blcc	2ced78 <__RW_SIZE__+0x2ce7f8>
 53c:	3f134905 	svccc	0x00134905
 540:	00193c19 	andseq	r3, r9, r9, lsl ip
 544:	00341600 	eorseq	r1, r4, r0, lsl #12
 548:	0b3a0e03 	bleq	e83d5c <__RW_SIZE__+0xe837dc>
 54c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 550:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 554:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
 558:	03193f00 	tsteq	r9, #0, 30
 55c:	3b0b3a0e 	blcc	2ced9c <__RW_SIZE__+0x2ce81c>
 560:	3c19270b 	ldccc	7, cr2, [r9], {11}
 564:	18000019 	stmdane	r0, {r0, r3, r4}
 568:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 56c:	0b3a0e03 	bleq	e83d80 <__RW_SIZE__+0xe83800>
 570:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 574:	1301193c 	movwne	r1, #6460	; 0x193c
 578:	05190000 	ldreq	r0, [r9, #-0]
 57c:	00134900 	andseq	r4, r3, r0, lsl #18
 580:	00181a00 	andseq	r1, r8, r0, lsl #20
 584:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 588:	03193f01 	tsteq	r9, #1, 30
 58c:	3b0b3a0e 	blcc	2cedcc <__RW_SIZE__+0x2ce84c>
 590:	3c19270b 	ldccc	7, cr2, [r9], {11}
 594:	00000019 	andeq	r0, r0, r9, lsl r0
 598:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
 59c:	030b130e 	movweq	r1, #45838	; 0xb30e
 5a0:	110e1b0e 	tstne	lr, lr, lsl #22
 5a4:	10061201 	andne	r1, r6, r1, lsl #4
 5a8:	02000017 	andeq	r0, r0, #23
 5ac:	0b0b0024 	bleq	2c0644 <__RW_SIZE__+0x2c00c4>
 5b0:	0e030b3e 	vmoveq.16	d3[0], r0
 5b4:	24030000 	strcs	r0, [r3], #-0
 5b8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 5bc:	0008030b 	andeq	r0, r8, fp, lsl #6
 5c0:	000f0400 	andeq	r0, pc, r0, lsl #8
 5c4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 5c8:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
 5cc:	03193f01 	tsteq	r9, #1, 30
 5d0:	3b0b3a0e 	blcc	2cee10 <__RW_SIZE__+0x2ce890>
 5d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 5d8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 5dc:	97184006 	ldrls	r4, [r8, -r6]
 5e0:	13011942 	movwne	r1, #6466	; 0x1942
 5e4:	05060000 	streq	r0, [r6, #-0]
 5e8:	3a080300 	bcc	2011f0 <__RW_SIZE__+0x200c70>
 5ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5f0:	00170213 	andseq	r0, r7, r3, lsl r2
 5f4:	00340700 	eorseq	r0, r4, r0, lsl #14
 5f8:	0b3a0e03 	bleq	e83e0c <__RW_SIZE__+0xe8388c>
 5fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 600:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 604:	34080000 	strcc	r0, [r8], #-0
 608:	3a0e0300 	bcc	381210 <__RW_SIZE__+0x380c90>
 60c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 610:	00180213 	andseq	r0, r8, r3, lsl r2
 614:	00340900 	eorseq	r0, r4, r0, lsl #18
 618:	0b3a0e03 	bleq	e83e2c <__RW_SIZE__+0xe838ac>
 61c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 620:	00001702 	andeq	r1, r0, r2, lsl #14
 624:	0300340a 	movweq	r3, #1034	; 0x40a
 628:	3b0b3a0e 	blcc	2cee68 <__RW_SIZE__+0x2ce8e8>
 62c:	3f134905 	svccc	0x00134905
 630:	00193c19 	andseq	r3, r9, r9, lsl ip
 634:	00350b00 	eorseq	r0, r5, r0, lsl #22
 638:	00001349 	andeq	r1, r0, r9, asr #6
 63c:	01110100 	tsteq	r1, r0, lsl #2
 640:	0b130e25 	bleq	4c3edc <__RW_SIZE__+0x4c395c>
 644:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 648:	06120111 			; <UNDEFINED> instruction: 0x06120111
 64c:	00001710 	andeq	r1, r0, r0, lsl r7
 650:	03010402 	movweq	r0, #5122	; 0x1402
 654:	3a0b0b0e 	bcc	2c3294 <__RW_SIZE__+0x2c2d14>
 658:	010b3b0b 	tsteq	fp, fp, lsl #22
 65c:	03000013 	movweq	r0, #19
 660:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 664:	00000d1c 	andeq	r0, r0, ip, lsl sp
 668:	03001604 	movweq	r1, #1540	; 0x604
 66c:	3b0b3a0e 	blcc	2ceeac <__RW_SIZE__+0x2ce92c>
 670:	00134905 	andseq	r4, r3, r5, lsl #18
 674:	00240500 	eoreq	r0, r4, r0, lsl #10
 678:	0b3e0b0b 	bleq	f832ac <__RW_SIZE__+0xf82d2c>
 67c:	00000e03 	andeq	r0, r0, r3, lsl #28
 680:	03001606 	movweq	r1, #1542	; 0x606
 684:	3b0b3a0e 	blcc	2ceec4 <__RW_SIZE__+0x2ce944>
 688:	0013490b 	andseq	r4, r3, fp, lsl #18
 68c:	00240700 	eoreq	r0, r4, r0, lsl #14
 690:	0b3e0b0b 	bleq	f832c4 <__RW_SIZE__+0xf82d44>
 694:	00000803 	andeq	r0, r0, r3, lsl #16
 698:	0b011308 	bleq	452c0 <__RW_SIZE__+0x44d40>
 69c:	3b0b3a05 	blcc	2ceeb8 <__RW_SIZE__+0x2ce938>
 6a0:	0013010b 	andseq	r0, r3, fp, lsl #2
 6a4:	000d0900 	andeq	r0, sp, r0, lsl #18
 6a8:	0b3a0e03 	bleq	e83ebc <__RW_SIZE__+0xe8393c>
 6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 6b0:	00000b38 	andeq	r0, r0, r8, lsr fp
 6b4:	03000d0a 	movweq	r0, #3338	; 0xd0a
 6b8:	3b0b3a0e 	blcc	2ceef8 <__RW_SIZE__+0x2ce978>
 6bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 6c0:	0b000005 	bleq	6dc <__RW_SIZE__+0x15c>
 6c4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 6c8:	0b3b0b3a 	bleq	ec33b8 <__RW_SIZE__+0xec2e38>
 6cc:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 6d0:	010c0000 	mrseq	r0, (UNDEF: 12)
 6d4:	01134901 	tsteq	r3, r1, lsl #18
 6d8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 6dc:	13490021 	movtne	r0, #36897	; 0x9021
 6e0:	00000b2f 	andeq	r0, r0, pc, lsr #22
 6e4:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
 6e8:	0f000013 	svceq	0x00000013
 6ec:	13490021 	movtne	r0, #36897	; 0x9021
 6f0:	0000052f 	andeq	r0, r0, pc, lsr #10
 6f4:	0b011310 	bleq	4533c <__RW_SIZE__+0x44dbc>
 6f8:	3b0b3a0b 	blcc	2cef2c <__RW_SIZE__+0x2ce9ac>
 6fc:	0013010b 	andseq	r0, r3, fp, lsl #2
 700:	000d1100 	andeq	r1, sp, r0, lsl #2
 704:	0b3a0803 	bleq	e82718 <__RW_SIZE__+0xe82198>
 708:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 70c:	00000b38 	andeq	r0, r0, r8, lsr fp
 710:	49002612 	stmdbmi	r0, {r1, r4, r9, sl, sp}
 714:	13000013 	movwne	r0, #19
 718:	0b0b0113 	bleq	2c0b6c <__RW_SIZE__+0x2c05ec>
 71c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 720:	00001301 	andeq	r1, r0, r1, lsl #6
 724:	03000d14 	movweq	r0, #3348	; 0xd14
 728:	3b0b3a08 	blcc	2cef50 <__RW_SIZE__+0x2ce9d0>
 72c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 730:	1500000b 	strne	r0, [r0, #-11]
 734:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 738:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 73c:	0b381349 	bleq	e05468 <__RW_SIZE__+0xe04ee8>
 740:	0f160000 	svceq	0x00160000
 744:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 748:	17000013 	smladne	r0, r3, r0, r0
 74c:	0e03012e 	adfeqsp	f0, f3, #0.5
 750:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 754:	0b201927 	bleq	806bf8 <__RW_SIZE__+0x806678>
 758:	00001301 	andeq	r1, r0, r1, lsl #6
 75c:	03000518 	movweq	r0, #1304	; 0x518
 760:	3b0b3a0e 	blcc	2cefa0 <__RW_SIZE__+0x2cea20>
 764:	00134905 	andseq	r4, r3, r5, lsl #18
 768:	012e1900 	teqeq	lr, r0, lsl #18
 76c:	0b3a0e03 	bleq	e83f80 <__RW_SIZE__+0xe83a00>
 770:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 774:	06120111 			; <UNDEFINED> instruction: 0x06120111
 778:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 77c:	00130119 	andseq	r0, r3, r9, lsl r1
 780:	00051a00 	andeq	r1, r5, r0, lsl #20
 784:	0b3a0e03 	bleq	e83f98 <__RW_SIZE__+0xe83a18>
 788:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 78c:	00001702 	andeq	r1, r0, r2, lsl #14
 790:	0300051b 	movweq	r0, #1307	; 0x51b
 794:	3b0b3a08 	blcc	2cefbc <__RW_SIZE__+0x2cea3c>
 798:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 79c:	1c000017 	stcne	0, cr0, [r0], {23}
 7a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
 7a4:	0b3b0b3a 	bleq	ec3494 <__RW_SIZE__+0xec2f14>
 7a8:	17021349 	strne	r1, [r2, -r9, asr #6]
 7ac:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
 7b0:	11010182 	smlabbne	r1, r2, r1, r0
 7b4:	00133101 	andseq	r3, r3, r1, lsl #2
 7b8:	828a1e00 	addhi	r1, sl, #0, 28
 7bc:	18020001 	stmdane	r2, {r0}
 7c0:	00184291 	mulseq	r8, r1, r2
 7c4:	012e1f00 	teqeq	lr, r0, lsl #30
 7c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 7cc:	0b3b0b3a 	bleq	ec34bc <__RW_SIZE__+0xec2f3c>
 7d0:	01111927 	tsteq	r1, r7, lsr #18
 7d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 7d8:	01194297 			; <UNDEFINED> instruction: 0x01194297
 7dc:	20000013 	andcs	r0, r0, r3, lsl r0
 7e0:	01018289 	smlabbeq	r1, r9, r2, r8
 7e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
 7e8:	00001301 	andeq	r1, r0, r1, lsl #6
 7ec:	03012e21 	movweq	r2, #7713	; 0x1e21
 7f0:	3b0b3a0e 	blcc	2cf030 <__RW_SIZE__+0x2ceab0>
 7f4:	2019270b 	andscs	r2, r9, fp, lsl #14
 7f8:	0013010b 	andseq	r0, r3, fp, lsl #2
 7fc:	00052200 	andeq	r2, r5, r0, lsl #4
 800:	0b3a0803 	bleq	e82814 <__RW_SIZE__+0xe82294>
 804:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 808:	1d230000 	stcne	0, cr0, [r3, #-0]
 80c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 810:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 814:	010b590b 	tsteq	fp, fp, lsl #18
 818:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
 81c:	13310005 	teqne	r1, #5
 820:	00001802 	andeq	r1, r0, r2, lsl #16
 824:	31000525 	tstcc	r0, r5, lsr #10
 828:	00170213 	andseq	r0, r7, r3, lsl r2
 82c:	82892600 	addhi	r2, r9, #0, 12
 830:	01110001 	tsteq	r1, r1
 834:	00001331 	andeq	r1, r0, r1, lsr r3
 838:	3f002e27 	svccc	0x00002e27
 83c:	3a0e0319 	bcc	3814a8 <__RW_SIZE__+0x380f28>
 840:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 844:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 848:	97184006 	ldrls	r4, [r8, -r6]
 84c:	00001942 	andeq	r1, r0, r2, asr #18
 850:	3f012e28 	svccc	0x00012e28
 854:	3a0e0319 	bcc	3814c0 <__RW_SIZE__+0x380f40>
 858:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 85c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 860:	97184006 	ldrls	r4, [r8, -r6]
 864:	13011942 	movwne	r1, #6466	; 0x1942
 868:	1d290000 	stcne	0, cr0, [r9, #-0]
 86c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
 870:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
 874:	0005590b 	andeq	r5, r5, fp, lsl #18
 878:	00052a00 	andeq	r2, r5, r0, lsl #20
 87c:	0b1c1331 	bleq	705548 <__RW_SIZE__+0x704fc8>
 880:	342b0000 	strtcc	r0, [fp], #-0
 884:	3a0e0300 	bcc	38148c <__RW_SIZE__+0x380f0c>
 888:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 88c:	00180213 	andseq	r0, r8, r3, lsl r2
 890:	00342c00 	eorseq	r2, r4, r0, lsl #24
 894:	0b3a0e03 	bleq	e840a8 <__RW_SIZE__+0xe83b28>
 898:	1349053b 	movtne	r0, #38203	; 0x953b
 89c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 8a0:	342d0000 	strtcc	r0, [sp], #-0
 8a4:	3a0e0300 	bcc	3814ac <__RW_SIZE__+0x380f2c>
 8a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 8ac:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
 8b0:	2e000018 	mcrcs	0, 0, r0, cr0, cr8, {0}
 8b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 8b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 8bc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 8c0:	00001802 	andeq	r1, r0, r2, lsl #16
 8c4:	3f012e2f 	svccc	0x00012e2f
 8c8:	3a0e0319 	bcc	381534 <__RW_SIZE__+0x380fb4>
 8cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 8d0:	00193c19 	andseq	r3, r9, r9, lsl ip
 8d4:	00053000 	andeq	r3, r5, r0
 8d8:	00001349 	andeq	r1, r0, r9, asr #6
 8dc:	00001831 	andeq	r1, r0, r1, lsr r8
 8e0:	11010000 	mrsne	r0, (UNDEF: 1)
 8e4:	130e2501 	movwne	r2, #58625	; 0xe501
 8e8:	1b0e030b 	blne	38151c <__RW_SIZE__+0x380f9c>
 8ec:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 8f0:	00171006 	andseq	r1, r7, r6
 8f4:	00240200 	eoreq	r0, r4, r0, lsl #4
 8f8:	0b3e0b0b 	bleq	f8352c <__RW_SIZE__+0xf82fac>
 8fc:	00000e03 	andeq	r0, r0, r3, lsl #28
 900:	03001603 	movweq	r1, #1539	; 0x603
 904:	3b0b3a0e 	blcc	2cf144 <__RW_SIZE__+0x2cebc4>
 908:	0013490b 	andseq	r4, r3, fp, lsl #18
 90c:	00240400 	eoreq	r0, r4, r0, lsl #8
 910:	0b3e0b0b 	bleq	f83544 <__RW_SIZE__+0xf82fc4>
 914:	00000803 	andeq	r0, r0, r3, lsl #16
 918:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 91c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 920:	13490026 	movtne	r0, #36902	; 0x9026
 924:	13070000 	movwne	r0, #28672	; 0x7000
 928:	3a0b0b01 	bcc	2c3534 <__RW_SIZE__+0x2c2fb4>
 92c:	01053b0b 	tsteq	r5, fp, lsl #22
 930:	08000013 	stmdaeq	r0, {r0, r1, r4}
 934:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 938:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 93c:	0b381349 	bleq	e05668 <__RW_SIZE__+0xe050e8>
 940:	0d090000 	stceq	0, cr0, [r9, #-0]
 944:	3a080300 	bcc	20154c <__RW_SIZE__+0x200fcc>
 948:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 94c:	000b3813 	andeq	r3, fp, r3, lsl r8
 950:	00160a00 	andseq	r0, r6, r0, lsl #20
 954:	0b3a0e03 	bleq	e84168 <__RW_SIZE__+0xe83be8>
 958:	1349053b 	movtne	r0, #38203	; 0x953b
 95c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
 960:	03193f01 	tsteq	r9, #1, 30
 964:	3b0b3a0e 	blcc	2cf1a4 <__RW_SIZE__+0x2cec24>
 968:	1119270b 	tstne	r9, fp, lsl #14
 96c:	40061201 	andmi	r1, r6, r1, lsl #4
 970:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 974:	00001301 	andeq	r1, r0, r1, lsl #6
 978:	0300050c 	movweq	r0, #1292	; 0x50c
 97c:	3b0b3a0e 	blcc	2cf1bc <__RW_SIZE__+0x2cec3c>
 980:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 984:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
 988:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 98c:	0b3a0e03 	bleq	e841a0 <__RW_SIZE__+0xe83c20>
 990:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 994:	01111349 	tsteq	r1, r9, asr #6
 998:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 99c:	00194297 	mulseq	r9, r7, r2
 9a0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
 9a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 9a8:	0b3b0b3a 	bleq	ec3698 <__RW_SIZE__+0xec3118>
 9ac:	01111927 	tsteq	r1, r7, lsr #18
 9b0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 9b4:	00194297 	mulseq	r9, r7, r2
 9b8:	00340f00 	eorseq	r0, r4, r0, lsl #30
 9bc:	0b3a0e03 	bleq	e841d0 <__RW_SIZE__+0xe83c50>
 9c0:	1349053b 	movtne	r0, #38203	; 0x953b
 9c4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 9c8:	01000000 	mrseq	r0, (UNDEF: 0)
 9cc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 9d0:	0e030b13 	vmoveq.32	d3[0], r0
 9d4:	01110e1b 	tsteq	r1, fp, lsl lr
 9d8:	17100612 			; <UNDEFINED> instruction: 0x17100612
 9dc:	04020000 	streq	r0, [r2], #-0
 9e0:	0b0e0301 	bleq	3815ec <__RW_SIZE__+0x38106c>
 9e4:	3b0b3a0b 	blcc	2cf218 <__RW_SIZE__+0x2cec98>
 9e8:	0013010b 	andseq	r0, r3, fp, lsl #2
 9ec:	00280300 	eoreq	r0, r8, r0, lsl #6
 9f0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 9f4:	16040000 	strne	r0, [r4], -r0
 9f8:	3a0e0300 	bcc	381600 <__RW_SIZE__+0x381080>
 9fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 a00:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 a04:	0b0b0024 	bleq	2c0a9c <__RW_SIZE__+0x2c051c>
 a08:	0e030b3e 	vmoveq.16	d3[0], r0
 a0c:	16060000 	strne	r0, [r6], -r0
 a10:	3a0e0300 	bcc	381618 <__RW_SIZE__+0x381098>
 a14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 a18:	07000013 	smladeq	r0, r3, r0, r0
 a1c:	0b0b0024 	bleq	2c0ab4 <__RW_SIZE__+0x2c0534>
 a20:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 a24:	13080000 	movwne	r0, #32768	; 0x8000
 a28:	3a050b01 	bcc	143634 <__RW_SIZE__+0x1430b4>
 a2c:	010b3b0b 	tsteq	fp, fp, lsl #22
 a30:	09000013 	stmdbeq	r0, {r0, r1, r4}
 a34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 a38:	0b3b0b3a 	bleq	ec3728 <__RW_SIZE__+0xec31a8>
 a3c:	0b381349 	bleq	e05768 <__RW_SIZE__+0xe051e8>
 a40:	0d0a0000 	stceq	0, cr0, [sl, #-0]
 a44:	3a0e0300 	bcc	38164c <__RW_SIZE__+0x3810cc>
 a48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 a4c:	00053813 	andeq	r3, r5, r3, lsl r8
 a50:	000d0b00 	andeq	r0, sp, r0, lsl #22
 a54:	0b3a0803 	bleq	e82a68 <__RW_SIZE__+0xe824e8>
 a58:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 a5c:	00000538 	andeq	r0, r0, r8, lsr r5
 a60:	4901010c 	stmdbmi	r1, {r2, r3, r8}
 a64:	00130113 	andseq	r0, r3, r3, lsl r1
 a68:	00210d00 	eoreq	r0, r1, r0, lsl #26
 a6c:	0b2f1349 	bleq	bc5798 <__RW_SIZE__+0xbc5218>
 a70:	350e0000 	strcc	r0, [lr, #-0]
 a74:	00134900 	andseq	r4, r3, r0, lsl #18
 a78:	00210f00 	eoreq	r0, r1, r0, lsl #30
 a7c:	052f1349 	streq	r1, [pc, #-841]!	; 73b <__RW_SIZE__+0x1bb>
 a80:	13100000 	tstne	r0, #0
 a84:	3a0b0b01 	bcc	2c3690 <__RW_SIZE__+0x2c3110>
 a88:	01053b0b 	tsteq	r5, fp, lsl #22
 a8c:	11000013 	tstne	r0, r3, lsl r0
 a90:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 a94:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 a98:	0b381349 	bleq	e057c4 <__RW_SIZE__+0xe05244>
 a9c:	0d120000 	ldceq	0, cr0, [r2, #-0]
 aa0:	3a0e0300 	bcc	3816a8 <__RW_SIZE__+0x381128>
 aa4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 aa8:	000b3813 	andeq	r3, fp, r3, lsl r8
 aac:	012e1300 	teqeq	lr, r0, lsl #6
 ab0:	0b3a0e03 	bleq	e842c4 <__RW_SIZE__+0xe83d44>
 ab4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 ab8:	13010b20 	movwne	r0, #6944	; 0x1b20
 abc:	05140000 	ldreq	r0, [r4, #-0]
 ac0:	3a0e0300 	bcc	3816c8 <__RW_SIZE__+0x381148>
 ac4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 ac8:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 acc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 ad0:	0b3a0e03 	bleq	e842e4 <__RW_SIZE__+0xe83d64>
 ad4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 ad8:	06120111 			; <UNDEFINED> instruction: 0x06120111
 adc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 ae0:	16000019 			; <UNDEFINED> instruction: 0x16000019
 ae4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 ae8:	0b3a0e03 	bleq	e842fc <__RW_SIZE__+0xe83d7c>
 aec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 af0:	01111349 	tsteq	r1, r9, asr #6
 af4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 af8:	01194297 			; <UNDEFINED> instruction: 0x01194297
 afc:	17000013 	smladne	r0, r3, r0, r0
 b00:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 b04:	0b3b0b3a 	bleq	ec37f4 <__RW_SIZE__+0xec3274>
 b08:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 b0c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 b10:	03193f01 	tsteq	r9, #1, 30
 b14:	3b0b3a0e 	blcc	2cf354 <__RW_SIZE__+0x2cedd4>
 b18:	1119270b 	tstne	r9, fp, lsl #14
 b1c:	40061201 	andmi	r1, r6, r1, lsl #4
 b20:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 b24:	00001301 	andeq	r1, r0, r1, lsl #6
 b28:	03000519 	movweq	r0, #1305	; 0x519
 b2c:	3b0b3a0e 	blcc	2cf36c <__RW_SIZE__+0x2cedec>
 b30:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 b34:	1a000017 	bne	b98 <__RW_SIZE__+0x618>
 b38:	08030034 	stmdaeq	r3, {r2, r4, r5}
 b3c:	0b3b0b3a 	bleq	ec382c <__RW_SIZE__+0xec32ac>
 b40:	17021349 	strne	r1, [r2, -r9, asr #6]
 b44:	341b0000 	ldrcc	r0, [fp], #-0
 b48:	3a080300 	bcc	201750 <__RW_SIZE__+0x2011d0>
 b4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b50:	00180213 	andseq	r0, r8, r3, lsl r2
 b54:	012e1c00 	teqeq	lr, r0, lsl #24
 b58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 b5c:	0b3b0b3a 	bleq	ec384c <__RW_SIZE__+0xec32cc>
 b60:	0b201927 	bleq	807004 <__RW_SIZE__+0x806a84>
 b64:	00001301 	andeq	r1, r0, r1, lsl #6
 b68:	0300051d 	movweq	r0, #1309	; 0x51d
 b6c:	3b0b3a0e 	blcc	2cf3ac <__RW_SIZE__+0x2cee2c>
 b70:	0013490b 	andseq	r4, r3, fp, lsl #18
 b74:	012e1e00 	teqeq	lr, r0, lsl #28
 b78:	01111331 	tsteq	r1, r1, lsr r3
 b7c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 b80:	01194297 			; <UNDEFINED> instruction: 0x01194297
 b84:	1f000013 	svcne	0x00000013
 b88:	13310005 	teqne	r1, #5
 b8c:	00001702 	andeq	r1, r0, r2, lsl #14
 b90:	3f002e20 	svccc	0x00002e20
 b94:	3a0e0319 	bcc	381800 <__RW_SIZE__+0x381280>
 b98:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 b9c:	11134919 	tstne	r3, r9, lsl r9
 ba0:	40061201 	andmi	r1, r6, r1, lsl #4
 ba4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 ba8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 bac:	03193f01 	tsteq	r9, #1, 30
 bb0:	3b0b3a0e 	blcc	2cf3f0 <__RW_SIZE__+0x2cee70>
 bb4:	1119270b 	tstne	r9, fp, lsl #14
 bb8:	40061201 	andmi	r1, r6, r1, lsl #4
 bbc:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 bc0:	00001301 	andeq	r1, r0, r1, lsl #6
 bc4:	03000522 	movweq	r0, #1314	; 0x522
 bc8:	3b0b3a08 	blcc	2cf3f0 <__RW_SIZE__+0x2cee70>
 bcc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 bd0:	23000017 	movwcs	r0, #23
 bd4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
 bd8:	17550152 			; <UNDEFINED> instruction: 0x17550152
 bdc:	0b590b58 	bleq	1643944 <__RW_SIZE__+0x16433c4>
 be0:	00001301 	andeq	r1, r0, r1, lsl #6
 be4:	31000524 	tstcc	r0, r4, lsr #10
 be8:	000b1c13 	andeq	r1, fp, r3, lsl ip
 bec:	00052500 	andeq	r2, r5, r0, lsl #10
 bf0:	051c1331 	ldreq	r1, [ip, #-817]	; 0xfffffccf
 bf4:	1d260000 	stcne	0, cr0, [r6, #-0]
 bf8:	11133101 	tstne	r3, r1, lsl #2
 bfc:	58061201 	stmdapl	r6, {r0, r9, ip}
 c00:	000b590b 	andeq	r5, fp, fp, lsl #18
 c04:	00342700 	eorseq	r2, r4, r0, lsl #14
 c08:	0b3a0e03 	bleq	e8441c <__RW_SIZE__+0xe83e9c>
 c0c:	1349053b 	movtne	r0, #38203	; 0x953b
 c10:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 c14:	01000000 	mrseq	r0, (UNDEF: 0)
 c18:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 c1c:	0e030b13 	vmoveq.32	d3[0], r0
 c20:	01110e1b 	tsteq	r1, fp, lsl lr
 c24:	17100612 			; <UNDEFINED> instruction: 0x17100612
 c28:	04020000 	streq	r0, [r2], #-0
 c2c:	0b0e0301 	bleq	381838 <__RW_SIZE__+0x3812b8>
 c30:	3b0b3a0b 	blcc	2cf464 <__RW_SIZE__+0x2ceee4>
 c34:	0013010b 	andseq	r0, r3, fp, lsl #2
 c38:	00280300 	eoreq	r0, r8, r0, lsl #6
 c3c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 c40:	16040000 	strne	r0, [r4], -r0
 c44:	3a0e0300 	bcc	38184c <__RW_SIZE__+0x3812cc>
 c48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 c4c:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 c50:	0b0b0024 	bleq	2c0ce8 <__RW_SIZE__+0x2c0768>
 c54:	0e030b3e 	vmoveq.16	d3[0], r0
 c58:	16060000 	strne	r0, [r6], -r0
 c5c:	3a0e0300 	bcc	381864 <__RW_SIZE__+0x3812e4>
 c60:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c64:	07000013 	smladeq	r0, r3, r0, r0
 c68:	0b0b0024 	bleq	2c0d00 <__RW_SIZE__+0x2c0780>
 c6c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 c70:	13080000 	movwne	r0, #32768	; 0x8000
 c74:	3a050b01 	bcc	143880 <__RW_SIZE__+0x143300>
 c78:	010b3b0b 	tsteq	fp, fp, lsl #22
 c7c:	09000013 	stmdbeq	r0, {r0, r1, r4}
 c80:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 c84:	0b3b0b3a 	bleq	ec3974 <__RW_SIZE__+0xec33f4>
 c88:	0b381349 	bleq	e059b4 <__RW_SIZE__+0xe05434>
 c8c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
 c90:	3a0e0300 	bcc	381898 <__RW_SIZE__+0x381318>
 c94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c98:	00053813 	andeq	r3, r5, r3, lsl r8
 c9c:	000d0b00 	andeq	r0, sp, r0, lsl #22
 ca0:	0b3a0803 	bleq	e82cb4 <__RW_SIZE__+0xe82734>
 ca4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 ca8:	00000538 	andeq	r0, r0, r8, lsr r5
 cac:	4901010c 	stmdbmi	r1, {r2, r3, r8}
 cb0:	00130113 	andseq	r0, r3, r3, lsl r1
 cb4:	00210d00 	eoreq	r0, r1, r0, lsl #26
 cb8:	0b2f1349 	bleq	bc59e4 <__RW_SIZE__+0xbc5464>
 cbc:	350e0000 	strcc	r0, [lr, #-0]
 cc0:	00134900 	andseq	r4, r3, r0, lsl #18
 cc4:	00210f00 	eoreq	r0, r1, r0, lsl #30
 cc8:	052f1349 	streq	r1, [pc, #-841]!	; 987 <__RW_SIZE__+0x407>
 ccc:	13100000 	tstne	r0, #0
 cd0:	3a0b0b01 	bcc	2c38dc <__RW_SIZE__+0x2c335c>
 cd4:	01053b0b 	tsteq	r5, fp, lsl #22
 cd8:	11000013 	tstne	r0, r3, lsl r0
 cdc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 ce0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 ce4:	0b381349 	bleq	e05a10 <__RW_SIZE__+0xe05490>
 ce8:	0d120000 	ldceq	0, cr0, [r2, #-0]
 cec:	3a0e0300 	bcc	3818f4 <__RW_SIZE__+0x381374>
 cf0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 cf4:	000b3813 	andeq	r3, fp, r3, lsl r8
 cf8:	000f1300 	andeq	r1, pc, r0, lsl #6
 cfc:	00000b0b 	andeq	r0, r0, fp, lsl #22
 d00:	0b000f14 	bleq	4958 <__RW_SIZE__+0x43d8>
 d04:	0013490b 	andseq	r4, r3, fp, lsl #18
 d08:	00261500 	eoreq	r1, r6, r0, lsl #10
 d0c:	00001349 	andeq	r1, r0, r9, asr #6
 d10:	03011316 	movweq	r1, #4886	; 0x1316
 d14:	3a0b0b0e 	bcc	2c3954 <__RW_SIZE__+0x2c33d4>
 d18:	010b3b0b 	tsteq	fp, fp, lsl #22
 d1c:	17000013 	smladne	r0, r3, r0, r0
 d20:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 d24:	0b381349 	bleq	e05a50 <__RW_SIZE__+0xe054d0>
 d28:	00001934 	andeq	r1, r0, r4, lsr r9
 d2c:	3f012e18 	svccc	0x00012e18
 d30:	3a0e0319 	bcc	38199c <__RW_SIZE__+0x38141c>
 d34:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 d38:	010b2019 	tsteq	fp, r9, lsl r0
 d3c:	19000013 	stmdbne	r0, {r0, r1, r4}
 d40:	08030005 	stmdaeq	r3, {r0, r2}
 d44:	0b3b0b3a 	bleq	ec3a34 <__RW_SIZE__+0xec34b4>
 d48:	00001349 	andeq	r1, r0, r9, asr #6
 d4c:	3f002e1a 	svccc	0x00002e1a
 d50:	3a0e0319 	bcc	3819bc <__RW_SIZE__+0x38143c>
 d54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 d58:	20134919 	andscs	r4, r3, r9, lsl r9
 d5c:	1b00000b 	blne	d90 <__RW_SIZE__+0x810>
 d60:	0e03012e 	adfeqsp	f0, f3, #0.5
 d64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 d68:	0b201927 	bleq	80720c <__RW_SIZE__+0x806c8c>
 d6c:	00001301 	andeq	r1, r0, r1, lsl #6
 d70:	0300051c 	movweq	r0, #1308	; 0x51c
 d74:	3b0b3a0e 	blcc	2cf5b4 <__RW_SIZE__+0x2cf034>
 d78:	00134905 	andseq	r4, r3, r5, lsl #18
 d7c:	012e1d00 	teqeq	lr, r0, lsl #26
 d80:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
 d84:	0b3b0b3a 	bleq	ec3a74 <__RW_SIZE__+0xec34f4>
 d88:	01111927 	tsteq	r1, r7, lsr #18
 d8c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 d90:	01194296 			; <UNDEFINED> instruction: 0x01194296
 d94:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 d98:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 d9c:	0b3b0b3a 	bleq	ec3a8c <__RW_SIZE__+0xec350c>
 da0:	17021349 	strne	r1, [r2, -r9, asr #6]
 da4:	341f0000 	ldrcc	r0, [pc], #-0	; dac <__RW_SIZE__+0x82c>
 da8:	3a080300 	bcc	2019b0 <__RW_SIZE__+0x201430>
 dac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 db0:	00170213 	andseq	r0, r7, r3, lsl r2
 db4:	00342000 	eorseq	r2, r4, r0
 db8:	0b3a0e03 	bleq	e845cc <__RW_SIZE__+0xe8404c>
 dbc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 dc0:	00001702 	andeq	r1, r0, r2, lsl #14
 dc4:	03000521 	movweq	r0, #1313	; 0x521
 dc8:	3b0b3a0e 	blcc	2cf608 <__RW_SIZE__+0x2cf088>
 dcc:	0013490b 	andseq	r4, r3, fp, lsl #18
 dd0:	012e2200 	teqeq	lr, r0, lsl #4
 dd4:	01111331 	tsteq	r1, r1, lsr r3
 dd8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 ddc:	01194297 			; <UNDEFINED> instruction: 0x01194297
 de0:	23000013 	movwcs	r0, #19
 de4:	13310005 	teqne	r1, #5
 de8:	00001802 	andeq	r1, r0, r2, lsl #16
 dec:	31000524 	tstcc	r0, r4, lsr #10
 df0:	00170213 	andseq	r0, r7, r3, lsl r2
 df4:	011d2500 	tsteq	sp, r0, lsl #10
 df8:	01521331 	cmpeq	r2, r1, lsr r3
 dfc:	0b581755 	bleq	1606b58 <__RW_SIZE__+0x16065d8>
 e00:	00000b59 	andeq	r0, r0, r9, asr fp
 e04:	3f012e26 	svccc	0x00012e26
 e08:	3a0e0319 	bcc	381a74 <__RW_SIZE__+0x3814f4>
 e0c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 e10:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 e14:	97184006 	ldrls	r4, [r8, -r6]
 e18:	13011942 	movwne	r1, #6466	; 0x1942
 e1c:	05270000 	streq	r0, [r7, #-0]!
 e20:	3a080300 	bcc	201a28 <__RW_SIZE__+0x2014a8>
 e24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 e28:	00180213 	andseq	r0, r8, r3, lsl r2
 e2c:	00182800 	andseq	r2, r8, r0, lsl #16
 e30:	34290000 	strtcc	r0, [r9], #-0
 e34:	3a080300 	bcc	201a3c <__RW_SIZE__+0x2014bc>
 e38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 e3c:	00180213 	andseq	r0, r8, r3, lsl r2
 e40:	00342a00 	eorseq	r2, r4, r0, lsl #20
 e44:	0b3a0e03 	bleq	e84658 <__RW_SIZE__+0xe840d8>
 e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e4c:	00001802 	andeq	r1, r0, r2, lsl #16
 e50:	31011d2b 	tstcc	r1, fp, lsr #26
 e54:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
 e58:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
 e5c:	0013010b 	andseq	r0, r3, fp, lsl #2
 e60:	82892c00 	addhi	r2, r9, #0, 24
 e64:	01110101 	tsteq	r1, r1, lsl #2
 e68:	00001331 	andeq	r1, r0, r1, lsr r3
 e6c:	01828a2d 	orreq	r8, r2, sp, lsr #20
 e70:	91180200 	tstls	r8, r0, lsl #4
 e74:	00001842 	andeq	r1, r0, r2, asr #16
 e78:	31002e2e 	tstcc	r0, lr, lsr #28
 e7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 e80:	97184006 	ldrls	r4, [r8, -r6]
 e84:	00001942 	andeq	r1, r0, r2, asr #18
 e88:	3f012e2f 	svccc	0x00012e2f
 e8c:	3a0e0319 	bcc	381af8 <__RW_SIZE__+0x381578>
 e90:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 e94:	11134919 	tstne	r3, r9, lsl r9
 e98:	40061201 	andmi	r1, r6, r1, lsl #4
 e9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 ea0:	00001301 	andeq	r1, r0, r1, lsl #6
 ea4:	03003430 	movweq	r3, #1072	; 0x430
 ea8:	3b0b3a08 	blcc	2cf6d0 <__RW_SIZE__+0x2cf150>
 eac:	0013490b 	andseq	r4, r3, fp, lsl #18
 eb0:	001d3100 	andseq	r3, sp, r0, lsl #2
 eb4:	01111331 	tsteq	r1, r1, lsr r3
 eb8:	0b580612 	bleq	1602708 <__RW_SIZE__+0x1602188>
 ebc:	00000b59 	andeq	r0, r0, r9, asr fp
 ec0:	03000532 	movweq	r0, #1330	; 0x532
 ec4:	3b0b3a08 	blcc	2cf6ec <__RW_SIZE__+0x2cf16c>
 ec8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 ecc:	33000017 	movwcc	r0, #23
 ed0:	13310005 	teqne	r1, #5
 ed4:	00000b1c 	andeq	r0, r0, ip, lsl fp
 ed8:	31011d34 	tstcc	r1, r4, lsr sp
 edc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 ee0:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
 ee4:	3500000b 	strcc	r0, [r0, #-11]
 ee8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 eec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 ef0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
 ef4:	0000193c 	andeq	r1, r0, ip, lsr r9
 ef8:	3f012e36 	svccc	0x00012e36
 efc:	3a0e0319 	bcc	381b68 <__RW_SIZE__+0x3815e8>
 f00:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 f04:	3c134919 	ldccc	9, cr4, [r3], {25}
 f08:	37000019 	smladcc	r0, r9, r0, r0
 f0c:	13490005 	movtne	r0, #36869	; 0x9005
 f10:	01000000 	mrseq	r0, (UNDEF: 0)
 f14:	06100011 			; <UNDEFINED> instruction: 0x06100011
 f18:	01120111 	tsteq	r2, r1, lsl r1
 f1c:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
 f20:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
 f24:	Address 0x00000f24 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
  54:	00000158 	andeq	r0, r0, r8, asr r1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0dc20002 	stcleq	0, cr0, [r2, #8]
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
  74:	00000072 	andeq	r0, r0, r2, ror r0
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	0fbd0002 	svceq	0x00bd0002
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080034b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip, sp}
  94:	000000dc 	ldrdeq	r0, [r0], -ip
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	13770002 	cmnne	r7, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp}
  b4:	00000044 	andeq	r0, r0, r4, asr #32
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	14760002 	ldrbtne	r0, [r6], #-2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
  d4:	000003f2 	strdeq	r0, [r0], -r2
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	26f90002 	ldrbtcs	r0, [r9], r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
  f4:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	287d0002 	ldmdacs	sp!, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
 114:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	30fd0002 	rscscc	r0, sp, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003e48 	stmdaeq	r0, {r3, r6, r9, sl, fp, ip, sp}
 134:	0000020a 	andeq	r0, r0, sl, lsl #4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	38df0002 	ldmcc	pc, {r1}^	; <UNPREDICTABLE>
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08003000 	stmdaeq	r0, {ip, sp}
 154:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	007f0002 	rsbseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
  64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
  68:	0000682e 	andeq	r6, r0, lr, lsr #16
  6c:	74730000 	ldrbtvc	r0, [r3], #-0
  70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  74:	0100682e 	tsteq	r0, lr, lsr #16
  78:	6f630000 	svcvs	0x00630000
  7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
  80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
  84:	00000000 	andeq	r0, r0, r0
  88:	02050000 	andeq	r0, r5, #0
  8c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  90:	21671315 	cmncs	r7, r5, lsl r3
  94:	212d2f2d 	teqcs	sp, sp, lsr #30
  98:	001f2121 	andseq	r2, pc, r1, lsr #2
  9c:	3d010402 	cfstrscc	mvf0, [r1, #-8]
  a0:	07029f75 	smlsdxeq	r2, r5, pc, r9	; <UNPREDICTABLE>
  a4:	e2010100 	and	r0, r1, #0, 2
  a8:	02000000 	andeq	r0, r0, #0
  ac:	00006500 	andeq	r6, r0, r0, lsl #10
  b0:	fb010200 	blx	408ba <__RW_SIZE__+0x4033a>
  b4:	01000d0e 	tsteq	r0, lr, lsl #26
  b8:	00010101 	andeq	r0, r1, r1, lsl #2
  bc:	00010000 	andeq	r0, r1, r0
  c0:	3a430100 	bcc	10c04c8 <__RW_SIZE__+0x10bff48>
  c4:	646f435c 	strbtvs	r4, [pc], #-860	; cc <__ZI_SIZE__+0x70>
  c8:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffd6b <MSP_BASE+0xdfffad6b>
  cc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  d0:	6f535c79 	svcvs	0x00535c79
  d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  d8:	47207972 			; <UNDEFINED> instruction: 0x47207972
  dc:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
  e0:	2f657469 	svccs	0x00657469
  e4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  e8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  ec:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  f0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  f4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  f8:	63000065 	movwvs	r0, #101	; 0x65
  fc:	5f65726f 	svcpl	0x0065726f
 100:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 104:	00000063 	andeq	r0, r0, r3, rrx
 108:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 10c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	05000000 	streq	r0, [r0, #-0]
 118:	00324402 	eorseq	r4, r2, r2, lsl #8
 11c:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
 120:	034e1501 	movteq	r1, #58625	; 0xe501
 124:	4c13010c 	ldfmis	f0, [r3], {12}
 128:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
 12c:	010c034e 	tsteq	ip, lr, asr #6
 130:	0a034c13 	beq	d3184 <__RW_SIZE__+0xd2c04>
 134:	03301501 	teqeq	r0, #4194304	; 0x400000
 138:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 13c:	30154a0b 	andscc	r4, r5, fp, lsl #20
 140:	132e0a03 	teqne	lr, #12288	; 0x3000
 144:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
 148:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 14c:	4a0b0313 	bmi	2c0da0 <__RW_SIZE__+0x2c0820>
 150:	0a033015 	beq	cc1ac <__RW_SIZE__+0xcbc2c>
 154:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
 158:	0322154a 	teqeq	r2, #310378496	; 0x12800000
 15c:	2215200b 	andscs	r2, r5, #11
 160:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
 164:	200b0322 	andcs	r0, fp, r2, lsr #6
 168:	0b033015 	bleq	cc1c4 <__RW_SIZE__+0xcbc44>
 16c:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 170:	30152e0b 	andscc	r2, r5, fp, lsl #28
 174:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 178:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
 17c:	0c033e15 	stceq	14, cr3, [r3], {21}
 180:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
 184:	3015200c 	andscc	r2, r5, ip
 188:	01000102 	tsteq	r0, r2, lsl #2
 18c:	00011401 	andeq	r1, r1, r1, lsl #8
 190:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 194:	02000000 	andeq	r0, r0, #0
 198:	0d0efb01 	vstreq	d15, [lr, #-4]
 19c:	01010100 	mrseq	r0, (UNDEF: 17)
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	01000001 	tsteq	r0, r1
 1a8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 1ac:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 1b0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1b4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 1b8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1bc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 1c0:	2b2b4720 	blcs	ad1e48 <__RW_SIZE__+0xad18c8>
 1c4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 1c8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 1cc:	6f6e2d6d 	svcvs	0x006e2d6d
 1d0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1d4:	2f696261 	svccs	0x00696261
 1d8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1dc:	00656475 	rsbeq	r6, r5, r5, ror r4
 1e0:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
 1e4:	0000632e 	andeq	r6, r0, lr, lsr #6
 1e8:	6f630000 	svcvs	0x00630000
 1ec:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 1f0:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 1fc:	30316632 	eorscc	r6, r1, r2, lsr r6
 200:	00682e78 	rsbeq	r2, r8, r8, ror lr
 204:	73000000 	movwvc	r0, #0
 208:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 20c:	00682e74 	rsbeq	r2, r8, r4, ror lr
 210:	00000001 	andeq	r0, r0, r1
 214:	e8020500 	stmda	r2, {r8, sl}
 218:	15080032 	strne	r0, [r8, #-50]	; 0xffffffce
 21c:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 220:	0e9e0b03 	vfnmseq.f64	d0, d14, d3
 224:	2cf20d03 	ldclcs	13, cr0, [r2], #12
 228:	312e0c03 	teqcc	lr, r3, lsl #24
 22c:	03016603 	movweq	r6, #5635	; 0x1603
 230:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 234:	312f2e10 	teqcc	pc, r0, lsl lr	; <UNPREDICTABLE>
 238:	03016103 	movweq	r6, #4355	; 0x1103
 23c:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 240:	31302e17 	teqcc	r0, r7, lsl lr
 244:	03020421 	movweq	r0, #9249	; 0x2421
 248:	04200bb8 	strteq	r0, [r0], #-3000	; 0xfffff448
 24c:	74d90301 	ldrbvc	r0, [r9], #769	; 0x301
 250:	03020466 	movweq	r0, #9318	; 0x2466
 254:	042e0ba7 	strteq	r0, [lr], #-2983	; 0xfffff459
 258:	74d90301 	ldrbvc	r0, [r9], #769	; 0x301
 25c:	034c672e 	movteq	r6, #50990	; 0xc72e
 260:	2b5b3c6e 	blcs	16cf420 <__RW_SIZE__+0x16ceea0>
 264:	3e2c223d 	mcrcc	2, 1, r2, cr12, cr13, {1}
 268:	3d591f21 	ldclcc	15, cr1, [r9, #-132]	; 0xffffff7c
 26c:	0204592d 	andeq	r5, r4, #737280	; 0xb4000
 270:	3c0bd903 	stccc	9, cr13, [fp], {3}
 274:	a7030104 	strge	r0, [r3, -r4, lsl #2]
 278:	042f2e74 	strteq	r2, [pc], #-3700	; 280 <__ZI_SIZE__+0x224>
 27c:	0bd80302 	bleq	ff600e8c <MSP_BASE+0xdf5fbe8c>
 280:	03010420 	movweq	r0, #5152	; 0x1420
 284:	214a74a7 	smlaltbcs	r7, sl, r7, r4
 288:	d8030204 	stmdale	r3, {r2, r9}
 28c:	0104200b 	tsteq	r4, fp
 290:	2e74aa03 	vaddcs.f32	s21, s8, s6
 294:	a1030204 	tstge	r3, r4, lsl #4
 298:	01044a0b 	tsteq	r4, fp, lsl #20
 29c:	2074e903 	rsbscs	lr, r4, r3, lsl #18
 2a0:	01000302 	tsteq	r0, r2, lsl #6
 2a4:	00009b01 	andeq	r9, r0, r1, lsl #22
 2a8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 2ac:	02000000 	andeq	r0, r0, #0
 2b0:	0d0efb01 	vstreq	d15, [lr, #-4]
 2b4:	01010100 	mrseq	r0, (UNDEF: 17)
 2b8:	00000001 	andeq	r0, r0, r1
 2bc:	01000001 	tsteq	r0, r1
 2c0:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 2c4:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 2c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 2cc:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 2d0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 2d4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 2d8:	2b2b4720 	blcs	ad1f60 <__RW_SIZE__+0xad19e0>
 2dc:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 2e0:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 2e4:	6f6e2d6d 	svcvs	0x006e2d6d
 2e8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 2ec:	2f696261 	svccs	0x00696261
 2f0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 2f4:	00656475 	rsbeq	r6, r5, r5, ror r4
 2f8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 2fc:	0000632e 	andeq	r6, r0, lr, lsr #6
 300:	74730000 	ldrbtvc	r0, [r3], #-0
 304:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 308:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 30c:	00000068 	andeq	r0, r0, r8, rrx
 310:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 314:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 318:	00010068 	andeq	r0, r1, r8, rrx
 31c:	726f6300 	rsbvc	r6, pc, #0, 6
 320:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 324:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 328:	00000000 	andeq	r0, r0, r0
 32c:	40020500 	andmi	r0, r2, r0, lsl #10
 330:	15080034 	strne	r0, [r8, #-52]	; 0xffffffcc
 334:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
 338:	da136a83 	ble	4dad4c <__RW_SIZE__+0x4da7cc>
 33c:	0213a213 	andseq	sl, r3, #805306369	; 0x30000001
 340:	01010009 	tsteq	r1, r9
 344:	000000d8 	ldrdeq	r0, [r0], -r8
 348:	00820002 	addeq	r0, r2, r2
 34c:	01020000 	mrseq	r0, (UNDEF: 2)
 350:	000d0efb 	strdeq	r0, [sp], -fp
 354:	01010101 	tsteq	r1, r1, lsl #2
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	43010000 	movwmi	r0, #4096	; 0x1000
 360:	6f435c3a 	svcvs	0x00435c3a
 364:	6f536564 	svcvs	0x00536564
 368:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 36c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 370:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 374:	20797265 	rsbscs	r7, r9, r5, ror #4
 378:	202b2b47 	eorcs	r2, fp, r7, asr #22
 37c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 380:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 384:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 388:	61652d65 	cmnvs	r5, r5, ror #26
 38c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 390:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 394:	00006564 	andeq	r6, r0, r4, ror #10
 398:	6e69616d 	powvsez	f6, f1, #5.0
 39c:	0000632e 	andeq	r6, r0, lr, lsr #6
 3a0:	74730000 	ldrbtvc	r0, [r3], #-0
 3a4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 3a8:	0100682e 	tsteq	r0, lr, lsr #16
 3ac:	6f630000 	svcvs	0x00630000
 3b0:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 3b4:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 3c0:	645f6563 	ldrbvs	r6, [pc], #-1379	; 3c8 <__ZI_SIZE__+0x36c>
 3c4:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 3c8:	00682e72 	rsbeq	r2, r8, r2, ror lr
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	b4020500 	strlt	r0, [r2], #-1280	; 0xfffffb00
 3d4:	03080034 	movweq	r0, #32820	; 0x8034
 3d8:	71030113 	tstvc	r3, r3, lsl r1
 3dc:	4b2f2f3c 	blmi	bcc0d4 <__RW_SIZE__+0xbcbb54>
 3e0:	0d038330 	stceq	3, cr8, [r3, #-192]	; 0xffffff40
 3e4:	2e720320 	cdpcs	3, 7, cr0, cr2, cr0, {1}
 3e8:	03200e03 	teqeq	r0, #3, 28	; 0x30
 3ec:	0d032e73 	stceq	14, cr2, [r3, #-460]	; 0xfffffe34
 3f0:	593d3020 	ldmdbpl	sp!, {r5, ip, sp}
 3f4:	03d67903 	bicseq	r7, r6, #49152	; 0xc000
 3f8:	0326200b 	teqeq	r6, #11
 3fc:	1103586f 	tstne	r3, pc, ror #16
 400:	7a03262e 	bvc	c9cc0 <__RW_SIZE__+0xc9740>
 404:	7403262e 	strvc	r2, [r3], #-1582	; 0xfffff9d2
 408:	200c032e 	andcs	r0, ip, lr, lsr #6
 40c:	302e7403 	eorcc	r7, lr, r3, lsl #8
 410:	03263183 	teqeq	r6, #-1073741792	; 0xc0000020
 414:	83302e7a 	teqhi	r0, #1952	; 0x7a0
 418:	02753e31 	rsbseq	r3, r5, #784	; 0x310
 41c:	01010003 	tsteq	r1, r3
 420:	00000052 	andeq	r0, r0, r2, asr r0
 424:	002e0002 	eoreq	r0, lr, r2
 428:	01020000 	mrseq	r0, (UNDEF: 2)
 42c:	000d0efb 	strdeq	r0, [sp], -fp
 430:	01010101 	tsteq	r1, r1, lsl #2
 434:	01000000 	mrseq	r0, (UNDEF: 0)
 438:	00010000 	andeq	r0, r1, r0
 43c:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 440:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 444:	00000063 	andeq	r0, r0, r3, rrx
 448:	726f6300 	rsbvc	r6, pc, #0, 6
 44c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 450:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 454:	00000000 	andeq	r0, r0, r0
 458:	90020500 	andls	r0, r2, r0, lsl #10
 45c:	15080035 	strne	r0, [r8, #-53]	; 0xffffffcb
 460:	58790327 	ldmdapl	r9!, {r0, r1, r2, r5, r8, r9}^
 464:	3e4c5b27 	vmlacc.f64	d21, d12, d23
 468:	0200242c 	andeq	r2, r0, #44, 8	; 0x2c000000
 46c:	77030104 	strvc	r0, [r3, -r4, lsl #2]
 470:	0009023c 	andeq	r0, r9, ip, lsr r2
 474:	02460101 	subeq	r0, r6, #1073741824	; 0x40000000
 478:	00020000 	andeq	r0, r2, r0
 47c:	00000099 	muleq	r0, r9, r0
 480:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 484:	0101000d 	tsteq	r1, sp
 488:	00000101 	andeq	r0, r0, r1, lsl #2
 48c:	00000100 	andeq	r0, r0, r0, lsl #2
 490:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 494:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 498:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 49c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 4a0:	756f535c 	strbvc	r5, [pc, #-860]!	; 14c <__ZI_SIZE__+0xf0>
 4a4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 4a8:	2b472079 	blcs	11c8694 <__RW_SIZE__+0x11c8114>
 4ac:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 4b0:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 4b4:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 4b8:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 4bc:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 4c0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 4c4:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 4c8:	74730000 	ldrbtvc	r0, [r3], #-0
 4cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 4d0:	5f783031 	svcpl	0x00783031
 4d4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 4e0:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 4e4:	0000682e 	andeq	r6, r0, lr, lsr #16
 4e8:	74730000 	ldrbtvc	r0, [r3], #-0
 4ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 4f0:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 4f4:	00000068 	andeq	r0, r0, r8, rrx
 4f8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 4fc:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 500:	00010068 	andeq	r0, r1, r8, rrx
 504:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
 508:	5f656369 	svcpl	0x00656369
 50c:	76697264 	strbtvc	r7, [r9], -r4, ror #4
 510:	682e7265 	stmdavs	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}
 514:	00000000 	andeq	r0, r0, r0
 518:	02050000 	andeq	r0, r5, #0
 51c:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
 520:	23012503 	movwcs	r2, #5379	; 0x1503
 524:	0031202b 	eorseq	r2, r1, fp, lsr #32
 528:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
 52c:	02040200 	andeq	r0, r4, #0, 4
 530:	040200aa 	streq	r0, [r2], #-170	; 0xffffff56
 534:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
 538:	402c0204 	eormi	r0, ip, r4, lsl #4
 53c:	214a7003 	cmpcs	sl, r3
 540:	ba2a03c9 	blt	a8146c <__RW_SIZE__+0xa80eec>
 544:	03212d13 	teqeq	r1, #1216	; 0x4c0
 548:	2d21580c 	stccs	8, cr5, [r1, #-48]!	; 0xffffffd0
 54c:	032f2d21 	teqeq	pc, #2112	; 0x840
 550:	75752e5a 	ldrbvc	r2, [r5, #-3674]!	; 0xfffff1a6
 554:	56220876 			; <UNDEFINED> instruction: 0x56220876
 558:	03ad8525 			; <UNDEFINED> instruction: 0x03ad8525
 55c:	7591741d 	ldrvc	r7, [r1, #1053]	; 0x41d
 560:	59037591 	stmdbpl	r3, {r0, r4, r7, r8, sl, ip, sp, lr}
 564:	3303d782 	movwcc	sp, #14210	; 0x3782
 568:	212d13e4 	teqcs	sp, r4, ror #7
 56c:	13580c03 	cmpne	r8, #768	; 0x300
 570:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 574:	212d1358 	teqcs	sp, r8, asr r3
 578:	13580c03 	cmpne	r8, #768	; 0x300
 57c:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 580:	212d1358 	teqcs	sp, r8, asr r3
 584:	13580c03 	cmpne	r8, #768	; 0x300
 588:	0e03212d 	adfeqsp	f2, f3, #5.0
 58c:	0b031358 	bleq	c52f4 <__RW_SIZE__+0xc4d74>
 590:	0b032182 	bleq	c8ba0 <__RW_SIZE__+0xc8620>
 594:	0b03213c 	bleq	c8a8c <__RW_SIZE__+0xc850c>
 598:	0b03213c 	bleq	c8a90 <__RW_SIZE__+0xc8510>
 59c:	0b03213c 	bleq	c8a94 <__RW_SIZE__+0xc8514>
 5a0:	0b03213c 	bleq	c8a98 <__RW_SIZE__+0xc8518>
 5a4:	0b03213c 	bleq	c8a9c <__RW_SIZE__+0xc851c>
 5a8:	0b03213c 	bleq	c8aa0 <__RW_SIZE__+0xc8520>
 5ac:	0b03213c 	bleq	c8aa4 <__RW_SIZE__+0xc8524>
 5b0:	0b03213c 	bleq	c8aa8 <__RW_SIZE__+0xc8528>
 5b4:	0b03213c 	bleq	c8aac <__RW_SIZE__+0xc852c>
 5b8:	0b03213c 	bleq	c8ab0 <__RW_SIZE__+0xc8530>
 5bc:	0b03213c 	bleq	c8ab4 <__RW_SIZE__+0xc8534>
 5c0:	0b03213c 	bleq	c8ab8 <__RW_SIZE__+0xc8538>
 5c4:	0b03213c 	bleq	c8abc <__RW_SIZE__+0xc853c>
 5c8:	0b03213c 	bleq	c8ac0 <__RW_SIZE__+0xc8540>
 5cc:	0b03213c 	bleq	c8ac4 <__RW_SIZE__+0xc8544>
 5d0:	0b03213c 	bleq	c8ac8 <__RW_SIZE__+0xc8548>
 5d4:	0b03213c 	bleq	c8acc <__RW_SIZE__+0xc854c>
 5d8:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 5dc:	0c03213c 	stfeqs	f2, [r3], {60}	; 0x3c
 5e0:	0b03213c 	bleq	c8ad8 <__RW_SIZE__+0xc8558>
 5e4:	0b03213c 	bleq	c8adc <__RW_SIZE__+0xc855c>
 5e8:	0d03213c 	stfeqs	f2, [r3, #-240]	; 0xffffff10
 5ec:	0204213c 	andeq	r2, r4, #60, 2
 5f0:	7408b403 	strvc	fp, [r8], #-1027	; 0xfffffbfd
 5f4:	cc030104 	stfgts	f0, [r3], {4}
 5f8:	1e302e77 	mrcne	14, 1, r2, cr0, cr7, {3}
 5fc:	b4030204 	strlt	r0, [r3], #-516	; 0xfffffdfc
 600:	01042e08 	tsteq	r4, r8, lsl #28
 604:	4a77cc03 	bmi	1df3618 <__RW_SIZE__+0x1df3098>
 608:	03020422 	movweq	r0, #9250	; 0x2422
 60c:	042008b2 	strteq	r0, [r0], #-2226	; 0xfffff74e
 610:	77d00301 	ldrbvc	r0, [r0, r1, lsl #6]
 614:	3c0a032e 	stccc	3, cr0, [sl], {46}	; 0x2e
 618:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 61c:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 620:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 624:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 628:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 62c:	3c0d0321 	stccc	3, cr0, [sp], {33}	; 0x21
 630:	03020421 	movweq	r0, #9249	; 0x2421
 634:	045807d9 	ldrbeq	r0, [r8], #-2009	; 0xfffff827
 638:	78a70301 	stmiavc	r7!, {r0, r8, r9}
 63c:	02043e2e 	andeq	r3, r4, #736	; 0x2e0
 640:	2e07d703 	cdpcs	7, 0, cr13, cr7, cr3, {0}
 644:	a9030104 	stmdbge	r3, {r2, r8}
 648:	041e2e78 	ldreq	r2, [lr], #-3704	; 0xfffff188
 64c:	07d90302 	ldrbeq	r0, [r9, r2, lsl #6]
 650:	03010420 	movweq	r0, #5152	; 0x1420
 654:	2c2e78a9 	stccs	8, cr7, [lr], #-676	; 0xfffffd5c
 658:	d9030204 	stmdble	r3, {r2, r9}
 65c:	01042007 	tsteq	r4, r7
 660:	2e78a903 	cdpcs	9, 7, cr10, cr8, cr3, {0}
 664:	3c0a0321 	stccc	3, cr0, [sl], {33}	; 0x21
 668:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 66c:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 670:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 674:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 678:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 67c:	3c0e0321 	stccc	3, cr0, [lr], {33}	; 0x21
 680:	03020421 	movweq	r0, #9249	; 0x2421
 684:	04580780 	ldrbeq	r0, [r8], #-1920	; 0xfffff880
 688:	79800301 	stmibvc	r0, {r0, r8, r9}
 68c:	0204592e 	andeq	r5, r4, #753664	; 0xb8000
 690:	2006ff03 	andcs	pc, r6, r3, lsl #30
 694:	80030104 	andhi	r0, r3, r4, lsl #2
 698:	04213c79 	strteq	r3, [r1], #-3193	; 0xfffff387
 69c:	06ff0302 	ldrbteq	r0, [pc], r2, lsl #6
 6a0:	03010420 	movweq	r0, #5152	; 0x1420
 6a4:	032e7983 	teqeq	lr, #2146304	; 0x20c000
 6a8:	03213c0a 	teqeq	r1, #2560	; 0xa00
 6ac:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6b0:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6b4:	03213c0b 	teqeq	r1, #2816	; 0xb00
 6b8:	02213c0b 	eoreq	r3, r1, #2816	; 0xb00
 6bc:	01010002 	tsteq	r1, r2
 6c0:	0000009b 	muleq	r0, fp, r0
 6c4:	00720002 	rsbseq	r0, r2, r2
 6c8:	01020000 	mrseq	r0, (UNDEF: 2)
 6cc:	000d0efb 	strdeq	r0, [sp], -fp
 6d0:	01010101 	tsteq	r1, r1, lsl #2
 6d4:	01000000 	mrseq	r0, (UNDEF: 0)
 6d8:	43010000 	movwmi	r0, #4096	; 0x1000
 6dc:	6f435c3a 	svcvs	0x00435c3a
 6e0:	6f536564 	svcvs	0x00536564
 6e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 6e8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 6ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 6f0:	20797265 	rsbscs	r7, r9, r5, ror #4
 6f4:	202b2b47 	eorcs	r2, fp, r7, asr #22
 6f8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 6fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 700:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 704:	61652d65 	cmnvs	r5, r5, ror #26
 708:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 70c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 710:	00006564 	andeq	r6, r0, r4, ror #10
 714:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 718:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
 71c:	00000063 	andeq	r0, r0, r3, rrx
 720:	726f6300 	rsbvc	r6, pc, #0, 6
 724:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 728:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 72c:	73000000 	movwvc	r0, #0
 730:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 734:	00682e74 	rsbeq	r2, r8, r4, ror lr
 738:	00000001 	andeq	r0, r0, r1
 73c:	c8020500 	stmdagt	r2, {r8, sl}
 740:	15080039 	strne	r0, [r8, #-57]	; 0xffffffc7
 744:	21f36721 	mvnscs	r6, r1, lsr #14
 748:	3f5913be 	svccc	0x005913be
 74c:	13235913 	teqne	r3, #311296	; 0x4c000
 750:	86132359 			; <UNDEFINED> instruction: 0x86132359
 754:	1fe56721 	svcne	0x00e56721
 758:	0b022121 	bleq	88be4 <__RW_SIZE__+0x88664>
 75c:	84010100 	strhi	r0, [r1], #-256	; 0xffffff00
 760:	02000001 	andeq	r0, r0, #1
 764:	00007f00 	andeq	r7, r0, r0, lsl #30
 768:	fb010200 	blx	40f72 <__RW_SIZE__+0x409f2>
 76c:	01000d0e 	tsteq	r0, lr, lsl #26
 770:	00010101 	andeq	r0, r1, r1, lsl #2
 774:	00010000 	andeq	r0, r1, r0
 778:	3a430100 	bcc	10c0b80 <__RW_SIZE__+0x10c0600>
 77c:	646f435c 	strbtvs	r4, [pc], #-860	; 784 <__RW_SIZE__+0x204>
 780:	756f5365 	strbvc	r5, [pc, #-869]!	; 423 <MSP_SIZE+0x23>
 784:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 788:	6f535c79 	svcvs	0x00535c79
 78c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 790:	47207972 			; <UNDEFINED> instruction: 0x47207972
 794:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 798:	2f657469 	svccs	0x00657469
 79c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 7a0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 7a4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 7a8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 7ac:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 7b0:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
 7b4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 7b8:	0000632e 	andeq	r6, r0, lr, lsr #6
 7bc:	6f630000 	svcvs	0x00630000
 7c0:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 7c4:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 7d0:	30316632 	eorscc	r6, r1, r2, lsr r6
 7d4:	00682e78 	rsbeq	r2, r8, r8, ror lr
 7d8:	73000000 	movwvc	r0, #0
 7dc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 7e0:	00682e74 	rsbeq	r2, r8, r4, ror lr
 7e4:	00000001 	andeq	r0, r0, r1
 7e8:	90020500 	andls	r0, r2, r0, lsl #10
 7ec:	0308003a 	movweq	r0, #32826	; 0x803a
 7f0:	5a210111 	bpl	840c3c <__RW_SIZE__+0x8406bc>
 7f4:	2f21302c 	svccs	0x0021302c
 7f8:	2121222a 	teqcs	r1, sl, lsr #4
 7fc:	3f595922 	svccc	0x00595922
 800:	592d3d15 	pushpl	{r0, r2, r4, r8, sl, fp, ip, sp}
 804:	4a1e0368 	bmi	7815ac <__RW_SIZE__+0x78102c>
 808:	212f5a24 	teqcs	pc, r4, lsr #20
 80c:	222c302a 	eorcs	r3, ip, #42	; 0x2a
 810:	7a032121 	bvc	c8c9c <__RW_SIZE__+0xc871c>
 814:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
 818:	2b233520 	blcs	8cdca0 <__RW_SIZE__+0x8cd720>
 81c:	2c232b31 	stccs	11, cr2, [r3], #-196	; 0xffffff3c
 820:	3e4c1e22 	cdpcc	14, 4, cr1, cr12, cr2, {1}
 824:	02006759 	andeq	r6, r0, #23330816	; 0x1640000
 828:	37590104 	ldrbcc	r0, [r9, -r4, lsl #2]
 82c:	1d23d744 	stcne	7, cr13, [r3, #-272]!	; 0xfffffef0
 830:	0200674b 	andeq	r6, r0, #19660800	; 0x12c0000
 834:	5a590104 	bpl	1640c4c <__RW_SIZE__+0x16406cc>
 838:	25336767 	ldrcs	r6, [r3, #-1895]!	; 0xfffff899
 83c:	242a4e2a 	strtcs	r4, [sl], #-3626	; 0xfffff1d6
 840:	1f32562c 	svcne	0x0032562c
 844:	2121222b 	teqcs	r1, fp, lsr #4
 848:	59675922 	stmdbpl	r7!, {r1, r5, r8, fp, ip, lr}^
 84c:	84133f59 	ldrhi	r3, [r3], #-3929	; 0xfffff0a7
 850:	235f1f21 	cmpcs	pc, #33, 30	; 0x84
 854:	13869f13 	orrne	r9, r6, #19, 30	; 0x4c
 858:	2c5a13be 	mrrccs	3, 11, r1, sl, cr14
 85c:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 860:	3d592d21 	ldclcc	13, cr2, [r9, #-132]	; 0xffffff7c
 864:	2132752d 	teqcs	r2, sp, lsr #10
 868:	232f0867 	teqcs	pc, #6750208	; 0x670000
 86c:	86593e1d 			; <UNDEFINED> instruction: 0x86593e1d
 870:	21869f13 	orrcs	r9, r6, r3, lsl pc
 874:	ca030204 	bgt	c108c <__RW_SIZE__+0xc0b0c>
 878:	0104200a 	tsteq	r4, sl
 87c:	6675ce03 	ldrbtvs	ip, [r5], -r3, lsl #28
 880:	b2030204 	andlt	r0, r3, #4, 4	; 0x40000000
 884:	01042e0a 	tsteq	r4, sl, lsl #28
 888:	2e75ce03 	cdpcs	14, 7, cr12, cr5, cr3, {0}
 88c:	67036883 	strvs	r6, [r3, -r3, lsl #17]
 890:	242a4e2e 	strtcs	r4, [sl], #-3630	; 0xfffff1d2
 894:	1c2f593a 	stcne	9, cr5, [pc], #-232	; 7b4 <__RW_SIZE__+0x234>
 898:	2121213e 	teqcs	r1, lr, lsr r1
 89c:	044d2b23 	strbeq	r2, [sp], #-2851	; 0xfffff4dd
 8a0:	0ae80302 	beq	ffa014b0 <MSP_BASE+0xdf9fc4b0>
 8a4:	0301043c 	movweq	r0, #5180	; 0x143c
 8a8:	042e7598 	strteq	r7, [lr], #-1432	; 0xfffffa68
 8ac:	0ae80302 	beq	ffa014bc <MSP_BASE+0xdf9fc4bc>
 8b0:	0301044a 	movweq	r0, #5194	; 0x144a
 8b4:	044a7598 	strbeq	r7, [sl], #-1432	; 0xfffffa68
 8b8:	0ae80302 	beq	ffa014c8 <MSP_BASE+0xdf9fc4c8>
 8bc:	03010420 	movweq	r0, #5152	; 0x1420
 8c0:	032e759c 	teqeq	lr, #156, 10	; 0x27000000
 8c4:	03207fb7 	teqeq	r0, #732	; 0x2dc
 8c8:	042e00c9 	strteq	r0, [lr], #-201	; 0xffffff37
 8cc:	0aaf0302 	beq	febc14dc <MSP_BASE+0xdebbc4dc>
 8d0:	0301044a 	movweq	r0, #5194	; 0x144a
 8d4:	4c207584 	cfstr32mi	mvfx7, [r0], #-528	; 0xfffffdf0
 8d8:	59222121 	stmdbpl	r2!, {r0, r5, r8, sp}
 8dc:	d1035967 	tstle	r3, r7, ror #18
 8e0:	02025800 	andeq	r5, r2, #0, 16
 8e4:	ad010100 	stfges	f0, [r1, #-0]
 8e8:	02000001 	andeq	r0, r0, #1
 8ec:	0000e900 	andeq	lr, r0, r0, lsl #18
 8f0:	fb010200 	blx	410fa <__RW_SIZE__+0x40b7a>
 8f4:	01000d0e 	tsteq	r0, lr, lsl #26
 8f8:	00010101 	andeq	r0, r1, r1, lsl #2
 8fc:	00010000 	andeq	r0, r1, r0
 900:	3a430100 	bcc	10c0d08 <__RW_SIZE__+0x10c0788>
 904:	646f435c 	strbtvs	r4, [pc], #-860	; 90c <__RW_SIZE__+0x38c>
 908:	756f5365 	strbvc	r5, [pc, #-869]!	; 5ab <__RW_SIZE__+0x2b>
 90c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 910:	6f535c79 	svcvs	0x00535c79
 914:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 918:	47207972 			; <UNDEFINED> instruction: 0x47207972
 91c:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 920:	2f657469 	svccs	0x00657469
 924:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 928:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 92c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 930:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 934:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 938:	3a430065 	bcc	10c0ad4 <__RW_SIZE__+0x10c0554>
 93c:	646f435c 	strbtvs	r4, [pc], #-860	; 944 <__RW_SIZE__+0x3c4>
 940:	756f5365 	strbvc	r5, [pc, #-869]!	; 5e3 <__RW_SIZE__+0x63>
 944:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 948:	6f535c79 	svcvs	0x00535c79
 94c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 950:	47207972 			; <UNDEFINED> instruction: 0x47207972
 954:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 958:	2f657469 	svccs	0x00657469
 95c:	2f62696c 	svccs	0x0062696c
 960:	2f636367 	svccs	0x00636367
 964:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 968:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 96c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 970:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
 974:	2f312e38 	svccs	0x00312e38
 978:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 97c:	00656475 	rsbeq	r6, r5, r5, ror r4
 980:	72617500 	rsbvc	r7, r1, #0, 10
 984:	00632e74 	rsbeq	r2, r3, r4, ror lr
 988:	63000000 	movwvs	r0, #0
 98c:	5f65726f 	svcpl	0x0065726f
 990:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 994:	00000068 	andeq	r0, r0, r8, rrx
 998:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 99c:	31663233 	cmncc	r6, r3, lsr r2
 9a0:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 9a4:	00000000 	andeq	r0, r0, r0
 9a8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 9ac:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 9b0:	00000100 	andeq	r0, r0, r0, lsl #2
 9b4:	61647473 	smcvs	18243	; 0x4743
 9b8:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 9bc:	00000200 	andeq	r0, r0, r0, lsl #4
 9c0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 9c4:	00682e6f 	rsbeq	r2, r8, pc, ror #28
 9c8:	3c000001 	stccc	0, cr0, [r0], {1}
 9cc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
 9d0:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
 9d4:	0000003e 	andeq	r0, r0, lr, lsr r0
 9d8:	05000000 	streq	r0, [r0, #-0]
 9dc:	003e4802 	eorseq	r4, lr, r2, lsl #16
 9e0:	5a251a08 	bpl	947208 <__RW_SIZE__+0x946c88>
 9e4:	2d213d2c 	stccs	13, cr3, [r1, #-176]!	; 0xffffff50
 9e8:	084c673d 	stmdaeq	ip, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr}^
 9ec:	59083d13 	stmdbpl	r8, {r0, r1, r4, r8, sl, fp, ip, sp}
 9f0:	1e68302f 	cdpne	0, 6, cr3, cr8, cr15, {1}
 9f4:	21212d21 	teqcs	r1, r1, lsr #26
 9f8:	00136a21 	andseq	r6, r3, r1, lsr #20
 9fc:	34010402 	strcc	r0, [r1], #-1026	; 0xfffffbfe
 a00:	020029ad 	andeq	r2, r0, #2834432	; 0x2b4000
 a04:	4a060104 	bmi	180e1c <__RW_SIZE__+0x18089c>
 a08:	21527506 	cmpcs	r2, r6, lsl #10
 a0c:	4b2e7603 	blmi	b9e220 <__RW_SIZE__+0xb9dca0>
 a10:	2575341d 	ldrbcs	r3, [r5, #-1053]!	; 0xfffffbe3
 a14:	2e72034e 	cdpcs	3, 7, cr0, cr2, cr14, {2}
 a18:	3c100375 	ldccc	3, cr0, [r0], {117}	; 0x75
 a1c:	212d413c 	teqcs	sp, ip, lsr r1
 a20:	032e7403 	teqeq	lr, #50331648	; 0x3000000
 a24:	1d593c76 	ldclne	12, cr3, [r9, #-472]	; 0xfffffe28
 a28:	03257534 	teqeq	r5, #52, 10	; 0xd000000
 a2c:	67034a0f 	strvs	r4, [r3, -pc, lsl #20]
 a30:	1b037558 	blne	ddf98 <__RW_SIZE__+0xdda18>
 a34:	3584132e 	strcc	r1, [r4, #814]	; 0x32e
 a38:	01740331 	cmneq	r4, r1, lsr r3
 a3c:	01040200 	mrseq	r0, R12_usr
 a40:	3e064a06 	vmlacc.f32	s8, s12, s12
 a44:	312e0d03 	teqcc	lr, r3, lsl #26
 a48:	03481523 	movteq	r1, #34083	; 0x8523
 a4c:	02042009 	andeq	r2, r4, #9
 a50:	200b8e03 	andcs	r8, fp, r3, lsl #28
 a54:	f2030104 	vrhadd.s8	d0, d3, d4
 a58:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
 a5c:	4a0b8e03 	bmi	2e4270 <__RW_SIZE__+0x2e3cf0>
 a60:	f2030104 	vrhadd.s8	d0, d3, d4
 a64:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
 a68:	200b8e03 	andcs	r8, fp, r3, lsl #28
 a6c:	eb030104 	bl	c0e84 <__RW_SIZE__+0xc0904>
 a70:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
 a74:	200bbd03 	andcs	fp, fp, r3, lsl #26
 a78:	c3030104 	movwgt	r0, #12548	; 0x3104
 a7c:	02042e74 	andeq	r2, r4, #116, 28	; 0x740
 a80:	200bbd03 	andcs	fp, fp, r3, lsl #26
 a84:	c3030104 	movwgt	r0, #12548	; 0x3104
 a88:	02043c74 	andeq	r3, r4, #116, 24	; 0x7400
 a8c:	3c0bbd03 	stccc	13, cr11, [fp], {3}
 a90:	022e4b03 	eoreq	r4, lr, #3072	; 0xc00
 a94:	01010002 	tsteq	r1, r2
 a98:	0000007c 	andeq	r0, r0, ip, ror r0
 a9c:	001d0002 	andseq	r0, sp, r2
 aa0:	01020000 	mrseq	r0, (UNDEF: 2)
 aa4:	000d0efb 	strdeq	r0, [sp], -fp
 aa8:	01010101 	tsteq	r1, r1, lsl #2
 aac:	01000000 	mrseq	r0, (UNDEF: 0)
 ab0:	00010000 	andeq	r0, r1, r0
 ab4:	30747263 	rsbscc	r7, r4, r3, ror #4
 ab8:	0000732e 	andeq	r7, r0, lr, lsr #6
 abc:	00000000 	andeq	r0, r0, r0
 ac0:	30ec0205 	rsccc	r0, ip, r5, lsl #4
 ac4:	fb030800 	blx	c2ace <__RW_SIZE__+0xc254e>
 ac8:	21210100 	teqcs	r1, r0, lsl #2
 acc:	21232122 	teqcs	r3, r2, lsr #2
 ad0:	232f2f21 	teqcs	pc, #33, 30	; 0x84
 ad4:	21213021 	teqcs	r1, r1, lsr #32
 ad8:	200a032f 	andcs	r0, sl, pc, lsr #6
 adc:	30212f21 	eorcc	r2, r1, r1, lsr #30
 ae0:	2f2f2730 	svccs	0x002f2730
 ae4:	222f2f22 	eorcs	r2, pc, #34, 30	; 0x88
 ae8:	302f2121 	eorcc	r2, pc, r1, lsr #2
 aec:	22212f2f 	eorcs	r2, r1, #47, 30	; 0xbc
 af0:	302f2121 	eorcc	r2, pc, r1, lsr #2
 af4:	032f2f21 	teqeq	pc, #33, 30	; 0x84
 af8:	0128021b 	teqeq	r8, fp, lsl r2
 afc:	21212f21 	teqcs	r1, r1, lsr #30
 b00:	98032f2f 	stmdals	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 b04:	2f2f207f 	svccs	0x002f207f
 b08:	032e0d03 	teqeq	lr, #3, 26	; 0xc0
 b0c:	03302e10 	teqeq	r0, #16, 28	; 0x100
 b10:	02302e12 	eorseq	r2, r0, #288	; 0x120
 b14:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
  10:	43005243 	movwmi	r5, #579	; 0x243
  14:	00524746 	subseq	r4, r2, r6, asr #14
  18:	53414c46 	movtpl	r4, #7238	; 0x1c46
  1c:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
  20:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
  24:	48410066 	stmdami	r1, {r1, r2, r5, r6}^
  28:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
  2c:	50525700 	subspl	r5, r2, r0, lsl #14
  30:	3a430052 	bcc	10c0180 <__RW_SIZE__+0x10bfc00>
  34:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
  38:	495c7372 	ldmdbmi	ip, {r1, r4, r5, r6, r8, r9, ip, sp, lr}^
  3c:	445c544f 	ldrbmi	r5, [ip], #-1103	; 0xfffffbb1
  40:	6c6e776f 	stclvs	7, cr7, [lr], #-444	; 0xfffffe44
  44:	7364616f 	cmnvc	r4, #-1073741797	; 0xc000001b
  48:	bfdfc65c 	svclt	0x00dfc65c
  4c:	5feebefe 	svcpl	0x00eebefe
  50:	c0bdc7bd 	ldrhtgt	ip, [sp], sp
  54:	e1b7dac0 			; <UNDEFINED> instruction: 0xe1b7dac0
  58:	42414c28 	submi	r4, r1, #40, 24	; 0x2800
  5c:	53565c29 	cmppl	r6, #10496	; 0x2900
  60:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  64:	3132305c 	teqcc	r2, ip, asr r0
  68:	4d49542e 	cfstrdmi	mvd5, [r9, #-184]	; 0xffffff48
  6c:	455f5245 	ldrbmi	r5, [pc, #-581]	; fffffe2f <MSP_BASE+0xdfffae2f>
  70:	544e4556 	strbpl	r4, [lr], #-1366	; 0xfffffaaa
  74:	42414c5f 	submi	r4, r1, #24320	; 0x5f00
  78:	6f6c6300 	svcvs	0x006c6300
  7c:	632e6b63 	teqvs	lr, #101376	; 0x18c00
  80:	42504100 	subsmi	r4, r0, #0, 2
  84:	54535231 	ldrbpl	r5, [r3], #-561	; 0xfffffdcf
  88:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
  8c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  90:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  94:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  9c:	4d544900 	ldclmi	9, cr4, [r4, #-0]
  a0:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
  a4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  a8:	504f0072 	subpl	r0, pc, r2, ror r0	; <UNPREDICTABLE>
  ac:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
  b0:	6e750052 	mrcvs	0, 3, r0, cr5, cr2, {2}
  b4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  b8:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  bc:	00726168 	rsbseq	r6, r2, r8, ror #2
  c0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
  c4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
  c8:	42504100 	subsmi	r4, r0, #0, 2
  cc:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
  d0:	42504100 	subsmi	r4, r0, #0, 2
  d4:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
  d8:	42504100 	subsmi	r4, r0, #0, 2
  dc:	54535232 	ldrbpl	r5, [r3], #-562	; 0xfffffdce
  e0:	6f6c0052 	svcvs	0x006c0052
  e4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ec:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f8:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  fc:	34204320 	strtcc	r4, [r0], #-800	; 0xfffffce0
 100:	312e382e 	teqcc	lr, lr, lsr #16
 104:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 108:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
 10c:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
 110:	336d2d78 	cmncc	sp, #120, 26	; 0x1e00
 114:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 118:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 11c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 120:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 124:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 128:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 12c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 130:	73637061 	cmnvc	r3, #97	; 0x61
 134:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 138:	68742d6f 	ldmdavs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp}^
 13c:	2d626d75 	stclcs	13, cr6, [r2, #-468]!	; 0xfffffe2c
 140:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 144:	726f7772 	rsbvc	r7, pc, #29884416	; 0x1c80000
 148:	672d206b 	strvs	r2, [sp, -fp, rrx]!
 14c:	334f2d20 	movtcc	r2, #64800	; 0xfd20
 150:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 154:	75622d6f 	strbvc	r2, [r2, #-3439]!	; 0xfffff291
 158:	69746c69 	ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^
 15c:	662d206e 	strtvs	r2, [sp], -lr, rrx
 160:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 168:	6168632d 	cmnvs	r8, sp, lsr #6
 16c:	662d2072 			; <UNDEFINED> instruction: 0x662d2072
 170:	732d6f6e 	teqvc	sp, #440	; 0x1b8
 174:	63697274 	cmnvs	r9, #116, 4	; 0x40000007
 178:	6c612d74 	stclvs	13, cr2, [r1], #-464	; 0xfffffe30
 17c:	69736169 	ldmdbvs	r3!, {r0, r3, r5, r6, r8, sp, lr}^
 180:	2d20676e 	stccs	7, cr6, [r0, #-440]!	; 0xfffffe48
 184:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; fffffff4 <MSP_BASE+0xdfffaff4>
 188:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
 18c:	73006e6f 	movwvc	r6, #3695	; 0xe6f
 190:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xfffff597
 194:	00657079 	rsbeq	r7, r5, r9, ror r0
 198:	636f6c43 	cmnvs	pc, #17152	; 0x4300
 19c:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 1a0:	73007469 	movwvc	r7, #1129	; 0x469
 1a4:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ac:	43435200 	movtmi	r5, #12800	; 0x3200
 1b0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 1b4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 1b8:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1bc:	5f323374 	svcpl	0x00323374
 1c0:	5f5f0074 	svcpl	0x005f0074
 1c4:	45525453 	ldrbmi	r5, [r2, #-1107]	; 0xfffffbad
 1c8:	61004858 	tstvs	r0, r8, asr r8
 1cc:	00726464 	rsbseq	r6, r2, r4, ror #8
 1d0:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
 1d4:	4f435f74 	svcmi	0x00435f74
 1d8:	4f52544e 	svcmi	0x0052544e
 1dc:	6176004c 	cmnvs	r6, ip, asr #32
 1e0:	0065756c 	rsbeq	r7, r5, ip, ror #10
 1e4:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
 1e8:	57584552 			; <UNDEFINED> instruction: 0x57584552
 1ec:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 1f0:	6b73614d 	blvs	1cd872c <__RW_SIZE__+0x1cd81ac>
 1f4:	706f7400 	rsbvc	r7, pc, r0, lsl #8
 1f8:	7250664f 	subsvc	r6, r0, #82837504	; 0x4f00000
 1fc:	7453636f 	ldrbvc	r6, [r3], #-879	; 0xfffffc91
 200:	006b6361 	rsbeq	r6, fp, r1, ror #6
 204:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
 208:	73614d74 	cmnvc	r1, #116, 26	; 0x1d00
 20c:	6f63006b 	svcvs	0x0063006b
 210:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 214:	632e336d 	teqvs	lr, #-1275068415	; 0xb4000001
 218:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 21c:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 90 <__ZI_SIZE__+0x34>
 220:	5f005053 	svcpl	0x00005053
 224:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 228:	50534d5f 	subspl	r4, r3, pc, asr sp
 22c:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 230:	505f7465 	subspl	r7, pc, r5, ror #8
 234:	5f005053 	svcpl	0x00005053
 238:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 23c:	5053505f 	subspl	r5, r3, pc, asr r0
 240:	525f5f00 	subspl	r5, pc, #0, 30
 244:	36315645 	ldrtcc	r5, [r1], -r5, asr #12
 248:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 24c:	505f7465 	subspl	r7, pc, r5, ror #8
 250:	414d4952 	cmpmi	sp, r2, asr r9
 254:	5f004b53 	svcpl	0x00004b53
 258:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 25c:	5541465f 	strbpl	r4, [r1, #-1631]	; 0xfffff9a1
 260:	414d544c 	cmpmi	sp, ip, asr #8
 264:	63004b53 	movwvs	r4, #2899	; 0xb53
 268:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 26c:	5f006c6f 	svcpl	0x00006c6f
 270:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 274:	5341425f 	movtpl	r4, #4703	; 0x125f
 278:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
 27c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 280:	745f3874 	ldrbvc	r3, [pc], #-2164	; 288 <__ZI_SIZE__+0x22c>
 284:	73657200 	cmnvc	r5, #0, 4
 288:	00746c75 	rsbseq	r6, r4, r5, ror ip
 28c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xfffff0a1
 290:	00485356 	subeq	r5, r8, r6, asr r3
 294:	4f706f74 	svcmi	0x00706f74
 298:	69614d66 	stmdbvs	r1!, {r1, r2, r5, r6, r8, sl, fp, lr}^
 29c:	6174536e 	cmnvs	r4, lr, ror #6
 2a0:	5f006b63 	svcpl	0x00006b63
 2a4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2a8:	4952505f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^
 2ac:	4b53414d 	blmi	14d07e8 <__RW_SIZE__+0x14d0268>
 2b0:	525f5f00 	subspl	r5, pc, #0, 30
 2b4:	5f005645 	svcpl	0x00005645
 2b8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2bc:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
 2c0:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
 2c4:	525f5f00 	subspl	r5, pc, #0, 30
 2c8:	00544942 	subseq	r4, r4, r2, asr #18
 2cc:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 2d0:	41425f74 	hvcmi	9716	; 0x25f4
 2d4:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
 2d8:	69750049 	ldmdbvs	r5!, {r0, r3, r6}^
 2dc:	3631746e 	ldrtcc	r7, [r1], -lr, ror #8
 2e0:	5f00745f 	svcpl	0x0000745f
 2e4:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
 2e8:	00575845 	subseq	r5, r7, r5, asr #16
 2ec:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
 2f0:	42584552 	subsmi	r4, r8, #343932928	; 0x14800000
 2f4:	535f5f00 	cmppl	pc, #0, 30
 2f8:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
 2fc:	5f5f0042 	svcpl	0x005f0042
 300:	5f746567 	svcpl	0x00746567
 304:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
 308:	53414d54 	movtpl	r4, #7508	; 0x1d54
 30c:	5f5f004b 	svcpl	0x005f004b
 310:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 314:	55004858 	strpl	r4, [r0, #-2136]	; 0xfffff7a8
 318:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
 31c:	41435f50 	cmpmi	r3, r0, asr pc
 320:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
 324:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
 328:	006e5152 	rsbeq	r5, lr, r2, asr r1
 32c:	5f79654b 	svcpl	0x0079654b
 330:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
 334:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 338:	53420074 	movtpl	r0, #8308	; 0x2074
 33c:	6b005252 	blvs	14c8c <__RW_SIZE__+0x1470c>
 340:	632e7965 	teqvs	lr, #1654784	; 0x194000
 344:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
 348:	43535f31 	cmpmi	r3, #49, 30	; 0xc4
 34c:	52495f45 	subpl	r5, r9, #276	; 0x114
 350:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
 354:	5f31414d 	svcpl	0x0031414d
 358:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 35c:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
 360:	5152495f 	cmppl	r2, pc, asr r9
 364:	3249006e 	subcc	r0, r9, #110	; 0x6e
 368:	455f3243 	ldrbmi	r3, [pc, #-579]	; 12d <__ZI_SIZE__+0xd1>
 36c:	52495f52 	subpl	r5, r9, #328	; 0x148
 370:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
 374:	5f344d49 	svcpl	0x00344d49
 378:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 37c:	414d4400 	cmpmi	sp, r0, lsl #8
 380:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 384:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 388:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 38c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 390:	53414c46 	movtpl	r4, #7238	; 0x1c46
 394:	52495f48 	subpl	r5, r9, #72, 30	; 0x120
 398:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
 39c:	00525041 	subseq	r5, r2, r1, asr #32
 3a0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 3a4:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 3a8:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
 3ac:	31495458 	cmpcc	r9, r8, asr r4
 3b0:	30315f35 	eorscc	r5, r1, r5, lsr pc
 3b4:	5152495f 	cmppl	r2, pc, asr r9
 3b8:	654b006e 	strbvs	r0, [fp, #-110]	; 0xffffff92
 3bc:	61575f79 	cmpvs	r7, r9, ror pc
 3c0:	4b5f7469 	blmi	17dd56c <__RW_SIZE__+0x17dcfec>
 3c4:	525f7965 	subspl	r7, pc, #1654784	; 0x194000
 3c8:	61656c65 	cmnvs	r5, r5, ror #24
 3cc:	00646573 	rsbeq	r6, r4, r3, ror r5
 3d0:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 3d4:	495f5653 	ldmdbmi	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 3d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
 3dc:	5f434352 	svcpl	0x00434352
 3e0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 3e4:	6d654d00 	stclvs	13, cr4, [r5, #-0]
 3e8:	4d79726f 	lfmmi	f7, 2, [r9, #-444]!	; 0xfffffe44
 3ec:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 3f0:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 3f4:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
 3f8:	4b006e51 	blmi	1bd44 <__RW_SIZE__+0x1b7c4>
 3fc:	495f7965 	ldmdbmi	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 400:	455f5253 	ldrbmi	r5, [pc, #-595]	; 1b5 <__ZI_SIZE__+0x159>
 404:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 408:	53490065 	movtpl	r0, #36965	; 0x9065
 40c:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
 410:	5f314d49 	svcpl	0x00314d49
 414:	5f4b5242 	svcpl	0x004b5242
 418:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 41c:	45535200 	ldrbmi	r5, [r3, #-512]	; 0xfffffe00
 420:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 424:	50530031 	subspl	r0, r3, r1, lsr r0
 428:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 42c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 430:	31414d44 	cmpcc	r1, r4, asr #26
 434:	6168435f 	cmnvs	r8, pc, asr r3
 438:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 43c:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 440:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 444:	5f434956 	svcpl	0x00434956
 448:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 44c:	5249656c 	subpl	r6, r9, #108, 10	; 0x1b000000
 450:	654b0051 	strbvs	r0, [fp, #-81]	; 0xffffffaf
 454:	61575f79 	cmpvs	r7, r9, ror pc
 458:	4b5f7469 	blmi	17dd604 <__RW_SIZE__+0x17dd084>
 45c:	505f7965 	subspl	r7, pc, r5, ror #18
 460:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 464:	4b006465 	blmi	19600 <__RW_SIZE__+0x19080>
 468:	435f7965 	cmpmi	pc, #1654784	; 0x194000
 46c:	6b636568 	blvs	18d9a14 <__RW_SIZE__+0x18d9494>
 470:	706e495f 	rsbvc	r4, lr, pc, asr r9
 474:	43007475 	movwmi	r7, #1141	; 0x475
 478:	5f314e41 	svcpl	0x00314e41
 47c:	5f315852 	svcpl	0x00315852
 480:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 484:	42535500 	subsmi	r5, r3, #0, 10
 488:	5f50485f 	svcpl	0x0050485f
 48c:	314e4143 	cmpcc	lr, r3, asr #2
 490:	5f58545f 	svcpl	0x0058545f
 494:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 498:	51524900 	cmppl	r2, r0, lsl #18
 49c:	79545f6e 	ldmdbvc	r4, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 4a0:	55006570 	strpl	r6, [r0, #-1392]	; 0xfffffa90
 4a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 4a8:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 4ac:	4b006e51 	blmi	1bdf8 <__RW_SIZE__+0x1b878>
 4b0:	475f7965 	ldrbmi	r7, [pc, -r5, ror #18]
 4b4:	505f7465 	subspl	r7, pc, r5, ror #8
 4b8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 4bc:	45006465 	strmi	r6, [r0, #-1125]	; 0xfffffb9b
 4c0:	32495458 	subcc	r5, r9, #88, 8	; 0x58000000
 4c4:	5152495f 	cmppl	r2, pc, asr r9
 4c8:	564e006e 	strbpl	r0, [lr], -lr, rrx
 4cc:	445f4349 	ldrbmi	r4, [pc], #-841	; 4d4 <MSP_SIZE+0xd4>
 4d0:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 4d4:	5249656c 	subpl	r6, r9, #108, 10	; 0x1b000000
 4d8:	32490051 	subcc	r0, r9, #81	; 0x51
 4dc:	455f3243 	ldrbmi	r3, [pc, #-579]	; 2a1 <__ZI_SIZE__+0x245>
 4e0:	52495f56 	subpl	r5, r9, #344	; 0x158
 4e4:	41006e51 	tstmi	r0, r1, asr lr
 4e8:	5f4f4946 	svcpl	0x004f4946
 4ec:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 4f0:	00666544 	rsbeq	r6, r6, r4, asr #10
 4f4:	31414d44 	cmpcc	r1, r4, asr #26
 4f8:	6168435f 	cmnvs	r8, pc, asr r3
 4fc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 500:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
 504:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 508:	5f434956 	svcpl	0x00434956
 50c:	61656c43 	cmnvs	r5, r3, asr #24
 510:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
 514:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 518:	00515249 	subseq	r5, r1, r9, asr #4
 51c:	334d4954 	movtcc	r4, #55636	; 0xd954
 520:	5152495f 	cmppl	r2, pc, asr r9
 524:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 528:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 52c:	6e6e6168 	powvsez	f6, f6, #0.0
 530:	5f316c65 	svcpl	0x00316c65
 534:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 538:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 53c:	00524349 	subseq	r4, r2, r9, asr #6
 540:	57425355 	smlsldpl	r5, r2, r5, r3
 544:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
 548:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
 54c:	57006e51 	smlsdpl	r0, r1, lr, r6
 550:	5f474457 	svcpl	0x00474457
 554:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 558:	73754200 	cmnvc	r5, #0, 4
 55c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 560:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
 564:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
 568:	34495458 	strbcc	r5, [r9], #-1112	; 0xfffffba8
 56c:	5152495f 	cmppl	r2, pc, asr r9
 570:	5650006e 	ldrbpl	r0, [r0], -lr, rrx
 574:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
 578:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 57c:	00525043 	subseq	r5, r2, r3, asr #32
 580:	31414d44 	cmpcc	r1, r4, asr #26
 584:	6168435f 	cmnvs	r8, pc, asr r3
 588:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 58c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 590:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 594:	5f314332 	svcpl	0x00314332
 598:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 59c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5a0:	314d4954 	cmpcc	sp, r4, asr r9
 5a4:	5f50555f 	svcpl	0x0050555f
 5a8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 5ac:	49545300 	ldmdbmi	r4, {r8, r9, ip, lr}^
 5b0:	54520052 	ldrbpl	r0, [r2], #-82	; 0xffffffae
 5b4:	52495f43 	subpl	r5, r9, #268	; 0x10c
 5b8:	52006e51 	andpl	r6, r0, #1296	; 0x510
 5bc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 5c0:	30444556 	subcc	r4, r4, r6, asr r5
 5c4:	53455200 	movtpl	r5, #20992	; 0x5200
 5c8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 5cc:	52003244 	andpl	r3, r0, #68, 4	; 0x40000004
 5d0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 5d4:	33444556 	movtcc	r4, #17750	; 0x4556
 5d8:	53455200 	movtpl	r5, #20992	; 0x5200
 5dc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 5e0:	52003444 	andpl	r3, r0, #68, 8	; 0x44000000
 5e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 5e8:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
 5ec:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 5f0:	79545f49 	ldmdbvc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
 5f4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 5f8:	53550066 	cmppl	r5, #102	; 0x66
 5fc:	31545241 	cmpcc	r4, r1, asr #4
 600:	5152495f 	cmppl	r2, pc, asr r9
 604:	6f4e006e 	svcvs	0x004e006e
 608:	73614d6e 	cmnvc	r1, #7040	; 0x1b80
 60c:	6c62616b 	stfvse	f6, [r2], #-428	; 0xfffffe54
 610:	746e4965 	strbtvc	r4, [lr], #-2405	; 0xfffff69b
 614:	5152495f 	cmppl	r2, pc, asr r9
 618:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
 61c:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
 620:	52495f43 	subpl	r5, r9, #268	; 0x10c
 624:	52006e51 	andpl	r6, r0, #1296	; 0x510
 628:	00525354 	subseq	r5, r2, r4, asr r3
 62c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 630:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 634:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 638:	5f434956 	svcpl	0x00434956
 63c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 640:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 644:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
 648:	4f435f47 	svcmi	0x00435f47
 64c:	52495f4d 	subpl	r5, r9, #308	; 0x134
 650:	47006e51 	smlsdmi	r0, r1, lr, r6
 654:	5f4f4950 	svcpl	0x004f4950
 658:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 65c:	00666544 	rsbeq	r6, r6, r4, asr #10
 660:	31433249 	cmpcc	r3, r9, asr #4
 664:	5f52455f 	svcpl	0x0052455f
 668:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 66c:	73795300 	cmnvc	r9, #0, 6
 670:	6b636954 	blvs	18dabc8 <__RW_SIZE__+0x18da648>
 674:	5152495f 	cmppl	r2, pc, asr r9
 678:	414d006e 	cmpmi	sp, lr, rrx
 67c:	00325250 	eorseq	r5, r2, r0, asr r2
 680:	45495753 	strbmi	r5, [r9, #-1875]	; 0xfffff8ad
 684:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
 688:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 68c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 690:	52535446 	subspl	r5, r3, #1174405120	; 0x46000000
 694:	62654400 	rsbvs	r4, r5, #0, 8
 698:	6f4d6775 	svcvs	0x004d6775
 69c:	6f74696e 	svcvs	0x0074696e
 6a0:	52495f72 	subpl	r5, r9, #456	; 0x1c8
 6a4:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
 6a8:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
 6ac:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 6b0:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
 6b4:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
 6b8:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
 6bc:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 6c0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6c4:	61435653 	cmpvs	r3, r3, asr r6
 6c8:	495f6c6c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 6cc:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6d0:	52454349 	subpl	r4, r5, #603979777	; 0x24000001
 6d4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 6d8:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 6dc:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 6e0:	00524241 	subseq	r4, r2, r1, asr #4
 6e4:	31414d44 	cmpcc	r1, r4, asr #26
 6e8:	6168435f 	cmnvs	r8, pc, asr r3
 6ec:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 6f0:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
 6f4:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
 6f8:	33495458 	movtcc	r5, #37976	; 0x9458
 6fc:	5152495f 	cmppl	r2, pc, asr r9
 700:	5349006e 	movtpl	r0, #36974	; 0x906e
 704:	41005250 	tstmi	r0, r0, asr r2
 708:	5f314344 	svcpl	0x00314344
 70c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 710:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
 714:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 718:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 71c:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
 720:	00524356 	subseq	r4, r2, r6, asr r3
 724:	504d4154 	subpl	r4, sp, r4, asr r1
 728:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 72c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 730:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
 734:	43545200 	cmpmi	r4, #0, 4
 738:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
 73c:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
 740:	4c006e51 	stcmi	14, cr6, [r0], {81}	; 0x51
 744:	415f4445 	cmpmi	pc, r5, asr #8
 748:	4f5f6c6c 	svcmi	0x005f6c6c
 74c:	4c006666 	stcmi	6, cr6, [r0], {102}	; 0x66
 750:	445f4445 	ldrbmi	r4, [pc], #-1093	; 758 <__RW_SIZE__+0x1d8>
 754:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 758:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
 75c:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
 760:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 764:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 768:	006e4f5f 	rsbeq	r4, lr, pc, asr pc
 76c:	5f44454c 	svcpl	0x0044454c
 770:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 774:	72615500 	rsbvc	r5, r1, #0, 10
 778:	525f3174 	subspl	r3, pc, #116, 2
 77c:	6e495f78 	mcrvs	15, 2, r5, cr9, cr8, {3}
 780:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
 784:	48530052 	ldmdami	r3, {r1, r4, r6}^
 788:	00525343 	subseq	r5, r2, r3, asr #6
 78c:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 790:	72615500 	rsbvc	r5, r1, #0, 10
 794:	525f3174 	subspl	r3, pc, #116, 2
 798:	61445f78 	hvcvs	17912	; 0x45f8
 79c:	54006174 	strpl	r6, [r0], #-372	; 0xfffffe8c
 7a0:	5f344d49 	svcpl	0x00344d49
 7a4:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0xfffffaae
 7a8:	495f7461 	ldmdbmi	pc, {r0, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 7ac:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 7b0:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 7b4:	616e455f 	cmnvs	lr, pc, asr r5
 7b8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 7bc:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
 7c0:	53464800 	movtpl	r4, #26624	; 0x6800
 7c4:	43530052 	cmpmi	r3, #82	; 0x52
 7c8:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
 7cc:	55006570 	strpl	r6, [r0, #-1392]	; 0xfffffa90
 7d0:	31747261 	cmncc	r4, r1, ror #4
 7d4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 7d8:	46440074 			; <UNDEFINED> instruction: 0x46440074
 7dc:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
 7e0:	00525343 	subseq	r5, r2, r3, asr #6
 7e4:	43524941 	cmpmi	r2, #1064960	; 0x104000
 7e8:	53490052 	movtpl	r0, #36946	; 0x9052
 7ec:	42005241 	andmi	r5, r0, #268435460	; 0x10000004
 7f0:	00524146 	subseq	r4, r2, r6, asr #2
 7f4:	6e69614d 	powvsem	f6, f1, #5.0
 7f8:	55504300 	ldrbpl	r4, [r0, #-768]	; 0xfffffd00
 7fc:	6d004449 	cfstrsvs	mvf4, [r0, #-292]	; 0xfffffedc
 800:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
 804:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
 808:	455f344d 	ldrbmi	r3, [pc, #-1101]	; 3c3 <__ZI_SIZE__+0x367>
 80c:	72697078 	rsbvc	r7, r9, #120	; 0x78
 810:	4d006465 	cfstrsmi	mvf6, [r0, #-404]	; 0xfffffe6c
 814:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
 818:	72615500 	rsbvc	r5, r1, #0, 10
 81c:	525f3174 	subspl	r3, pc, #116, 2
 820:	6e495f58 	mcrvs	15, 2, r5, cr9, cr8, {2}
 824:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 828:	5f747075 	svcpl	0x00747075
 82c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 830:	5300656c 	movwpl	r6, #1388	; 0x56c
 834:	495f7379 	ldmdbmi	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 838:	0074696e 	rsbseq	r6, r4, lr, ror #18
 83c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 840:	72505f31 	subsvc	r5, r0, #49, 30	; 0xc4
 844:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 848:	53464100 	movtpl	r4, #24832	; 0x6100
 84c:	654b0052 	strbvs	r0, [fp, #-82]	; 0xffffffae
 850:	61565f79 	cmpvs	r6, r9, ror pc
 854:	0065756c 	rsbeq	r7, r5, ip, ror #10
 858:	70616568 	rsbvc	r6, r1, r8, ror #10
 85c:	65727000 	ldrbvs	r7, [r2, #-0]!
 860:	61654876 	smcvs	21638	; 0x5486
 864:	656e0070 	strbvs	r0, [lr, #-112]!	; 0xffffff90
 868:	65487478 	strbvs	r7, [r8, #-1144]	; 0xfffffb88
 86c:	72007061 	andvc	r7, r0, #97	; 0x61
 870:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 874:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
 878:	62735f00 	rsbsvs	r5, r3, #0, 30
 87c:	5f006b72 	svcpl	0x00006b72
 880:	5f495a5f 	svcpl	0x00495a5f
 884:	494d494c 	stmdbmi	sp, {r2, r3, r6, r8, fp, lr}^
 888:	005f5f54 	subseq	r5, pc, r4, asr pc	; <UNPREDICTABLE>
 88c:	5f494d4e 	svcpl	0x00494d4e
 890:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 894:	0072656c 	rsbseq	r6, r2, ip, ror #10
 898:	52454944 	subpl	r4, r5, #68, 18	; 0x110000
 89c:	62654400 	rsbvs	r4, r5, #0, 8
 8a0:	6f4d6775 	svcvs	0x004d6775
 8a4:	61485f6e 	cmpvs	r8, lr, ror #30
 8a8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 8ac:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 8b0:	5f344954 	svcpl	0x00344954
 8b4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 8b8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 8bc:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 8c0:	5f31414d 	svcpl	0x0031414d
 8c4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 8c8:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
 8cc:	5152495f 	cmppl	r2, pc, asr r9
 8d0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 8d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 8d8:	5f4d4954 	svcpl	0x004d4954
 8dc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 8e0:	00666544 	rsbeq	r6, r6, r4, asr #10
 8e4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 8e8:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 8ec:	61485152 	cmpvs	r8, r2, asr r1
 8f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 8f4:	61460072 	hvcvs	24578	; 0x6002
 8f8:	5f746c75 	svcpl	0x00746c75
 8fc:	6f706552 	svcvs	0x00706552
 900:	43007472 	movwmi	r7, #1138	; 0x472
 904:	00325243 	eorseq	r5, r2, r3, asr #4
 908:	5f4e4143 	svcpl	0x004e4143
 90c:	5f454353 	svcpl	0x00454353
 910:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 914:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 918:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 91c:	5f324332 	svcpl	0x00324332
 920:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 924:	61485152 	cmpvs	r8, r2, asr r1
 928:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 92c:	43430072 	movtmi	r0, #12402	; 0x3072
 930:	0031524d 	eorseq	r5, r1, sp, asr #4
 934:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
 938:	50530032 	subspl	r0, r3, r2, lsr r0
 93c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 940:	61485152 	cmpvs	r8, r2, asr r1
 944:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 948:	54470072 	strbpl	r0, [r7], #-114	; 0xffffff8e
 94c:	50005250 	andpl	r5, r0, r0, asr r2
 950:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
 954:	61485152 	cmpvs	r8, r2, asr r1
 958:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 95c:	57570072 			; <UNDEFINED> instruction: 0x57570072
 960:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
 964:	61485152 	cmpvs	r8, r2, asr r1
 968:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 96c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 970:	5f334954 	svcpl	0x00334954
 974:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 978:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 97c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 980:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 984:	31444556 	cmpcc	r4, r6, asr r5
 988:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
 98c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 990:	31314445 	teqcc	r1, r5, asr #8
 994:	53455200 	movtpl	r5, #20992	; 0x5200
 998:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 99c:	00323144 	eorseq	r3, r2, r4, asr #2
 9a0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 9a4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 9a8:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
 9ac:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 9b0:	31444556 	cmpcc	r4, r6, asr r5
 9b4:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
 9b8:	56524553 			; <UNDEFINED> instruction: 0x56524553
 9bc:	35314445 	ldrcc	r4, [r1, #-1093]!	; 0xfffffbbb
 9c0:	73795300 	cmnvc	r9, #0, 6
 9c4:	6b636954 	blvs	18daf1c <__RW_SIZE__+0x18da99c>
 9c8:	616c465f 	cmnvs	ip, pc, asr r6
 9cc:	45520067 	ldrbmi	r0, [r2, #-103]	; 0xffffff99
 9d0:	56524553 			; <UNDEFINED> instruction: 0x56524553
 9d4:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
 9d8:	53455200 	movtpl	r5, #20992	; 0x5200
 9dc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 9e0:	00383144 	eorseq	r3, r8, r4, asr #2
 9e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 9e8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 9ec:	55003931 	strpl	r3, [r0, #-2353]	; 0xfffff6cf
 9f0:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
 9f4:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 9f8:	61485f74 	hvcvs	34292	; 0x85f4
 9fc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 a00:	43430072 	movtmi	r0, #12402	; 0x3072
 a04:	55005245 	strpl	r5, [r0, #-581]	; 0xfffffdbb
 a08:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
 a0c:	41435f50 	cmpmi	r3, r0, asr pc
 a10:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 a14:	5152495f 	cmppl	r2, pc, asr r9
 a18:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a1c:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a20:	314d4954 	cmpcc	sp, r4, asr r9
 a24:	5f50555f 	svcpl	0x0050555f
 a28:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a2c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a30:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 a34:	5f31414d 	svcpl	0x0031414d
 a38:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 a3c:	346c656e 	strbtcc	r6, [ip], #-1390	; 0xfffffa92
 a40:	5152495f 	cmppl	r2, pc, asr r9
 a44:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a48:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a4c:	334d4954 	movtcc	r4, #55636	; 0xd954
 a50:	5152495f 	cmppl	r2, pc, asr r9
 a54:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a58:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a5c:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 a60:	65725f6b 	ldrbvs	r5, [r2, #-3947]!	; 0xfffff095
 a64:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
 a68:	545f314d 	ldrbpl	r3, [pc], #-333	; a70 <__RW_SIZE__+0x4f0>
 a6c:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
 a70:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
 a74:	61485152 	cmpvs	r8, r2, asr r1
 a78:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 a7c:	44420072 	strbmi	r0, [r2], #-114	; 0xffffff8e
 a80:	55005254 	strpl	r5, [r0, #-596]	; 0xfffffdac
 a84:	61574253 	cmpvs	r7, r3, asr r2
 a88:	7055656b 	subsvc	r6, r5, fp, ror #10
 a8c:	5152495f 	cmppl	r2, pc, asr r9
 a90:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a94:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a98:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
 a9c:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 aa0:	61485f65 	cmpvs	r8, r5, ror #30
 aa4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 aa8:	61480072 	hvcvs	32770	; 0x8002
 aac:	61466472 	hvcvs	26178	; 0x6642
 ab0:	5f746c75 	svcpl	0x00746c75
 ab4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ab8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 abc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 ac0:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
 ac4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 ac8:	4c460066 	mcrrmi	0, 6, r0, r6, cr6
 acc:	5f485341 	svcpl	0x00485341
 ad0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 ad4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 ad8:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 adc:	30495458 	subcc	r5, r9, r8, asr r4
 ae0:	5152495f 	cmppl	r2, pc, asr r9
 ae4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ae8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 aec:	31434441 	cmpcc	r3, r1, asr #8
 af0:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 af4:	61485152 	cmpvs	r8, r2, asr r1
 af8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 afc:	41430072 	hvcmi	12290	; 0x3002
 b00:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 b04:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 b08:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 b0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b10:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
 b14:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 b18:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 b1c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b20:	414d4400 	cmpmi	sp, r0, lsl #8
 b24:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 b28:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 b2c:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 b30:	61485152 	cmpvs	r8, r2, asr r1
 b34:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b38:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 b3c:	5f314954 	svcpl	0x00314954
 b40:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 b44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b48:	50007265 	andpl	r7, r0, r5, ror #4
 b4c:	53646e65 	cmnpl	r4, #1616	; 0x650
 b50:	61485f56 	cmpvs	r8, r6, asr pc
 b54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b58:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 b5c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 b60:	5f783031 	svcpl	0x00783031
 b64:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
 b68:	53455200 	movtpl	r5, #20992	; 0x5200
 b6c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 b70:	52003144 	andpl	r3, r0, #68, 2
 b74:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 b78:	36444556 			; <UNDEFINED> instruction: 0x36444556
 b7c:	414d4400 	cmpmi	sp, r0, lsl #8
 b80:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 b84:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 b88:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 b8c:	61485152 	cmpvs	r8, r2, asr r1
 b90:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b94:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
 b98:	56524553 			; <UNDEFINED> instruction: 0x56524553
 b9c:	00394445 	eorseq	r4, r9, r5, asr #8
 ba0:	5f434352 	svcpl	0x00434352
 ba4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 ba8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bac:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
 bb0:	5f31414d 	svcpl	0x0031414d
 bb4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 bb8:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
 bbc:	5152495f 	cmppl	r2, pc, asr r9
 bc0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 bc4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 bc8:	5f435452 	svcpl	0x00435452
 bcc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 bd0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bd4:	53007265 	movwpl	r7, #613	; 0x265
 bd8:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 bdc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 be0:	53007265 	movwpl	r7, #613	; 0x265
 be4:	6b636174 	blvs	18d91bc <__RW_SIZE__+0x18d8c3c>
 be8:	6d75445f 	cfldrdvs	mvd4, [r5, #-380]!	; 0xfffffe84
 bec:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
 bf0:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 bf4:	61485152 	cmpvs	r8, r2, asr r1
 bf8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 bfc:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
 c00:	56524553 			; <UNDEFINED> instruction: 0x56524553
 c04:	00374445 	eorseq	r4, r7, r5, asr #8
 c08:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 c0c:	5f6b6369 	svcpl	0x006b6369
 c10:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 c14:	0072656c 	rsbseq	r6, r2, ip, ror #10
 c18:	314d4954 	cmpcc	sp, r4, asr r9
 c1c:	4b52425f 	blmi	14915a0 <__RW_SIZE__+0x1491020>
 c20:	5152495f 	cmppl	r2, pc, asr r9
 c24:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 c28:	0072656c 	rsbseq	r6, r2, ip, ror #10
 c2c:	61766e49 	cmnvs	r6, r9, asr #28
 c30:	5f64696c 	svcpl	0x0064696c
 c34:	00525349 	subseq	r5, r2, r9, asr #6
 c38:	52434d53 	subpl	r4, r3, #5312	; 0x14c0
 c3c:	73754200 	cmnvc	r5, #0, 4
 c40:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 c44:	61485f74 	hvcvs	34292	; 0x85f4
 c48:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c4c:	32490072 	subcc	r0, r9, #114	; 0x72
 c50:	455f3243 	ldrbmi	r3, [pc, #-579]	; a15 <__RW_SIZE__+0x495>
 c54:	52495f56 	subpl	r5, r9, #344	; 0x158
 c58:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 c5c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 c60:	414d4400 	cmpmi	sp, r0, lsl #8
 c64:	32490052 	subcc	r0, r9, #82	; 0x52
 c68:	455f3143 	ldrbmi	r3, [pc, #-323]	; b2d <__RW_SIZE__+0x5ad>
 c6c:	52495f52 	subpl	r5, r9, #328	; 0x148
 c70:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 c74:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 c78:	42535500 	subsmi	r5, r3, #0, 10
 c7c:	5f504c5f 	svcpl	0x00504c5f
 c80:	5f4e4143 	svcpl	0x004e4143
 c84:	5f305852 	svcpl	0x00305852
 c88:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c8c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c90:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
 c94:	5f314d49 	svcpl	0x00314d49
 c98:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 c9c:	61485152 	cmpvs	r8, r2, asr r1
 ca0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 ca4:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
 ca8:	56524553 			; <UNDEFINED> instruction: 0x56524553
 cac:	00384445 	eorseq	r4, r8, r5, asr #8
 cb0:	31524343 	cmpcc	r2, r3, asr #6
 cb4:	52434300 	subpl	r4, r3, #0, 6
 cb8:	43430033 	movtmi	r0, #12339	; 0x3033
 cbc:	52003452 	andpl	r3, r0, #1375731712	; 0x52000000
 cc0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 cc4:	31444556 	cmpcc	r4, r6, asr r5
 cc8:	4d440036 	stclmi	0, cr0, [r4, #-216]	; 0xffffff28
 ccc:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 cd0:	6e6e6168 	powvsez	f6, f6, #0.0
 cd4:	5f336c65 	svcpl	0x00336c65
 cd8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 cdc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 ce0:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 ce4:	32495458 	subcc	r5, r9, #88, 8	; 0x58000000
 ce8:	5152495f 	cmppl	r2, pc, asr r9
 cec:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 cf0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 cf4:	504d4154 	subpl	r4, sp, r4, asr r1
 cf8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 cfc:	61485152 	cmpvs	r8, r2, asr r1
 d00:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d04:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 d08:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 d0c:	6e6e6168 	powvsez	f6, f6, #0.0
 d10:	5f316c65 	svcpl	0x00316c65
 d14:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 d18:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 d1c:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
 d20:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
 d24:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 d28:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d2c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d30:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 d34:	5f353149 	svcpl	0x00353149
 d38:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
 d3c:	61485152 	cmpvs	r8, r2, asr r1
 d40:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d44:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 d48:	5f394954 	svcpl	0x00394954
 d4c:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
 d50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d58:	43545200 	cmpmi	r4, #0, 4
 d5c:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
 d60:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
 d64:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d68:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d6c:	41535500 	cmpmi	r3, r0, lsl #10
 d70:	5f325452 	svcpl	0x00325452
 d74:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 d78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 d7c:	73007265 	movwvc	r7, #613	; 0x265
 d80:	6b636174 	blvs	18d9358 <__RW_SIZE__+0x18d8dd8>
 d84:	43324900 	teqmi	r2, #0, 18
 d88:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
 d8c:	5152495f 	cmppl	r2, pc, asr r9
 d90:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 d94:	0072656c 	rsbseq	r6, r2, ip, ror #10
 d98:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
 d9c:	5152495f 	cmppl	r2, pc, asr r9
 da0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 da4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 da8:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 dac:	5f6b6369 	svcpl	0x006b6369
 db0:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 db4:	73797300 	cmnvc	r9, #0, 6
 db8:	6b636974 	blvs	18db390 <__RW_SIZE__+0x18dae10>
 dbc:	4300632e 	movwmi	r6, #814	; 0x32e
 dc0:	42494c41 	submi	r4, r9, #16640	; 0x4100
 dc4:	73795300 	cmnvc	r9, #0, 6
 dc8:	6b636954 	blvs	18db320 <__RW_SIZE__+0x18dada0>
 dcc:	6568435f 	strbvs	r4, [r8, #-863]!	; 0xfffffca1
 dd0:	545f6b63 	ldrbpl	r6, [pc], #-2915	; dd8 <__RW_SIZE__+0x858>
 dd4:	6f656d69 	svcvs	0x00656d69
 dd8:	43007475 	movwmi	r7, #1141	; 0x475
 ddc:	004c5254 	subeq	r5, ip, r4, asr r2
 de0:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xfffff0b4
 de4:	73795300 	cmnvc	r9, #0, 6
 de8:	6b636954 	blvs	18db340 <__RW_SIZE__+0x18dadc0>
 dec:	6e75525f 	mrcvs	2, 3, r5, cr5, cr15, {2}
 df0:	73795300 	cmnvc	r9, #0, 6
 df4:	6b636954 	blvs	18db34c <__RW_SIZE__+0x18dadcc>
 df8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 dfc:	736d0065 	cmnvc	sp, #101	; 0x65
 e00:	53006365 	movwpl	r6, #869	; 0x365
 e04:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 e08:	4f5f6b63 	svcmi	0x005f6b63
 e0c:	69545f53 	ldmdbvs	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
 e10:	53006b63 	movwpl	r6, #2915	; 0xb63
 e14:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 e18:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
 e1c:	545f7465 	ldrbpl	r7, [pc], #-1125	; e24 <__RW_SIZE__+0x8a4>
 e20:	00656d69 	rsbeq	r6, r5, r9, ror #26
 e24:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e28:	5f6b6369 	svcpl	0x006b6369
 e2c:	5f746547 	svcpl	0x00746547
 e30:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xfffff0b4
 e34:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
 e38:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
 e3c:	525f344d 	subspl	r3, pc, #1291845632	; 0x4d000000
 e40:	61657065 	cmnvs	r5, r5, rrx
 e44:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
 e48:	435f344d 	cmpmi	pc, #1291845632	; 0x4d000000
 e4c:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
 e50:	61565f65 	cmpvs	r6, r5, ror #30
 e54:	0065756c 	rsbeq	r7, r5, ip, ror #10
 e58:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 e5c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 e60:	74535f34 	ldrbvc	r5, [r3], #-3892	; 0xfffff0cc
 e64:	7400706f 	strvc	r7, [r0], #-111	; 0xffffff91
 e68:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 e6c:	5400632e 	strpl	r6, [r0], #-814	; 0xfffffcd2
 e70:	5f334d49 	svcpl	0x00334d49
 e74:	5f74754f 	svcpl	0x0074754f
 e78:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 e7c:	65726600 	ldrbvs	r6, [r2, #-1536]!	; 0xfffffa00
 e80:	49540071 	ldmdbmi	r4, {r0, r4, r5, r6}^
 e84:	435f344d 	cmpmi	pc, #1291845632	; 0x4d000000
 e88:	6b636568 	blvs	18da430 <__RW_SIZE__+0x18d9eb0>
 e8c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
 e90:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
 e94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 e98:	65445f32 	strbvs	r5, [r4, #-3890]	; 0xfffff0ce
 e9c:	0079616c 	rsbseq	r6, r9, ip, ror #2
 ea0:	334d4954 	movtcc	r4, #55636	; 0xd954
 ea4:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
 ea8:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
 eac:	65475f71 	strbvs	r5, [r7, #-3953]	; 0xfffff08f
 eb0:	6172656e 	cmnvs	r2, lr, ror #10
 eb4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
 eb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 ebc:	74535f32 	ldrbvc	r5, [r3], #-3890	; 0xfffff0ce
 ec0:	6177706f 	cmnvs	r7, pc, rrx
 ec4:	5f686374 	svcpl	0x00686374
 ec8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 ecc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
 ed0:	535f324d 	cmppl	pc, #-805306364	; 0xd0000004
 ed4:	77706f74 			; <UNDEFINED> instruction: 0x77706f74
 ed8:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 edc:	6f74535f 	svcvs	0x0074535f
 ee0:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
 ee4:	4f5f334d 	svcmi	0x005f334d
 ee8:	535f7475 	cmppl	pc, #1962934272	; 0x75000000
 eec:	00706f74 	rsbseq	r6, r0, r4, ror pc
 ef0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 ef4:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 ef8:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 efc:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 f00:	5f5f0064 	svcpl	0x005f0064
 f04:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 f08:	00747369 	rsbseq	r7, r4, r9, ror #6
 f0c:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 f10:	6400632e 	strvs	r6, [r0], #-814	; 0xfffffcd2
 f14:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
 f18:	61640065 	cmnvs	r4, r5, rrx
 f1c:	55006174 	strpl	r6, [r0, #-372]	; 0xfffffe8c
 f20:	31747261 	cmncc	r4, r1, ror #4
 f24:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
 f28:	79425f64 	stmdbvc	r2, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 f2c:	55006574 	strpl	r6, [r0, #-1396]	; 0xfffffa8c
 f30:	31747261 	cmncc	r4, r1, ror #4
 f34:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 f38:	6168435f 	cmnvs	r8, pc, asr r3
 f3c:	61620072 	smcvs	8194	; 0x2002
 f40:	55006475 	strpl	r6, [r0, #-1141]	; 0xfffffb8b
 f44:	31747261 	cmncc	r4, r1, ror #4
 f48:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
 f4c:	74535f64 	ldrbvc	r5, [r3], #-3940	; 0xfffff09c
 f50:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 f54:	61726600 	cmnvs	r2, r0, lsl #12
 f58:	616d0063 	cmnvs	sp, r3, rrx
 f5c:	7300746e 	movwvc	r7, #1134	; 0x46e
 f60:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 f64:	5f5f0067 	svcpl	0x005f0067
 f68:	63756e67 	cmnvs	r5, #1648	; 0x670
 f6c:	5f61765f 	svcpl	0x0061765f
 f70:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 f74:	615f5f00 	cmpvs	pc, r0, lsl #30
 f78:	73760070 	cmnvc	r6, #112	; 0x70
 f7c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 f80:	Address 0x00000f80 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a4>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45abc>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	00000058 	andeq	r0, r0, r8, asr r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     1ac:	00000026 	andeq	r0, r0, r6, lsr #32
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000190 	muleq	r0, r0, r1
     1b8:	08003310 	stmdaeq	r0, {r4, r8, r9, ip, sp}
     1bc:	0000002a 	andeq	r0, r0, sl, lsr #32
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000190 	muleq	r0, r0, r1
     1c8:	0800333c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip, sp}
     1cc:	0000002e 	andeq	r0, r0, lr, lsr #32
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000190 	muleq	r0, r0, r1
     1d8:	0800336c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip, sp}
     1dc:	0000002e 	andeq	r0, r0, lr, lsr #32
     1e0:	00000014 	andeq	r0, r0, r4, lsl r0
     1e4:	00000190 	muleq	r0, r0, r1
     1e8:	0800339c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, sp}
     1ec:	000000a4 	andeq	r0, r0, r4, lsr #1
     1f0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	0000000c 	andeq	r0, r0, ip
     1fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     200:	7c020001 	stcvc	0, cr0, [r2], {1}
     204:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     208:	0000000c 	andeq	r0, r0, ip
     20c:	000001f8 	strdeq	r0, [r0], -r8
     210:	08003440 	stmdaeq	r0, {r6, sl, ip, sp}
     214:	0000002e 	andeq	r0, r0, lr, lsr #32
     218:	0000000c 	andeq	r0, r0, ip
     21c:	000001f8 	strdeq	r0, [r0], -r8
     220:	08003470 	stmdaeq	r0, {r4, r5, r6, sl, ip, sp}
     224:	0000001c 	andeq	r0, r0, ip, lsl r0
     228:	0000000c 	andeq	r0, r0, ip
     22c:	000001f8 	strdeq	r0, [r0], -r8
     230:	0800348c 	stmdaeq	r0, {r2, r3, r7, sl, ip, sp}
     234:	00000012 	andeq	r0, r0, r2, lsl r0
     238:	0000000c 	andeq	r0, r0, ip
     23c:	000001f8 	strdeq	r0, [r0], -r8
     240:	080034a0 	stmdaeq	r0, {r5, r7, sl, ip, sp}
     244:	00000012 	andeq	r0, r0, r2, lsl r0
     248:	0000000c 	andeq	r0, r0, ip
     24c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     250:	7c020001 	stcvc	0, cr0, [r2], {1}
     254:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     258:	00000024 	andeq	r0, r0, r4, lsr #32
     25c:	00000248 	andeq	r0, r0, r8, asr #4
     260:	080034b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip, sp}
     264:	000000dc 	ldrdeq	r0, [r0], -ip
     268:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     26c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     270:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     274:	8a048905 	bhi	122690 <__RW_SIZE__+0x122110>
     278:	8e028b03 	vmlahi.f64	d8, d2, d3
     27c:	300e4101 	andcc	r4, lr, r1, lsl #2
     280:	0000000c 	andeq	r0, r0, ip
     284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     288:	7c020001 	stcvc	0, cr0, [r2], {1}
     28c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     290:	00000014 	andeq	r0, r0, r4, lsl r0
     294:	00000280 	andeq	r0, r0, r0, lsl #5
     298:	08003590 	stmdaeq	r0, {r4, r7, r8, sl, ip, sp}
     29c:	00000044 	andeq	r0, r0, r4, asr #32
     2a0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     2a4:	00000001 	andeq	r0, r0, r1
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2c0:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
     2c4:	00000038 	andeq	r0, r0, r8, lsr r0
     2c8:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     2cc:	86048505 	strhi	r8, [r4], -r5, lsl #10
     2d0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     2d4:	200e4301 	andcs	r4, lr, r1, lsl #6
     2d8:	00000014 	andeq	r0, r0, r4, lsl r0
     2dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2e0:	0800360c 	stmdaeq	r0, {r2, r3, r9, sl, ip, sp}
     2e4:	00000032 	andeq	r0, r0, r2, lsr r0
     2e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     2ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     2f0:	00000014 	andeq	r0, r0, r4, lsl r0
     2f4:	000002a8 	andeq	r0, r0, r8, lsr #5
     2f8:	08003640 	stmdaeq	r0, {r6, r9, sl, ip, sp}
     2fc:	00000010 	andeq	r0, r0, r0, lsl r0
     300:	83080e43 	movwhi	r0, #36419	; 0x8e43
     304:	00018e02 	andeq	r8, r1, r2, lsl #28
     308:	00000014 	andeq	r0, r0, r4, lsl r0
     30c:	000002a8 	andeq	r0, r0, r8, lsr #5
     310:	08003650 	stmdaeq	r0, {r4, r6, r9, sl, ip, sp}
     314:	0000012a 	andeq	r0, r0, sl, lsr #2
     318:	83080e44 	movwhi	r0, #36420	; 0x8e44
     31c:	00018e02 	andeq	r8, r1, r2, lsl #28
     320:	00000014 	andeq	r0, r0, r4, lsl r0
     324:	000002a8 	andeq	r0, r0, r8, lsr #5
     328:	0800377c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}
     32c:	00000010 	andeq	r0, r0, r0, lsl r0
     330:	83080e43 	movwhi	r0, #36419	; 0x8e43
     334:	00018e02 	andeq	r8, r1, r2, lsl #28
     338:	00000014 	andeq	r0, r0, r4, lsl r0
     33c:	000002a8 	andeq	r0, r0, r8, lsr #5
     340:	0800378c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, ip, sp}
     344:	00000010 	andeq	r0, r0, r0, lsl r0
     348:	83080e43 	movwhi	r0, #36419	; 0x8e43
     34c:	00018e02 	andeq	r8, r1, r2, lsl #28
     350:	00000014 	andeq	r0, r0, r4, lsl r0
     354:	000002a8 	andeq	r0, r0, r8, lsr #5
     358:	0800379c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip, sp}
     35c:	00000010 	andeq	r0, r0, r0, lsl r0
     360:	83080e43 	movwhi	r0, #36419	; 0x8e43
     364:	00018e02 	andeq	r8, r1, r2, lsl #28
     368:	00000014 	andeq	r0, r0, r4, lsl r0
     36c:	000002a8 	andeq	r0, r0, r8, lsr #5
     370:	080037ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, sp}
     374:	00000010 	andeq	r0, r0, r0, lsl r0
     378:	83080e43 	movwhi	r0, #36419	; 0x8e43
     37c:	00018e02 	andeq	r8, r1, r2, lsl #28
     380:	00000014 	andeq	r0, r0, r4, lsl r0
     384:	000002a8 	andeq	r0, r0, r8, lsr #5
     388:	080037bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip, sp}
     38c:	00000010 	andeq	r0, r0, r0, lsl r0
     390:	83080e43 	movwhi	r0, #36419	; 0x8e43
     394:	00018e02 	andeq	r8, r1, r2, lsl #28
     398:	00000014 	andeq	r0, r0, r4, lsl r0
     39c:	000002a8 	andeq	r0, r0, r8, lsr #5
     3a0:	080037cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp}
     3a4:	00000010 	andeq	r0, r0, r0, lsl r0
     3a8:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     3b0:	0000000c 	andeq	r0, r0, ip
     3b4:	000002a8 	andeq	r0, r0, r8, lsr #5
     3b8:	080037dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}
     3bc:	0000000e 	andeq	r0, r0, lr
     3c0:	00000014 	andeq	r0, r0, r4, lsl r0
     3c4:	000002a8 	andeq	r0, r0, r8, lsr #5
     3c8:	080037ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
     3cc:	00000006 	andeq	r0, r0, r6
     3d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3d8:	00000014 	andeq	r0, r0, r4, lsl r0
     3dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3e0:	080037f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f0:	00000014 	andeq	r0, r0, r4, lsl r0
     3f4:	000002a8 	andeq	r0, r0, r8, lsr #5
     3f8:	080037fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     3fc:	00000006 	andeq	r0, r0, r6
     400:	83080e41 	movwhi	r0, #36417	; 0x8e41
     404:	00018e02 	andeq	r8, r1, r2, lsl #28
     408:	00000014 	andeq	r0, r0, r4, lsl r0
     40c:	000002a8 	andeq	r0, r0, r8, lsr #5
     410:	08003804 	stmdaeq	r0, {r2, fp, ip, sp}
     414:	00000006 	andeq	r0, r0, r6
     418:	83080e41 	movwhi	r0, #36417	; 0x8e41
     41c:	00018e02 	andeq	r8, r1, r2, lsl #28
     420:	00000014 	andeq	r0, r0, r4, lsl r0
     424:	000002a8 	andeq	r0, r0, r8, lsr #5
     428:	0800380c 	stmdaeq	r0, {r2, r3, fp, ip, sp}
     42c:	00000006 	andeq	r0, r0, r6
     430:	83080e41 	movwhi	r0, #36417	; 0x8e41
     434:	00018e02 	andeq	r8, r1, r2, lsl #28
     438:	00000014 	andeq	r0, r0, r4, lsl r0
     43c:	000002a8 	andeq	r0, r0, r8, lsr #5
     440:	08003814 	stmdaeq	r0, {r2, r4, fp, ip, sp}
     444:	00000006 	andeq	r0, r0, r6
     448:	83080e41 	movwhi	r0, #36417	; 0x8e41
     44c:	00018e02 	andeq	r8, r1, r2, lsl #28
     450:	00000014 	andeq	r0, r0, r4, lsl r0
     454:	000002a8 	andeq	r0, r0, r8, lsr #5
     458:	0800381c 	stmdaeq	r0, {r2, r3, r4, fp, ip, sp}
     45c:	00000006 	andeq	r0, r0, r6
     460:	83080e41 	movwhi	r0, #36417	; 0x8e41
     464:	00018e02 	andeq	r8, r1, r2, lsl #28
     468:	00000014 	andeq	r0, r0, r4, lsl r0
     46c:	000002a8 	andeq	r0, r0, r8, lsr #5
     470:	08003824 	stmdaeq	r0, {r2, r5, fp, ip, sp}
     474:	00000006 	andeq	r0, r0, r6
     478:	83080e41 	movwhi	r0, #36417	; 0x8e41
     47c:	00018e02 	andeq	r8, r1, r2, lsl #28
     480:	00000014 	andeq	r0, r0, r4, lsl r0
     484:	000002a8 	andeq	r0, r0, r8, lsr #5
     488:	0800382c 	stmdaeq	r0, {r2, r3, r5, fp, ip, sp}
     48c:	00000006 	andeq	r0, r0, r6
     490:	83080e41 	movwhi	r0, #36417	; 0x8e41
     494:	00018e02 	andeq	r8, r1, r2, lsl #28
     498:	00000014 	andeq	r0, r0, r4, lsl r0
     49c:	000002a8 	andeq	r0, r0, r8, lsr #5
     4a0:	08003834 	stmdaeq	r0, {r2, r4, r5, fp, ip, sp}
     4a4:	00000006 	andeq	r0, r0, r6
     4a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     4b0:	00000014 	andeq	r0, r0, r4, lsl r0
     4b4:	000002a8 	andeq	r0, r0, r8, lsr #5
     4b8:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
     4bc:	00000006 	andeq	r0, r0, r6
     4c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c8:	00000014 	andeq	r0, r0, r4, lsl r0
     4cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4d0:	08003844 	stmdaeq	r0, {r2, r6, fp, ip, sp}
     4d4:	00000006 	andeq	r0, r0, r6
     4d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4e0:	00000014 	andeq	r0, r0, r4, lsl r0
     4e4:	000002a8 	andeq	r0, r0, r8, lsr #5
     4e8:	0800384c 	stmdaeq	r0, {r2, r3, r6, fp, ip, sp}
     4ec:	00000006 	andeq	r0, r0, r6
     4f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f8:	00000014 	andeq	r0, r0, r4, lsl r0
     4fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     500:	08003854 	stmdaeq	r0, {r2, r4, r6, fp, ip, sp}
     504:	00000006 	andeq	r0, r0, r6
     508:	83080e41 	movwhi	r0, #36417	; 0x8e41
     50c:	00018e02 	andeq	r8, r1, r2, lsl #28
     510:	00000014 	andeq	r0, r0, r4, lsl r0
     514:	000002a8 	andeq	r0, r0, r8, lsr #5
     518:	0800385c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, sp}
     51c:	00000006 	andeq	r0, r0, r6
     520:	83080e41 	movwhi	r0, #36417	; 0x8e41
     524:	00018e02 	andeq	r8, r1, r2, lsl #28
     528:	00000014 	andeq	r0, r0, r4, lsl r0
     52c:	000002a8 	andeq	r0, r0, r8, lsr #5
     530:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
     534:	00000006 	andeq	r0, r0, r6
     538:	83080e41 	movwhi	r0, #36417	; 0x8e41
     53c:	00018e02 	andeq	r8, r1, r2, lsl #28
     540:	00000014 	andeq	r0, r0, r4, lsl r0
     544:	000002a8 	andeq	r0, r0, r8, lsr #5
     548:	0800386c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip, sp}
     54c:	00000006 	andeq	r0, r0, r6
     550:	83080e41 	movwhi	r0, #36417	; 0x8e41
     554:	00018e02 	andeq	r8, r1, r2, lsl #28
     558:	00000014 	andeq	r0, r0, r4, lsl r0
     55c:	000002a8 	andeq	r0, r0, r8, lsr #5
     560:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
     564:	00000006 	andeq	r0, r0, r6
     568:	83080e41 	movwhi	r0, #36417	; 0x8e41
     56c:	00018e02 	andeq	r8, r1, r2, lsl #28
     570:	00000014 	andeq	r0, r0, r4, lsl r0
     574:	000002a8 	andeq	r0, r0, r8, lsr #5
     578:	0800387c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
     57c:	00000006 	andeq	r0, r0, r6
     580:	83080e41 	movwhi	r0, #36417	; 0x8e41
     584:	00018e02 	andeq	r8, r1, r2, lsl #28
     588:	00000014 	andeq	r0, r0, r4, lsl r0
     58c:	000002a8 	andeq	r0, r0, r8, lsr #5
     590:	08003884 	stmdaeq	r0, {r2, r7, fp, ip, sp}
     594:	00000006 	andeq	r0, r0, r6
     598:	83080e41 	movwhi	r0, #36417	; 0x8e41
     59c:	00018e02 	andeq	r8, r1, r2, lsl #28
     5a0:	00000014 	andeq	r0, r0, r4, lsl r0
     5a4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5a8:	0800388c 	stmdaeq	r0, {r2, r3, r7, fp, ip, sp}
     5ac:	00000006 	andeq	r0, r0, r6
     5b0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b8:	00000014 	andeq	r0, r0, r4, lsl r0
     5bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     5c0:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
     5c4:	00000006 	andeq	r0, r0, r6
     5c8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5d0:	00000014 	andeq	r0, r0, r4, lsl r0
     5d4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5d8:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
     5dc:	00000006 	andeq	r0, r0, r6
     5e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e8:	00000014 	andeq	r0, r0, r4, lsl r0
     5ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     5f0:	080038a4 	stmdaeq	r0, {r2, r5, r7, fp, ip, sp}
     5f4:	00000032 	andeq	r0, r0, r2, lsr r0
     5f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5fc:	00018502 	andeq	r8, r1, r2, lsl #10
     600:	00000014 	andeq	r0, r0, r4, lsl r0
     604:	000002a8 	andeq	r0, r0, r8, lsr #5
     608:	080038d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip, sp}
     60c:	00000006 	andeq	r0, r0, r6
     610:	83080e41 	movwhi	r0, #36417	; 0x8e41
     614:	00018e02 	andeq	r8, r1, r2, lsl #28
     618:	00000014 	andeq	r0, r0, r4, lsl r0
     61c:	000002a8 	andeq	r0, r0, r8, lsr #5
     620:	080038e0 	stmdaeq	r0, {r5, r6, r7, fp, ip, sp}
     624:	00000006 	andeq	r0, r0, r6
     628:	83080e41 	movwhi	r0, #36417	; 0x8e41
     62c:	00018e02 	andeq	r8, r1, r2, lsl #28
     630:	00000014 	andeq	r0, r0, r4, lsl r0
     634:	000002a8 	andeq	r0, r0, r8, lsr #5
     638:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
     63c:	00000006 	andeq	r0, r0, r6
     640:	83080e41 	movwhi	r0, #36417	; 0x8e41
     644:	00018e02 	andeq	r8, r1, r2, lsl #28
     648:	00000014 	andeq	r0, r0, r4, lsl r0
     64c:	000002a8 	andeq	r0, r0, r8, lsr #5
     650:	080038f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, ip, sp}
     654:	00000006 	andeq	r0, r0, r6
     658:	83080e41 	movwhi	r0, #36417	; 0x8e41
     65c:	00018e02 	andeq	r8, r1, r2, lsl #28
     660:	00000014 	andeq	r0, r0, r4, lsl r0
     664:	000002a8 	andeq	r0, r0, r8, lsr #5
     668:	080038f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip, sp}
     66c:	00000006 	andeq	r0, r0, r6
     670:	83080e41 	movwhi	r0, #36417	; 0x8e41
     674:	00018e02 	andeq	r8, r1, r2, lsl #28
     678:	00000014 	andeq	r0, r0, r4, lsl r0
     67c:	000002a8 	andeq	r0, r0, r8, lsr #5
     680:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
     684:	00000006 	andeq	r0, r0, r6
     688:	83080e41 	movwhi	r0, #36417	; 0x8e41
     68c:	00018e02 	andeq	r8, r1, r2, lsl #28
     690:	00000014 	andeq	r0, r0, r4, lsl r0
     694:	000002a8 	andeq	r0, r0, r8, lsr #5
     698:	08003908 	stmdaeq	r0, {r3, r8, fp, ip, sp}
     69c:	00000036 	andeq	r0, r0, r6, lsr r0
     6a0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     6a4:	00018502 	andeq	r8, r1, r2, lsl #10
     6a8:	00000014 	andeq	r0, r0, r4, lsl r0
     6ac:	000002a8 	andeq	r0, r0, r8, lsr #5
     6b0:	08003940 	stmdaeq	r0, {r6, r8, fp, ip, sp}
     6b4:	00000006 	andeq	r0, r0, r6
     6b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     6c0:	00000014 	andeq	r0, r0, r4, lsl r0
     6c4:	000002a8 	andeq	r0, r0, r8, lsr #5
     6c8:	08003948 	stmdaeq	r0, {r3, r6, r8, fp, ip, sp}
     6cc:	00000006 	andeq	r0, r0, r6
     6d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d8:	00000014 	andeq	r0, r0, r4, lsl r0
     6dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     6e0:	08003950 	stmdaeq	r0, {r4, r6, r8, fp, ip, sp}
     6e4:	00000006 	andeq	r0, r0, r6
     6e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     6f0:	00000014 	andeq	r0, r0, r4, lsl r0
     6f4:	000002a8 	andeq	r0, r0, r8, lsr #5
     6f8:	08003958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp}
     6fc:	00000006 	andeq	r0, r0, r6
     700:	83080e41 	movwhi	r0, #36417	; 0x8e41
     704:	00018e02 	andeq	r8, r1, r2, lsl #28
     708:	00000014 	andeq	r0, r0, r4, lsl r0
     70c:	000002a8 	andeq	r0, r0, r8, lsr #5
     710:	08003960 	stmdaeq	r0, {r5, r6, r8, fp, ip, sp}
     714:	00000006 	andeq	r0, r0, r6
     718:	83080e41 	movwhi	r0, #36417	; 0x8e41
     71c:	00018e02 	andeq	r8, r1, r2, lsl #28
     720:	00000014 	andeq	r0, r0, r4, lsl r0
     724:	000002a8 	andeq	r0, r0, r8, lsr #5
     728:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
     72c:	00000006 	andeq	r0, r0, r6
     730:	83080e41 	movwhi	r0, #36417	; 0x8e41
     734:	00018e02 	andeq	r8, r1, r2, lsl #28
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	000002a8 	andeq	r0, r0, r8, lsr #5
     740:	08003970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, sp}
     744:	00000030 	andeq	r0, r0, r0, lsr r0
     748:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     74c:	00000001 	andeq	r0, r0, r1
     750:	00000014 	andeq	r0, r0, r4, lsl r0
     754:	000002a8 	andeq	r0, r0, r8, lsr #5
     758:	080039a0 	stmdaeq	r0, {r5, r7, r8, fp, ip, sp}
     75c:	00000006 	andeq	r0, r0, r6
     760:	83080e41 	movwhi	r0, #36417	; 0x8e41
     764:	00018e02 	andeq	r8, r1, r2, lsl #28
     768:	00000014 	andeq	r0, r0, r4, lsl r0
     76c:	000002a8 	andeq	r0, r0, r8, lsr #5
     770:	080039a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp}
     774:	00000006 	andeq	r0, r0, r6
     778:	83080e41 	movwhi	r0, #36417	; 0x8e41
     77c:	00018e02 	andeq	r8, r1, r2, lsl #28
     780:	00000014 	andeq	r0, r0, r4, lsl r0
     784:	000002a8 	andeq	r0, r0, r8, lsr #5
     788:	080039b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip, sp}
     78c:	00000006 	andeq	r0, r0, r6
     790:	83080e41 	movwhi	r0, #36417	; 0x8e41
     794:	00018e02 	andeq	r8, r1, r2, lsl #28
     798:	00000014 	andeq	r0, r0, r4, lsl r0
     79c:	000002a8 	andeq	r0, r0, r8, lsr #5
     7a0:	080039b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, sp}
     7a4:	00000006 	andeq	r0, r0, r6
     7a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     7b0:	00000014 	andeq	r0, r0, r4, lsl r0
     7b4:	000002a8 	andeq	r0, r0, r8, lsr #5
     7b8:	080039c0 	stmdaeq	r0, {r6, r7, r8, fp, ip, sp}
     7bc:	00000006 	andeq	r0, r0, r6
     7c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c8:	0000000c 	andeq	r0, r0, ip
     7cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7d0:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7d8:	00000018 	andeq	r0, r0, r8, lsl r0
     7dc:	000007c8 	andeq	r0, r0, r8, asr #15
     7e0:	080039c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, ip, sp}
     7e4:	00000048 	andeq	r0, r0, r8, asr #32
     7e8:	83100e41 	tsthi	r0, #1040	; 0x410
     7ec:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     7f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	000007c8 	andeq	r0, r0, r8, asr #15
     7fc:	08003a10 	stmdaeq	r0, {r4, r9, fp, ip, sp}
     800:	00000010 	andeq	r0, r0, r0, lsl r0
     804:	0000000c 	andeq	r0, r0, ip
     808:	000007c8 	andeq	r0, r0, r8, asr #15
     80c:	08003a20 	stmdaeq	r0, {r5, r9, fp, ip, sp}
     810:	0000000c 	andeq	r0, r0, ip
     814:	0000000c 	andeq	r0, r0, ip
     818:	000007c8 	andeq	r0, r0, r8, asr #15
     81c:	08003a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip, sp}
     820:	0000000c 	andeq	r0, r0, ip
     824:	0000000c 	andeq	r0, r0, ip
     828:	000007c8 	andeq	r0, r0, r8, asr #15
     82c:	08003a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, ip, sp}
     830:	0000000e 	andeq	r0, r0, lr
     834:	00000014 	andeq	r0, r0, r4, lsl r0
     838:	000007c8 	andeq	r0, r0, r8, asr #15
     83c:	08003a48 	stmdaeq	r0, {r3, r6, r9, fp, ip, sp}
     840:	00000048 	andeq	r0, r0, r8, asr #32
     844:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     848:	00018e02 	andeq	r8, r1, r2, lsl #28
     84c:	0000000c 	andeq	r0, r0, ip
     850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     854:	7c020001 	stcvc	0, cr0, [r2], {1}
     858:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     85c:	00000014 	andeq	r0, r0, r4, lsl r0
     860:	0000084c 	andeq	r0, r0, ip, asr #16
     864:	08003a90 	stmdaeq	r0, {r4, r7, r9, fp, ip, sp}
     868:	0000003e 	andeq	r0, r0, lr, lsr r0
     86c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     870:	00018502 	andeq	r8, r1, r2, lsl #10
     874:	0000000c 	andeq	r0, r0, ip
     878:	0000084c 	andeq	r0, r0, ip, asr #16
     87c:	08003ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip, sp}
     880:	00000026 	andeq	r0, r0, r6, lsr #32
     884:	00000018 	andeq	r0, r0, r8, lsl r0
     888:	0000084c 	andeq	r0, r0, ip, asr #16
     88c:	08003af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip, sp}
     890:	000000e4 	andeq	r0, r0, r4, ror #1
     894:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     898:	86028503 	strhi	r8, [r2], -r3, lsl #10
     89c:	00000001 	andeq	r0, r0, r1
     8a0:	00000014 	andeq	r0, r0, r4, lsl r0
     8a4:	0000084c 	andeq	r0, r0, ip, asr #16
     8a8:	08003bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}
     8ac:	00000062 	andeq	r0, r0, r2, rrx
     8b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8b4:	00018502 	andeq	r8, r1, r2, lsl #10
     8b8:	0000000c 	andeq	r0, r0, ip
     8bc:	0000084c 	andeq	r0, r0, ip, asr #16
     8c0:	08003c40 	stmdaeq	r0, {r6, sl, fp, ip, sp}
     8c4:	00000020 	andeq	r0, r0, r0, lsr #32
     8c8:	0000000c 	andeq	r0, r0, ip
     8cc:	0000084c 	andeq	r0, r0, ip, asr #16
     8d0:	08003c60 	stmdaeq	r0, {r5, r6, sl, fp, ip, sp}
     8d4:	00000022 	andeq	r0, r0, r2, lsr #32
     8d8:	0000000c 	andeq	r0, r0, ip
     8dc:	0000084c 	andeq	r0, r0, ip, asr #16
     8e0:	08003c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, sp}
     8e4:	00000018 	andeq	r0, r0, r8, lsl r0
     8e8:	0000000c 	andeq	r0, r0, ip
     8ec:	0000084c 	andeq	r0, r0, ip, asr #16
     8f0:	08003c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, sp}
     8f4:	0000004c 	andeq	r0, r0, ip, asr #32
     8f8:	00000014 	andeq	r0, r0, r4, lsl r0
     8fc:	0000084c 	andeq	r0, r0, ip, asr #16
     900:	08003ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, sp}
     904:	00000058 	andeq	r0, r0, r8, asr r0
     908:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     90c:	00018e02 	andeq	r8, r1, r2, lsl #28
     910:	0000000c 	andeq	r0, r0, ip
     914:	0000084c 	andeq	r0, r0, ip, asr #16
     918:	08003d40 	stmdaeq	r0, {r6, r8, sl, fp, ip, sp}
     91c:	00000022 	andeq	r0, r0, r2, lsr #32
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	0000084c 	andeq	r0, r0, ip, asr #16
     928:	08003d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip, sp}
     92c:	000000e2 	andeq	r0, r0, r2, ror #1
     930:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     934:	86038504 	strhi	r8, [r3], -r4, lsl #10
     938:	00018702 	andeq	r8, r1, r2, lsl #14
     93c:	0000000c 	andeq	r0, r0, ip
     940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     944:	7c020001 	stcvc	0, cr0, [r2], {1}
     948:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     94c:	00000018 	andeq	r0, r0, r8, lsl r0
     950:	0000093c 	andeq	r0, r0, ip, lsr r9
     954:	08003e48 	stmdaeq	r0, {r3, r6, r9, sl, fp, ip, sp}
     958:	000000b8 	strheq	r0, [r0], -r8
     95c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     960:	86038504 	strhi	r8, [r3], -r4, lsl #10
     964:	00018e02 	andeq	r8, r1, r2, lsl #28
     968:	0000000c 	andeq	r0, r0, ip
     96c:	0000093c 	andeq	r0, r0, ip, lsr r9
     970:	08003f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, sp}
     974:	0000003a 	andeq	r0, r0, sl, lsr r0
     978:	00000014 	andeq	r0, r0, r4, lsl r0
     97c:	0000093c 	andeq	r0, r0, ip, lsr r9
     980:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
     984:	00000042 	andeq	r0, r0, r2, asr #32
     988:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     98c:	00018502 	andeq	r8, r1, r2, lsl #10
     990:	00000024 	andeq	r0, r0, r4, lsr #32
     994:	0000093c 	andeq	r0, r0, ip, lsr r9
     998:	08003f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, ip, sp}
     99c:	00000060 	andeq	r0, r0, r0, rrx
     9a0:	80100e41 	andshi	r0, r0, r1, asr #28
     9a4:	82038104 	andhi	r8, r3, #4, 2
     9a8:	41018302 	tstmi	r1, r2, lsl #6
     9ac:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     9b0:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     9b4:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     9b8:	0000000c 	andeq	r0, r0, ip
     9bc:	0000093c 	andeq	r0, r0, ip, lsr r9
     9c0:	08003fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, ip, sp}
     9c4:	00000016 	andeq	r0, r0, r6, lsl r0
     9c8:	0000000c 	andeq	r0, r0, ip
     9cc:	0000093c 	andeq	r0, r0, ip, lsr r9
     9d0:	08003ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
     9d4:	00000018 	andeq	r0, r0, r8, lsl r0
     9d8:	0000000c 	andeq	r0, r0, ip
     9dc:	0000093c 	andeq	r0, r0, ip, lsr r9
     9e0:	08004010 	stmdaeq	r0, {r4, lr}
     9e4:	00000042 	andeq	r0, r0, r2, asr #32
     9e8:	0000000c 	andeq	r0, r0, ip
     9ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9f0:	7c020001 	stcvc	0, cr0, [r2], {1}
     9f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	000009e8 	andeq	r0, r0, r8, ror #19
     a00:	08004058 	stmdaeq	r0, {r3, r4, r6, lr}
     a04:	00000032 	andeq	r0, r0, r2, lsr r0
     a08:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     a0c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a10:	780e4101 	stmdavc	lr, {r0, r8, lr}
     a14:	00000014 	andeq	r0, r0, r4, lsl r0
     a18:	000009e8 	andeq	r0, r0, r8, ror #19
     a1c:	0800408c 	stmdaeq	r0, {r2, r3, r7, lr}
     a20:	0000001a 	andeq	r0, r0, sl, lsl r0
     a24:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a28:	00018502 	andeq	r8, r1, r2, lsl #10
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a34:	7c020001 	stcvc	0, cr0, [r2], {1}
     a38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a3c:	00000028 	andeq	r0, r0, r8, lsr #32
     a40:	00000a2c 	andeq	r0, r0, ip, lsr #20
     a44:	080040a8 	stmdaeq	r0, {r3, r5, r7, lr}
     a48:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     a4c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     a50:	86088509 	strhi	r8, [r8], -r9, lsl #10
     a54:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     a58:	8a048905 	bhi	122e74 <__RW_SIZE__+0x1228f4>
     a5c:	8e028b03 	vmlahi.f64	d8, d2, d3
     a60:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     a64:	00000002 	andeq	r0, r0, r2
     a68:	0000000c 	andeq	r0, r0, ip
     a6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a70:	7c020001 	stcvc	0, cr0, [r2], {1}
     a74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a78:	00000024 	andeq	r0, r0, r4, lsr #32
     a7c:	00000a68 	andeq	r0, r0, r8, ror #20
     a80:	08005560 	stmdaeq	r0, {r5, r6, r8, sl, ip, lr}
     a84:	0000014a 	andeq	r0, r0, sl, asr #2
     a88:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     a8c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     a90:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     a94:	8a048905 	bhi	122eb0 <__RW_SIZE__+0x122930>
     a98:	8e028b03 	vmlahi.f64	d8, d2, d3
     a9c:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     aa0:	00000028 	andeq	r0, r0, r8, lsr #32
     aa4:	00000a68 	andeq	r0, r0, r8, ror #20
     aa8:	080056ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, ip, lr}
     aac:	00000f8a 	andeq	r0, r0, sl, lsl #31
     ab0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ab4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ab8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     abc:	8a048905 	bhi	122ed8 <__RW_SIZE__+0x122958>
     ac0:	8e028b03 	vmlahi.f64	d8, d2, d3
     ac4:	900e4101 	andls	r4, lr, r1, lsl #2
     ac8:	00000001 	andeq	r0, r0, r1
     acc:	0000000c 	andeq	r0, r0, ip
     ad0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ad4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     adc:	00000014 	andeq	r0, r0, r4, lsl r0
     ae0:	00000acc 	andeq	r0, r0, ip, asr #21
     ae4:	08006638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp, lr}
     ae8:	00000052 	andeq	r0, r0, r2, asr r0
     aec:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	0000000c 	andeq	r0, r0, ip
     af8:	00000acc 	andeq	r0, r0, ip, asr #21
     afc:	0800668c 	stmdaeq	r0, {r2, r3, r7, r9, sl, sp, lr}
     b00:	0000000a 	andeq	r0, r0, sl
     b04:	0000000c 	andeq	r0, r0, ip
     b08:	00000acc 	andeq	r0, r0, ip, asr #21
     b0c:	08006698 	stmdaeq	r0, {r3, r4, r7, r9, sl, sp, lr}
     b10:	0000000c 	andeq	r0, r0, ip
     b14:	0000000c 	andeq	r0, r0, ip
     b18:	00000acc 	andeq	r0, r0, ip, asr #21
     b1c:	080066a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, sp, lr}
     b20:	00000008 	andeq	r0, r0, r8
     b24:	0000000c 	andeq	r0, r0, ip
     b28:	00000acc 	andeq	r0, r0, ip, asr #21
     b2c:	080066ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, sp, lr}
     b30:	00000004 	andeq	r0, r0, r4
     b34:	0000000c 	andeq	r0, r0, ip
     b38:	00000acc 	andeq	r0, r0, ip, asr #21
     b3c:	080066b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, sp, lr}
     b40:	00000008 	andeq	r0, r0, r8
     b44:	0000000c 	andeq	r0, r0, ip
     b48:	00000acc 	andeq	r0, r0, ip, asr #21
     b4c:	080066b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, sp, lr}
     b50:	00000012 	andeq	r0, r0, r2, lsl r0
     b54:	0000000c 	andeq	r0, r0, ip
     b58:	00000acc 	andeq	r0, r0, ip, asr #21
     b5c:	080066cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, sp, lr}
     b60:	00000008 	andeq	r0, r0, r8
     b64:	0000000c 	andeq	r0, r0, ip
     b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b6c:	7c020001 	stcvc	0, cr0, [r2], {1}
     b70:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b74:	0000000c 	andeq	r0, r0, ip
     b78:	00000b64 	andeq	r0, r0, r4, ror #22
     b7c:	080066d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, sp, lr}
     b80:	00000010 	andeq	r0, r0, r0, lsl r0
     b84:	0000000c 	andeq	r0, r0, ip
     b88:	00000b64 	andeq	r0, r0, r4, ror #22
     b8c:	080066e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, sp, lr}
     b90:	00000010 	andeq	r0, r0, r0, lsl r0
     b94:	0000000c 	andeq	r0, r0, ip
     b98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b9c:	7c020001 	stcvc	0, cr0, [r2], {1}
     ba0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ba4:	00000024 	andeq	r0, r0, r4, lsr #32
     ba8:	00000b94 	muleq	r0, r4, fp
     bac:	080066f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, sp, lr}
     bb0:	0000056e 	andeq	r0, r0, lr, ror #10
     bb4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     bb8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     bbc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     bc0:	8a048905 	bhi	122fdc <__RW_SIZE__+0x122a5c>
     bc4:	8e028b03 	vmlahi.f64	d8, d2, d3
     bc8:	300e4401 	andcc	r4, lr, r1, lsl #8
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bdc:	00000018 	andeq	r0, r0, r8, lsl r0
     be0:	00000bcc 	andeq	r0, r0, ip, asr #23
     be4:	08006c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, sp, lr}
     be8:	00000090 	muleq	r0, r0, r0
     bec:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     bf0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     bf4:	00000001 	andeq	r0, r0, r1
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c00:	7c020001 	stcvc	0, cr0, [r2], {1}
     c04:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c08:	00000018 	andeq	r0, r0, r8, lsl r0
     c0c:	00000bf8 	strdeq	r0, [r0], -r8
     c10:	08006cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr}
     c14:	000000a6 	andeq	r0, r0, r6, lsr #1
     c18:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     c1c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c20:	00018702 	andeq	r8, r1, r2, lsl #14
     c24:	0000000c 	andeq	r0, r0, ip
     c28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c2c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c34:	0000000c 	andeq	r0, r0, ip
     c38:	00000c24 	andeq	r0, r0, r4, lsr #24
     c3c:	08006d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr}
     c40:	00000002 	andeq	r0, r0, r2
     c44:	0000000c 	andeq	r0, r0, ip
     c48:	00000c24 	andeq	r0, r0, r4, lsr #24
     c4c:	08006da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, sp, lr}
     c50:	00000002 	andeq	r0, r0, r2
     c54:	0000000c 	andeq	r0, r0, ip
     c58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c5c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c60:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c64:	00000018 	andeq	r0, r0, r8, lsl r0
     c68:	00000c54 	andeq	r0, r0, r4, asr ip
     c6c:	08006da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, sp, lr}
     c70:	0000006c 	andeq	r0, r0, ip, rrx
     c74:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     c78:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     c80:	00000018 	andeq	r0, r0, r8, lsl r0
     c84:	00000c54 	andeq	r0, r0, r4, asr ip
     c88:	08006e10 	stmdaeq	r0, {r4, r9, sl, fp, sp, lr}
     c8c:	00000036 	andeq	r0, r0, r6, lsr r0
     c90:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     c94:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     c98:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     c9c:	00000024 	andeq	r0, r0, r4, lsr #32
     ca0:	00000c54 	andeq	r0, r0, r4, asr ip
     ca4:	08006e48 	stmdaeq	r0, {r3, r6, r9, sl, fp, sp, lr}
     ca8:	0000008c 	andeq	r0, r0, ip, lsl #1
     cac:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     cb0:	86078508 	strhi	r8, [r7], -r8, lsl #10
     cb4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     cb8:	8a038904 	bhi	e30d0 <__RW_SIZE__+0xe2b50>
     cbc:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     cc0:	0000280e 	andeq	r2, r0, lr, lsl #16
     cc4:	00000020 	andeq	r0, r0, r0, lsr #32
     cc8:	00000c54 	andeq	r0, r0, r4, asr ip
     ccc:	08006ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, sp, lr}
     cd0:	00000098 	muleq	r0, r8, r0
     cd4:	83200e42 	teqhi	r0, #1056	; 0x420
     cd8:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     cdc:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     ce0:	89038804 	stmdbhi	r3, {r2, fp, pc}
     ce4:	00018e02 	andeq	r8, r1, r2, lsl #28
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c54 	andeq	r0, r0, r4, asr ip
     cf0:	08006f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     cf4:	0000003c 	andeq	r0, r0, ip, lsr r0
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c54 	andeq	r0, r0, r4, asr ip
     d00:	08006fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr}
     d04:	00000056 	andeq	r0, r0, r6, asr r0
     d08:	00000014 	andeq	r0, r0, r4, lsl r0
     d0c:	00000c54 	andeq	r0, r0, r4, asr ip
     d10:	08007000 	stmdaeq	r0, {ip, sp, lr}
     d14:	00000012 	andeq	r0, r0, r2, lsl r0
     d18:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     d1c:	00018e02 	andeq	r8, r1, r2, lsl #28
     d20:	00000024 	andeq	r0, r0, r4, lsr #32
     d24:	00000c54 	andeq	r0, r0, r4, asr ip
     d28:	08007014 	stmdaeq	r0, {r2, r4, ip, sp, lr}
     d2c:	00000140 	andeq	r0, r0, r0, asr #2
     d30:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d34:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d38:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d3c:	8a048905 	bhi	123158 <__RW_SIZE__+0x122bd8>
     d40:	8e028b03 	vmlahi.f64	d8, d2, d3
     d44:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     d48:	00000020 	andeq	r0, r0, r0, lsr #32
     d4c:	00000c54 	andeq	r0, r0, r4, asr ip
     d50:	08007154 	stmdaeq	r0, {r2, r4, r6, r8, ip, sp, lr}
     d54:	000000b8 	strheq	r0, [r0], -r8
     d58:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     d5c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     d60:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     d64:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     d68:	280e4201 	stmdacs	lr, {r0, r9, lr}
     d6c:	00000024 	andeq	r0, r0, r4, lsr #32
     d70:	00000c54 	andeq	r0, r0, r4, asr ip
     d74:	0800720c 	stmdaeq	r0, {r2, r3, r9, ip, sp, lr}
     d78:	000000b6 	strheq	r0, [r0], -r6
     d7c:	83280e42 	teqhi	r8, #1056	; 0x420
     d80:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     d84:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     d88:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     d8c:	8b038a04 	blhi	e35a4 <__RW_SIZE__+0xe3024>
     d90:	00018e02 	andeq	r8, r1, r2, lsl #28
     d94:	00000014 	andeq	r0, r0, r4, lsl r0
     d98:	00000c54 	andeq	r0, r0, r4, asr ip
     d9c:	080072c4 	stmdaeq	r0, {r2, r6, r7, r9, ip, sp, lr}
     da0:	00000042 	andeq	r0, r0, r2, asr #32
     da4:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     da8:	00000001 	andeq	r0, r0, r1
     dac:	00000024 	andeq	r0, r0, r4, lsr #32
     db0:	00000c54 	andeq	r0, r0, r4, asr ip
     db4:	08007308 	stmdaeq	r0, {r3, r8, r9, ip, sp, lr}
     db8:	000000ea 	andeq	r0, r0, sl, ror #1
     dbc:	83280e42 	teqhi	r8, #1056	; 0x420
     dc0:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     dc4:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     dc8:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     dcc:	8b038a04 	blhi	e35e4 <__RW_SIZE__+0xe3064>
     dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000c54 	andeq	r0, r0, r4, asr ip
     ddc:	080073f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip, sp, lr}
     de0:	00000042 	andeq	r0, r0, r2, asr #32
     de4:	0000001c 	andeq	r0, r0, ip, lsl r0
     de8:	00000c54 	andeq	r0, r0, r4, asr ip
     dec:	08007438 	stmdaeq	r0, {r3, r4, r5, sl, ip, sp, lr}
     df0:	000000ac 	andeq	r0, r0, ip, lsr #1
     df4:	83180e41 	tsthi	r8, #1040	; 0x410
     df8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     dfc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     e00:	00018e02 	andeq	r8, r1, r2, lsl #28
     e04:	00000020 	andeq	r0, r0, r0, lsr #32
     e08:	00000c54 	andeq	r0, r0, r4, asr ip
     e0c:	080074e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip, sp, lr}
     e10:	000000ba 	strheq	r0, [r0], -sl
     e14:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     e18:	86058506 	strhi	r8, [r5], -r6, lsl #10
     e1c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     e20:	41018e02 	tstmi	r1, r2, lsl #28
     e24:	0000200e 	andeq	r2, r0, lr
     e28:	00000020 	andeq	r0, r0, r0, lsr #32
     e2c:	00000c54 	andeq	r0, r0, r4, asr ip
     e30:	080075a0 	stmdaeq	r0, {r5, r7, r8, sl, ip, sp, lr}
     e34:	0000005e 	andeq	r0, r0, lr, asr r0
     e38:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     e3c:	86068507 	strhi	r8, [r6], -r7, lsl #10
     e40:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     e44:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     e48:	280e4101 	stmdacs	lr, {r0, r8, lr}
     e4c:	00000014 	andeq	r0, r0, r4, lsl r0
     e50:	00000c54 	andeq	r0, r0, r4, asr ip
     e54:	08007600 	stmdaeq	r0, {r9, sl, ip, sp, lr}
     e58:	00000034 	andeq	r0, r0, r4, lsr r0
     e5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     e60:	00018e02 	andeq	r8, r1, r2, lsl #28
     e64:	00000018 	andeq	r0, r0, r8, lsl r0
     e68:	00000c54 	andeq	r0, r0, r4, asr ip
     e6c:	08007634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip, sp, lr}
     e70:	00000046 	andeq	r0, r0, r6, asr #32
     e74:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     e78:	86028503 	strhi	r8, [r2], -r3, lsl #10
     e7c:	00000001 	andeq	r0, r0, r1
     e80:	00000014 	andeq	r0, r0, r4, lsl r0
     e84:	00000c54 	andeq	r0, r0, r4, asr ip
     e88:	0800767c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip, sp, lr}
     e8c:	0000005e 	andeq	r0, r0, lr, asr r0
     e90:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     e94:	00000001 	andeq	r0, r0, r1
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ea0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ea4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000e98 	muleq	r0, r8, lr
     eb0:	080076dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip, sp, lr}
     eb4:	00000050 	andeq	r0, r0, r0, asr r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ec0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ec4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ec8:	00000018 	andeq	r0, r0, r8, lsl r0
     ecc:	00000eb8 			; <UNDEFINED> instruction: 0x00000eb8
     ed0:	0800772c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip, sp, lr}
     ed4:	00000026 	andeq	r0, r0, r6, lsr #32
     ed8:	83100e41 	tsthi	r0, #1040	; 0x410
     edc:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     ee0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ee4:	0000000c 	andeq	r0, r0, ip
     ee8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eec:	7c020001 	stcvc	0, cr0, [r2], {1}
     ef0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ef4:	0000000c 	andeq	r0, r0, ip
     ef8:	00000ee4 	andeq	r0, r0, r4, ror #29
     efc:	08007990 	stmdaeq	r0, {r4, r7, r8, fp, ip, sp, lr}
     f00:	0000005e 	andeq	r0, r0, lr, asr r0
     f04:	0000000c 	andeq	r0, r0, ip
     f08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f0c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f14:	00000024 	andeq	r0, r0, r4, lsr #32
     f18:	00000f04 	andeq	r0, r0, r4, lsl #30
     f1c:	080079f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, sp, lr}
     f20:	00000104 	andeq	r0, r0, r4, lsl #2
     f24:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f28:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f2c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f30:	8a048905 	bhi	12334c <__RW_SIZE__+0x122dcc>
     f34:	8e028b03 	vmlahi.f64	d8, d2, d3
     f38:	300e4301 	andcc	r4, lr, r1, lsl #6
     f3c:	00000028 	andeq	r0, r0, r8, lsr #32
     f40:	00000f04 	andeq	r0, r0, r4, lsl #30
     f44:	08007af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, ip, sp, lr}
     f48:	00000adc 	ldrdeq	r0, [r0], -ip
     f4c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f50:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f54:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f58:	8a048905 	bhi	123374 <__RW_SIZE__+0x122df4>
     f5c:	8e028b03 	vmlahi.f64	d8, d2, d3
     f60:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
     f64:	00000001 	andeq	r0, r0, r1
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f70:	7c020001 	stcvc	0, cr0, [r2], {1}
     f74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f78:	00000014 	andeq	r0, r0, r4, lsl r0
     f7c:	00000f68 	andeq	r0, r0, r8, ror #30
     f80:	080085d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, pc}
     f84:	00000062 	andeq	r0, r0, r2, rrx
     f88:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     f8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     f90:	0000000c 	andeq	r0, r0, ip
     f94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f98:	7c020001 	stcvc	0, cr0, [r2], {1}
     f9c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fa0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fa4:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
     fa8:	08008634 	stmdaeq	r0, {r2, r4, r5, r9, sl, pc}
     fac:	000000a2 	andeq	r0, r0, r2, lsr #1
     fb0:	83180e41 	tsthi	r8, #1040	; 0x410
     fb4:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     fb8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     fbc:	00018e02 	andeq	r8, r1, r2, lsl #28
     fc0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fc4:	00000f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
     fc8:	080086d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, pc}
     fcc:	00000198 	muleq	r0, r8, r1
     fd0:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     fd4:	86058506 	strhi	r8, [r5], -r6, lsl #10
     fd8:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     fdc:	00018e02 	andeq	r8, r1, r2, lsl #28
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fe8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ff0:	00000018 	andeq	r0, r0, r8, lsl r0
     ff4:	00000fe0 	andeq	r0, r0, r0, ror #31
     ff8:	08008870 	stmdaeq	r0, {r4, r5, r6, fp, pc}
     ffc:	000000ce 	andeq	r0, r0, lr, asr #1
    1000:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1004:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1008:	00018702 	andeq	r8, r1, r2, lsl #14
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1014:	7c020001 	stcvc	0, cr0, [r2], {1}
    1018:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    101c:	00000018 	andeq	r0, r0, r8, lsl r0
    1020:	0000100c 	andeq	r1, r0, ip
    1024:	08008940 	stmdaeq	r0, {r6, r8, fp, pc}
    1028:	0000009e 	muleq	r0, lr, r0
    102c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1030:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1034:	00018702 	andeq	r8, r1, r2, lsl #14
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1040:	7c020001 	stcvc	0, cr0, [r2], {1}
    1044:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1048:	00000024 	andeq	r0, r0, r4, lsr #32
    104c:	00001038 	andeq	r1, r0, r8, lsr r0
    1050:	080089e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, pc}
    1054:	000003ea 	andeq	r0, r0, sl, ror #7
    1058:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    105c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1060:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1064:	8a048905 	bhi	123480 <__RW_SIZE__+0x122f00>
    1068:	8e028b03 	vmlahi.f64	d8, d2, d3
    106c:	300e4201 	andcc	r4, lr, r1, lsl #4
    1070:	0000000c 	andeq	r0, r0, ip
    1074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1078:	7c020001 	stcvc	0, cr0, [r2], {1}
    107c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1080:	00000018 	andeq	r0, r0, r8, lsl r0
    1084:	00001070 	andeq	r1, r0, r0, ror r0
    1088:	08008dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, pc}
    108c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1090:	83100e41 	tsthi	r0, #1040	; 0x410
    1094:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    1098:	00018e02 	andeq	r8, r1, r2, lsl #28
    109c:	00000018 	andeq	r0, r0, r8, lsl r0
    10a0:	00001070 	andeq	r1, r0, r0, ror r0
    10a4:	08008de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, pc}
    10a8:	000000d6 	ldrdeq	r0, [r0], -r6
    10ac:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    10b0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    10b4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10c0:	7c010001 	stcvc	0, cr0, [r1], {1}
    10c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	000010b8 	strheq	r1, [r0], -r8
    10d0:	08008ec1 	stmdaeq	r0, {r0, r6, r7, r9, sl, fp, pc}
    10d4:	0000025c 	andeq	r0, r0, ip, asr r2
    10d8:	0000000c 	andeq	r0, r0, ip
    10dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10e0:	7c010001 	stcvc	0, cr0, [r1], {1}
    10e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10e8:	00000014 	andeq	r0, r0, r4, lsl r0
    10ec:	000010d8 	ldrdeq	r1, [r0], -r8
    10f0:	08009a71 	stmdaeq	r0, {r0, r4, r5, r6, r9, fp, ip, pc}
    10f4:	0000002c 	andeq	r0, r0, ip, lsr #32
    10f8:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    10fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1108:	7c020001 	stcvc	0, cr0, [r2], {1}
    110c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1110:	00000020 	andeq	r0, r0, r0, lsr #32
    1114:	00001100 	andeq	r1, r0, r0, lsl #2
    1118:	08009a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, pc}
    111c:	00000030 	andeq	r0, r0, r0, lsr r0
    1120:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1124:	86078508 	strhi	r8, [r7], -r8, lsl #10
    1128:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    112c:	8a038904 	bhi	e3544 <__RW_SIZE__+0xe2fc4>
    1130:	00018e02 	andeq	r8, r1, r2, lsl #28
    1134:	00000020 	andeq	r0, r0, r0, lsr #32
    1138:	00001100 	andeq	r1, r0, r0, lsl #2
    113c:	08009acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, pc}
    1140:	00000030 	andeq	r0, r0, r0, lsr r0
    1144:	83200e42 	teqhi	r0, #1056	; 0x420
    1148:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    114c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1150:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1154:	00018e02 	andeq	r8, r1, r2, lsl #28
    1158:	0000000c 	andeq	r0, r0, ip
    115c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1160:	7c020001 	stcvc	0, cr0, [r2], {1}
    1164:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1168:	00000024 	andeq	r0, r0, r4, lsr #32
    116c:	00001158 	andeq	r1, r0, r8, asr r1
    1170:	08009afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, pc}
    1174:	00000352 	andeq	r0, r0, r2, asr r3
    1178:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    117c:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1180:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1184:	8a048905 	bhi	1235a0 <__RW_SIZE__+0x123020>
    1188:	8e028b03 	vmlahi.f64	d8, d2, d3
    118c:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    1190:	0000000c 	andeq	r0, r0, ip
    1194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1198:	7c020001 	stcvc	0, cr0, [r2], {1}
    119c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11a0:	00000024 	andeq	r0, r0, r4, lsr #32
    11a4:	00001190 	muleq	r0, r0, r1
    11a8:	08009e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, ip, pc}
    11ac:	00000300 	andeq	r0, r0, r0, lsl #6
    11b0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11b4:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11b8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11bc:	8a048905 	bhi	1235d8 <__RW_SIZE__+0x123058>
    11c0:	8e028b03 	vmlahi.f64	d8, d2, d3
    11c4:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  10:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	54000000 	strpl	r0, [r0], #-0
  20:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  24:	02080032 	andeq	r0, r8, #50	; 0x32
  28:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
  2c:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  30:	01080032 	tsteq	r8, r2, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	32640000 	rsbcc	r0, r4, #0
  40:	32680800 	rsbcc	r0, r8, #0, 16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	32689f30 	rsbcc	r9, r8, #48, 30	; 0xc0
  4c:	326a0800 	rsbcc	r0, sl, #0, 16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00327400 	eorseq	r7, r2, r0, lsl #8
  60:	00327808 	eorseq	r7, r2, r8, lsl #16
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0032789f 	mlaseq	r2, pc, r8, r7	; <UNPREDICTABLE>
  6c:	00327a08 	eorseq	r7, r2, r8, lsl #20
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
  80:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  8c:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	94000000 	strls	r0, [r0], #-0
  9c:	98080032 	stmdals	r8, {r1, r4, r5}
  a0:	02080032 	andeq	r0, r8, #50	; 0x32
  a4:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
  a8:	9a080032 	bls	200178 <__RW_SIZE__+0x1ffbf8>
  ac:	01080032 	tsteq	r8, r2, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	32a40000 	adccc	r0, r4, #0
  bc:	32a60800 	adccc	r0, r6, #0, 16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0032a650 	eorseq	sl, r2, r0, asr r6
  c8:	0032a808 	eorseq	sl, r2, r8, lsl #16
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a4000000 	strge	r0, [r0], #-0
  dc:	a6080032 			; <UNDEFINED> instruction: 0xa6080032
  e0:	02080032 	andeq	r0, r8, #50	; 0x32
  e4:	a69f3000 	ldrge	r3, [pc], r0
  e8:	a8080032 	stmdage	r8, {r1, r4, r5}
  ec:	01080032 	tsteq	r8, r2, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	32a80000 	adccc	r0, r8, #0
  fc:	32aa0800 	adccc	r0, sl, #0, 16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0032aa50 	eorseq	sl, r2, r0, asr sl
 108:	0032ac08 	eorseq	sl, r2, r8, lsl #24
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 11c:	aa080032 	bge	2001ec <__RW_SIZE__+0x1ffc6c>
 120:	02080032 	andeq	r0, r8, #50	; 0x32
 124:	aa9f3000 	bge	fe7cc12c <MSP_BASE+0xde7c712c>
 128:	ac080032 	stcge	0, cr0, [r8], {50}	; 0x32
 12c:	01080032 	tsteq	r8, r2, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	32ac0000 	adccc	r0, ip, #0
 13c:	32ae0800 	adccc	r0, lr, #0, 16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0032ae50 	eorseq	sl, r2, r0, asr lr
 148:	0032b008 	eorseq	fp, r2, r8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	ac000000 	stcge	0, cr0, [r0], {-0}
 15c:	ae080032 	mcrge	0, 0, r0, cr8, cr2, {1}
 160:	02080032 	andeq	r0, r8, #50	; 0x32
 164:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
 168:	b0080032 	andlt	r0, r8, r2, lsr r0
 16c:	01080032 	tsteq	r8, r2, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	32b00000 	adcscc	r0, r0, #0
 17c:	32b40800 	adcscc	r0, r4, #0, 16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0032b450 	eorseq	fp, r2, r0, asr r4
 188:	0032b608 	eorseq	fp, r2, r8, lsl #12
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	b0000000 	andlt	r0, r0, r0
 19c:	b4080032 	strlt	r0, [r8], #-50	; 0xffffffce
 1a0:	02080032 	andeq	r0, r8, #50	; 0x32
 1a4:	b49f3000 	ldrlt	r3, [pc], #0	; 1ac <__ZI_SIZE__+0x150>
 1a8:	b6080032 			; <UNDEFINED> instruction: 0xb6080032
 1ac:	01080032 	tsteq	r8, r2, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	32b80000 	adcscc	r0, r8, #0
 1bc:	32bc0800 	adcscc	r0, ip, #0, 16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0032bc50 	eorseq	fp, r2, r0, asr ip
 1c8:	0032c008 	eorseq	ip, r2, r8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 1dc:	bc080032 	stclt	0, cr0, [r8], {50}	; 0x32
 1e0:	02080032 	andeq	r0, r8, #50	; 0x32
 1e4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
 1e8:	c0080032 	andgt	r0, r8, r2, lsr r0
 1ec:	01080032 	tsteq	r8, r2, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	32c00000 	sbccc	r0, r0, #0
 1fc:	32c40800 	sbccc	r0, r4, #0, 16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0032c450 	eorseq	ip, r2, r0, asr r4
 208:	0032c808 	eorseq	ip, r2, r8, lsl #16
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	c0000000 	andgt	r0, r0, r0
 21c:	c4080032 	strgt	r0, [r8], #-50	; 0xffffffce
 220:	02080032 	andeq	r0, r8, #50	; 0x32
 224:	c49f3000 	ldrgt	r3, [pc], #0	; 22c <__ZI_SIZE__+0x1d0>
 228:	c8080032 	stmdagt	r8, {r1, r4, r5}
 22c:	01080032 	tsteq	r8, r2, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	32c80000 	sbccc	r0, r8, #0
 23c:	32cc0800 	sbccc	r0, ip, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	0032cc50 	eorseq	ip, r2, r0, asr ip
 248:	0032ce08 	eorseq	ip, r2, r8, lsl #28
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 25c:	cc080032 	stcgt	0, cr0, [r8], {50}	; 0x32
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
 268:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32d00000 	sbcscc	r0, r0, #0
 27c:	32d60800 	sbcscc	r0, r6, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	0032d650 	eorseq	sp, r2, r0, asr r6
 288:	0032d808 	eorseq	sp, r2, r8, lsl #16
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	d0000000 	andle	r0, r0, r0
 29c:	d6080032 			; <UNDEFINED> instruction: 0xd6080032
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	d69f3000 	ldrle	r3, [pc], r0
 2a8:	d8080032 	stmdale	r8, {r1, r4, r5}
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	32d80000 	sbcscc	r0, r8, #0
 2bc:	32de0800 	sbcscc	r0, lr, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	0032de50 	eorseq	sp, r2, r0, asr lr
 2c8:	0032e008 	eorseq	lr, r2, r8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 2dc:	de080032 	mcrle	0, 0, r0, cr8, cr2, {1}
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 2e8:	e0080032 	and	r0, r8, r2, lsr r0
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32e00000 	rsccc	r0, r0, #0
 2fc:	32e40800 	rsccc	r0, r4, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	0032e450 	eorseq	lr, r2, r0, asr r4
 308:	0032e608 	eorseq	lr, r2, r8, lsl #12
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	e0000000 	and	r0, r0, r0
 31c:	e4080032 	str	r0, [r8], #-50	; 0xffffffce
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	e49f3000 	ldr	r3, [pc], #0	; 32c <__ZI_SIZE__+0x2d0>
 328:	e6080032 			; <UNDEFINED> instruction: 0xe6080032
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
 334:	00000000 	andeq	r0, r0, r0
 338:	00b40000 	adcseq	r0, r4, r0
 33c:	01380000 	teqeq	r8, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	00013850 	andeq	r3, r1, r0, asr r8
 348:	00015800 	andeq	r5, r1, r0, lsl #16
 34c:	f3000400 	vshl.u8	d0, d0, d0
 350:	009f5001 	addseq	r5, pc, r1
 354:	00000000 	andeq	r0, r0, r0
 358:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 35c:	e6000000 	str	r0, [r0], -r0
 360:	02000000 	andeq	r0, r0, #0
 364:	009f4700 	addseq	r4, pc, r0, lsl #14
 368:	00000000 	andeq	r0, r0, r0
 36c:	30000000 	andcc	r0, r0, r0
 370:	3c000000 	stccc	0, cr0, [r0], {-0}
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	003c5000 	eorseq	r5, ip, r0
 37c:	00400000 	subeq	r0, r0, r0
 380:	00040000 	andeq	r0, r4, r0
 384:	9f200070 	svcls	0x00200070
 388:	00000040 	andeq	r0, r0, r0, asr #32
 38c:	0000004c 	andeq	r0, r0, ip, asr #32
 390:	01f30004 	mvnseq	r0, r4
 394:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 3a0:	007a0000 	rsbseq	r0, sl, r0
 3a4:	00020000 	andeq	r0, r2, r0
 3a8:	00d29f31 	sbcseq	r9, r2, r1, lsr pc
 3ac:	00d50000 	sbcseq	r0, r5, r0
 3b0:	00010000 	andeq	r0, r1, r0
 3b4:	0000d550 	andeq	sp, r0, r0, asr r5
 3b8:	0000dc00 	andeq	sp, r0, r0, lsl #24
 3bc:	91000200 	mrsls	r0, R8_usr
 3c0:	00000054 	andeq	r0, r0, r4, asr r0
	...
 3cc:	00001400 	andeq	r1, r0, r0, lsl #8
 3d0:	50000100 	andpl	r0, r0, r0, lsl #2
 3d4:	00000014 	andeq	r0, r0, r4, lsl r0
 3d8:	0000001a 	andeq	r0, r0, sl, lsl r0
 3dc:	1a520001 	bne	14803e8 <__RW_SIZE__+0x147fe68>
 3e0:	1c000000 	stcne	0, cr0, [r0], {-0}
 3e4:	03000000 	movweq	r0, #0
 3e8:	9f797200 	svcls	0x00797200
 3ec:	0000001c 	andeq	r0, r0, ip, lsl r0
 3f0:	00000032 	andeq	r0, r0, r2, lsr r0
 3f4:	01f30004 	mvnseq	r0, r4
 3f8:	00329f50 	eorseq	r9, r2, r0, asr pc
 3fc:	003c0000 	eorseq	r0, ip, r0
 400:	00010000 	andeq	r0, r1, r0
 404:	00003c50 	andeq	r3, r0, r0, asr ip
 408:	00004400 	andeq	r4, r0, r0, lsl #8
 40c:	52000100 	andpl	r0, r0, #0, 2
	...
 418:	00000018 	andeq	r0, r0, r8, lsl r0
 41c:	0000002c 	andeq	r0, r0, ip, lsr #32
 420:	00500001 	subseq	r0, r0, r1
 424:	00000000 	andeq	r0, r0, r0
 428:	20000000 	andcs	r0, r0, r0
 42c:	32000000 	andcc	r0, r0, #0
 430:	01000000 	mrseq	r0, (UNDEF: 0)
 434:	00005200 	andeq	r5, r0, r0, lsl #4
	...
 440:	000e0000 	andeq	r0, lr, r0
 444:	00010000 	andeq	r0, r1, r0
 448:	00000e50 	andeq	r0, r0, r0, asr lr
 44c:	00003400 	andeq	r3, r0, r0, lsl #8
 450:	56000100 	strpl	r0, [r0], -r0, lsl #2
 454:	00000034 	andeq	r0, r0, r4, lsr r0
 458:	00000038 	andeq	r0, r0, r8, lsr r0
 45c:	01f30004 	mvnseq	r0, r4
 460:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 46c:	000e0000 	andeq	r0, lr, r0
 470:	00010000 	andeq	r0, r1, r0
 474:	00000e51 	andeq	r0, r0, r1, asr lr
 478:	00003400 	andeq	r3, r0, r0, lsl #8
 47c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 480:	00000034 	andeq	r0, r0, r4, lsr r0
 484:	00000038 	andeq	r0, r0, r8, lsr r0
 488:	01f30004 	mvnseq	r0, r4
 48c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 498:	000e0000 	andeq	r0, lr, r0
 49c:	00020000 	andeq	r0, r2, r0
 4a0:	000e9f30 	andeq	r9, lr, r0, lsr pc
 4a4:	00260000 	eoreq	r0, r6, r0
 4a8:	00010000 	andeq	r0, r1, r0
 4ac:	00002654 	andeq	r2, r0, r4, asr r6
 4b0:	00002900 	andeq	r2, r0, r0, lsl #18
 4b4:	52000100 	andpl	r0, r0, #0, 2
 4b8:	00000029 	andeq	r0, r0, r9, lsr #32
 4bc:	0000002a 	andeq	r0, r0, sl, lsr #32
 4c0:	7f740003 	svcvc	0x00740003
 4c4:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 4c8:	00003400 	andeq	r3, r0, r0, lsl #8
 4cc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 4d0:	00000034 	andeq	r0, r0, r4, lsr r0
 4d4:	00000038 	andeq	r0, r0, r8, lsr r0
 4d8:	00530001 	subseq	r0, r3, r1
 4dc:	00000000 	andeq	r0, r0, r0
 4e0:	7c000000 	stcvc	0, cr0, [r0], {-0}
 4e4:	82000000 	andhi	r0, r0, #0
 4e8:	01000000 	mrseq	r0, (UNDEF: 0)
 4ec:	00825000 	addeq	r5, r2, r0
 4f0:	00fe0000 	rscseq	r0, lr, r0
 4f4:	00010000 	andeq	r0, r1, r0
 4f8:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 4fc:	00016e00 	andeq	r6, r1, r0, lsl #28
 500:	f3000400 	vshl.u8	d0, d0, d0
 504:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 508:	a6000001 	strge	r0, [r0], -r1
 50c:	01000001 	tsteq	r0, r1
 510:	00005400 	andeq	r5, r0, r0, lsl #8
 514:	00000000 	andeq	r0, r0, r0
 518:	007c0000 	rsbseq	r0, ip, r0
 51c:	008f0000 	addeq	r0, pc, r0
 520:	00010000 	andeq	r0, r1, r0
 524:	00008f51 	andeq	r8, r0, r1, asr pc
 528:	0001a600 	andeq	sl, r1, r0, lsl #12
 52c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 538:	0000007c 	andeq	r0, r0, ip, ror r0
 53c:	0000008f 	andeq	r0, r0, pc, lsl #1
 540:	8f520001 	svchi	0x00520001
 544:	a6000000 	strge	r0, [r0], -r0
 548:	01000001 	tsteq	r0, r1
 54c:	00005600 	andeq	r5, r0, r0, lsl #12
 550:	00000000 	andeq	r0, r0, r0
 554:	00900000 	addseq	r0, r0, r0
 558:	00fe0000 	rscseq	r0, lr, r0
 55c:	00010000 	andeq	r0, r1, r0
 560:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 564:	00016e00 	andeq	r6, r1, r0, lsl #28
 568:	f3000400 	vshl.u8	d0, d0, d0
 56c:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 570:	a6000001 	strge	r0, [r0], -r1
 574:	01000001 	tsteq	r0, r1
 578:	00005400 	andeq	r5, r0, r0, lsl #8
 57c:	00000000 	andeq	r0, r0, r0
 580:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 584:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 588:	00010000 	andeq	r0, r1, r0
 58c:	0001ac50 	andeq	sl, r1, r0, asr ip
 590:	0001b800 	andeq	fp, r1, r0, lsl #16
 594:	f3000400 	vshl.u8	d0, d0, d0
 598:	009f5001 	addseq	r5, pc, r1
 59c:	00000000 	andeq	r0, r0, r0
 5a0:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 5a4:	b5000001 	strlt	r0, [r0, #-1]
 5a8:	01000001 	tsteq	r0, r1
 5ac:	01b55100 			; <UNDEFINED> instruction: 0x01b55100
 5b0:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 5b4:	00040000 	andeq	r0, r4, r0
 5b8:	9f5101f3 	svcls	0x005101f3
	...
 5c4:	000001a8 	andeq	r0, r0, r8, lsr #3
 5c8:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 5cc:	b5520001 	ldrblt	r0, [r2, #-1]
 5d0:	b8000001 	stmdalt	r0, {r0}
 5d4:	04000001 	streq	r0, [r0], #-1
 5d8:	5201f300 	andpl	pc, r1, #0, 6
 5dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	0001b800 	andeq	fp, r1, r0, lsl #16
 5e8:	0001bc00 	andeq	fp, r1, r0, lsl #24
 5ec:	50000100 	andpl	r0, r0, r0, lsl #2
 5f0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 5f4:	000001c8 	andeq	r0, r0, r8, asr #3
 5f8:	01f30004 	mvnseq	r0, r4
 5fc:	00009f50 	andeq	r9, r0, r0, asr pc
 600:	00000000 	andeq	r0, r0, r0
 604:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 608:	01c50000 	biceq	r0, r5, r0
 60c:	00010000 	andeq	r0, r1, r0
 610:	0001c551 	andeq	ip, r1, r1, asr r5
 614:	0001c800 	andeq	ip, r1, r0, lsl #16
 618:	f3000400 	vshl.u8	d0, d0, d0
 61c:	009f5101 	addseq	r5, pc, r1, lsl #2
 620:	00000000 	andeq	r0, r0, r0
 624:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 628:	c5000001 	strgt	r0, [r0, #-1]
 62c:	01000001 	tsteq	r0, r1
 630:	01c55200 	biceq	r5, r5, r0, lsl #4
 634:	01c80000 	biceq	r0, r8, r0
 638:	00040000 	andeq	r0, r4, r0
 63c:	9f5201f3 	svcls	0x005201f3
	...
 648:	000001c8 	andeq	r0, r0, r8, asr #3
 64c:	000001cc 	andeq	r0, r0, ip, asr #3
 650:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 654:	d8000001 	stmdale	r0, {r0}
 658:	04000001 	streq	r0, [r0], #-1
 65c:	5001f300 	andpl	pc, r1, r0, lsl #6
 660:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 664:	00000000 	andeq	r0, r0, r0
 668:	0001c800 	andeq	ip, r1, r0, lsl #16
 66c:	0001d500 	andeq	sp, r1, r0, lsl #10
 670:	51000100 	mrspl	r0, (UNDEF: 16)
 674:	000001d5 	ldrdeq	r0, [r0], -r5
 678:	000001d8 	ldrdeq	r0, [r0], -r8
 67c:	01f30004 	mvnseq	r0, r4
 680:	00009f51 	andeq	r9, r0, r1, asr pc
 684:	00000000 	andeq	r0, r0, r0
 688:	01c80000 	biceq	r0, r8, r0
 68c:	01d50000 	bicseq	r0, r5, r0
 690:	00010000 	andeq	r0, r1, r0
 694:	0001d552 	andeq	sp, r1, r2, asr r5
 698:	0001d800 	andeq	sp, r1, r0, lsl #16
 69c:	f3000400 	vshl.u8	d0, d0, d0
 6a0:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
 6ac:	11000000 	mrsne	r0, (UNDEF: 0)
 6b0:	01000000 	mrseq	r0, (UNDEF: 0)
 6b4:	00115000 	andseq	r5, r1, r0
 6b8:	00480000 	subeq	r0, r8, r0
 6bc:	00040000 	andeq	r0, r4, r0
 6c0:	9f5001f3 	svcls	0x005001f3
	...
 6cc:	00000080 	andeq	r0, r0, r0, lsl #1
 6d0:	00000091 	muleq	r0, r1, r0
 6d4:	91500001 	cmpls	r0, r1
 6d8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 6dc:	04000000 	streq	r0, [r0], #-0
 6e0:	5001f300 	andpl	pc, r1, r0, lsl #6
 6e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00006800 	andeq	r6, r0, r0, lsl #16
 6f0:	00009600 	andeq	r9, r0, r0, lsl #12
 6f4:	50000100 	andpl	r0, r0, r0, lsl #2
 6f8:	00000096 	muleq	r0, r6, r0
 6fc:	0000014c 	andeq	r0, r0, ip, asr #2
 700:	01f30004 	mvnseq	r0, r4
 704:	00009f50 	andeq	r9, r0, r0, asr pc
 708:	00000000 	andeq	r0, r0, r0
 70c:	00b60000 	adcseq	r0, r6, r0
 710:	00bc0000 	adcseq	r0, ip, r0
 714:	00020000 	andeq	r0, r2, r0
 718:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
 71c:	00e80000 	rsceq	r0, r8, r0
 720:	00010000 	andeq	r0, r1, r0
 724:	00000051 	andeq	r0, r0, r1, asr r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00014c00 	andeq	r4, r1, r0, lsl #24
 730:	00015200 	andeq	r5, r1, r0, lsl #4
 734:	50000100 	andpl	r0, r0, r0, lsl #2
 738:	00000152 	andeq	r0, r0, r2, asr r1
 73c:	000001ae 	andeq	r0, r0, lr, lsr #3
 740:	01f30004 	mvnseq	r0, r4
 744:	00009f50 	andeq	r9, r0, r0, asr pc
 748:	00000000 	andeq	r0, r0, r0
 74c:	01f40000 	mvnseq	r0, r0
 750:	01f80000 	mvnseq	r0, r0
 754:	00010000 	andeq	r0, r1, r0
 758:	0001f850 	andeq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
 75c:	00020c00 	andeq	r0, r2, r0, lsl #24
 760:	f3000400 	vshl.u8	d0, d0, d0
 764:	009f5001 	addseq	r5, pc, r1
 768:	00000000 	andeq	r0, r0, r0
 76c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 770:	69000002 	stmdbvs	r0, {r1}
 774:	01000002 	tsteq	r0, r2
 778:	02695000 	rsbeq	r5, r9, #0
 77c:	02b00000 	adcseq	r0, r0, #0
 780:	00040000 	andeq	r0, r4, r0
 784:	9f5001f3 	svcls	0x005001f3
	...
 790:	000002d4 	ldrdeq	r0, [r0], -r4
 794:	0000031a 	andeq	r0, r0, sl, lsl r3
 798:	1a500001 	bne	14007a4 <__RW_SIZE__+0x1400224>
 79c:	b6000003 	strlt	r0, [r0], -r3
 7a0:	04000003 	streq	r0, [r0], #-3
 7a4:	5001f300 	andpl	pc, r1, r0, lsl #6
 7a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 7ac:	00000000 	andeq	r0, r0, r0
 7b0:	0002d400 	andeq	sp, r2, r0, lsl #8
 7b4:	0002e400 	andeq	lr, r2, r0, lsl #8
 7b8:	51000100 	mrspl	r0, (UNDEF: 16)
 7bc:	000002e4 	andeq	r0, r0, r4, ror #5
 7c0:	0000030c 	andeq	r0, r0, ip, lsl #6
 7c4:	01f30004 	mvnseq	r0, r4
 7c8:	030c9f51 	movweq	r9, #53073	; 0xcf51
 7cc:	03180000 	tsteq	r8, #0
 7d0:	00010000 	andeq	r0, r1, r0
 7d4:	00031851 	andeq	r1, r3, r1, asr r8
 7d8:	0003b600 	andeq	fp, r3, r0, lsl #12
 7dc:	f3000400 	vshl.u8	d0, d0, d0
 7e0:	009f5101 	addseq	r5, pc, r1, lsl #2
 7e4:	00000000 	andeq	r0, r0, r0
 7e8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 7ec:	0c000002 	stceq	0, cr0, [r0], {2}
 7f0:	02000003 	andeq	r0, r0, #3
 7f4:	009f4e00 	addseq	r4, pc, r0, lsl #28
	...
 800:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 804:	01000000 	mrseq	r0, (UNDEF: 0)
 808:	00395000 	eorseq	r5, r9, r0
 80c:	00b80000 	adcseq	r0, r8, r0
 810:	00040000 	andeq	r0, r4, r0
 814:	9f5001f3 	svcls	0x005001f3
	...
 820:	00000058 	andeq	r0, r0, r8, asr r0
 824:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 828:	93540006 	cmpls	r4, #6
 82c:	04935504 	ldreq	r5, [r3], #1284	; 0x504
	...
 838:	0000005e 	andeq	r0, r0, lr, asr r0
 83c:	00000061 	andeq	r0, r0, r1, rrx
 840:	61500001 	cmpvs	r0, r1
 844:	8a000000 	bhi	84c <__RW_SIZE__+0x2cc>
 848:	01000000 	mrseq	r0, (UNDEF: 0)
 84c:	008a5600 	addeq	r5, sl, r0, lsl #12
 850:	008e0000 	addeq	r0, lr, r0
 854:	00080000 	andeq	r0, r8, r0
 858:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
 85c:	9f220076 	svcls	0x00220076
 860:	0000008e 	andeq	r0, r0, lr, lsl #1
 864:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 868:	00560001 	subseq	r0, r6, r1
 86c:	00000000 	andeq	r0, r0, r0
 870:	8a000000 	bhi	878 <__RW_SIZE__+0x2f8>
 874:	92000000 	andls	r0, r0, #0
 878:	05000000 	streq	r0, [r0, #-0]
 87c:	3f007000 	svccc	0x00007000
 880:	00929f1a 	addseq	r9, r2, sl, lsl pc
 884:	00960000 	addseq	r0, r6, r0
 888:	00010000 	andeq	r0, r1, r0
 88c:	00000050 	andeq	r0, r0, r0, asr r0
 890:	00000000 	andeq	r0, r0, r0
 894:	0000f400 	andeq	pc, r0, r0, lsl #8
 898:	00010400 	andeq	r0, r1, r0, lsl #8
 89c:	50000100 	andpl	r0, r0, r0, lsl #2
 8a0:	00000104 	andeq	r0, r0, r4, lsl #2
 8a4:	0000011c 	andeq	r0, r0, ip, lsl r1
 8a8:	01700003 	cmneq	r0, r3
 8ac:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 8b0:	00012000 	andeq	r2, r1, r0
 8b4:	50000100 	andpl	r0, r0, r0, lsl #2
 8b8:	00000124 	andeq	r0, r0, r4, lsr #2
 8bc:	00000136 	andeq	r0, r0, r6, lsr r1
 8c0:	01700003 	cmneq	r0, r3
 8c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00010400 	andeq	r0, r1, r0, lsl #8
 8d0:	00011c00 	andeq	r1, r1, r0, lsl #24
 8d4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 8d8:	00000124 	andeq	r0, r0, r4, lsr #2
 8dc:	00000136 	andeq	r0, r0, r6, lsr r1
 8e0:	00540001 	subseq	r0, r4, r1
 8e4:	00000000 	andeq	r0, r0, r0
 8e8:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 8ec:	5a000001 	bpl	8f8 <__RW_SIZE__+0x378>
 8f0:	04000001 	streq	r0, [r0], #-1
 8f4:	7dc09100 	stfvcp	f1, [r0]
 8f8:	00015a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 8fc:	00016000 	andeq	r6, r1, r0
 900:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 904:	00000160 	andeq	r0, r0, r0, ror #2
 908:	00000178 	andeq	r0, r0, r8, ror r1
 90c:	01740003 	cmneq	r4, r3
 910:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 914:	00017c00 	andeq	r7, r1, r0, lsl #24
 918:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 91c:	00000186 	andeq	r0, r0, r6, lsl #3
 920:	00000198 	muleq	r0, r8, r1
 924:	01740003 	cmneq	r4, r3
 928:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 92c:	00000000 	andeq	r0, r0, r0
 930:	00016000 	andeq	r6, r1, r0
 934:	00017800 	andeq	r7, r1, r0, lsl #16
 938:	50000100 	andpl	r0, r0, r0, lsl #2
 93c:	00000186 	andeq	r0, r0, r6, lsl #3
 940:	00000198 	muleq	r0, r8, r1
 944:	00500001 	subseq	r0, r0, r1
 948:	00000000 	andeq	r0, r0, r0
 94c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 950:	e6000001 	str	r0, [r0], -r1
 954:	01000001 	tsteq	r0, r1
 958:	01e65000 	mvneq	r5, r0
 95c:	01ee0000 	mvneq	r0, r0
 960:	00040000 	andeq	r0, r4, r0
 964:	9f5001f3 	svcls	0x005001f3
 968:	000001ee 	andeq	r0, r0, lr, ror #3
 96c:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 970:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
 974:	0a000001 	beq	980 <__RW_SIZE__+0x400>
 978:	04000002 	streq	r0, [r0], #-2
 97c:	5001f300 	andpl	pc, r1, r0, lsl #6
 980:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 984:	00000000 	andeq	r0, r0, r0
 988:	0001e800 	andeq	lr, r1, r0, lsl #16
 98c:	0001ee00 	andeq	lr, r1, r0, lsl #28
 990:	08000300 	stmdaeq	r0, {r8, r9}
 994:	00009f25 	andeq	r9, r0, r5, lsr #30
 998:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
	...
  10:	000000b8 	strheq	r0, [r0], -r8
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	000000c8 	andeq	r0, r0, r8, asr #1
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000132 	andeq	r0, r0, r2, lsr r1
  30:	00000138 	andeq	r0, r0, r8, lsr r1
  34:	00000140 	andeq	r0, r0, r0, asr #2
  38:	00000144 	andeq	r0, r0, r4, asr #2
  3c:	00000148 	andeq	r0, r0, r8, asr #2
	...
  48:	00000006 	andeq	r0, r0, r6
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000030 	andeq	r0, r0, r0, lsr r0
  54:	00000032 	andeq	r0, r0, r2, lsr r0
  58:	00000036 	andeq	r0, r0, r6, lsr r0
  5c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  68:	00000090 	muleq	r0, r0, r0
  6c:	0000011e 	andeq	r0, r0, lr, lsl r1
  70:	0000016e 	andeq	r0, r0, lr, ror #2
  74:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
  80:	000002e0 	andeq	r0, r0, r0, ror #5
  84:	000002e4 	andeq	r0, r0, r4, ror #5
  88:	000002ee 	andeq	r0, r0, lr, ror #5
  8c:	000002f6 	strdeq	r0, [r0], -r6
  90:	000002fa 	strdeq	r0, [r0], -sl
  94:	000002fe 	strdeq	r0, [r0], -lr
	...
  a0:	00000340 	andeq	r0, r0, r0, asr #6
  a4:	00000344 	andeq	r0, r0, r4, asr #6
  a8:	0000034e 	andeq	r0, r0, lr, asr #6
  ac:	00000352 	andeq	r0, r0, r2, asr r3
  b0:	00000356 	andeq	r0, r0, r6, asr r3
  b4:	0000035a 	andeq	r0, r0, sl, asr r3
  b8:	00000360 	andeq	r0, r0, r0, ror #6
  bc:	00000364 	andeq	r0, r0, r4, ror #6
	...
  c8:	000003a8 	andeq	r0, r0, r8, lsr #7
  cc:	000003ac 	andeq	r0, r0, ip, lsr #7
  d0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
  d4:	000003be 			; <UNDEFINED> instruction: 0x000003be
  d8:	000003c2 	andeq	r0, r0, r2, asr #7
  dc:	000003c6 	andeq	r0, r0, r6, asr #7
	...
  e8:	000002d8 	ldrdeq	r0, [r0], -r8
  ec:	000002e4 	andeq	r0, r0, r4, ror #5
  f0:	000002e8 	andeq	r0, r0, r8, ror #5
  f4:	000002ec 	andeq	r0, r0, ip, ror #5
	...
 100:	00000350 	andeq	r0, r0, r0, asr r3
 104:	00000354 	andeq	r0, r0, r4, asr r3
 108:	0000035c 	andeq	r0, r0, ip, asr r3
 10c:	00000364 	andeq	r0, r0, r4, ror #6
 110:	00000366 	andeq	r0, r0, r6, ror #6
 114:	0000036a 	andeq	r0, r0, sl, ror #6
	...
 120:	0000036c 	andeq	r0, r0, ip, ror #6
 124:	00000370 	andeq	r0, r0, r0, ror r3
 128:	0000037a 	andeq	r0, r0, sl, ror r3
 12c:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
	...
 138:	000000fa 	strdeq	r0, [r0], -sl
 13c:	00000118 	andeq	r0, r0, r8, lsl r1
 140:	00000124 	andeq	r0, r0, r4, lsr #2
 144:	00000136 	andeq	r0, r0, r6, lsr r1
	...
 150:	0000014e 	andeq	r0, r0, lr, asr #2
 154:	0000017c 	andeq	r0, r0, ip, ror r1
 158:	00000186 	andeq	r0, r0, r6, lsl #3
 15c:	00000198 	muleq	r0, r8, r1
	...
 168:	00000154 	andeq	r0, r0, r4, asr r1
 16c:	00000174 	andeq	r0, r0, r4, ror r1
 170:	00000186 	andeq	r0, r0, r6, lsl #3
 174:	00000198 	muleq	r0, r8, r1
	...
 180:	000001d4 	ldrdeq	r0, [r0], -r4
 184:	000001d8 	ldrdeq	r0, [r0], -r8
 188:	000001e0 	andeq	r0, r0, r0, ror #3
 18c:	000001e6 	andeq	r0, r0, r6, ror #3
 190:	000001e8 	andeq	r0, r0, r8, ror #3
 194:	000001ee 	andeq	r0, r0, lr, ror #3
	...
 1a0:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a4:	000001f4 	strdeq	r0, [r0], -r4
 1a8:	000001f6 	strdeq	r0, [r0], -r6
 1ac:	000001fc 	strdeq	r0, [r0], -ip
 1b0:	00000202 	andeq	r0, r0, r2, lsl #4
 1b4:	00000206 	andeq	r0, r0, r6, lsl #4
	...
