`timescale 1ns / 1ps

module myDesign(input1, input2, input3, output1, output2);
  // This is a header line for the module with inputs and outputs

  input input1; // Declaring the first input as an integer
  input input2; // Declaring the second input as an integer
  input input3; // Declaring the third input as an integer

  output output1; // Declaring the first output as an integer
  output output2; // Declaring the second output as an integer

  reg temp; // Declaring a temporary register for storing intermediate values

  // Assigning output1 to the sum of input1 and input2
  always @(input1 or input2)
    output1 = input1 + input2;

  // Performing bitwise AND operation on input1 and input3
  always @(input1 or input3)
    temp = input1 & input3;

  // Assigning output2 to the negation of temp 
  always @(temp) // This always block will execute whenever the value of temp changes
    output2 = ~temp;

endmodule