#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 29 12:43:01 2023
# Process ID: 12080
# Current directory: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11820 D:\Faculta\ArhitecturaCalculatoarelor\Projects\mips\mips.xpr
# Log file: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/vivado.log
# Journal file: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 780.719 ; gain = 85.980
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/DataMem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IDecode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IFetch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MPG.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MainControl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/SSD.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/UE.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/UE.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd:1]
[Sat Apr 29 13:28:02 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd:1]
[Sat Apr 29 13:44:08 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd:1]
[Sat Apr 29 13:45:10 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd:1]
[Sat Apr 29 13:48:36 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd:1]
[Sat Apr 29 13:50:04 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd:1]
[Sat Apr 29 13:52:12 2023] Launched synth_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Apr 29 13:54:18 2023] Launched impl_1...
Run output will be captured here: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/.Xil/Vivado-12080-DESKTOP-8NRDOME/dcp/test_env.xdc]
Finished Parsing XDC File [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/.Xil/Vivado-12080-DESKTOP-8NRDOME/dcp/test_env.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1077.570 ; gain = 0.918
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1077.570 ; gain = 0.918
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1235.977 ; gain = 381.195
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_env' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_env_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/UE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecutionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainControl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDecode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_env
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8a7fcc68f64a4a1dba7346ab96c84497 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_env_behav xil_defaultlib.test_env -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.IFetch [ifetch_default]
Compiling architecture behavioral of entity xil_defaultlib.IDecode [idecode_default]
Compiling architecture behavioral of entity xil_defaultlib.MainControl [maincontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecutionUnit [executionunit_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SSD [ssd_default]
Compiling architecture mips of entity xil_defaultlib.test_env
Built simulation snapshot test_env_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav/xsim.dir/test_env_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 14:41:35 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_env_behav -key {Behavioral:sim_1:Functional:test_env} -tclbatch {test_env.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test_env.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_env_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1587.602 ; gain = 0.000
add_force {/test_env/sw} -radix bin {0000000010100000 0ns}
add_force {/test_env/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 500 ns
add_force {/test_env/btn[0]} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
add_force {/test_env/btn} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
add_force {/test_env/en} -radix bin {1 0ns}
run all
ERROR: Index 256 out of bound 0 to 255
Time: 36100 ns  Iteration: 1  Process: /test_env/I/line__57
  File: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IFetch.vhd

HDL Line: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IFetch.vhd:57
run 500 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 500 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/test_env/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/test_env/btn[4]} -radix bin {0 0ns}
add_force {/test_env/btn[3]} -radix bin {0 0ns}
add_force {/test_env/btn[2]} -radix bin {0 0ns}
add_force {/test_env/btn[1]} -radix bin {0 0ns}
add_force {/test_env/btn[0]} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/test_env/sw} -radix bin {0000000010100000 0ns}
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
add_force {/test_env/en} -radix bin {1 0ns}
add_force {/test_env/rst} -radix bin {0 0ns}
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_env' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_env_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/UE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecutionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MainControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainControl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/IDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDecode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_env
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 8a7fcc68f64a4a1dba7346ab96c84497 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_env_behav xil_defaultlib.test_env -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.IFetch [ifetch_default]
Compiling architecture behavioral of entity xil_defaultlib.IDecode [idecode_default]
Compiling architecture behavioral of entity xil_defaultlib.MainControl [maincontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecutionUnit [executionunit_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SSD [ssd_default]
Compiling architecture mips of entity xil_defaultlib.test_env
Built simulation snapshot test_env_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav/xsim.dir/test_env_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 14:54:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips/mips.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_env_behav -key {Behavioral:sim_1:Functional:test_env} -tclbatch {test_env.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test_env.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_env_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1587.602 ; gain = 0.000
add_force {/test_env/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/test_env/sw} -radix bin {0000000010100000 0ns}
add_force {/test_env/en} -radix bin {1 0ns}
add_force {/test_env/rst} -radix bin {0 0ns}
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
create_project fibo D:/Faculta/ArhitecturaCalculatoarelor/Projects/fibo -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.602 ; gain = 0.000
add_files -norecurse {C:/Users/apost/Desktop/ExecutionUnit.vhd C:/Users/apost/Desktop/lab7_4.vhd C:/Users/apost/Desktop/IFetch.vhd C:/Users/apost/Desktop/MEM.vhd C:/Users/apost/Desktop/MPG.vhd C:/Users/apost/Desktop/IDecode.vhd C:/Users/apost/Desktop/SSD.vhd C:/Users/apost/Desktop/MainControl.vhd}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'lab7_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/fibo/fibo.sim/sim_1/behav'
"xvhdl -m64 --relax -prj lab7_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/ExecutionUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ExecutionUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/IFetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFetch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/MEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/IDecode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDecode
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/SSD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SSD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/MainControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MainControl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/apost/Desktop/lab7_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab7_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/fibo/fibo.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Faculta/ArhitecturaCalculatoarelor/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c280780aadb644379eddda695918c267 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab7_4_behav xil_defaultlib.lab7_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.IFetch [ifetch_default]
Compiling architecture behavioral of entity xil_defaultlib.IDecode [idecode_default]
Compiling architecture behavioral of entity xil_defaultlib.MainControl [maincontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecutionUnit [executionunit_default]
Compiling architecture behavioral of entity xil_defaultlib.MEM [mem_default]
Compiling architecture behavioral of entity xil_defaultlib.SSD [ssd_default]
Compiling architecture behavioral of entity xil_defaultlib.lab7_4
Built simulation snapshot lab7_4_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Faculta/ArhitecturaCalculatoarelor/Projects/fibo/fibo.sim/sim_1/behav/xsim.dir/lab7_4_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 15:03:14 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/fibo/fibo.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab7_4_behav -key {Behavioral:sim_1:Functional:lab7_4} -tclbatch {lab7_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source lab7_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab7_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1587.602 ; gain = 0.000
add_force {/lab7_4/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/lab7_4/btn[0]} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/lab7_4/btn[1]} -radix bin {0 0ns}
add_force {/lab7_4/btn[2]} -radix bin {0 0ns}
add_force {/lab7_4/btn[3]} -radix bin {0 0ns}
add_force {/lab7_4/btn[4]} -radix bin {0 0ns}
add_force {/lab7_4/sw} -radix bin {0000000010100000 0ns}
add_force {/lab7_4/rst} -radix bin {0 0ns}
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.262 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 15:08:06 2023...
