{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 09:47:53 2021 " "Info: Processing started: Thu Dec 16 09:47:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maze -c Maze " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Maze -c Maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Maze.v(15) " "Warning (10268): Verilog HDL information at Maze.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Maze.v(24) " "Warning (10268): Verilog HDL information at Maze.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Maze.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Maze.v" { { "Info" "ISGN_ENTITY_NAME" "1 Maze " "Info: Found entity 1: Maze" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maze " "Info: Elaborating entity \"Maze\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Maze.v(17) " "Warning (10230): Verilog HDL assignment warning at Maze.v(17): truncated value with size 32 to match size of target (26)" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maze.v(44) " "Warning (10230): Verilog HDL assignment warning at Maze.v(44): truncated value with size 32 to match size of target (3)" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maze.v(57) " "Warning (10230): Verilog HDL assignment warning at Maze.v(57): truncated value with size 32 to match size of target (3)" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maze.v(70) " "Warning (10230): Verilog HDL assignment warning at Maze.v(70): truncated value with size 32 to match size of target (3)" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maze.v(83) " "Warning (10230): Verilog HDL assignment warning at Maze.v(83): truncated value with size 32 to match size of target (3)" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(112) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(112): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(114) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(114): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(116) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(116): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(118) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(118): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(120) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(120): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(122) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(122): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(124) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(124): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q Maze.v(126) " "Warning (10235): Verilog HDL Always Construct warning at Maze.v(126): variable \"q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 99 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk20 " "Warning (15610): No output dependent on input pin \"clk20\"" {  } { { "Maze.v" "" { Text "C:/Verilog_Class/maze/Maze.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "593 " "Info: Implemented 593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "575 " "Info: Implemented 575 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_Class/maze/Maze.map.smsg " "Info: Generated suppressed messages file C:/Verilog_Class/maze/Maze.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 09:47:59 2021 " "Info: Processing ended: Thu Dec 16 09:47:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
