xpm_memory.sv,systemverilog,xpm,../../../../../../../Xillinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xillinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
register_file_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../echessboar_vivado.gen/sources_1/ip/register_file/register_file_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
