muxpart__379: hdmi_text_controller_v1_0_AXI__GB5, 
reg__339: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__520: hdmi_text_controller_v1_0_AXI__GB6, 
case__218: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__251: hdmi_text_controller_v1_0_AXI__GB6, 
reg__370: hdmi_text_controller_v1_0_AXI__GB3, 
case__341: hdmi_text_controller_v1_0_AXI__GB2, 
reg__198: hdmi_text_controller_v1_0_AXI__GB4, 
reg__324: hdmi_text_controller_v1_0_AXI__GB3, 
reg__443: hdmi_text_controller_v1_0_AXI__GB0, 
reg__544: hdmi_text_controller_v1_0_AXI__GB4, 
case__314: hdmi_text_controller_v1_0_AXI__GB2, 
case__349: hdmi_text_controller_v1_0_AXI__GB3, 
case__510: hdmi_text_controller_v1_0_AXI__GB3, 
case__525: hdmi_text_controller_v1_0_AXI__GB3, 
case__472: hdmi_text_controller_v1_0_AXI__GB0, 
reg__299: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__524: hdmi_text_controller_v1_0_AXI__GB6, 
reg__52: hdmi_text_controller_v1_0_AXI__GB2, 
case__459: hdmi_text_controller_v1_0_AXI__GB3, 
datapath__6: hdmi_tx_v1_0__GC0, 
case__388: hdmi_text_controller_v1_0_AXI__GB3, 
reg__305: hdmi_text_controller_v1_0_AXI__GB4, 
reg__2: hdmi_text_controller_v1_0_AXI__GB4, 
reg__72: hdmi_text_controller_v1_0_AXI__GB3, 
case__221: hdmi_text_controller_v1_0_AXI__GB4, 
case__377: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__97: hdmi_text_controller_v1_0_AXI__GB5, 
reg__8: hdmi_text_controller_v1_0_AXI__GB2, 
reg__91: hdmi_text_controller_v1_0_AXI__GB3, 
reg__660: hdmi_tx_v1_0__GC0, 
reg__622: hdmi_tx_v1_0__GC0, 
muxpart__467: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4386: hdmi_tx_v1_0__GC0, 
muxpart__102: hdmi_text_controller_v1_0_AXI__GB5, 
reg__502: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__115: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__381: hdmi_text_controller_v1_0_AXI__GB5, 
case__156: hdmi_text_controller_v1_0_AXI__GB3, 
reg__88: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__296: hdmi_text_controller_v1_0_AXI__GB6, 
case__60: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__4: hdmi_text_controller_v1_0_AXI__GB4, 
case__299: hdmi_text_controller_v1_0_AXI__GB4, 
case__216: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__552: hdmi_text_controller_v1_0_AXI__GB6, 
reg__53: hdmi_text_controller_v1_0_AXI__GB3, 
reg__168: hdmi_text_controller_v1_0_AXI__GB3, 
reg__468: hdmi_text_controller_v1_0_AXI__GB3, 
reg__25: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__120: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__36: hdmi_text_controller_v1_0_AXI__GB5, 
reg__340: hdmi_text_controller_v1_0_AXI__GB3, 
case__26: hdmi_text_controller_v1_0_AXI__GB2, 
case__628: hdmi_tx_v1_0__GC0, 
muxpart__324: hdmi_text_controller_v1_0_AXI__GB6, 
reg__599: hdmi_text_controller_v1_0_AXI__GB2, 
reg__440: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__153: hdmi_text_controller_v1_0_AXI__GB6, 
reg__86: hdmi_text_controller_v1_0_AXI__GB0, 
reg__63: hdmi_text_controller_v1_0_AXI__GB3, 
case__167: hdmi_text_controller_v1_0_AXI__GB3, 
reg__406: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__607: hdmi_tx_v1_0__GC0, 
muxpart__262: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__546: hdmi_text_controller_v1_0_AXI__GB6, 
reg__276: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__564: hdmi_text_controller_v1_0_AXI__GB5, 
reg__26: hdmi_text_controller_v1_0_AXI__GB3, 
case__418: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__466: hdmi_text_controller_v1_0_AXI__GB4, 
case__371: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__420: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__119: hdmi_text_controller_v1_0_AXI__GB5, 
case__7: hdmi_text_controller_v1_0_AXI__GB2, 
reg__252: hdmi_text_controller_v1_0_AXI__GB4, 
reg__121: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__323: hdmi_text_controller_v1_0_AXI__GB6, 
case__32: hdmi_text_controller_v1_0_AXI__GB3, 
reg__300: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__238: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__92: hdmi_text_controller_v1_0_AXI__GB5, 
case__93: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__261: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__201: hdmi_text_controller_v1_0_AXI__GB6, 
reg__286: hdmi_text_controller_v1_0_AXI__GB4, 
reg__242: hdmi_text_controller_v1_0_AXI__GB4, 
reg__514: hdmi_text_controller_v1_0_AXI__GB3, 
reg__35: hdmi_text_controller_v1_0_AXI__GB3, 
reg__375: hdmi_text_controller_v1_0_AXI__GB2, 
case__476: hdmi_text_controller_v1_0_AXI__GB0, 
case__558: hdmi_text_controller_v1_0_AXI__GB4, 
reg__135: hdmi_text_controller_v1_0_AXI__GB3, 
case__600: hdmi_text_controller_v1_0_AXI__GB2, 
reg__179: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__595: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__100: hdmi_text_controller_v1_0_AXI__GB5, 
reg__110: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__461: hdmi_text_controller_v1_0_AXI__GB4, 
case__602: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__7: hdmi_text_controller_v1_0_AXI__GB5, 
reg__433: hdmi_text_controller_v1_0_AXI__GB2, 
reg__83: hdmi_text_controller_v1_0_AXI__GB0, 
case__593: hdmi_text_controller_v1_0_AXI__GB2, 
reg__264: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__528: hdmi_text_controller_v1_0_AXI__GB6, 
reg__356: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__38: hdmi_text_controller_v1_0_AXI__GB5, 
case__51: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__514: hdmi_text_controller_v1_0_AXI__GB5, 
reg: hdmi_text_controller_v1_0_AXI__GB4, 
case__33: hdmi_text_controller_v1_0_AXI__GB3, 
reg__518: hdmi_text_controller_v1_0_AXI__GB3, 
case__367: hdmi_text_controller_v1_0_AXI__GB3, 
reg__273: hdmi_text_controller_v1_0_AXI__GB4, 
case__456: hdmi_text_controller_v1_0_AXI__GB4, 
reg__127: hdmi_text_controller_v1_0_AXI__GB2, 
case__512: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__586: hdmi_text_controller_v1_0_AXI__GB5, 
reg__384: hdmi_text_controller_v1_0_AXI__GB2, 
reg__268: hdmi_text_controller_v1_0_AXI__GB4, 
case__197: hdmi_text_controller_v1_0_AXI__GB4, 
reg__85: hdmi_text_controller_v1_0_AXI__GB0, 
case__67: hdmi_text_controller_v1_0_AXI__GB3, 
reg__11: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__229: hdmi_text_controller_v1_0_AXI__GB6, 
datapath__26: hdmi_tx_v1_0__GC0, 
reg__476: hdmi_text_controller_v1_0_AXI__GB3, 
case__186: hdmi_text_controller_v1_0_AXI__GB2, 
case__49: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__242: hdmi_text_controller_v1_0_AXI__GB6, 
case__389: hdmi_text_controller_v1_0_AXI__GB0, 
logic__4321: hdmi_tx_v1_0__GC0, 
muxpart__167: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__159: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__185: hdmi_text_controller_v1_0_AXI__GB6, 
reg__57: hdmi_text_controller_v1_0_AXI__GB2, 
case__615: hdmi_tx_v1_0__GC0, 
case__10: hdmi_text_controller_v1_0_AXI__GB3, 
case__360: hdmi_text_controller_v1_0_AXI__GB3, 
reg__164: hdmi_text_controller_v1_0_AXI__GB2, 
case__488: hdmi_text_controller_v1_0_AXI__GB3, 
case__366: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__371: hdmi_text_controller_v1_0_AXI__GB6, 
case__249: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__133: hdmi_text_controller_v1_0_AXI__GB6, 
case__436: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4308: hdmi_tx_v1_0__GC0, 
muxpart__457: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__450: hdmi_text_controller_v1_0_AXI__GB4, 
case__547: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__3: hdmi_text_controller_v1_0__GC0, 
muxpart__496: hdmi_text_controller_v1_0_AXI__GB4, 
reg__49: hdmi_text_controller_v1_0_AXI__GB3, 
case__78: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__294: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__562: hdmi_text_controller_v1_0_AXI__GB5, 
reg__43: hdmi_text_controller_v1_0_AXI__GB3, 
reg__217: hdmi_text_controller_v1_0_AXI__GB4, 
case__591: hdmi_text_controller_v1_0_AXI__GB3, 
reg__129: hdmi_text_controller_v1_0_AXI__GB2, 
reg__512: hdmi_text_controller_v1_0_AXI__GB2, 
case__68: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__609: hdmi_tx_v1_0__GC0, 
muxpart__144: hdmi_text_controller_v1_0_AXI__GB6, 
case__255: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4297: hdmi_tx_v1_0__GC0, 
muxpart__310: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__68: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__429: hdmi_text_controller_v1_0_AXI__GB5, 
case__535: hdmi_text_controller_v1_0_AXI__GB2, 
reg__635: hdmi_tx_v1_0__GC0, 
case__57: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__235: hdmi_text_controller_v1_0_AXI__GB6, 
case__3: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__227: hdmi_text_controller_v1_0_AXI__GB6, 
reg__540: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__63: hdmi_text_controller_v1_0_AXI__GB5, 
reg__606: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__196: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__316: hdmi_text_controller_v1_0_AXI__GB6, 
reg__207: hdmi_text_controller_v1_0_AXI__GB4, 
reg__272: hdmi_text_controller_v1_0_AXI__GB4, 
case__28: hdmi_text_controller_v1_0_AXI__GB2, 
reg__64: hdmi_text_controller_v1_0_AXI__GB3, 
case__496: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__34: hdmi_text_controller_v1_0_AXI__GB5, 
case__449: hdmi_text_controller_v1_0_AXI__GB4, 
reg__361: hdmi_text_controller_v1_0_AXI__GB2, 
case__50: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__288: hdmi_text_controller_v1_0_AXI__GB6, 
reg__474: hdmi_text_controller_v1_0_AXI__GB0, 
reg__270: hdmi_text_controller_v1_0_AXI__GB4, 
reg__627: hdmi_tx_v1_0__GC0, 
case__383: hdmi_text_controller_v1_0_AXI__GB3, 
reg__304: hdmi_text_controller_v1_0_AXI__GB4, 
reg__184: hdmi_text_controller_v1_0_AXI__GB3, 
reg__551: hdmi_text_controller_v1_0_AXI__GB4, 
case__257: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__152: hdmi_text_controller_v1_0_AXI__GB6, 
case__182: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4378: hdmi_tx_v1_0__GC0, 
reg__372: hdmi_text_controller_v1_0_AXI__GB3, 
case__131: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__389: hdmi_text_controller_v1_0_AXI__GB5, 
case__117: hdmi_text_controller_v1_0_AXI__GB3, 
reg__266: hdmi_text_controller_v1_0_AXI__GB4, 
reg__582: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__239: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__569: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__202: hdmi_text_controller_v1_0_AXI__GB6, 
reg__115: hdmi_text_controller_v1_0_AXI__GB3, 
reg__593: hdmi_text_controller_v1_0_AXI__GB2, 
reg__403: hdmi_text_controller_v1_0_AXI__GB0, 
reg__241: hdmi_text_controller_v1_0_AXI__GB4, 
case__571: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__291: hdmi_text_controller_v1_0_AXI__GB6, 
case__505: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__437: hdmi_text_controller_v1_0_AXI__GB4, 
case__136: hdmi_text_controller_v1_0_AXI__GB2, 
case__415: hdmi_text_controller_v1_0_AXI__GB0, 
case__634: hdmi_tx_v1_0__GC0, 
logic__24: hdmi_text_controller_v1_0_AXI__GB4, 
case__164: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__342: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__178: hdmi_text_controller_v1_0_AXI__GB6, 
reg__348: hdmi_text_controller_v1_0_AXI__GB3, 
reg__3: hdmi_text_controller_v1_0_AXI__GB4, 
reg__274: hdmi_text_controller_v1_0_AXI__GB4, 
case__306: hdmi_text_controller_v1_0_AXI__GB4, 
reg__282: hdmi_text_controller_v1_0_AXI__GB4, 
case__237: hdmi_text_controller_v1_0_AXI__GB4, 
case__632: hdmi_tx_v1_0__GC0, 
muxpart__175: hdmi_text_controller_v1_0_AXI__GB6, 
reg__411: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__439: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__29: hdmi_text_controller_v1_0_AXI__GB5, 
reg__134: hdmi_text_controller_v1_0_AXI__GB3, 
case__557: hdmi_text_controller_v1_0_AXI__GB4, 
reg__177: hdmi_text_controller_v1_0_AXI__GB2, 
case__243: hdmi_text_controller_v1_0_AXI__GB4, 
reg__672: hdmi_tx_v1_0__GC0, 
muxpart__73: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__578: hdmi_text_controller_v1_0_AXI__GB5, 
case__365: hdmi_text_controller_v1_0_AXI__GB2, 
reg__243: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4269: hdmi_tx_v1_0__GC0, 
muxpart__360: hdmi_text_controller_v1_0_AXI__GB6, 
logic__10: hdmi_text_controller_v1_0_AXI__GB4, 
case__401: hdmi_text_controller_v1_0_AXI__GB3, 
reg__382: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__527: hdmi_text_controller_v1_0_AXI__GB6, 
reg__407: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__174: hdmi_text_controller_v1_0_AXI__GB6, 
reg__314: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4380: hdmi_tx_v1_0__GC0, 
reg__281: hdmi_text_controller_v1_0_AXI__GB4, 
case__410: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__560: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__69: hdmi_text_controller_v1_0_AXI__GB5, 
case__226: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__551: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__194: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__473: hdmi_text_controller_v1_0_AXI__GB4, 
case__302: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__554: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__79: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__386: hdmi_text_controller_v1_0_AXI__GB4, 
reg__4: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__350: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__104: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__118: hdmi_text_controller_v1_0_AXI__GB5, 
reg__387: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__365: hdmi_text_controller_v1_0_AXI__GB6, 
case__180: hdmi_text_controller_v1_0_AXI__GB3, 
case__46: hdmi_text_controller_v1_0_AXI__GB3, 
reg__522: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__539: hdmi_text_controller_v1_0_AXI__GB6, 
case__193: hdmi_text_controller_v1_0_AXI__GB4, 
reg__674: hdmi_tx_v1_0__GC0, 
logic__4362: hdmi_tx_v1_0__GC0, 
case__570: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4406: hdmi_tx_v1_0__GC0, 
reg__288: hdmi_text_controller_v1_0_AXI__GB4, 
reg__343: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__74: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__128: hdmi_text_controller_v1_0_AXI__GB5, 
case__633: hdmi_tx_v1_0__GC0, 
muxpart__404: hdmi_text_controller_v1_0_AXI__GB5, 
case__304: hdmi_text_controller_v1_0_AXI__GB4, 
case__565: hdmi_text_controller_v1_0_AXI__GB4, 
reg__214: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4373: hdmi_tx_v1_0__GC0, 
muxpart__33: hdmi_text_controller_v1_0_AXI__GB5, 
datapath__30: hdmi_tx_v1_0__GC0, 
muxpart__566: hdmi_text_controller_v1_0_AXI__GB5, 
case__508: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__444: hdmi_text_controller_v1_0_AXI__GB4, 
case__569: hdmi_text_controller_v1_0_AXI__GB4, 
case__475: hdmi_text_controller_v1_0_AXI__GB0, 
case__507: hdmi_text_controller_v1_0_AXI__GB3, 
reg__524: hdmi_text_controller_v1_0_AXI__GB2, 
reg__292: hdmi_text_controller_v1_0_AXI__GB4, 
reg__74: hdmi_text_controller_v1_0_AXI__GB0, 
reg__431: hdmi_text_controller_v1_0_AXI__GB2, 
encode__parameterized1: hdmi_tx_v1_0__GC0, 
muxpart__215: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4336: hdmi_tx_v1_0__GC0, 
reg__92: hdmi_text_controller_v1_0_AXI__GB0, 
logic__31: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__446: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4327: hdmi_tx_v1_0__GC0, 
case__145: hdmi_text_controller_v1_0_AXI__GB3, 
case__608: hdmi_tx_v1_0__GC0, 
case__44: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4371: hdmi_tx_v1_0__GC0, 
muxpart__78: hdmi_text_controller_v1_0_AXI__GB5, 
case__426: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__5: hdmi_text_controller_v1_0_AXI__GB5, 
reg__652: hdmi_tx_v1_0__GC0, 
reg__354: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__421: hdmi_text_controller_v1_0_AXI__GB5, 
case__434: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__477: hdmi_text_controller_v1_0_AXI__GB5, 
case__506: hdmi_text_controller_v1_0_AXI__GB3, 
reg__657: hdmi_tx_v1_0__GC0, 
logic__9: hdmi_text_controller_v1_0_AXI__GB4, 
case__546: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__314: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__533: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4256: hdmi_tx_v1_0__GC0, 
muxpart__542: hdmi_text_controller_v1_0_AXI__GB6, 
case__95: hdmi_text_controller_v1_0_AXI__GB0, 
reg__263: hdmi_text_controller_v1_0_AXI__GB4, 
case__241: hdmi_text_controller_v1_0_AXI__GB4, 
reg__256: hdmi_text_controller_v1_0_AXI__GB4, 
reg__634: hdmi_tx_v1_0__GC0, 
reg__119: hdmi_text_controller_v1_0_AXI__GB2, 
reg__460: hdmi_text_controller_v1_0_AXI__GB3, 
case__232: hdmi_text_controller_v1_0_AXI__GB4, 
reg__165: hdmi_text_controller_v1_0_AXI__GB2, 
reg__503: hdmi_text_controller_v1_0_AXI__GB3, 
reg__320: hdmi_text_controller_v1_0_AXI__GB2, 
case__433: hdmi_text_controller_v1_0_AXI__GB3, 
datapath__31: hdmi_tx_v1_0__GC0, 
muxpart__282: hdmi_text_controller_v1_0_AXI__GB6, 
reg__424: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__492: hdmi_text_controller_v1_0_AXI__GB5, 
case__567: hdmi_text_controller_v1_0_AXI__GB4, 
case__22: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__584: hdmi_text_controller_v1_0_AXI__GB5, 
reg__309: hdmi_text_controller_v1_0_AXI__GB4, 
case__412: hdmi_text_controller_v1_0_AXI__GB3, 
logic__2: hdmi_text_controller_v1_0_AXI__GB4, 
reg__630: hdmi_tx_v1_0__GC0, 
reg__642: hdmi_tx_v1_0__GC0, 
muxpart__508: hdmi_text_controller_v1_0_AXI__GB5, 
case__292: hdmi_text_controller_v1_0_AXI__GB4, 
reg__668: hdmi_tx_v1_0__GC0, 
reg__337: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__263: hdmi_text_controller_v1_0_AXI__GB6, 
reg__513: hdmi_text_controller_v1_0_AXI__GB3, 
reg__147: hdmi_text_controller_v1_0_AXI__GB2, 
reg__425: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__6: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__419: hdmi_text_controller_v1_0_AXI__GB5, 
reg__535: hdmi_text_controller_v1_0_AXI__GB2, 
reg__543: hdmi_text_controller_v1_0_AXI__GB4, 
reg__249: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__44: hdmi_text_controller_v1_0_AXI__GB5, 
reg__495: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__259: hdmi_text_controller_v1_0_AXI__GB6, 
datapath__17: hdmi_tx_v1_0__GC0, 
muxpart__20: hdmi_text_controller_v1_0_AXI__GB4, 
case__259: hdmi_text_controller_v1_0_AXI__GB4, 
case__640: hdmi_tx_v1_0__GC0, 
muxpart__402: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__462: hdmi_text_controller_v1_0_AXI__GB4, 
case__64: hdmi_text_controller_v1_0_AXI__GB2, 
case__9: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__161: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__54: hdmi_text_controller_v1_0_AXI__GB5, 
reg__366: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__472: hdmi_text_controller_v1_0_AXI__GB4, 
reg__515: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__534: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__106: hdmi_text_controller_v1_0_AXI__GB5, 
case__125: hdmi_text_controller_v1_0_AXI__GB2, 
reg__477: hdmi_text_controller_v1_0_AXI__GB0, 
case__146: hdmi_text_controller_v1_0_AXI__GB3, 
case__54: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__151: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__260: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__61: hdmi_text_controller_v1_0_AXI__GB5, 
reg__318: hdmi_text_controller_v1_0_AXI__GB3, 
case__214: hdmi_text_controller_v1_0_AXI__GB4, 
case__52: hdmi_text_controller_v1_0_AXI__GB3, 
encode: hdmi_tx_v1_0__GC0, 
case__39: hdmi_text_controller_v1_0_AXI__GB2, 
case__76: hdmi_text_controller_v1_0_AXI__GB3, 
reg__46: hdmi_text_controller_v1_0_AXI__GB2, 
datapath__19: hdmi_tx_v1_0__GC0, 
logic__4325: hdmi_tx_v1_0__GC0, 
reg__470: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__460: hdmi_text_controller_v1_0_AXI__GB4, 
case__329: hdmi_text_controller_v1_0_AXI__GB2, 
case__636: hdmi_tx_v1_0__GC0, 
reg__633: hdmi_tx_v1_0__GC0, 
case__587: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__148: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__351: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__111: hdmi_text_controller_v1_0_AXI__GB5, 
case__5: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__9: hdmi_text_controller_v1_0_AXI__GB5, 
case__405: hdmi_text_controller_v1_0_AXI__GB0, 
reg__120: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__142: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__363: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4374: hdmi_tx_v1_0__GC0, 
case__624: hdmi_tx_v1_0__GC0, 
reg__96: hdmi_text_controller_v1_0_AXI__GB0, 
reg__441: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__280: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__277: hdmi_text_controller_v1_0_AXI__GB6, 
case__402: hdmi_text_controller_v1_0_AXI__GB3, 
case__242: hdmi_text_controller_v1_0_AXI__GB4, 
case__181: hdmi_text_controller_v1_0_AXI__GB3, 
case__452: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__13: hdmi_tx_v1_0__GC0, 
reg__501: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__71: hdmi_text_controller_v1_0_AXI__GB5, 
case__325: hdmi_text_controller_v1_0_AXI__GB3, 
case__369: hdmi_text_controller_v1_0_AXI__GB3, 
case__430: hdmi_text_controller_v1_0_AXI__GB2, 
reg__255: hdmi_text_controller_v1_0_AXI__GB4, 
reg__402: hdmi_text_controller_v1_0_AXI__GB0, 
case__532: hdmi_text_controller_v1_0_AXI__GB2, 
case__42: hdmi_text_controller_v1_0_AXI__GB3, 
case__169: hdmi_text_controller_v1_0_AXI__GB2, 
reg__392: hdmi_text_controller_v1_0_AXI__GB0, 
reg__413: hdmi_text_controller_v1_0_AXI__GB3, 
case__55: hdmi_text_controller_v1_0_AXI__GB2, 
case__297: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__19: hdmi_text_controller_v1_0_AXI__GB5, 
datapath__12: hdmi_tx_v1_0__GC0, 
reg__465: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__272: hdmi_text_controller_v1_0_AXI__GB6, 
hdmi_text_controller_v1_0__GC0: hdmi_text_controller_v1_0__GC0, 
muxpart__525: hdmi_text_controller_v1_0_AXI__GB6, 
reg__232: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4330: hdmi_tx_v1_0__GC0, 
case__352: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__602: hdmi_text_controller_v1_0_AXI__GB0, 
case__36: hdmi_text_controller_v1_0_AXI__GB3, 
case__127: hdmi_text_controller_v1_0_AXI__GB2, 
datapath__5: hdmi_tx_v1_0__GC0, 
case__443: hdmi_text_controller_v1_0_AXI__GB0, 
reg__662: hdmi_tx_v1_0__GC0, 
reg__173: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__576: hdmi_text_controller_v1_0_AXI__GB5, 
case__236: hdmi_text_controller_v1_0_AXI__GB4, 
reg__478: hdmi_text_controller_v1_0_AXI__GB0, 
reg__394: hdmi_text_controller_v1_0_AXI__GB3, 
case__552: hdmi_text_controller_v1_0_AXI__GB4, 
case__619: hdmi_tx_v1_0__GC0, 
muxpart__13: hdmi_text_controller_v1_0_AXI__GB5, 
case__358: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__18: hdmi_text_controller_v1_0_AXI__GB4, 
case__66: hdmi_text_controller_v1_0_AXI__GB3, 
case__502: hdmi_text_controller_v1_0_AXI__GB2, 
reg__51: hdmi_text_controller_v1_0_AXI__GB2, 
case__629: hdmi_tx_v1_0__GC0, 
case__627: hdmi_tx_v1_0__GC0, 
muxpart__150: hdmi_text_controller_v1_0_AXI__GB6, 
case__202: hdmi_text_controller_v1_0_AXI__GB4, 
case__261: hdmi_text_controller_v1_0_AXI__GB4, 
case__309: hdmi_text_controller_v1_0_AXI__GB3, 
reg__142: hdmi_text_controller_v1_0_AXI__GB3, 
case__480: hdmi_text_controller_v1_0_AXI__GB0, 
case__313: hdmi_text_controller_v1_0_AXI__GB2, 
reg__526: hdmi_text_controller_v1_0_AXI__GB3, 
hdmi_text_controller_v1_0_AXI__GB1: hdmi_text_controller_v1_0_AXI__GB1, 
reg__54: hdmi_text_controller_v1_0_AXI__GB2, 
reg__279: hdmi_text_controller_v1_0_AXI__GB4, 
reg__638: hdmi_tx_v1_0__GC0, 
muxpart__476: hdmi_text_controller_v1_0_AXI__GB5, 
reg__415: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__70: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__353: hdmi_text_controller_v1_0_AXI__GB6, 
reg__618: hdmi_tx_v1_0__GC0, 
reg__122: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__384: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__211: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4379: hdmi_tx_v1_0__GC0, 
reg__132: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__333: hdmi_text_controller_v1_0_AXI__GB6, 
case__450: hdmi_text_controller_v1_0_AXI__GB4, 
case__211: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__210: hdmi_text_controller_v1_0_AXI__GB6, 
reg__548: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__301: hdmi_text_controller_v1_0_AXI__GB6, 
reg__186: hdmi_text_controller_v1_0_AXI__GB2, 
reg__47: hdmi_text_controller_v1_0_AXI__GB2, 
reg__201: hdmi_text_controller_v1_0_AXI__GB4, 
case__70: hdmi_text_controller_v1_0_AXI__GB0, 
case__466: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__234: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__317: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__411: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__540: hdmi_text_controller_v1_0_AXI__GB6, 
reg__562: hdmi_text_controller_v1_0_AXI__GB4, 
reg__613: hdmi_text_controller_v1_0__GC0, 
case__8: hdmi_text_controller_v1_0_AXI__GB2, 
case__100: hdmi_text_controller_v1_0_AXI__GB0, 
reg__105: hdmi_text_controller_v1_0_AXI__GB0, 
reg__598: hdmi_text_controller_v1_0_AXI__GB2, 
case__323: hdmi_text_controller_v1_0_AXI__GB3, 
case__288: hdmi_text_controller_v1_0_AXI__GB4, 
case__607: hdmi_tx_v1_0__GC0, 
reg__418: hdmi_text_controller_v1_0_AXI__GB0, 
reg__527: hdmi_text_controller_v1_0_AXI__GB2, 
reg__33: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__155: hdmi_text_controller_v1_0_AXI__GB6, 
reg__89: hdmi_text_controller_v1_0_AXI__GB3, 
reg__572: hdmi_text_controller_v1_0_AXI__GB4, 
reg__319: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__134: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4313: hdmi_tx_v1_0__GC0, 
muxpart__352: hdmi_text_controller_v1_0_AXI__GB6, 
logic__1809: hdmi_text_controller_v1_0_AXI__GB6, 
case__583: hdmi_text_controller_v1_0_AXI__GB4, 
reg__150: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__424: hdmi_text_controller_v1_0_AXI__GB5, 
reg__458: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__245: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4372: hdmi_tx_v1_0__GC0, 
muxpart__220: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__117: hdmi_text_controller_v1_0_AXI__GB5, 
case__592: hdmi_text_controller_v1_0_AXI__GB2, 
case__310: hdmi_text_controller_v1_0_AXI__GB2, 
case__244: hdmi_text_controller_v1_0_AXI__GB4, 
reg__530: hdmi_text_controller_v1_0_AXI__GB3, 
rom: hdmi_text_controller_v1_0__GC0, 
muxpart__249: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__541: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__399: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__126: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__469: hdmi_text_controller_v1_0_AXI__GB4, 
case__165: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__240: hdmi_text_controller_v1_0_AXI__GB6, 
reg__334: hdmi_text_controller_v1_0_AXI__GB2, 
case__541: hdmi_text_controller_v1_0_AXI__GB4, 
reg__245: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__87: hdmi_text_controller_v1_0_AXI__GB5, 
case__347: hdmi_text_controller_v1_0_AXI__GB3, 
reg__6: hdmi_text_controller_v1_0_AXI__GB2, 
case__233: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__521: hdmi_text_controller_v1_0_AXI__GB6, 
case__441: hdmi_text_controller_v1_0_AXI__GB3, 
reg__559: hdmi_text_controller_v1_0_AXI__GB4, 
case__30: hdmi_text_controller_v1_0_AXI__GB2, 
reg__277: hdmi_text_controller_v1_0_AXI__GB4, 
reg__104: hdmi_text_controller_v1_0_AXI__GB0, 
reg__603: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__536: hdmi_text_controller_v1_0_AXI__GB6, 
case__613: hdmi_tx_v1_0__GC0, 
reg__438: hdmi_text_controller_v1_0_AXI__GB2, 
logic__5: hdmi_text_controller_v1_0_AXI__GB4, 
reg__280: hdmi_text_controller_v1_0_AXI__GB4, 
reg__84: hdmi_text_controller_v1_0_AXI__GB3, 
reg__608: hdmi_text_controller_v1_0_AXI__GB4, 
case__420: hdmi_text_controller_v1_0_AXI__GB3, 
reg__639: hdmi_tx_v1_0__GC0, 
reg__196: hdmi_text_controller_v1_0_AXI__GB4, 
case__414: hdmi_text_controller_v1_0_AXI__GB3, 
reg__24: hdmi_text_controller_v1_0_AXI__GB2, 
case__542: hdmi_text_controller_v1_0_AXI__GB4, 
case__11: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__45: hdmi_text_controller_v1_0_AXI__GB5, 
reg__144: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__241: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__357: hdmi_text_controller_v1_0_AXI__GB6, 
case__498: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__269: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__40: hdmi_text_controller_v1_0_AXI__GB5, 
case__114: hdmi_text_controller_v1_0_AXI__GB3, 
case__284: hdmi_text_controller_v1_0_AXI__GB4, 
case__350: hdmi_text_controller_v1_0_AXI__GB3, 
reg__389: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__374: hdmi_text_controller_v1_0_AXI__GB5, 
case__622: hdmi_tx_v1_0__GC0, 
muxpart__359: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__107: hdmi_text_controller_v1_0_AXI__GB5, 
reg__654: hdmi_tx_v1_0__GC0, 
reg__363: hdmi_text_controller_v1_0_AXI__GB3, 
case__251: hdmi_text_controller_v1_0_AXI__GB4, 
reg__628: hdmi_tx_v1_0__GC0, 
muxpart__434: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__579: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__122: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__463: hdmi_text_controller_v1_0_AXI__GB4, 
case__529: hdmi_text_controller_v1_0_AXI__GB3, 
case__581: hdmi_text_controller_v1_0_AXI__GB4, 
hdmi_text_controller_v1_0_AXI__GB0: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__186: hdmi_text_controller_v1_0_AXI__GB6, 
case__65: hdmi_text_controller_v1_0_AXI__GB3, 
vga_controller: hdmi_text_controller_v1_0__GC0, 
muxpart__377: hdmi_text_controller_v1_0_AXI__GB5, 
case__16: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__531: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__306: hdmi_text_controller_v1_0_AXI__GB6, 
clk_wiz_0_clk_wiz__GC0: clk_wiz_0_clk_wiz__GC0, 
reg__224: hdmi_text_controller_v1_0_AXI__GB4, 
case__82: hdmi_text_controller_v1_0_AXI__GB0, 
reg__237: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__22: hdmi_text_controller_v1_0_AXI__GB5, 
reg__360: hdmi_text_controller_v1_0_AXI__GB2, 
case__356: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__570: hdmi_text_controller_v1_0_AXI__GB5, 
reg__499: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__27: hdmi_text_controller_v1_0_AXI__GB4, 
reg__296: hdmi_text_controller_v1_0_AXI__GB4, 
reg__222: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__248: hdmi_text_controller_v1_0_AXI__GB6, 
reg__601: hdmi_text_controller_v1_0_AXI__GB3, 
case__158: hdmi_text_controller_v1_0_AXI__GB3, 
reg__404: hdmi_text_controller_v1_0_AXI__GB3, 
reg__609: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__341: hdmi_text_controller_v1_0_AXI__GB6, 
reg__283: hdmi_text_controller_v1_0_AXI__GB4, 
case__392: hdmi_text_controller_v1_0_AXI__GB3, 
case__477: hdmi_text_controller_v1_0_AXI__GB3, 
reg__193: hdmi_text_controller_v1_0_AXI__GB3, 
reg__615: hdmi_text_controller_v1_0__GC0, 
reg__605: hdmi_text_controller_v1_0_AXI__GB3, 
reg__484: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__286: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__427: hdmi_text_controller_v1_0_AXI__GB5, 
reg__157: hdmi_text_controller_v1_0_AXI__GB3, 
case__444: hdmi_text_controller_v1_0_AXI__GB2, 
case__208: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__486: hdmi_text_controller_v1_0_AXI__GB5, 
reg__27: hdmi_text_controller_v1_0_AXI__GB2, 
reg__146: hdmi_text_controller_v1_0_AXI__GB2, 
reg__519: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__338: hdmi_text_controller_v1_0_AXI__GB6, 
case__47: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__412: hdmi_text_controller_v1_0_AXI__GB5, 
hdmi_text_controller_v1_0_AXI__GB5: hdmi_text_controller_v1_0_AXI__GB5, 
case__239: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4279: hdmi_tx_v1_0__GC0, 
case__213: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__90: hdmi_text_controller_v1_0_AXI__GB5, 
reg__371: hdmi_text_controller_v1_0_AXI__GB3, 
reg__549: hdmi_text_controller_v1_0_AXI__GB4, 
case__440: hdmi_text_controller_v1_0_AXI__GB0, 
reg__417: hdmi_text_controller_v1_0_AXI__GB3, 
reg__298: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__177: hdmi_text_controller_v1_0_AXI__GB6, 
case__87: hdmi_text_controller_v1_0_AXI__GB0, 
reg__246: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__448: hdmi_text_controller_v1_0_AXI__GB4, 
reg__505: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__160: hdmi_text_controller_v1_0_AXI__GB6, 
case__24: hdmi_text_controller_v1_0_AXI__GB2, 
case__518: hdmi_text_controller_v1_0_AXI__GB3, 
reg__542: hdmi_text_controller_v1_0_AXI__GB4, 
case__38: hdmi_text_controller_v1_0_AXI__GB3, 
reg__48: hdmi_text_controller_v1_0_AXI__GB3, 
font_rom: hdmi_text_controller_v1_0__GC0, 
case__631: hdmi_tx_v1_0__GC0, 
muxpart__475: hdmi_text_controller_v1_0_AXI__GB4, 
case__121: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__287: hdmi_text_controller_v1_0_AXI__GB6, 
hdmi_text_controller_v1_0_AXI__GB4: hdmi_text_controller_v1_0_AXI__GB4, 
case__589: hdmi_text_controller_v1_0_AXI__GB3, 
case__80: hdmi_text_controller_v1_0_AXI__GB0, 
case__104: hdmi_text_controller_v1_0_AXI__GB3, 
case__431: hdmi_text_controller_v1_0_AXI__GB2, 
reg__317: hdmi_text_controller_v1_0_AXI__GB2, 
case__617: hdmi_tx_v1_0__GC0, 
reg__329: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__490: hdmi_text_controller_v1_0_AXI__GB5, 
reg__60: hdmi_text_controller_v1_0_AXI__GB2, 
reg__617: hdmi_tx_v1_0__GC0, 
muxpart__313: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__88: hdmi_text_controller_v1_0_AXI__GB5, 
case__416: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__165: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__35: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__489: hdmi_text_controller_v1_0_AXI__GB5, 
case__644: hdmi_text_controller_v1_0__GC0, 
case__445: hdmi_text_controller_v1_0_AXI__GB2, 
reg__95: hdmi_text_controller_v1_0_AXI__GB0, 
reg__101: hdmi_text_controller_v1_0_AXI__GB3, 
case__294: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__247: hdmi_text_controller_v1_0_AXI__GB6, 
case__331: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__459: hdmi_text_controller_v1_0_AXI__GB4, 
reg__311: hdmi_text_controller_v1_0_AXI__GB4, 
case__407: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4307: hdmi_tx_v1_0__GC0, 
muxpart__66: hdmi_text_controller_v1_0_AXI__GB5, 
case__421: hdmi_text_controller_v1_0_AXI__GB2, 
case__12: hdmi_text_controller_v1_0_AXI__GB3, 
case__396: hdmi_text_controller_v1_0_AXI__GB0, 
case__531: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__182: hdmi_text_controller_v1_0_AXI__GB6, 
case__363: hdmi_text_controller_v1_0_AXI__GB2, 
case__432: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__147: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__355: hdmi_text_controller_v1_0_AXI__GB6, 
reg__469: hdmi_text_controller_v1_0_AXI__GB3, 
case__274: hdmi_text_controller_v1_0_AXI__GB4, 
reg__140: hdmi_text_controller_v1_0_AXI__GB2, 
reg__396: hdmi_text_controller_v1_0_AXI__GB0, 
reg__79: hdmi_text_controller_v1_0_AXI__GB3, 
case__209: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__480: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__598: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__39: hdmi_text_controller_v1_0_AXI__GB5, 
case__256: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__250: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__522: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__21: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__176: hdmi_text_controller_v1_0_AXI__GB6, 
reg__169: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__168: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__206: hdmi_text_controller_v1_0_AXI__GB6, 
case__562: hdmi_text_controller_v1_0_AXI__GB4, 
reg__552: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__567: hdmi_text_controller_v1_0_AXI__GB5, 
case__119: hdmi_text_controller_v1_0_AXI__GB2, 
reg__632: hdmi_tx_v1_0__GC0, 
muxpart__571: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__438: hdmi_text_controller_v1_0_AXI__GB4, 
reg__234: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__191: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__127: hdmi_text_controller_v1_0_AXI__GB5, 
reg__17: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__529: hdmi_text_controller_v1_0_AXI__GB6, 
reg__459: hdmi_text_controller_v1_0_AXI__GB4, 
reg__432: hdmi_text_controller_v1_0_AXI__GB2, 
reg__303: hdmi_text_controller_v1_0_AXI__GB4, 
case__234: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__96: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__401: hdmi_text_controller_v1_0_AXI__GB5, 
reg__38: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__197: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__369: hdmi_text_controller_v1_0_AXI__GB6, 
case__188: hdmi_text_controller_v1_0_AXI__GB0, 
case__43: hdmi_text_controller_v1_0_AXI__GB2, 
case__616: hdmi_tx_v1_0__GC0, 
case__597: hdmi_text_controller_v1_0_AXI__GB2, 
case__293: hdmi_text_controller_v1_0_AXI__GB4, 
reg__231: hdmi_text_controller_v1_0_AXI__GB4, 
case__458: hdmi_text_controller_v1_0_AXI__GB2, 
reg__489: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4259: hdmi_tx_v1_0__GC0, 
muxpart__497: hdmi_text_controller_v1_0_AXI__GB4, 
case__328: hdmi_text_controller_v1_0_AXI__GB2, 
case__222: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__583: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__610: hdmi_tx_v1_0__GC0, 
reg__644: hdmi_tx_v1_0__GC0, 
muxpart__329: hdmi_text_controller_v1_0_AXI__GB6, 
datapath__15: hdmi_tx_v1_0__GC0, 
muxpart__599: hdmi_text_controller_v1_0_AXI__GB5, 
reg__229: hdmi_text_controller_v1_0_AXI__GB4, 
case__550: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__452: hdmi_text_controller_v1_0_AXI__GB4, 
case__465: hdmi_text_controller_v1_0_AXI__GB3, 
reg__456: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__431: hdmi_text_controller_v1_0_AXI__GB4, 
reg__208: hdmi_text_controller_v1_0_AXI__GB4, 
reg__461: hdmi_text_controller_v1_0_AXI__GB2, 
case__74: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__339: hdmi_text_controller_v1_0_AXI__GB6, 
reg__420: hdmi_text_controller_v1_0_AXI__GB0, 
case__118: hdmi_text_controller_v1_0_AXI__GB3, 
reg__428: hdmi_text_controller_v1_0_AXI__GB2, 
case__48: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__89: hdmi_text_controller_v1_0_AXI__GB5, 
reg__148: hdmi_text_controller_v1_0_AXI__GB3, 
case__298: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__407: hdmi_text_controller_v1_0_AXI__GB5, 
reg__457: hdmi_text_controller_v1_0_AXI__GB4, 
case__120: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__216: hdmi_text_controller_v1_0_AXI__GB6, 
case__227: hdmi_text_controller_v1_0_AXI__GB4, 
case__473: hdmi_text_controller_v1_0_AXI__GB3, 
reg__663: hdmi_tx_v1_0__GC0, 
muxpart__243: hdmi_text_controller_v1_0_AXI__GB6, 
reg__335: hdmi_text_controller_v1_0_AXI__GB3, 
reg__579: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__113: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__390: hdmi_text_controller_v1_0_AXI__GB5, 
reg__209: hdmi_text_controller_v1_0_AXI__GB4, 
reg__269: hdmi_text_controller_v1_0_AXI__GB4, 
case__390: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__24: hdmi_text_controller_v1_0_AXI__GB5, 
reg__446: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__485: hdmi_text_controller_v1_0_AXI__GB5, 
case__160: hdmi_text_controller_v1_0_AXI__GB2, 
reg__22: hdmi_text_controller_v1_0_AXI__GB3, 
reg__353: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__283: hdmi_text_controller_v1_0_AXI__GB6, 
reg__99: hdmi_text_controller_v1_0_AXI__GB0, 
reg__648: hdmi_tx_v1_0__GC0, 
muxpart__94: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__204: hdmi_text_controller_v1_0_AXI__GB6, 
reg__221: hdmi_text_controller_v1_0_AXI__GB4, 
case__266: hdmi_text_controller_v1_0_AXI__GB4, 
case__417: hdmi_text_controller_v1_0_AXI__GB0, 
reg__667: hdmi_tx_v1_0__GC0, 
case__143: hdmi_text_controller_v1_0_AXI__GB2, 
reg__500: hdmi_text_controller_v1_0_AXI__GB3, 
case__387: hdmi_text_controller_v1_0_AXI__GB0, 
case__166: hdmi_text_controller_v1_0_AXI__GB2, 
reg__506: hdmi_text_controller_v1_0_AXI__GB2, 
reg__187: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__478: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__507: hdmi_text_controller_v1_0_AXI__GB4, 
case__23: hdmi_text_controller_v1_0_AXI__GB3, 
reg__248: hdmi_text_controller_v1_0_AXI__GB4, 
reg__59: hdmi_text_controller_v1_0_AXI__GB2, 
reg__158: hdmi_text_controller_v1_0_AXI__GB2, 
hdmi_text_controller_v1_0_AXI__GB2: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__228: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__388: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__413: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__140: hdmi_text_controller_v1_0_AXI__GB6, 
reg__573: hdmi_text_controller_v1_0_AXI__GB4, 
reg__29: hdmi_text_controller_v1_0_AXI__GB2, 
case__514: hdmi_text_controller_v1_0_AXI__GB3, 
case__116: hdmi_text_controller_v1_0_AXI__GB2, 
case__566: hdmi_text_controller_v1_0_AXI__GB4, 
case__551: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__203: hdmi_text_controller_v1_0_AXI__GB6, 
case__72: hdmi_text_controller_v1_0_AXI__GB3, 
reg__595: hdmi_text_controller_v1_0_AXI__GB2, 
reg__445: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4298: hdmi_tx_v1_0__GC0, 
muxpart__387: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4385: hdmi_tx_v1_0__GC0, 
muxpart__8: hdmi_text_controller_v1_0_AXI__GB5, 
case__107: hdmi_text_controller_v1_0_AXI__GB2, 
case__179: hdmi_text_controller_v1_0_AXI__GB2, 
case__427: hdmi_text_controller_v1_0_AXI__GB2, 
datapath__32: hdmi_text_controller_v1_0__GC0, 
muxpart__441: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__553: hdmi_text_controller_v1_0_AXI__GB6, 
case__20: hdmi_text_controller_v1_0_AXI__GB3, 
reg__576: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__593: hdmi_text_controller_v1_0_AXI__GB6, 
reg__161: hdmi_text_controller_v1_0_AXI__GB3, 
case__375: hdmi_text_controller_v1_0_AXI__GB2, 
reg__649: hdmi_tx_v1_0__GC0, 
reg__137: hdmi_text_controller_v1_0_AXI__GB3, 
case__641: hdmi_tx_v1_0__GC0, 
reg__102: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__124: hdmi_text_controller_v1_0_AXI__GB5, 
reg__170: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__547: hdmi_text_controller_v1_0_AXI__GB6, 
case__355: hdmi_text_controller_v1_0_AXI__GB2, 
case__479: hdmi_text_controller_v1_0_AXI__GB0, 
reg__367: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__376: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__328: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4354: hdmi_tx_v1_0__GC0, 
case__319: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__302: hdmi_text_controller_v1_0_AXI__GB6, 
case__253: hdmi_text_controller_v1_0_AXI__GB4, 
reg__313: hdmi_text_controller_v1_0_AXI__GB2, 
reg__301: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__526: hdmi_text_controller_v1_0_AXI__GB6, 
case__307: hdmi_text_controller_v1_0_AXI__GB4, 
case__611: hdmi_tx_v1_0__GC0, 
reg__194: hdmi_text_controller_v1_0_AXI__GB0, 
hdmi_tx_v1_0__GC0: hdmi_tx_v1_0__GC0, 
case__321: hdmi_text_controller_v1_0_AXI__GB3, 
reg__341: hdmi_text_controller_v1_0_AXI__GB2, 
reg__78: hdmi_text_controller_v1_0_AXI__GB3, 
reg__377: hdmi_text_controller_v1_0_AXI__GB3, 
reg__226: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4368: hdmi_tx_v1_0__GC0, 
case__280: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__114: hdmi_text_controller_v1_0_AXI__GB5, 
reg__117: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4375: hdmi_tx_v1_0__GC0, 
case__621: hdmi_tx_v1_0__GC0, 
muxpart__440: hdmi_text_controller_v1_0_AXI__GB4, 
reg__98: hdmi_text_controller_v1_0_AXI__GB0, 
reg__67: hdmi_text_controller_v1_0_AXI__GB2, 
reg__564: hdmi_text_controller_v1_0_AXI__GB4, 
case__40: hdmi_text_controller_v1_0_AXI__GB3, 
reg__167: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__349: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__325: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__470: hdmi_text_controller_v1_0_AXI__GB4, 
reg__393: hdmi_text_controller_v1_0_AXI__GB0, 
case__395: hdmi_text_controller_v1_0_AXI__GB0, 
case__105: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4377: hdmi_tx_v1_0__GC0, 
reg__491: hdmi_text_controller_v1_0_AXI__GB3, 
reg__399: hdmi_text_controller_v1_0_AXI__GB0, 
reg__373: hdmi_text_controller_v1_0_AXI__GB3, 
reg__149: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__383: hdmi_text_controller_v1_0_AXI__GB4, 
reg__302: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__255: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__274: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__143: hdmi_text_controller_v1_0_AXI__GB6, 
case__53: hdmi_text_controller_v1_0_AXI__GB3, 
reg__284: hdmi_text_controller_v1_0_AXI__GB4, 
reg__612: hdmi_text_controller_v1_0__GC0, 
logic__4251: hdmi_tx_v1_0__GC0, 
muxpart__223: hdmi_text_controller_v1_0_AXI__GB6, 
case__149: hdmi_text_controller_v1_0_AXI__GB2, 
case__112: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__398: hdmi_text_controller_v1_0_AXI__GB5, 
case__534: hdmi_text_controller_v1_0_AXI__GB3, 
case__128: hdmi_text_controller_v1_0_AXI__GB2, 
reg__658: hdmi_tx_v1_0__GC0, 
reg__213: hdmi_text_controller_v1_0_AXI__GB4, 
reg__546: hdmi_text_controller_v1_0_AXI__GB4, 
case__374: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__189: hdmi_text_controller_v1_0_AXI__GB6, 
reg__409: hdmi_text_controller_v1_0_AXI__GB0, 
reg__574: hdmi_text_controller_v1_0_AXI__GB4, 
reg__23: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__139: hdmi_text_controller_v1_0_AXI__GB6, 
reg__496: hdmi_text_controller_v1_0_AXI__GB3, 
case__161: hdmi_text_controller_v1_0_AXI__GB2, 
reg__466: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__611: hdmi_text_controller_v1_0__GC0, 
reg__18: hdmi_text_controller_v1_0_AXI__GB3, 
case__296: hdmi_text_controller_v1_0_AXI__GB4, 
case__88: hdmi_text_controller_v1_0_AXI__GB3, 
reg__236: hdmi_text_controller_v1_0_AXI__GB4, 
case__137: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__451: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__62: hdmi_text_controller_v1_0_AXI__GB5, 
reg__398: hdmi_text_controller_v1_0_AXI__GB0, 
case__468: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__53: hdmi_text_controller_v1_0_AXI__GB5, 
logic__4261: hdmi_tx_v1_0__GC0, 
muxpart__322: hdmi_text_controller_v1_0_AXI__GB6, 
case__467: hdmi_text_controller_v1_0_AXI__GB3, 
case__523: hdmi_text_controller_v1_0_AXI__GB3, 
case__277: hdmi_text_controller_v1_0_AXI__GB4, 
case__544: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4246: hdmi_text_controller_v1_0__GC0, 
reg__651: hdmi_tx_v1_0__GC0, 
case__97: hdmi_text_controller_v1_0_AXI__GB3, 
reg__565: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__20: hdmi_tx_v1_0__GC0, 
case__196: hdmi_text_controller_v1_0_AXI__GB4, 
case__58: hdmi_text_controller_v1_0_AXI__GB2, 
reg__452: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__17: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__32: hdmi_text_controller_v1_0_AXI__GB5, 
case__140: hdmi_text_controller_v1_0_AXI__GB3, 
case__217: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__592: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__146: hdmi_text_controller_v1_0_AXI__GB6, 
case__373: hdmi_text_controller_v1_0_AXI__GB2, 
reg__427: hdmi_text_controller_v1_0_AXI__GB2, 
case__315: hdmi_text_controller_v1_0_AXI__GB3, 
case__15: hdmi_text_controller_v1_0_AXI__GB3, 
hdmi_text_controller_v1_0_AXI__GB3: hdmi_text_controller_v1_0_AXI__GB3, 
reg__448: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__556: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__60: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__1: hdmi_text_controller_v1_0_AXI__GB4, 
reg__297: hdmi_text_controller_v1_0_AXI__GB4, 
reg__159: hdmi_text_controller_v1_0_AXI__GB3, 
case__150: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4367: hdmi_tx_v1_0__GC0, 
muxpart__550: hdmi_text_controller_v1_0_AXI__GB6, 
reg__265: hdmi_text_controller_v1_0_AXI__GB4, 
case__580: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4329: hdmi_tx_v1_0__GC0, 
muxpart__318: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__523: hdmi_text_controller_v1_0_AXI__GB6, 
case__334: hdmi_text_controller_v1_0_AXI__GB3, 
case__413: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4260: hdmi_tx_v1_0__GC0, 
reg__41: hdmi_text_controller_v1_0_AXI__GB3, 
reg__629: hdmi_tx_v1_0__GC0, 
muxpart__163: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4370: hdmi_tx_v1_0__GC0, 
muxpart__573: hdmi_text_controller_v1_0_AXI__GB5, 
reg__45: hdmi_text_controller_v1_0_AXI__GB3, 
case__382: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4230: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__154: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__515: hdmi_text_controller_v1_0_AXI__GB5, 
case__561: hdmi_text_controller_v1_0_AXI__GB4, 
case__231: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__212: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__230: hdmi_text_controller_v1_0_AXI__GB6, 
case__335: hdmi_text_controller_v1_0_AXI__GB2, 
case__448: hdmi_text_controller_v1_0_AXI__GB2, 
reg__584: hdmi_text_controller_v1_0_AXI__GB4, 
case__340: hdmi_text_controller_v1_0_AXI__GB2, 
case__291: hdmi_text_controller_v1_0_AXI__GB4, 
reg__355: hdmi_text_controller_v1_0_AXI__GB2, 
case__643: hdmi_text_controller_v1_0__GC0, 
muxpart__368: hdmi_text_controller_v1_0_AXI__GB6, 
reg__160: hdmi_text_controller_v1_0_AXI__GB2, 
case__200: hdmi_text_controller_v1_0_AXI__GB4, 
case__262: hdmi_text_controller_v1_0_AXI__GB4, 
reg__675: hdmi_tx_v1_0__GC0, 
reg__358: hdmi_text_controller_v1_0_AXI__GB2, 
reg__126: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4366: hdmi_tx_v1_0__GC0, 
muxpart__331: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__222: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__101: hdmi_text_controller_v1_0_AXI__GB5, 
reg__262: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__82: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__484: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__297: hdmi_text_controller_v1_0_AXI__GB6, 
reg__647: hdmi_tx_v1_0__GC0, 
reg__480: hdmi_text_controller_v1_0_AXI__GB3, 
case__556: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__465: hdmi_text_controller_v1_0_AXI__GB4, 
case__599: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__594: hdmi_text_controller_v1_0_AXI__GB6, 
reg__56: hdmi_text_controller_v1_0_AXI__GB3, 
reg__426: hdmi_text_controller_v1_0_AXI__GB2, 
reg__21: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__273: hdmi_text_controller_v1_0_AXI__GB6, 
case__451: hdmi_text_controller_v1_0_AXI__GB4, 
case__384: hdmi_text_controller_v1_0_AXI__GB0, 
case__422: hdmi_text_controller_v1_0_AXI__GB3, 
datapath__7: hdmi_tx_v1_0__GC0, 
muxpart__532: hdmi_text_controller_v1_0_AXI__GB6, 
case__157: hdmi_text_controller_v1_0_AXI__GB2, 
case__519: hdmi_text_controller_v1_0_AXI__GB2, 
reg__156: hdmi_text_controller_v1_0_AXI__GB2, 
reg__250: hdmi_text_controller_v1_0_AXI__GB4, 
case__354: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__195: hdmi_text_controller_v1_0_AXI__GB6, 
case__98: hdmi_text_controller_v1_0_AXI__GB3, 
reg__517: hdmi_text_controller_v1_0_AXI__GB3, 
case__223: hdmi_text_controller_v1_0_AXI__GB4, 
case__45: hdmi_text_controller_v1_0_AXI__GB3, 
case__404: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__205: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__378: hdmi_text_controller_v1_0_AXI__GB5, 
case__206: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__190: hdmi_text_controller_v1_0_AXI__GB6, 
reg__365: hdmi_text_controller_v1_0_AXI__GB3, 
reg__487: hdmi_text_controller_v1_0_AXI__GB0, 
reg__508: hdmi_text_controller_v1_0_AXI__GB3, 
reg__244: hdmi_text_controller_v1_0_AXI__GB4, 
case__79: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__123: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__334: hdmi_text_controller_v1_0_AXI__GB6, 
case__172: hdmi_text_controller_v1_0_AXI__GB2, 
case__471: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__221: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__327: hdmi_text_controller_v1_0_AXI__GB6, 
case__606: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__253: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__422: hdmi_text_controller_v1_0_AXI__GB5, 
case__113: hdmi_text_controller_v1_0_AXI__GB3, 
datapath__9: hdmi_tx_v1_0__GC0, 
case__247: hdmi_text_controller_v1_0_AXI__GB4, 
reg__561: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__372: hdmi_text_controller_v1_0_AXI__GB6, 
case__75: hdmi_text_controller_v1_0_AXI__GB3, 
reg__349: hdmi_text_controller_v1_0_AXI__GB2, 
reg__472: hdmi_text_controller_v1_0_AXI__GB0, 
reg__40: hdmi_text_controller_v1_0_AXI__GB3, 
case__509: hdmi_text_controller_v1_0_AXI__GB2, 
case__435: hdmi_text_controller_v1_0_AXI__GB2, 
case__13: hdmi_text_controller_v1_0_AXI__GB3, 
reg__290: hdmi_text_controller_v1_0_AXI__GB4, 
reg__577: hdmi_text_controller_v1_0_AXI__GB4, 
case__311: hdmi_text_controller_v1_0_AXI__GB2, 
case__623: hdmi_tx_v1_0__GC0, 
case__605: hdmi_text_controller_v1_0_AXI__GB4, 
case__490: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__308: hdmi_text_controller_v1_0_AXI__GB6, 
case__516: hdmi_text_controller_v1_0_AXI__GB2, 
case__138: hdmi_text_controller_v1_0_AXI__GB2, 
case__275: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__80: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__179: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__265: hdmi_text_controller_v1_0_AXI__GB6, 
case__300: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__582: hdmi_text_controller_v1_0_AXI__GB5, 
case__129: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__50: hdmi_text_controller_v1_0_AXI__GB5, 
case__123: hdmi_text_controller_v1_0_AXI__GB2, 
case__191: hdmi_text_controller_v1_0_AXI__GB0, 
case__204: hdmi_text_controller_v1_0_AXI__GB4, 
case__446: hdmi_text_controller_v1_0_AXI__GB2, 
reg__130: hdmi_text_controller_v1_0_AXI__GB2, 
reg__624: hdmi_tx_v1_0__GC0, 
muxpart__516: hdmi_text_controller_v1_0_AXI__GB6, 
case__470: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__545: hdmi_text_controller_v1_0_AXI__GB6, 
logic__465: hdmi_text_controller_v1_0_AXI__GB5, 
reg__570: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__193: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__356: hdmi_text_controller_v1_0_AXI__GB6, 
reg__76: hdmi_text_controller_v1_0_AXI__GB0, 
case__343: hdmi_text_controller_v1_0_AXI__GB3, 
case__409: hdmi_text_controller_v1_0_AXI__GB3, 
case__521: hdmi_text_controller_v1_0_AXI__GB2, 
case__333: hdmi_text_controller_v1_0_AXI__GB2, 
reg__455: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__232: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__278: hdmi_text_controller_v1_0_AXI__GB6, 
reg__225: hdmi_text_controller_v1_0_AXI__GB4, 
reg__597: hdmi_text_controller_v1_0_AXI__GB2, 
case__573: hdmi_text_controller_v1_0_AXI__GB4, 
case__469: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__488: hdmi_text_controller_v1_0_AXI__GB5, 
reg__143: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__109: hdmi_text_controller_v1_0_AXI__GB5, 
case__491: hdmi_text_controller_v1_0_AXI__GB2, 
case__184: hdmi_text_controller_v1_0_AXI__GB3, 
case__549: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__557: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__385: hdmi_text_controller_v1_0_AXI__GB4, 
reg__494: hdmi_text_controller_v1_0_AXI__GB2, 
reg__326: hdmi_text_controller_v1_0_AXI__GB3, 
reg__107: hdmi_text_controller_v1_0_AXI__GB3, 
reg__378: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__606: hdmi_tx_v1_0__GC0, 
muxpart__503: hdmi_text_controller_v1_0_AXI__GB4, 
reg__294: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__433: hdmi_text_controller_v1_0_AXI__GB4, 
reg__342: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__537: hdmi_text_controller_v1_0_AXI__GB6, 
case__198: hdmi_text_controller_v1_0_AXI__GB4, 
case__588: hdmi_text_controller_v1_0_AXI__GB3, 
reg__191: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__449: hdmi_text_controller_v1_0_AXI__GB4, 
reg__131: hdmi_text_controller_v1_0_AXI__GB2, 
reg__671: hdmi_tx_v1_0__GC0, 
logic__4320: hdmi_tx_v1_0__GC0, 
case__19: hdmi_text_controller_v1_0_AXI__GB3, 
case__361: hdmi_text_controller_v1_0_AXI__GB3, 
reg__325: hdmi_text_controller_v1_0_AXI__GB3, 
reg__192: hdmi_text_controller_v1_0_AXI__GB0, 
case__62: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__81: hdmi_text_controller_v1_0_AXI__GB5, 
case__596: hdmi_text_controller_v1_0_AXI__GB2, 
case__447: hdmi_text_controller_v1_0_AXI__GB2, 
datapath__4: hdmi_text_controller_v1_0__GC0, 
muxpart__246: hdmi_text_controller_v1_0_AXI__GB6, 
reg__450: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__145: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__596: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__200: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__224: hdmi_text_controller_v1_0_AXI__GB6, 
reg__145: hdmi_text_controller_v1_0_AXI__GB2, 
case__155: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__138: hdmi_text_controller_v1_0_AXI__GB6, 
reg__316: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__600: hdmi_text_controller_v1_0_AXI__GB5, 
case__147: hdmi_text_controller_v1_0_AXI__GB3, 
reg__206: hdmi_text_controller_v1_0_AXI__GB4, 
reg__109: hdmi_text_controller_v1_0_AXI__GB2, 
reg__73: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__276: hdmi_text_controller_v1_0_AXI__GB6, 
reg__315: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4392: hdmi_tx_v1_0__GC0, 
muxpart__580: hdmi_text_controller_v1_0_AXI__GB5, 
case__21: hdmi_text_controller_v1_0_AXI__GB2, 
case__34: hdmi_text_controller_v1_0_AXI__GB3, 
case__618: hdmi_tx_v1_0__GC0, 
muxpart__544: hdmi_text_controller_v1_0_AXI__GB6, 
reg__493: hdmi_text_controller_v1_0_AXI__GB2, 
reg__619: hdmi_tx_v1_0__GC0, 
muxpart__512: hdmi_text_controller_v1_0_AXI__GB5, 
case__219: hdmi_text_controller_v1_0_AXI__GB4, 
reg__580: hdmi_text_controller_v1_0_AXI__GB4, 
reg__218: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__233: hdmi_text_controller_v1_0_AXI__GB6, 
reg__664: hdmi_tx_v1_0__GC0, 
muxpart__303: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__416: hdmi_text_controller_v1_0_AXI__GB5, 
case__83: hdmi_text_controller_v1_0_AXI__GB0, 
case__195: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__499: hdmi_text_controller_v1_0_AXI__GB5, 
reg__581: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__131: hdmi_text_controller_v1_0_AXI__GB6, 
case__326: hdmi_text_controller_v1_0_AXI__GB2, 
case__171: hdmi_text_controller_v1_0_AXI__GB2, 
case__342: hdmi_text_controller_v1_0_AXI__GB3, 
case__533: hdmi_text_controller_v1_0_AXI__GB3, 
case__205: hdmi_text_controller_v1_0_AXI__GB4, 
case__101: hdmi_text_controller_v1_0_AXI__GB0, 
reg__351: hdmi_text_controller_v1_0_AXI__GB2, 
case__264: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__23: hdmi_text_controller_v1_0_AXI__GB4, 
reg__479: hdmi_text_controller_v1_0_AXI__GB0, 
reg__103: hdmi_text_controller_v1_0_AXI__GB0, 
case__574: hdmi_text_controller_v1_0_AXI__GB4, 
reg__439: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__435: hdmi_text_controller_v1_0_AXI__GB4, 
reg__58: hdmi_text_controller_v1_0_AXI__GB2, 
reg__592: hdmi_text_controller_v1_0_AXI__GB3, 
reg__528: hdmi_text_controller_v1_0_AXI__GB3, 
case__282: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4337: hdmi_tx_v1_0__GC0, 
muxpart__26: hdmi_text_controller_v1_0_AXI__GB5, 
case__18: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__543: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__506: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__28: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__219: hdmi_text_controller_v1_0_AXI__GB6, 
case__454: hdmi_text_controller_v1_0_AXI__GB4, 
case__504: hdmi_text_controller_v1_0_AXI__GB3, 
logic__6: hdmi_text_controller_v1_0_AXI__GB4, 
reg__423: hdmi_text_controller_v1_0_AXI__GB3, 
reg__94: hdmi_text_controller_v1_0_AXI__GB3, 
reg__295: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__25: hdmi_tx_v1_0__GC0, 
muxpart__519: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__405: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__425: hdmi_text_controller_v1_0_AXI__GB5, 
reg__463: hdmi_text_controller_v1_0_AXI__GB2, 
case__368: hdmi_text_controller_v1_0_AXI__GB3, 
reg__306: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__608: hdmi_tx_v1_0__GC0, 
muxpart__361: hdmi_text_controller_v1_0_AXI__GB6, 
case__271: hdmi_text_controller_v1_0_AXI__GB4, 
reg__554: hdmi_text_controller_v1_0_AXI__GB4, 
reg__322: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__432: hdmi_text_controller_v1_0_AXI__GB4, 
reg__625: hdmi_tx_v1_0__GC0, 
case__110: hdmi_text_controller_v1_0_AXI__GB3, 
case__428: hdmi_text_controller_v1_0_AXI__GB2, 
reg__50: hdmi_text_controller_v1_0_AXI__GB2, 
reg__614: hdmi_text_controller_v1_0__GC0, 
muxpart__305: hdmi_text_controller_v1_0_AXI__GB6, 
reg__653: hdmi_tx_v1_0__GC0, 
muxpart__41: hdmi_text_controller_v1_0_AXI__GB5, 
case__225: hdmi_text_controller_v1_0_AXI__GB4, 
reg__486: hdmi_text_controller_v1_0_AXI__GB0, 
reg__553: hdmi_text_controller_v1_0_AXI__GB4, 
reg__655: hdmi_tx_v1_0__GC0, 
reg__610: hdmi_text_controller_v1_0_AXI__GB6, 
reg__293: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__292: hdmi_text_controller_v1_0_AXI__GB6, 
reg__260: hdmi_text_controller_v1_0_AXI__GB4, 
reg__401: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__52: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__335: hdmi_text_controller_v1_0_AXI__GB6, 
case__460: hdmi_text_controller_v1_0_AXI__GB2, 
reg__419: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__108: hdmi_text_controller_v1_0_AXI__GB5, 
reg__215: hdmi_text_controller_v1_0_AXI__GB4, 
case__543: hdmi_text_controller_v1_0_AXI__GB4, 
case__344: hdmi_text_controller_v1_0_AXI__GB2, 
case__63: hdmi_text_controller_v1_0_AXI__GB2, 
case__576: hdmi_text_controller_v1_0_AXI__GB4, 
reg__106: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__343: hdmi_text_controller_v1_0_AXI__GB6, 
case__175: hdmi_text_controller_v1_0_AXI__GB3, 
case__130: hdmi_text_controller_v1_0_AXI__GB3, 
case__423: hdmi_text_controller_v1_0_AXI__GB2, 
case__528: hdmi_text_controller_v1_0_AXI__GB2, 
case__115: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__418: hdmi_text_controller_v1_0_AXI__GB5, 
reg__563: hdmi_text_controller_v1_0_AXI__GB4, 
reg__178: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__597: hdmi_text_controller_v1_0_AXI__GB6, 
reg__235: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__136: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__504: hdmi_text_controller_v1_0_AXI__GB4, 
case__474: hdmi_text_controller_v1_0_AXI__GB0, 
reg__467: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__300: hdmi_text_controller_v1_0_AXI__GB6, 
case__142: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__2: hdmi_text_controller_v1_0_AXI__GB5, 
case__163: hdmi_text_controller_v1_0_AXI__GB3, 
case__462: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__471: hdmi_text_controller_v1_0_AXI__GB4, 
reg__70: hdmi_text_controller_v1_0_AXI__GB3, 
reg__254: hdmi_text_controller_v1_0_AXI__GB4, 
reg__369: hdmi_text_controller_v1_0_AXI__GB3, 
case__203: hdmi_text_controller_v1_0_AXI__GB4, 
case__408: hdmi_text_controller_v1_0_AXI__GB2, 
case__268: hdmi_text_controller_v1_0_AXI__GB4, 
case__351: hdmi_text_controller_v1_0_AXI__GB3, 
case__378: hdmi_text_controller_v1_0_AXI__GB3, 
reg__312: hdmi_text_controller_v1_0_AXI__GB3, 
reg__631: hdmi_tx_v1_0__GC0, 
muxpart__400: hdmi_text_controller_v1_0_AXI__GB5, 
reg__172: hdmi_text_controller_v1_0_AXI__GB2, 
reg__532: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__218: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__57: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__354: hdmi_text_controller_v1_0_AXI__GB6, 
case__141: hdmi_text_controller_v1_0_AXI__GB3, 
reg__141: hdmi_text_controller_v1_0_AXI__GB2, 
case__77: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__309: hdmi_text_controller_v1_0_AXI__GB6, 
reg__338: hdmi_text_controller_v1_0_AXI__GB2, 
serdes_10_to_1: hdmi_tx_v1_0__GC0, 
muxpart__445: hdmi_text_controller_v1_0_AXI__GB4, 
case__133: hdmi_text_controller_v1_0_AXI__GB2, 
datapath__21: hdmi_tx_v1_0__GC0, 
reg__408: hdmi_text_controller_v1_0_AXI__GB0, 
case__630: hdmi_tx_v1_0__GC0, 
reg__253: hdmi_text_controller_v1_0_AXI__GB4, 
reg__545: hdmi_text_controller_v1_0_AXI__GB4, 
case__194: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__321: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4322: hdmi_tx_v1_0__GC0, 
muxpart__501: hdmi_text_controller_v1_0_AXI__GB5, 
case__638: hdmi_tx_v1_0__GC0, 
muxpart__298: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__170: hdmi_text_controller_v1_0_AXI__GB6, 
case__1: hdmi_text_controller_v1_0_AXI__GB4, 
case__108: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__495: hdmi_text_controller_v1_0_AXI__GB5, 
reg__151: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__568: hdmi_text_controller_v1_0_AXI__GB5, 
case__199: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4376: hdmi_tx_v1_0__GC0, 
muxpart__502: hdmi_text_controller_v1_0_AXI__GB4, 
reg__12: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__587: hdmi_text_controller_v1_0_AXI__GB5, 
case__290: hdmi_text_controller_v1_0_AXI__GB4, 
reg__166: hdmi_text_controller_v1_0_AXI__GB3, 
case__4: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__208: hdmi_text_controller_v1_0_AXI__GB6, 
case__601: hdmi_text_controller_v1_0_AXI__GB2, 
case__144: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__549: hdmi_text_controller_v1_0_AXI__GB6, 
reg__444: hdmi_text_controller_v1_0_AXI__GB3, 
reg__240: hdmi_text_controller_v1_0_AXI__GB4, 
case__124: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__491: hdmi_text_controller_v1_0_AXI__GB5, 
reg__442: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__447: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__409: hdmi_text_controller_v1_0_AXI__GB5, 
reg__199: hdmi_text_controller_v1_0_AXI__GB4, 
reg__128: hdmi_text_controller_v1_0_AXI__GB2, 
case__442: hdmi_text_controller_v1_0_AXI__GB3, 
color_mapper: hdmi_text_controller_v1_0__GC0, 
case__626: hdmi_tx_v1_0__GC0, 
muxpart__254: hdmi_text_controller_v1_0_AXI__GB6, 
reg__71: hdmi_text_controller_v1_0_AXI__GB3, 
case__406: hdmi_text_controller_v1_0_AXI__GB0, 
logic__4365: hdmi_tx_v1_0__GC0, 
case__604: hdmi_text_controller_v1_0_AXI__GB4, 
reg__261: hdmi_text_controller_v1_0_AXI__GB4, 
reg__388: hdmi_text_controller_v1_0_AXI__GB3, 
case__379: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4266: hdmi_tx_v1_0__GC0, 
case__269: hdmi_text_controller_v1_0_AXI__GB4, 
reg__578: hdmi_text_controller_v1_0_AXI__GB4, 
case__399: hdmi_text_controller_v1_0_AXI__GB0, 
reg__230: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__366: hdmi_text_controller_v1_0_AXI__GB6, 
reg__39: hdmi_text_controller_v1_0_AXI__GB3, 
case__41: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__284: hdmi_text_controller_v1_0_AXI__GB6, 
case__92: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__538: hdmi_text_controller_v1_0_AXI__GB6, 
case__594: hdmi_text_controller_v1_0_AXI__GB2, 
reg__257: hdmi_text_controller_v1_0_AXI__GB4, 
case__99: hdmi_text_controller_v1_0_AXI__GB0, 
reg__636: hdmi_tx_v1_0__GC0, 
reg__521: hdmi_text_controller_v1_0_AXI__GB3, 
reg__471: hdmi_text_controller_v1_0_AXI__GB3, 
case__248: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__605: hdmi_text_controller_v1_0__GC0, 
case__501: hdmi_text_controller_v1_0_AXI__GB2, 
case__568: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__12: hdmi_text_controller_v1_0_AXI__GB5, 
reg__604: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__244: hdmi_text_controller_v1_0_AXI__GB6, 
reg__357: hdmi_text_controller_v1_0_AXI__GB2, 
case__69: hdmi_text_controller_v1_0_AXI__GB3, 
case__270: hdmi_text_controller_v1_0_AXI__GB4, 
reg__669: hdmi_tx_v1_0__GC0, 
case__246: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__16: hdmi_tx_v1_0__GC0, 
muxpart__47: hdmi_text_controller_v1_0_AXI__GB5, 
logic__4317: hdmi_tx_v1_0__GC0, 
reg__227: hdmi_text_controller_v1_0_AXI__GB4, 
case__411: hdmi_text_controller_v1_0_AXI__GB2, 
reg__560: hdmi_text_controller_v1_0_AXI__GB4, 
reg__136: hdmi_text_controller_v1_0_AXI__GB2, 
case__637: hdmi_tx_v1_0__GC0, 
muxpart__252: hdmi_text_controller_v1_0_AXI__GB6, 
logic__913: hdmi_text_controller_v1_0_AXI__GB5, 
case__517: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__443: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__22: hdmi_tx_v1_0__GC0, 
reg__138: hdmi_text_controller_v1_0_AXI__GB3, 
case__612: hdmi_tx_v1_0__GC0, 
reg__62: hdmi_text_controller_v1_0_AXI__GB2, 
reg__637: hdmi_tx_v1_0__GC0, 
case__134: hdmi_text_controller_v1_0_AXI__GB3, 
case__564: hdmi_text_controller_v1_0_AXI__GB4, 
case__287: hdmi_text_controller_v1_0_AXI__GB4, 
reg__346: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__428: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__320: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__172: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__332: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__340: hdmi_text_controller_v1_0_AXI__GB6, 
reg__32: hdmi_text_controller_v1_0_AXI__GB3, 
reg__350: hdmi_text_controller_v1_0_AXI__GB3, 
reg__588: hdmi_text_controller_v1_0_AXI__GB0, 
reg__492: hdmi_text_controller_v1_0_AXI__GB3, 
datapath__23: hdmi_tx_v1_0__GC0, 
muxpart__162: hdmi_text_controller_v1_0_AXI__GB6, 
reg__412: hdmi_text_controller_v1_0_AXI__GB3, 
case__102: hdmi_text_controller_v1_0_AXI__GB0, 
reg__620: hdmi_tx_v1_0__GC0, 
muxpart__281: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__585: hdmi_text_controller_v1_0_AXI__GB5, 
reg__483: hdmi_text_controller_v1_0_AXI__GB0, 
reg__405: hdmi_text_controller_v1_0_AXI__GB3, 
case__187: hdmi_text_controller_v1_0_AXI__GB0, 
case__229: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__105: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__207: hdmi_text_controller_v1_0_AXI__GB6, 
reg__504: hdmi_text_controller_v1_0_AXI__GB2, 
reg__114: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__364: hdmi_text_controller_v1_0_AXI__GB6, 
reg__212: hdmi_text_controller_v1_0_AXI__GB4, 
reg__34: hdmi_text_controller_v1_0_AXI__GB3, 
case__545: hdmi_text_controller_v1_0_AXI__GB4, 
case__29: hdmi_text_controller_v1_0_AXI__GB3, 
case__332: hdmi_text_controller_v1_0_AXI__GB3, 
case__499: hdmi_text_controller_v1_0_AXI__GB3, 
srldelay: hdmi_tx_v1_0__GC0, 
case__94: hdmi_text_controller_v1_0_AXI__GB3, 
case__235: hdmi_text_controller_v1_0_AXI__GB4, 
reg__645: hdmi_tx_v1_0__GC0, 
muxpart__14: hdmi_text_controller_v1_0_AXI__GB5, 
reg__362: hdmi_text_controller_v1_0_AXI__GB3, 
case__109: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__483: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__42: hdmi_text_controller_v1_0_AXI__GB5, 
reg__422: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4235: hdmi_text_controller_v1_0__GC0, 
reg__646: hdmi_tx_v1_0__GC0, 
case__345: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__558: hdmi_text_controller_v1_0_AXI__GB6, 
case__500: hdmi_text_controller_v1_0_AXI__GB3, 
reg__485: hdmi_text_controller_v1_0_AXI__GB0, 
reg__641: hdmi_tx_v1_0__GC0, 
case__437: hdmi_text_controller_v1_0_AXI__GB2, 
reg__534: hdmi_text_controller_v1_0_AXI__GB3, 
reg__344: hdmi_text_controller_v1_0_AXI__GB2, 
reg__210: hdmi_text_controller_v1_0_AXI__GB4, 
case__168: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__345: hdmi_text_controller_v1_0_AXI__GB6, 
case__81: hdmi_text_controller_v1_0_AXI__GB3, 
reg__66: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__236: hdmi_text_controller_v1_0_AXI__GB6, 
case__2: hdmi_text_controller_v1_0_AXI__GB2, 
case__540: hdmi_text_controller_v1_0_AXI__GB4, 
reg__87: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__121: hdmi_text_controller_v1_0_AXI__GB5, 
reg__211: hdmi_text_controller_v1_0_AXI__GB4, 
reg__171: hdmi_text_controller_v1_0_AXI__GB3, 
reg__258: hdmi_text_controller_v1_0_AXI__GB4, 
reg__656: hdmi_tx_v1_0__GC0, 
reg__586: hdmi_text_controller_v1_0_AXI__GB4, 
case__575: hdmi_text_controller_v1_0_AXI__GB4, 
reg__507: hdmi_text_controller_v1_0_AXI__GB3, 
reg__42: hdmi_text_controller_v1_0_AXI__GB2, 
case__230: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__48: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__493: hdmi_text_controller_v1_0_AXI__GB5, 
reg__569: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__65: hdmi_text_controller_v1_0_AXI__GB5, 
case__524: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__559: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__511: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__225: hdmi_text_controller_v1_0_AXI__GB6, 
case__318: hdmi_text_controller_v1_0_AXI__GB3, 
reg__174: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__98: hdmi_text_controller_v1_0_AXI__GB5, 
case__154: hdmi_text_controller_v1_0_AXI__GB3, 
case__312: hdmi_text_controller_v1_0_AXI__GB3, 
case__536: hdmi_text_controller_v1_0_AXI__GB3, 
case__381: hdmi_text_controller_v1_0_AXI__GB2, 
case__192: hdmi_text_controller_v1_0_AXI__GB0, 
case__265: hdmi_text_controller_v1_0_AXI__GB4, 
case__273: hdmi_text_controller_v1_0_AXI__GB4, 
reg__395: hdmi_text_controller_v1_0_AXI__GB3, 
case__71: hdmi_text_controller_v1_0_AXI__GB0, 
case__625: hdmi_tx_v1_0__GC0, 
muxpart__505: hdmi_text_controller_v1_0_AXI__GB5, 
case__303: hdmi_text_controller_v1_0_AXI__GB4, 
reg__447: hdmi_text_controller_v1_0_AXI__GB2, 
reg__203: hdmi_text_controller_v1_0_AXI__GB4, 
reg__509: hdmi_text_controller_v1_0_AXI__GB3, 
case__386: hdmi_text_controller_v1_0_AXI__GB3, 
case__336: hdmi_text_controller_v1_0_AXI__GB2, 
case__228: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4318: hdmi_tx_v1_0__GC0, 
muxpart__275: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__535: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__258: hdmi_text_controller_v1_0_AXI__GB6, 
reg__31: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__56: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__367: hdmi_text_controller_v1_0_AXI__GB6, 
reg__453: hdmi_text_controller_v1_0_AXI__GB4, 
reg__473: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__84: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__93: hdmi_text_controller_v1_0_AXI__GB5, 
datapath__2: hdmi_text_controller_v1_0__GC0, 
reg__233: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__517: hdmi_text_controller_v1_0_AXI__GB6, 
reg__531: hdmi_text_controller_v1_0_AXI__GB2, 
case__489: hdmi_text_controller_v1_0_AXI__GB3, 
reg__5: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4343: hdmi_tx_v1_0__GC0, 
reg__197: hdmi_text_controller_v1_0_AXI__GB4, 
reg__287: hdmi_text_controller_v1_0_AXI__GB4, 
case__370: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__271: hdmi_text_controller_v1_0_AXI__GB6, 
reg__383: hdmi_text_controller_v1_0_AXI__GB3, 
reg__69: hdmi_text_controller_v1_0_AXI__GB3, 
case__522: hdmi_text_controller_v1_0_AXI__GB3, 
reg__113: hdmi_text_controller_v1_0_AXI__GB3, 
case__398: hdmi_text_controller_v1_0_AXI__GB0, 
reg__567: hdmi_text_controller_v1_0_AXI__GB4, 
case__35: hdmi_text_controller_v1_0_AXI__GB2, 
reg__566: hdmi_text_controller_v1_0_AXI__GB4, 
case__515: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__213: hdmi_text_controller_v1_0_AXI__GB6, 
case__353: hdmi_text_controller_v1_0_AXI__GB2, 
case__90: hdmi_text_controller_v1_0_AXI__GB3, 
case__424: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__30: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__591: hdmi_text_controller_v1_0_AXI__GB5, 
reg__204: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__396: hdmi_text_controller_v1_0_AXI__GB5, 
reg__462: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__289: hdmi_text_controller_v1_0_AXI__GB6, 
reg__621: hdmi_tx_v1_0__GC0, 
muxpart__83: hdmi_text_controller_v1_0_AXI__GB5, 
case__283: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__575: hdmi_text_controller_v1_0_AXI__GB5, 
case__338: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__370: hdmi_text_controller_v1_0_AXI__GB6, 
reg__7: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__565: hdmi_text_controller_v1_0_AXI__GB5, 
case__598: hdmi_text_controller_v1_0_AXI__GB3, 
case__254: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__231: hdmi_text_controller_v1_0_AXI__GB6, 
reg__118: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__129: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__268: hdmi_text_controller_v1_0_AXI__GB6, 
case__177: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__49: hdmi_text_controller_v1_0_AXI__GB5, 
reg__454: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__198: hdmi_text_controller_v1_0_AXI__GB6, 
reg__108: hdmi_text_controller_v1_0_AXI__GB3, 
case__285: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__454: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4264: hdmi_tx_v1_0__GC0, 
muxpart__257: hdmi_text_controller_v1_0_AXI__GB6, 
reg__195: hdmi_text_controller_v1_0_AXI__GB0, 
reg__547: hdmi_text_controller_v1_0_AXI__GB4, 
case__577: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__29: hdmi_tx_v1_0__GC0, 
muxpart__158: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__414: hdmi_text_controller_v1_0_AXI__GB5, 
case__59: hdmi_text_controller_v1_0_AXI__GB2, 
reg__332: hdmi_text_controller_v1_0_AXI__GB2, 
case__135: hdmi_text_controller_v1_0_AXI__GB3, 
case__320: hdmi_text_controller_v1_0_AXI__GB3, 
case__348: hdmi_text_controller_v1_0_AXI__GB2, 
case__559: hdmi_text_controller_v1_0_AXI__GB4, 
case__176: hdmi_text_controller_v1_0_AXI__GB2, 
case__548: hdmi_text_controller_v1_0_AXI__GB4, 
case__620: hdmi_tx_v1_0__GC0, 
datapath__28: hdmi_tx_v1_0__GC0, 
datapath__18: hdmi_tx_v1_0__GC0, 
muxpart__217: hdmi_text_controller_v1_0_AXI__GB6, 
case__279: hdmi_text_controller_v1_0_AXI__GB4, 
reg__331: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4271: hdmi_tx_v1_0__GC0, 
muxpart__442: hdmi_text_controller_v1_0_AXI__GB4, 
case__481: hdmi_text_controller_v1_0_AXI__GB0, 
case__106: hdmi_text_controller_v1_0_AXI__GB2, 
reg__182: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__604: hdmi_text_controller_v1_0__GC0, 
reg__336: hdmi_text_controller_v1_0_AXI__GB2, 
reg__291: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__500: hdmi_text_controller_v1_0_AXI__GB5, 
case__281: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__482: hdmi_text_controller_v1_0_AXI__GB5, 
reg__602: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__72: hdmi_text_controller_v1_0_AXI__GB5, 
reg__19: hdmi_text_controller_v1_0_AXI__GB3, 
case__178: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__43: hdmi_text_controller_v1_0_AXI__GB5, 
datapath__24: hdmi_tx_v1_0__GC0, 
case__394: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__76: hdmi_text_controller_v1_0_AXI__GB5, 
datapath__8: hdmi_tx_v1_0__GC0, 
case__14: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__132: hdmi_text_controller_v1_0_AXI__GB6, 
reg__516: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__214: hdmi_text_controller_v1_0_AXI__GB6, 
case__85: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__589: hdmi_text_controller_v1_0_AXI__GB5, 
reg__661: hdmi_tx_v1_0__GC0, 
datapath__27: hdmi_tx_v1_0__GC0, 
reg__643: hdmi_tx_v1_0__GC0, 
logic__13: hdmi_text_controller_v1_0_AXI__GB4, 
reg__307: hdmi_text_controller_v1_0_AXI__GB4, 
case__132: hdmi_text_controller_v1_0_AXI__GB3, 
logic__45: hdmi_text_controller_v1_0_AXI__GB4, 
case__317: hdmi_text_controller_v1_0_AXI__GB2, 
case__272: hdmi_text_controller_v1_0_AXI__GB4, 
reg__163: hdmi_text_controller_v1_0_AXI__GB2, 
case__563: hdmi_text_controller_v1_0_AXI__GB4, 
case__252: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__171: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__112: hdmi_text_controller_v1_0_AXI__GB5, 
reg__93: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__183: hdmi_text_controller_v1_0_AXI__GB6, 
case__220: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__458: hdmi_text_controller_v1_0_AXI__GB4, 
reg__435: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__256: hdmi_text_controller_v1_0_AXI__GB6, 
reg__568: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__479: hdmi_text_controller_v1_0_AXI__GB5, 
case__31: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__130: hdmi_text_controller_v1_0_AXI__GB6, 
case__245: hdmi_text_controller_v1_0_AXI__GB4, 
case__258: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4280: hdmi_tx_v1_0__GC0, 
case__429: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__563: hdmi_text_controller_v1_0_AXI__GB5, 
case__339: hdmi_text_controller_v1_0_AXI__GB2, 
reg__381: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__382: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__474: hdmi_text_controller_v1_0_AXI__GB4, 
case__183: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4414: hdmi_text_controller_v1_0__GC0, 
reg__449: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__187: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__337: hdmi_text_controller_v1_0_AXI__GB6, 
reg__323: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__226: hdmi_text_controller_v1_0_AXI__GB6, 
reg__520: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__135: hdmi_text_controller_v1_0_AXI__GB6, 
case__578: hdmi_text_controller_v1_0_AXI__GB4, 
reg__611: hdmi_text_controller_v1_0_AXI__GB4, 
case__56: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4286: hdmi_tx_v1_0__GC0, 
case__327: hdmi_text_controller_v1_0_AXI__GB3, 
case__595: hdmi_text_controller_v1_0_AXI__GB2, 
case__453: hdmi_text_controller_v1_0_AXI__GB4, 
case__139: hdmi_text_controller_v1_0_AXI__GB3, 
reg__116: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__581: hdmi_text_controller_v1_0_AXI__GB5, 
reg__510: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__75: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__77: hdmi_text_controller_v1_0_AXI__GB5, 
reg__511: hdmi_text_controller_v1_0_AXI__GB2, 
reg__558: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4272: hdmi_tx_v1_0__GC0, 
muxpart__37: hdmi_text_controller_v1_0_AXI__GB5, 
case__403: hdmi_text_controller_v1_0_AXI__GB0, 
reg__359: hdmi_text_controller_v1_0_AXI__GB2, 
reg__536: hdmi_text_controller_v1_0_AXI__GB3, 
case__111: hdmi_text_controller_v1_0_AXI__GB3, 
case__122: hdmi_text_controller_v1_0_AXI__GB2, 
reg__81: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__555: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__494: hdmi_text_controller_v1_0_AXI__GB5, 
case__173: hdmi_text_controller_v1_0_AXI__GB3, 
case__240: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__293: hdmi_text_controller_v1_0_AXI__GB6, 
reg__271: hdmi_text_controller_v1_0_AXI__GB4, 
reg__181: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__347: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__46: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__426: hdmi_text_controller_v1_0_AXI__GB5, 
reg__152: hdmi_text_controller_v1_0_AXI__GB2, 
reg__670: hdmi_tx_v1_0__GC0, 
logic__241: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__326: hdmi_text_controller_v1_0_AXI__GB6, 
case__362: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__116: hdmi_text_controller_v1_0_AXI__GB5, 
logic__17: hdmi_text_controller_v1_0_AXI__GB4, 
case__357: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__375: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__417: hdmi_text_controller_v1_0_AXI__GB5, 
case__185: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__188: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4403: hdmi_tx_v1_0__GC0, 
case__385: hdmi_text_controller_v1_0_AXI__GB3, 
reg__665: hdmi_tx_v1_0__GC0, 
case__330: hdmi_text_controller_v1_0_AXI__GB3, 
case__190: hdmi_text_controller_v1_0_AXI__GB3, 
case__346: hdmi_text_controller_v1_0_AXI__GB2, 
case__483: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__408: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__25: hdmi_text_controller_v1_0_AXI__GB4, 
case__301: hdmi_text_controller_v1_0_AXI__GB4, 
case__337: hdmi_text_controller_v1_0_AXI__GB3, 
case__555: hdmi_text_controller_v1_0_AXI__GB4, 
encode__parameterized0: hdmi_tx_v1_0__GC0, 
muxpart__266: hdmi_text_controller_v1_0_AXI__GB6, 
case__153: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4324: hdmi_tx_v1_0__GC0, 
reg__176: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__51: hdmi_text_controller_v1_0_AXI__GB5, 
case__639: hdmi_tx_v1_0__GC0, 
reg__205: hdmi_text_controller_v1_0_AXI__GB4, 
reg__490: hdmi_text_controller_v1_0_AXI__GB2, 
case__263: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__456: hdmi_text_controller_v1_0_AXI__GB4, 
reg__202: hdmi_text_controller_v1_0_AXI__GB4, 
case__495: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__267: hdmi_text_controller_v1_0_AXI__GB6, 
reg__416: hdmi_text_controller_v1_0_AXI__GB2, 
case__478: hdmi_text_controller_v1_0_AXI__GB0, 
case__590: hdmi_text_controller_v1_0_AXI__GB2, 
case__174: hdmi_text_controller_v1_0_AXI__GB2, 
case__391: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__264: hdmi_text_controller_v1_0_AXI__GB6, 
case__151: hdmi_text_controller_v1_0_AXI__GB3, 
reg__437: hdmi_text_controller_v1_0_AXI__GB3, 
reg__368: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__237: hdmi_text_controller_v1_0_AXI__GB6, 
case__324: hdmi_text_controller_v1_0_AXI__GB3, 
reg__28: hdmi_text_controller_v1_0_AXI__GB2, 
case__210: hdmi_text_controller_v1_0_AXI__GB4, 
reg__541: hdmi_text_controller_v1_0_AXI__GB3, 
case__103: hdmi_text_controller_v1_0_AXI__GB0, 
case__484: hdmi_text_controller_v1_0_AXI__GB0, 
case__25: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__307: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__380: hdmi_text_controller_v1_0_AXI__GB5, 
reg__347: hdmi_text_controller_v1_0_AXI__GB2, 
reg__123: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__510: hdmi_text_controller_v1_0_AXI__GB5, 
case__380: hdmi_text_controller_v1_0_AXI__GB3, 
case__463: hdmi_text_controller_v1_0_AXI__GB3, 
case__560: hdmi_text_controller_v1_0_AXI__GB4, 
reg__238: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4323: hdmi_tx_v1_0__GC0, 
case__267: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__436: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__91: hdmi_text_controller_v1_0_AXI__GB5, 
reg__275: hdmi_text_controller_v1_0_AXI__GB4, 
case__635: hdmi_tx_v1_0__GC0, 
reg__330: hdmi_text_controller_v1_0_AXI__GB3, 
case__27: hdmi_text_controller_v1_0_AXI__GB2, 
case__126: hdmi_text_controller_v1_0_AXI__GB2, 
reg__223: hdmi_text_controller_v1_0_AXI__GB4, 
reg__77: hdmi_text_controller_v1_0_AXI__GB0, 
reg__228: hdmi_text_controller_v1_0_AXI__GB4, 
reg__482: hdmi_text_controller_v1_0_AXI__GB0, 
datapath__14: hdmi_tx_v1_0__GC0, 
muxpart__548: hdmi_text_controller_v1_0_AXI__GB6, 
reg__475: hdmi_text_controller_v1_0_AXI__GB0, 
reg__321: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__3: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__125: hdmi_text_controller_v1_0_AXI__GB5, 
reg__251: hdmi_text_controller_v1_0_AXI__GB4, 
reg__259: hdmi_text_controller_v1_0_AXI__GB4, 
case__614: hdmi_tx_v1_0__GC0, 
case__461: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4316: hdmi_tx_v1_0__GC0, 
reg__379: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__169: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__15: hdmi_text_controller_v1_0_AXI__GB5, 
case__603: hdmi_text_controller_v1_0_AXI__GB1, 
case__457: hdmi_text_controller_v1_0_AXI__GB3, 
reg__430: hdmi_text_controller_v1_0_AXI__GB2, 
reg__15: hdmi_text_controller_v1_0_AXI__GB3, 
case__585: hdmi_text_controller_v1_0_AXI__GB0, 
reg__555: hdmi_text_controller_v1_0_AXI__GB4, 
case__305: hdmi_text_controller_v1_0_AXI__GB4, 
case__464: hdmi_text_controller_v1_0_AXI__GB3, 
case__289: hdmi_text_controller_v1_0_AXI__GB4, 
hdmi_text_controller_v1_0_AXI__GB6: hdmi_text_controller_v1_0_AXI__GB6, 
reg__308: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__156: hdmi_text_controller_v1_0_AXI__GB6, 
case__397: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__55: hdmi_text_controller_v1_0_AXI__GB5, 
logic__4369: hdmi_tx_v1_0__GC0, 
reg__188: hdmi_text_controller_v1_0_AXI__GB3, 
case__554: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__601: hdmi_text_controller_v1_0_AXI__GB1, 
case__497: hdmi_text_controller_v1_0_AXI__GB3, 
reg__345: hdmi_text_controller_v1_0_AXI__GB3, 
reg__44: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__330: hdmi_text_controller_v1_0_AXI__GB6, 
reg__175: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4409: hdmi_text_controller_v1_0__GC0, 
logic__4302: hdmi_tx_v1_0__GC0, 
case__455: hdmi_text_controller_v1_0_AXI__GB4, 
reg__1: hdmi_text_controller_v1_0_AXI__GB4, 
reg__155: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4262: hdmi_tx_v1_0__GC0, 
muxpart__312: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__285: hdmi_text_controller_v1_0_AXI__GB6, 
case__215: hdmi_text_controller_v1_0_AXI__GB4, 
reg__190: hdmi_text_controller_v1_0_AXI__GB0, 
case__238: hdmi_text_controller_v1_0_AXI__GB4, 
reg__97: hdmi_text_controller_v1_0_AXI__GB3, 
reg__380: hdmi_text_controller_v1_0_AXI__GB3, 
reg__391: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__209: hdmi_text_controller_v1_0_AXI__GB6, 
case__494: hdmi_text_controller_v1_0_AXI__GB3, 
case__537: hdmi_text_controller_v1_0_AXI__GB2, 
case__487: hdmi_text_controller_v1_0_AXI__GB2, 
case__276: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__64: hdmi_text_controller_v1_0_AXI__GB5, 
case__372: hdmi_text_controller_v1_0_AXI__GB2, 
reg__14: hdmi_text_controller_v1_0_AXI__GB3, 
reg__162: hdmi_text_controller_v1_0_AXI__GB2, 
reg__585: hdmi_text_controller_v1_0_AXI__GB4, 
case__493: hdmi_text_controller_v1_0_AXI__GB3, 
reg__523: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__149: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__58: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__481: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__391: hdmi_text_controller_v1_0_AXI__GB5, 
reg__112: hdmi_text_controller_v1_0_AXI__GB2, 
reg__364: hdmi_text_controller_v1_0_AXI__GB3, 
reg__55: hdmi_text_controller_v1_0_AXI__GB3, 
reg__607: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__577: hdmi_text_controller_v1_0_AXI__GB5, 
reg__589: hdmi_text_controller_v1_0_AXI__GB2, 
reg__623: hdmi_tx_v1_0__GC0, 
case: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4326: hdmi_tx_v1_0__GC0, 
reg__616: hdmi_tx_v1_0__GC0, 
reg__219: hdmi_text_controller_v1_0_AXI__GB4, 
reg__550: hdmi_text_controller_v1_0_AXI__GB4, 
reg__400: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__103: hdmi_text_controller_v1_0_AXI__GB5, 
logic__4357: hdmi_tx_v1_0__GC0, 
muxpart__394: hdmi_text_controller_v1_0_AXI__GB5, 
reg__571: hdmi_text_controller_v1_0_AXI__GB4, 
reg__278: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__395: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__85: hdmi_text_controller_v1_0_AXI__GB5, 
reg__590: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart: hdmi_text_controller_v1_0_AXI__GB5, 
case__91: hdmi_text_controller_v1_0_AXI__GB3, 
case__438: hdmi_text_controller_v1_0_AXI__GB3, 
reg__183: hdmi_text_controller_v1_0_AXI__GB3, 
case__582: hdmi_text_controller_v1_0_AXI__GB4, 
case__148: hdmi_text_controller_v1_0_AXI__GB3, 
reg__239: hdmi_text_controller_v1_0_AXI__GB4, 
reg__36: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__410: hdmi_text_controller_v1_0_AXI__GB5, 
case__539: hdmi_text_controller_v1_0_AXI__GB4, 
case__482: hdmi_text_controller_v1_0_AXI__GB0, 
reg__65: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__346: hdmi_text_controller_v1_0_AXI__GB6, 
reg__626: hdmi_tx_v1_0__GC0, 
muxpart__392: hdmi_text_controller_v1_0_AXI__GB5, 
reg__133: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4273: hdmi_tx_v1_0__GC0, 
muxpart__184: hdmi_text_controller_v1_0_AXI__GB6, 
case__316: hdmi_text_controller_v1_0_AXI__GB2, 
case__37: hdmi_text_controller_v1_0_AXI__GB3, 
reg__90: hdmi_text_controller_v1_0_AXI__GB0, 
case__503: hdmi_text_controller_v1_0_AXI__GB2, 
logic__4268: hdmi_tx_v1_0__GC0, 
reg__68: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__180: hdmi_text_controller_v1_0_AXI__GB6, 
case__425: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__344: hdmi_text_controller_v1_0_AXI__GB6, 
case__359: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__141: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__270: hdmi_text_controller_v1_0_AXI__GB6, 
logic__129: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__588: hdmi_text_controller_v1_0_AXI__GB5, 
case__201: hdmi_text_controller_v1_0_AXI__GB4, 
case__527: hdmi_text_controller_v1_0_AXI__GB3, 
reg__180: hdmi_text_controller_v1_0_AXI__GB2, 
case__376: hdmi_text_controller_v1_0_AXI__GB3, 
reg__600: hdmi_text_controller_v1_0_AXI__GB2, 
case__642: hdmi_text_controller_v1_0__GC0, 
case__492: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__393: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__137: hdmi_text_controller_v1_0_AXI__GB6, 
reg__386: hdmi_text_controller_v1_0_AXI__GB3, 
reg__20: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__173: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__455: hdmi_text_controller_v1_0_AXI__GB4, 
case__572: hdmi_text_controller_v1_0_AXI__GB4, 
case__260: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__1: hdmi_text_controller_v1_0__GC0, 
logic__4231: hdmi_text_controller_v1_0_AXI__GB4, 
case__609: hdmi_tx_v1_0__GC0, 
muxpart__10: hdmi_text_controller_v1_0_AXI__GB4, 
case__610: hdmi_tx_v1_0__GC0, 
logic__4267: hdmi_tx_v1_0__GC0, 
reg__539: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__304: hdmi_text_controller_v1_0_AXI__GB6, 
reg__587: hdmi_text_controller_v1_0_AXI__GB4, 
reg__497: hdmi_text_controller_v1_0_AXI__GB3, 
reg__666: hdmi_tx_v1_0__GC0, 
muxpart__295: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__11: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__59: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__279: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__574: hdmi_text_controller_v1_0_AXI__GB5, 
reg__289: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__530: hdmi_text_controller_v1_0_AXI__GB6, 
reg__328: hdmi_text_controller_v1_0_AXI__GB3, 
logic__1: hdmi_text_controller_v1_0_AXI__GB4, 
reg__436: hdmi_text_controller_v1_0_AXI__GB3, 
reg__267: hdmi_text_controller_v1_0_AXI__GB4, 
reg__557: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4242: hdmi_text_controller_v1_0__GC0, 
muxpart__157: hdmi_text_controller_v1_0_AXI__GB6, 
case__579: hdmi_text_controller_v1_0_AXI__GB4, 
reg__650: hdmi_tx_v1_0__GC0, 
muxpart__509: hdmi_text_controller_v1_0_AXI__GB5, 
case__96: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__415: hdmi_text_controller_v1_0_AXI__GB5, 
reg__285: hdmi_text_controller_v1_0_AXI__GB4, 
reg__596: hdmi_text_controller_v1_0_AXI__GB2, 
case__439: hdmi_text_controller_v1_0_AXI__GB0, 
reg__529: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__362: hdmi_text_controller_v1_0_AXI__GB6, 
dsp48e1: hdmi_text_controller_v1_0_AXI__GB1, 
case__364: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__199: hdmi_text_controller_v1_0_AXI__GB6, 
reg__385: hdmi_text_controller_v1_0_AXI__GB3, 
reg__464: hdmi_text_controller_v1_0_AXI__GB3, 
reg__575: hdmi_text_controller_v1_0_AXI__GB4, 
case__295: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__397: hdmi_text_controller_v1_0_AXI__GB5, 
case__419: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4319: hdmi_tx_v1_0__GC0, 
case__553: hdmi_text_controller_v1_0_AXI__GB4, 
reg__327: hdmi_text_controller_v1_0_AXI__GB3, 
case__308: hdmi_text_controller_v1_0_AXI__GB4, 
case__278: hdmi_text_controller_v1_0_AXI__GB4, 
reg__247: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4331: hdmi_tx_v1_0__GC0, 
muxpart__319: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__31: hdmi_text_controller_v1_0_AXI__GB5, 
case__61: hdmi_text_controller_v1_0_AXI__GB3, 
reg__154: hdmi_text_controller_v1_0_AXI__GB3, 
reg__397: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__373: hdmi_text_controller_v1_0_AXI__GB6, 
reg__80: hdmi_text_controller_v1_0_AXI__GB0, 
reg__310: hdmi_text_controller_v1_0_AXI__GB4, 
reg__333: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__86: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__99: hdmi_text_controller_v1_0_AXI__GB5, 
case__586: hdmi_text_controller_v1_0_AXI__GB2, 
reg__410: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__164: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__423: hdmi_text_controller_v1_0_AXI__GB5, 
reg__216: hdmi_text_controller_v1_0_AXI__GB4, 
reg__352: hdmi_text_controller_v1_0_AXI__GB3, 
reg__111: hdmi_text_controller_v1_0_AXI__GB2, 
case__526: hdmi_text_controller_v1_0_AXI__GB3, 
case__152: hdmi_text_controller_v1_0_AXI__GB3, 
case__6: hdmi_text_controller_v1_0_AXI__GB2, 
case__73: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__16: hdmi_text_controller_v1_0_AXI__GB5, 
reg__10: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__181: hdmi_text_controller_v1_0_AXI__GB6, 
reg__61: hdmi_text_controller_v1_0_AXI__GB2, 
case__400: hdmi_text_controller_v1_0_AXI__GB0, 
reg__533: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__348: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__590: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__403: hdmi_text_controller_v1_0_AXI__GB5, 
reg__434: hdmi_text_controller_v1_0_AXI__GB2, 
reg__429: hdmi_text_controller_v1_0_AXI__GB2, 
reg__421: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__311: hdmi_text_controller_v1_0_AXI__GB6, 
reg__481: hdmi_text_controller_v1_0_AXI__GB0, 
reg__594: hdmi_text_controller_v1_0_AXI__GB3, 
reg__537: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__498: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4270: hdmi_tx_v1_0__GC0, 
reg__16: hdmi_text_controller_v1_0_AXI__GB3, 
case__485: hdmi_text_controller_v1_0_AXI__GB3, 
reg__37: hdmi_text_controller_v1_0_AXI__GB3, 
case__584: hdmi_text_controller_v1_0_AXI__GB4, 
case__511: hdmi_text_controller_v1_0_AXI__GB3, 
case__286: hdmi_text_controller_v1_0_AXI__GB4, 
reg__488: hdmi_text_controller_v1_0_AXI__GB3, 
reg__189: hdmi_text_controller_v1_0_AXI__GB2, 
reg__13: hdmi_text_controller_v1_0_AXI__GB3, 
reg__591: hdmi_text_controller_v1_0_AXI__GB3, 
logic__73: hdmi_text_controller_v1_0_AXI__GB5, 
case__207: hdmi_text_controller_v1_0_AXI__GB4, 
datapath__11: hdmi_tx_v1_0__GC0, 
reg__583: hdmi_text_controller_v1_0_AXI__GB4, 
reg__124: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__315: hdmi_text_controller_v1_0_AXI__GB6, 
reg__525: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__299: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__561: hdmi_text_controller_v1_0_AXI__GB5, 
reg__82: hdmi_text_controller_v1_0_AXI__GB0, 
case__17: hdmi_text_controller_v1_0_AXI__GB3, 
reg__659: hdmi_tx_v1_0__GC0, 
muxpart__518: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__95: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__110: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__487: hdmi_text_controller_v1_0_AXI__GB5, 
reg__390: hdmi_text_controller_v1_0_AXI__GB0, 
reg__673: hdmi_tx_v1_0__GC0, 
reg__498: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__603: hdmi_text_controller_v1_0__GC0, 
logic__4328: hdmi_tx_v1_0__GC0, 
case__170: hdmi_text_controller_v1_0_AXI__GB3, 
case__84: hdmi_text_controller_v1_0_AXI__GB3, 
reg__30: hdmi_text_controller_v1_0_AXI__GB2, 
reg__75: hdmi_text_controller_v1_0_AXI__GB3, 
case__86: hdmi_text_controller_v1_0_AXI__GB3, 
reg__451: hdmi_text_controller_v1_0_AXI__GB2, 
case__250: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__192: hdmi_text_controller_v1_0_AXI__GB6, 
reg__125: hdmi_text_controller_v1_0_AXI__GB2, 
case__159: hdmi_text_controller_v1_0_AXI__GB2, 
case__538: hdmi_text_controller_v1_0_AXI__GB3, 
reg__414: hdmi_text_controller_v1_0_AXI__GB2, 
logic__3601: hdmi_text_controller_v1_0_AXI__GB5, 
muxpart__290: hdmi_text_controller_v1_0_AXI__GB6, 
logic__4265: hdmi_tx_v1_0__GC0, 
reg__376: hdmi_text_controller_v1_0_AXI__GB2, 
case__486: hdmi_text_controller_v1_0_AXI__GB2, 
reg__640: hdmi_tx_v1_0__GC0, 
datapath: hdmi_text_controller_v1_0_AXI__GB1, 
reg__556: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4274: hdmi_tx_v1_0__GC0, 
reg__139: hdmi_text_controller_v1_0_AXI__GB2, 
muxpart__406: hdmi_text_controller_v1_0_AXI__GB5, 
reg__9: hdmi_text_controller_v1_0_AXI__GB2, 
case__393: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__468: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__464: hdmi_text_controller_v1_0_AXI__GB4, 
case__322: hdmi_text_controller_v1_0_AXI__GB3, 
reg__153: hdmi_text_controller_v1_0_AXI__GB3, 
logic__4227: hdmi_text_controller_v1_0_AXI__GB4, 
logic: hdmi_text_controller_v1_0_AXI__GB4, 
muxpart__336: hdmi_text_controller_v1_0_AXI__GB6, 
case__89: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__513: hdmi_text_controller_v1_0_AXI__GB5, 
datapath__10: hdmi_tx_v1_0__GC0, 
muxpart__358: hdmi_text_controller_v1_0_AXI__GB6, 
muxpart__572: hdmi_text_controller_v1_0_AXI__GB5, 
case__530: hdmi_text_controller_v1_0_AXI__GB3, 
case__513: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__67: hdmi_text_controller_v1_0_AXI__GB5, 
reg__185: hdmi_text_controller_v1_0_AXI__GB3, 
case__520: hdmi_text_controller_v1_0_AXI__GB3, 
muxpart__166: hdmi_text_controller_v1_0_AXI__GB6, 
case__212: hdmi_text_controller_v1_0_AXI__GB4, 
case__224: hdmi_text_controller_v1_0_AXI__GB4, 
logic__4263: hdmi_tx_v1_0__GC0, 
muxpart__453: hdmi_text_controller_v1_0_AXI__GB4, 
reg__100: hdmi_text_controller_v1_0_AXI__GB3, 
reg__220: hdmi_text_controller_v1_0_AXI__GB4, 
reg__200: hdmi_text_controller_v1_0_AXI__GB4, 
reg__538: hdmi_text_controller_v1_0_AXI__GB2, 
case__189: hdmi_text_controller_v1_0_AXI__GB0, 
muxpart__430: hdmi_text_controller_v1_0_AXI__GB5, 
case__162: hdmi_text_controller_v1_0_AXI__GB2, 
reg__374: hdmi_text_controller_v1_0_AXI__GB2, 
