{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import numpy as np"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "System_Design = Overlay(\"./system_v1.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_bram_ctrl_0": {
        "addr_range": 16384,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb0288b50>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_bram_ctrl_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "BMG_INSTANCE": "EXTERNAL",
         "C_BRAM_ADDR_WIDTH": "10",
         "C_BRAM_INST_MODE": "EXTERNAL",
         "C_ECC": "0",
         "C_ECC_ONOFF_RESET_VALUE": "0",
         "C_ECC_TYPE": "0",
         "C_FAMILY": "zynq",
         "C_FAULT_INJECT": "0",
         "C_MEMORY_DEPTH": "1024",
         "C_RD_CMD_OPTIMIZATION": "0",
         "C_READ_LATENCY": "1",
         "C_SINGLE_PORT_BRAM": "1",
         "C_S_AXI_ADDR_WIDTH": "14",
         "C_S_AXI_BASEADDR": "0x40000000",
         "C_S_AXI_CTRL_ADDR_WIDTH": "32",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_DATA_WIDTH": "128",
         "C_S_AXI_HIGHADDR": "0x40003FFF",
         "C_S_AXI_ID_WIDTH": "1",
         "C_S_AXI_PROTOCOL": "AXI4",
         "C_S_AXI_SUPPORTS_NARROW_BURST": "0",
         "Component_Name": "system_v1_axi_bram_ctrl_0_0",
         "DATA_WIDTH": "128",
         "ECC_ONOFF_RESET_VALUE": "0",
         "ECC_TYPE": "0",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "BRAM_CTRL",
         "FAULT_INJECT": "0",
         "ID_WIDTH": "1",
         "MEM_DEPTH": "1024",
         "PROTOCOL": "AXI4",
         "RD_CMD_OPTIMIZATION": "0",
         "READ_LATENCY": "1",
         "SINGLE_PORT_BRAM": "1",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_ECC": "0"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CE_CNT": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Correctable Error Counter Register",
          "fields": {
           "CE_CNT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 8,
            "description": "Correctable Error Counter Register"
           }
          },
          "size": 1
         },
         "CE_FFA0": {
          "access": "read-only",
          "address_offset": 448,
          "description": "Correctable Error First Failing Address Register, bits [31:0]",
          "fields": {
           "CE_FFA0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [31:0]"
           }
          },
          "size": 1
         },
         "CE_FFA1": {
          "access": "read-only",
          "address_offset": 452,
          "description": "Correctable Error First Failing Address Register, bits [63:32]",
          "fields": {
           "CE_FFA1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [63:32]"
           }
          },
          "size": 1
         },
         "ECC_EN_IRQ": {
          "access": "read-write",
          "address_offset": 4,
          "description": "ECC Enable Interrupt Register",
          "fields": {
           "CE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           },
           "UE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           }
          },
          "size": 1
         },
         "ECC_ON_OFF": {
          "access": "read-write",
          "address_offset": 8,
          "description": "ECC On/Off Register",
          "fields": {
           "ECC_ON_OFF": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC On/Off Register"
           }
          },
          "size": 1
         },
         "ECC_STATUS": {
          "access": "read-write",
          "address_offset": 0,
          "description": "ECC Status Register",
          "fields": {
           "CE_STATUS": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Status Register"
           },
           "UE_STATUS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Status Register"
           }
          },
          "size": 1
         },
         "FI_D0": {
          "access": "write-only",
          "address_offset": 768,
          "description": "Fault Inject Data Register, bits[31:0]",
          "fields": {
           "FI_D0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[31:0]"
           }
          },
          "size": 1
         },
         "FI_D1": {
          "access": "write-only",
          "address_offset": 772,
          "description": "Fault Inject Data Register, bits[63:32]",
          "fields": {
           "FI_D1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[63:32]"
           }
          },
          "size": 1
         },
         "FI_D2": {
          "access": "write-only",
          "address_offset": 776,
          "description": "Fault Inject Data Register, bits[95:64]",
          "fields": {
           "FI_D2": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[95:64]"
           }
          },
          "size": 1
         },
         "FI_D3": {
          "access": "write-only",
          "address_offset": 780,
          "description": "Fault Inject Data Register, bits[127:96]",
          "fields": {
           "FI_D3": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[127:96]"
           }
          },
          "size": 1
         },
         "FI_ECC": {
          "access": "write-only",
          "address_offset": 896,
          "description": "Fault Inject ECC Register",
          "fields": {
           "FI_ECC": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 128,
            "description": "Fault Inject ECC Register"
           }
          },
          "size": 1
         },
         "UE_FFD1": {
          "access": "read-only",
          "address_offset": 516,
          "description": "Uncorrectable Error First Failing Data Register , bits [63:32]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [63:32]"
           }
          },
          "size": 1
         },
         "UE_FFD2": {
          "access": "read-only",
          "address_offset": 520,
          "description": "Uncorrectable Error First Failing Data Register , bits [95:64]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [95:64]"
           }
          },
          "size": 1
         },
         "UE_FFD3": {
          "access": "read-only",
          "address_offset": 524,
          "description": "Uncorrectable Error First Failing Data Register , bits [127:96]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [127:96]"
           }
          },
          "size": 1
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_bram_ctrl:4.1"
       },
       "axi_bram_ctrl_1": {
        "addr_range": 16384,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb0288b50>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_bram_ctrl_1",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "BMG_INSTANCE": "EXTERNAL",
         "C_BRAM_ADDR_WIDTH": "10",
         "C_BRAM_INST_MODE": "EXTERNAL",
         "C_ECC": "0",
         "C_ECC_ONOFF_RESET_VALUE": "0",
         "C_ECC_TYPE": "0",
         "C_FAMILY": "zynq",
         "C_FAULT_INJECT": "0",
         "C_MEMORY_DEPTH": "1024",
         "C_RD_CMD_OPTIMIZATION": "0",
         "C_READ_LATENCY": "1",
         "C_SINGLE_PORT_BRAM": "1",
         "C_S_AXI_ADDR_WIDTH": "14",
         "C_S_AXI_BASEADDR": "0x42000000",
         "C_S_AXI_CTRL_ADDR_WIDTH": "32",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_DATA_WIDTH": "128",
         "C_S_AXI_HIGHADDR": "0x42003FFF",
         "C_S_AXI_ID_WIDTH": "1",
         "C_S_AXI_PROTOCOL": "AXI4",
         "C_S_AXI_SUPPORTS_NARROW_BURST": "0",
         "Component_Name": "system_v1_axi_bram_ctrl_0_1",
         "DATA_WIDTH": "128",
         "ECC_ONOFF_RESET_VALUE": "0",
         "ECC_TYPE": "0",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "BRAM_CTRL",
         "FAULT_INJECT": "0",
         "ID_WIDTH": "1",
         "MEM_DEPTH": "1024",
         "PROTOCOL": "AXI4",
         "RD_CMD_OPTIMIZATION": "0",
         "READ_LATENCY": "1",
         "SINGLE_PORT_BRAM": "1",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_ECC": "0"
        },
        "phys_addr": 1107296256,
        "registers": {
         "CE_CNT": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Correctable Error Counter Register",
          "fields": {
           "CE_CNT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 8,
            "description": "Correctable Error Counter Register"
           }
          },
          "size": 1
         },
         "CE_FFA0": {
          "access": "read-only",
          "address_offset": 448,
          "description": "Correctable Error First Failing Address Register, bits [31:0]",
          "fields": {
           "CE_FFA0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [31:0]"
           }
          },
          "size": 1
         },
         "CE_FFA1": {
          "access": "read-only",
          "address_offset": 452,
          "description": "Correctable Error First Failing Address Register, bits [63:32]",
          "fields": {
           "CE_FFA1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [63:32]"
           }
          },
          "size": 1
         },
         "ECC_EN_IRQ": {
          "access": "read-write",
          "address_offset": 4,
          "description": "ECC Enable Interrupt Register",
          "fields": {
           "CE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           },
           "UE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           }
          },
          "size": 1
         },
         "ECC_ON_OFF": {
          "access": "read-write",
          "address_offset": 8,
          "description": "ECC On/Off Register",
          "fields": {
           "ECC_ON_OFF": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC On/Off Register"
           }
          },
          "size": 1
         },
         "ECC_STATUS": {
          "access": "read-write",
          "address_offset": 0,
          "description": "ECC Status Register",
          "fields": {
           "CE_STATUS": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Status Register"
           },
           "UE_STATUS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Status Register"
           }
          },
          "size": 1
         },
         "FI_D0": {
          "access": "write-only",
          "address_offset": 768,
          "description": "Fault Inject Data Register, bits[31:0]",
          "fields": {
           "FI_D0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[31:0]"
           }
          },
          "size": 1
         },
         "FI_D1": {
          "access": "write-only",
          "address_offset": 772,
          "description": "Fault Inject Data Register, bits[63:32]",
          "fields": {
           "FI_D1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[63:32]"
           }
          },
          "size": 1
         },
         "FI_D2": {
          "access": "write-only",
          "address_offset": 776,
          "description": "Fault Inject Data Register, bits[95:64]",
          "fields": {
           "FI_D2": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[95:64]"
           }
          },
          "size": 1
         },
         "FI_D3": {
          "access": "write-only",
          "address_offset": 780,
          "description": "Fault Inject Data Register, bits[127:96]",
          "fields": {
           "FI_D3": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[127:96]"
           }
          },
          "size": 1
         },
         "FI_ECC": {
          "access": "write-only",
          "address_offset": 896,
          "description": "Fault Inject ECC Register",
          "fields": {
           "FI_ECC": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 128,
            "description": "Fault Inject ECC Register"
           }
          },
          "size": 1
         },
         "UE_FFD1": {
          "access": "read-only",
          "address_offset": 516,
          "description": "Uncorrectable Error First Failing Data Register , bits [63:32]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [63:32]"
           }
          },
          "size": 1
         },
         "UE_FFD2": {
          "access": "read-only",
          "address_offset": 520,
          "description": "Uncorrectable Error First Failing Data Register , bits [95:64]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [95:64]"
           }
          },
          "size": 1
         },
         "UE_FFD3": {
          "access": "read-only",
          "address_offset": 524,
          "description": "Uncorrectable Error First Failing Data Register , bits [127:96]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [127:96]"
           }
          },
          "size": 1
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_bram_ctrl:4.1"
       },
       "axi_bram_ctrl_2": {
        "addr_range": 16384,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb0288b50>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_bram_ctrl_2",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "BMG_INSTANCE": "EXTERNAL",
         "C_BRAM_ADDR_WIDTH": "10",
         "C_BRAM_INST_MODE": "EXTERNAL",
         "C_ECC": "0",
         "C_ECC_ONOFF_RESET_VALUE": "0",
         "C_ECC_TYPE": "0",
         "C_FAMILY": "zynq",
         "C_FAULT_INJECT": "0",
         "C_MEMORY_DEPTH": "1024",
         "C_RD_CMD_OPTIMIZATION": "0",
         "C_READ_LATENCY": "1",
         "C_SINGLE_PORT_BRAM": "1",
         "C_S_AXI_ADDR_WIDTH": "14",
         "C_S_AXI_BASEADDR": "0x44000000",
         "C_S_AXI_CTRL_ADDR_WIDTH": "32",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_DATA_WIDTH": "128",
         "C_S_AXI_HIGHADDR": "0x44003FFF",
         "C_S_AXI_ID_WIDTH": "1",
         "C_S_AXI_PROTOCOL": "AXI4",
         "C_S_AXI_SUPPORTS_NARROW_BURST": "0",
         "Component_Name": "system_v1_axi_bram_ctrl_0_2",
         "DATA_WIDTH": "128",
         "ECC_ONOFF_RESET_VALUE": "0",
         "ECC_TYPE": "0",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "BRAM_CTRL",
         "FAULT_INJECT": "0",
         "ID_WIDTH": "1",
         "MEM_DEPTH": "1024",
         "PROTOCOL": "AXI4",
         "RD_CMD_OPTIMIZATION": "0",
         "READ_LATENCY": "1",
         "SINGLE_PORT_BRAM": "1",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_ECC": "0"
        },
        "phys_addr": 1140850688,
        "registers": {
         "CE_CNT": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Correctable Error Counter Register",
          "fields": {
           "CE_CNT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 8,
            "description": "Correctable Error Counter Register"
           }
          },
          "size": 1
         },
         "CE_FFA0": {
          "access": "read-only",
          "address_offset": 448,
          "description": "Correctable Error First Failing Address Register, bits [31:0]",
          "fields": {
           "CE_FFA0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [31:0]"
           }
          },
          "size": 1
         },
         "CE_FFA1": {
          "access": "read-only",
          "address_offset": 452,
          "description": "Correctable Error First Failing Address Register, bits [63:32]",
          "fields": {
           "CE_FFA1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Correctable Error First Failing Address Register, bits [63:32]"
           }
          },
          "size": 1
         },
         "ECC_EN_IRQ": {
          "access": "read-write",
          "address_offset": 4,
          "description": "ECC Enable Interrupt Register",
          "fields": {
           "CE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           },
           "UE_EN_IRQ": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Enable Interrupt Register"
           }
          },
          "size": 1
         },
         "ECC_ON_OFF": {
          "access": "read-write",
          "address_offset": 8,
          "description": "ECC On/Off Register",
          "fields": {
           "ECC_ON_OFF": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC On/Off Register"
           }
          },
          "size": 1
         },
         "ECC_STATUS": {
          "access": "read-write",
          "address_offset": 0,
          "description": "ECC Status Register",
          "fields": {
           "CE_STATUS": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "ECC Status Register"
           },
           "UE_STATUS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "ECC Status Register"
           }
          },
          "size": 1
         },
         "FI_D0": {
          "access": "write-only",
          "address_offset": 768,
          "description": "Fault Inject Data Register, bits[31:0]",
          "fields": {
           "FI_D0": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[31:0]"
           }
          },
          "size": 1
         },
         "FI_D1": {
          "access": "write-only",
          "address_offset": 772,
          "description": "Fault Inject Data Register, bits[63:32]",
          "fields": {
           "FI_D1": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[63:32]"
           }
          },
          "size": 1
         },
         "FI_D2": {
          "access": "write-only",
          "address_offset": 776,
          "description": "Fault Inject Data Register, bits[95:64]",
          "fields": {
           "FI_D2": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[95:64]"
           }
          },
          "size": 1
         },
         "FI_D3": {
          "access": "write-only",
          "address_offset": 780,
          "description": "Fault Inject Data Register, bits[127:96]",
          "fields": {
           "FI_D3": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Fault Inject Data Register, bits[127:96]"
           }
          },
          "size": 1
         },
         "FI_ECC": {
          "access": "write-only",
          "address_offset": 896,
          "description": "Fault Inject ECC Register",
          "fields": {
           "FI_ECC": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 128,
            "description": "Fault Inject ECC Register"
           }
          },
          "size": 1
         },
         "UE_FFD1": {
          "access": "read-only",
          "address_offset": 516,
          "description": "Uncorrectable Error First Failing Data Register , bits [63:32]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [63:32]"
           }
          },
          "size": 1
         },
         "UE_FFD2": {
          "access": "read-only",
          "address_offset": 520,
          "description": "Uncorrectable Error First Failing Data Register , bits [95:64]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [95:64]"
           }
          },
          "size": 1
         },
         "UE_FFD3": {
          "access": "read-only",
          "address_offset": 524,
          "description": "Uncorrectable Error First Failing Data Register , bits [127:96]",
          "fields": {
           "UE_FFD": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Uncorrectable Error First Failing Data Register , bits [127:96]"
           }
          },
          "size": 1
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_bram_ctrl:4.1"
       },
       "axi_cdma_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb0288b50>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_cdma_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "parameters": {
         "C_ADDR_WIDTH": "32",
         "C_AXI_LITE_IS_ASYNC": "0",
         "C_BASEADDR": "0x7E200000",
         "C_DLYTMR_RESOLUTION": "256",
         "C_ENABLE_KEYHOLE": "false",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x7E20FFFF",
         "C_INCLUDE_DRE": "0",
         "C_INCLUDE_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_M_AXI_ADDR_WIDTH": "32",
         "C_M_AXI_DATA_WIDTH": "128",
         "C_M_AXI_MAX_BURST_LEN": "4",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_READ_ADDR_PIPE_DEPTH": "4",
         "C_S_AXI_LITE_ADDR_WIDTH": "6",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "C_USE_DATAMOVER_LITE": "0",
         "C_WRITE_ADDR_PIPE_DEPTH": "4",
         "Component_Name": "system_v1_axi_cdma_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 2116026368,
        "registers": {
         "BTT": {
          "access": "read-write",
          "address_offset": 40,
          "description": "CDMA Bytes To Transfer Register",
          "fields": {
           "BTT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 23,
            "description": "CDMA Bytes To Transfer Register"
           }
          },
          "size": 32
         },
         "CDMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "CDMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "CDMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "CDMA Control Register"
           },
           "Key_Hole_Read": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "Key_Hole_Write": {
            "access": "read-write",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "SGMode": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "CDMA Control Register"
           },
           "TailPntrEn": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "CDMA Control Register"
           }
          },
          "size": 32
         },
         "CDMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "CDMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "CDMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "RQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "CDMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "CDMA Status Register"
           },
           "SGSlvEr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "CDMA Status Register"
           }
          },
          "size": 32
         },
         "CURDESC_PNTR": {
          "access": "read-write",
          "address_offset": 8,
          "description": "CDMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "CDMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "CURDESC_PNTR_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "CDMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "CDMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "DA": {
          "access": "read-only",
          "address_offset": 32,
          "description": "CDMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "CDMA Destination Address Register"
           }
          },
          "size": 32
         },
         "DA_MSB": {
          "access": "read-only",
          "address_offset": 36,
          "description": "CDMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "CDMA Destination Address Register"
           }
          },
          "size": 32
         },
         "SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "CDMA Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "CDMA Source Address Register"
           }
          },
          "size": 32
         },
         "SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "CDMA Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "CDMA Source Address Register"
           }
          },
          "size": 32
         },
         "TAILDESC_PNTR": {
          "access": "read-write",
          "address_offset": 16,
          "description": "CDMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "CDMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "TAILDESC_PNTR_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "CDMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "CDMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_cdma:4.1"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb0288b50>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "0",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "system_v1_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "650.000000",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.096154",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "125.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "108.333336",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "650",
         "PCW_ARMPLL_CTRL_FBDIV": "26",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1300.000",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "50",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "52",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "2",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "21",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1050.000",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "MIO 16 .. 27",
         "PCW_ENET0_GRP_MDIO_ENABLE": "1",
         "PCW_ENET0_GRP_MDIO_IO": "MIO 52 .. 53",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "8",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "1",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "1",
         "PCW_ENET0_RESET_IO": "MIO 9",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "1",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "Share reset pin",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "1",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "1",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "1",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "1",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "1",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "1",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "5",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "2",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "1",
         "PCW_GPIO_MIO_GPIO_IO": "MIO",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "1",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "20",
         "PCW_IO_IO_PLL_FREQMHZ": "1000.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "inout",
         "PCW_MIO_0_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_0_PULLUP": "enabled",
         "PCW_MIO_0_SLEW": "slow",
         "PCW_MIO_10_DIRECTION": "inout",
         "PCW_MIO_10_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_10_PULLUP": "enabled",
         "PCW_MIO_10_SLEW": "slow",
         "PCW_MIO_11_DIRECTION": "inout",
         "PCW_MIO_11_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_11_PULLUP": "enabled",
         "PCW_MIO_11_SLEW": "slow",
         "PCW_MIO_12_DIRECTION": "inout",
         "PCW_MIO_12_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_12_PULLUP": "enabled",
         "PCW_MIO_12_SLEW": "slow",
         "PCW_MIO_13_DIRECTION": "inout",
         "PCW_MIO_13_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_13_PULLUP": "enabled",
         "PCW_MIO_13_SLEW": "slow",
         "PCW_MIO_14_DIRECTION": "in",
         "PCW_MIO_14_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_14_PULLUP": "enabled",
         "PCW_MIO_14_SLEW": "slow",
         "PCW_MIO_15_DIRECTION": "out",
         "PCW_MIO_15_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_15_PULLUP": "enabled",
         "PCW_MIO_15_SLEW": "slow",
         "PCW_MIO_16_DIRECTION": "out",
         "PCW_MIO_16_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_16_PULLUP": "enabled",
         "PCW_MIO_16_SLEW": "slow",
         "PCW_MIO_17_DIRECTION": "out",
         "PCW_MIO_17_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_17_PULLUP": "enabled",
         "PCW_MIO_17_SLEW": "slow",
         "PCW_MIO_18_DIRECTION": "out",
         "PCW_MIO_18_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_18_PULLUP": "enabled",
         "PCW_MIO_18_SLEW": "slow",
         "PCW_MIO_19_DIRECTION": "out",
         "PCW_MIO_19_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_19_PULLUP": "enabled",
         "PCW_MIO_19_SLEW": "slow",
         "PCW_MIO_1_DIRECTION": "out",
         "PCW_MIO_1_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_1_PULLUP": "enabled",
         "PCW_MIO_1_SLEW": "slow",
         "PCW_MIO_20_DIRECTION": "out",
         "PCW_MIO_20_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_20_PULLUP": "enabled",
         "PCW_MIO_20_SLEW": "slow",
         "PCW_MIO_21_DIRECTION": "out",
         "PCW_MIO_21_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_21_PULLUP": "enabled",
         "PCW_MIO_21_SLEW": "slow",
         "PCW_MIO_22_DIRECTION": "in",
         "PCW_MIO_22_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_22_PULLUP": "enabled",
         "PCW_MIO_22_SLEW": "slow",
         "PCW_MIO_23_DIRECTION": "in",
         "PCW_MIO_23_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_23_PULLUP": "enabled",
         "PCW_MIO_23_SLEW": "slow",
         "PCW_MIO_24_DIRECTION": "in",
         "PCW_MIO_24_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_24_PULLUP": "enabled",
         "PCW_MIO_24_SLEW": "slow",
         "PCW_MIO_25_DIRECTION": "in",
         "PCW_MIO_25_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_25_PULLUP": "enabled",
         "PCW_MIO_25_SLEW": "slow",
         "PCW_MIO_26_DIRECTION": "in",
         "PCW_MIO_26_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_26_PULLUP": "enabled",
         "PCW_MIO_26_SLEW": "slow",
         "PCW_MIO_27_DIRECTION": "in",
         "PCW_MIO_27_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_27_PULLUP": "enabled",
         "PCW_MIO_27_SLEW": "slow",
         "PCW_MIO_28_DIRECTION": "inout",
         "PCW_MIO_28_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_28_PULLUP": "enabled",
         "PCW_MIO_28_SLEW": "slow",
         "PCW_MIO_29_DIRECTION": "in",
         "PCW_MIO_29_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_29_PULLUP": "enabled",
         "PCW_MIO_29_SLEW": "slow",
         "PCW_MIO_2_DIRECTION": "inout",
         "PCW_MIO_2_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_2_PULLUP": "disabled",
         "PCW_MIO_2_SLEW": "slow",
         "PCW_MIO_30_DIRECTION": "out",
         "PCW_MIO_30_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_30_PULLUP": "enabled",
         "PCW_MIO_30_SLEW": "slow",
         "PCW_MIO_31_DIRECTION": "in",
         "PCW_MIO_31_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_31_PULLUP": "enabled",
         "PCW_MIO_31_SLEW": "slow",
         "PCW_MIO_32_DIRECTION": "inout",
         "PCW_MIO_32_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_32_PULLUP": "enabled",
         "PCW_MIO_32_SLEW": "slow",
         "PCW_MIO_33_DIRECTION": "inout",
         "PCW_MIO_33_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_33_PULLUP": "enabled",
         "PCW_MIO_33_SLEW": "slow",
         "PCW_MIO_34_DIRECTION": "inout",
         "PCW_MIO_34_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_34_PULLUP": "enabled",
         "PCW_MIO_34_SLEW": "slow",
         "PCW_MIO_35_DIRECTION": "inout",
         "PCW_MIO_35_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_35_PULLUP": "enabled",
         "PCW_MIO_35_SLEW": "slow",
         "PCW_MIO_36_DIRECTION": "in",
         "PCW_MIO_36_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_36_PULLUP": "enabled",
         "PCW_MIO_36_SLEW": "slow",
         "PCW_MIO_37_DIRECTION": "inout",
         "PCW_MIO_37_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_37_PULLUP": "enabled",
         "PCW_MIO_37_SLEW": "slow",
         "PCW_MIO_38_DIRECTION": "inout",
         "PCW_MIO_38_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_38_PULLUP": "enabled",
         "PCW_MIO_38_SLEW": "slow",
         "PCW_MIO_39_DIRECTION": "inout",
         "PCW_MIO_39_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_39_PULLUP": "enabled",
         "PCW_MIO_39_SLEW": "slow",
         "PCW_MIO_3_DIRECTION": "inout",
         "PCW_MIO_3_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_3_PULLUP": "disabled",
         "PCW_MIO_3_SLEW": "slow",
         "PCW_MIO_40_DIRECTION": "inout",
         "PCW_MIO_40_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_40_PULLUP": "enabled",
         "PCW_MIO_40_SLEW": "slow",
         "PCW_MIO_41_DIRECTION": "inout",
         "PCW_MIO_41_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_41_PULLUP": "enabled",
         "PCW_MIO_41_SLEW": "slow",
         "PCW_MIO_42_DIRECTION": "inout",
         "PCW_MIO_42_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_42_PULLUP": "enabled",
         "PCW_MIO_42_SLEW": "slow",
         "PCW_MIO_43_DIRECTION": "inout",
         "PCW_MIO_43_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_43_PULLUP": "enabled",
         "PCW_MIO_43_SLEW": "slow",
         "PCW_MIO_44_DIRECTION": "inout",
         "PCW_MIO_44_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_44_PULLUP": "enabled",
         "PCW_MIO_44_SLEW": "slow",
         "PCW_MIO_45_DIRECTION": "inout",
         "PCW_MIO_45_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_45_PULLUP": "enabled",
         "PCW_MIO_45_SLEW": "slow",
         "PCW_MIO_46_DIRECTION": "out",
         "PCW_MIO_46_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_46_PULLUP": "enabled",
         "PCW_MIO_46_SLEW": "slow",
         "PCW_MIO_47_DIRECTION": "in",
         "PCW_MIO_47_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_47_PULLUP": "enabled",
         "PCW_MIO_47_SLEW": "slow",
         "PCW_MIO_48_DIRECTION": "inout",
         "PCW_MIO_48_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_48_PULLUP": "enabled",
         "PCW_MIO_48_SLEW": "slow",
         "PCW_MIO_49_DIRECTION": "inout",
         "PCW_MIO_49_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_49_PULLUP": "enabled",
         "PCW_MIO_49_SLEW": "slow",
         "PCW_MIO_4_DIRECTION": "inout",
         "PCW_MIO_4_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_4_PULLUP": "disabled",
         "PCW_MIO_4_SLEW": "slow",
         "PCW_MIO_50_DIRECTION": "inout",
         "PCW_MIO_50_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_50_PULLUP": "enabled",
         "PCW_MIO_50_SLEW": "slow",
         "PCW_MIO_51_DIRECTION": "inout",
         "PCW_MIO_51_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_51_PULLUP": "enabled",
         "PCW_MIO_51_SLEW": "slow",
         "PCW_MIO_52_DIRECTION": "out",
         "PCW_MIO_52_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_52_PULLUP": "enabled",
         "PCW_MIO_52_SLEW": "slow",
         "PCW_MIO_53_DIRECTION": "inout",
         "PCW_MIO_53_IOTYPE": "LVCMOS 1.8V",
         "PCW_MIO_53_PULLUP": "enabled",
         "PCW_MIO_53_SLEW": "slow",
         "PCW_MIO_5_DIRECTION": "inout",
         "PCW_MIO_5_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_5_PULLUP": "disabled",
         "PCW_MIO_5_SLEW": "slow",
         "PCW_MIO_6_DIRECTION": "out",
         "PCW_MIO_6_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_6_PULLUP": "disabled",
         "PCW_MIO_6_SLEW": "slow",
         "PCW_MIO_7_DIRECTION": "out",
         "PCW_MIO_7_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_7_PULLUP": "disabled",
         "PCW_MIO_7_SLEW": "slow",
         "PCW_MIO_8_DIRECTION": "out",
         "PCW_MIO_8_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_8_PULLUP": "disabled",
         "PCW_MIO_8_SLEW": "slow",
         "PCW_MIO_9_DIRECTION": "out",
         "PCW_MIO_9_IOTYPE": "LVCMOS 3.3V",
         "PCW_MIO_9_PULLUP": "enabled",
         "PCW_MIO_9_SLEW": "slow",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0",
         "PCW_MIO_TREE_SIGNALS": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "10",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.279",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.260",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "5",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 1.8V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "1",
         "PCW_QSPI_GRP_FBCLK_IO": "MIO 8",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "1",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "MIO 1 .. 6",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "5",
         "PCW_QSPI_PERIPHERAL_ENABLE": "1",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "MIO 1 .. 6",
         "PCW_SD0_GRP_CD_ENABLE": "1",
         "PCW_SD0_GRP_CD_IO": "MIO 47",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "1",
         "PCW_SD0_SD0_IO": "MIO 40 .. 45",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "20",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "50",
         "PCW_SDIO_PERIPHERAL_VALID": "1",
         "PCW_SINGLE_QSPI_DATA_MODE": "x4",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "10",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "1",
         "PCW_UART0_UART0_IO": "MIO 14 .. 15",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "10",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "1",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "525.000000",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.279",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.260",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.085",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.092",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "27.95",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "4096 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "32.14",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "31.12",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "-0.051",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "-0.006",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "32.2",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "31.08",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "16 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "525",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J256M16 RE-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "15",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "40.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.91",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "1",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "1",
         "PCW_USB0_RESET_IO": "MIO 46",
         "PCW_USB0_USB0_IO": "MIO 28 .. 39",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "1",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "Share reset pin",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "0",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       },
       "tpu_v5_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb0288b50>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "tpu_v5_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S00_AXI",
        "parameters": {
         "C_S00_AXI_ADDR_WIDTH": "5",
         "C_S00_AXI_BASEADDR": "0x43C00000",
         "C_S00_AXI_DATA_WIDTH": "32",
         "C_S00_AXI_HIGHADDR": "0x43C0FFFF",
         "Component_Name": "system_v1_tpu_v5_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136656384,
        "registers": {},
        "state": null,
        "type": "xilinx.com:user:tpu_v5:1.0"
       }
      },
      "text/plain": [
       "{'axi_bram_ctrl_0': {'addr_range': 16384,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0288b50>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_bram_ctrl_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'BMG_INSTANCE': 'EXTERNAL',\n",
       "   'C_BRAM_ADDR_WIDTH': '10',\n",
       "   'C_BRAM_INST_MODE': 'EXTERNAL',\n",
       "   'C_ECC': '0',\n",
       "   'C_ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'C_ECC_TYPE': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_FAULT_INJECT': '0',\n",
       "   'C_MEMORY_DEPTH': '1024',\n",
       "   'C_RD_CMD_OPTIMIZATION': '0',\n",
       "   'C_READ_LATENCY': '1',\n",
       "   'C_SINGLE_PORT_BRAM': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '14',\n",
       "   'C_S_AXI_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CTRL_ADDR_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_DATA_WIDTH': '128',\n",
       "   'C_S_AXI_HIGHADDR': '0x40003FFF',\n",
       "   'C_S_AXI_ID_WIDTH': '1',\n",
       "   'C_S_AXI_PROTOCOL': 'AXI4',\n",
       "   'C_S_AXI_SUPPORTS_NARROW_BURST': '0',\n",
       "   'Component_Name': 'system_v1_axi_bram_ctrl_0_0',\n",
       "   'DATA_WIDTH': '128',\n",
       "   'ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'ECC_TYPE': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'BRAM_CTRL',\n",
       "   'FAULT_INJECT': '0',\n",
       "   'ID_WIDTH': '1',\n",
       "   'MEM_DEPTH': '1024',\n",
       "   'PROTOCOL': 'AXI4',\n",
       "   'RD_CMD_OPTIMIZATION': '0',\n",
       "   'READ_LATENCY': '1',\n",
       "   'SINGLE_PORT_BRAM': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'USE_ECC': '0'},\n",
       "  'phys_addr': 1073741824,\n",
       "  'registers': {'CE_CNT': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Correctable Error Counter Register',\n",
       "    'fields': {'CE_CNT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Correctable Error Counter Register'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA0': {'access': 'read-only',\n",
       "    'address_offset': 448,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [31:0]',\n",
       "    'fields': {'CE_FFA0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [31:0]'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA1': {'access': 'read-only',\n",
       "    'address_offset': 452,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [63:32]',\n",
       "    'fields': {'CE_FFA1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'ECC_EN_IRQ': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'ECC Enable Interrupt Register',\n",
       "    'fields': {'CE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'},\n",
       "     'UE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_ON_OFF': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'ECC On/Off Register',\n",
       "    'fields': {'ECC_ON_OFF': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC On/Off Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_STATUS': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'ECC Status Register',\n",
       "    'fields': {'CE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'},\n",
       "     'UE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'}},\n",
       "    'size': 1},\n",
       "   'FI_D0': {'access': 'write-only',\n",
       "    'address_offset': 768,\n",
       "    'description': 'Fault Inject Data Register, bits[31:0]',\n",
       "    'fields': {'FI_D0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[31:0]'}},\n",
       "    'size': 1},\n",
       "   'FI_D1': {'access': 'write-only',\n",
       "    'address_offset': 772,\n",
       "    'description': 'Fault Inject Data Register, bits[63:32]',\n",
       "    'fields': {'FI_D1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[63:32]'}},\n",
       "    'size': 1},\n",
       "   'FI_D2': {'access': 'write-only',\n",
       "    'address_offset': 776,\n",
       "    'description': 'Fault Inject Data Register, bits[95:64]',\n",
       "    'fields': {'FI_D2': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[95:64]'}},\n",
       "    'size': 1},\n",
       "   'FI_D3': {'access': 'write-only',\n",
       "    'address_offset': 780,\n",
       "    'description': 'Fault Inject Data Register, bits[127:96]',\n",
       "    'fields': {'FI_D3': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[127:96]'}},\n",
       "    'size': 1},\n",
       "   'FI_ECC': {'access': 'write-only',\n",
       "    'address_offset': 896,\n",
       "    'description': 'Fault Inject ECC Register',\n",
       "    'fields': {'FI_ECC': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 128,\n",
       "      'description': 'Fault Inject ECC Register'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD1': {'access': 'read-only',\n",
       "    'address_offset': 516,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD2': {'access': 'read-only',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD3': {'access': 'read-only',\n",
       "    'address_offset': 524,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]'}},\n",
       "    'size': 1}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.1'},\n",
       " 'axi_bram_ctrl_1': {'addr_range': 16384,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0288b50>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_bram_ctrl_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'BMG_INSTANCE': 'EXTERNAL',\n",
       "   'C_BRAM_ADDR_WIDTH': '10',\n",
       "   'C_BRAM_INST_MODE': 'EXTERNAL',\n",
       "   'C_ECC': '0',\n",
       "   'C_ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'C_ECC_TYPE': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_FAULT_INJECT': '0',\n",
       "   'C_MEMORY_DEPTH': '1024',\n",
       "   'C_RD_CMD_OPTIMIZATION': '0',\n",
       "   'C_READ_LATENCY': '1',\n",
       "   'C_SINGLE_PORT_BRAM': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '14',\n",
       "   'C_S_AXI_BASEADDR': '0x42000000',\n",
       "   'C_S_AXI_CTRL_ADDR_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_DATA_WIDTH': '128',\n",
       "   'C_S_AXI_HIGHADDR': '0x42003FFF',\n",
       "   'C_S_AXI_ID_WIDTH': '1',\n",
       "   'C_S_AXI_PROTOCOL': 'AXI4',\n",
       "   'C_S_AXI_SUPPORTS_NARROW_BURST': '0',\n",
       "   'Component_Name': 'system_v1_axi_bram_ctrl_0_1',\n",
       "   'DATA_WIDTH': '128',\n",
       "   'ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'ECC_TYPE': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'BRAM_CTRL',\n",
       "   'FAULT_INJECT': '0',\n",
       "   'ID_WIDTH': '1',\n",
       "   'MEM_DEPTH': '1024',\n",
       "   'PROTOCOL': 'AXI4',\n",
       "   'RD_CMD_OPTIMIZATION': '0',\n",
       "   'READ_LATENCY': '1',\n",
       "   'SINGLE_PORT_BRAM': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'USE_ECC': '0'},\n",
       "  'phys_addr': 1107296256,\n",
       "  'registers': {'CE_CNT': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Correctable Error Counter Register',\n",
       "    'fields': {'CE_CNT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Correctable Error Counter Register'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA0': {'access': 'read-only',\n",
       "    'address_offset': 448,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [31:0]',\n",
       "    'fields': {'CE_FFA0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [31:0]'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA1': {'access': 'read-only',\n",
       "    'address_offset': 452,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [63:32]',\n",
       "    'fields': {'CE_FFA1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'ECC_EN_IRQ': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'ECC Enable Interrupt Register',\n",
       "    'fields': {'CE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'},\n",
       "     'UE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_ON_OFF': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'ECC On/Off Register',\n",
       "    'fields': {'ECC_ON_OFF': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC On/Off Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_STATUS': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'ECC Status Register',\n",
       "    'fields': {'CE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'},\n",
       "     'UE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'}},\n",
       "    'size': 1},\n",
       "   'FI_D0': {'access': 'write-only',\n",
       "    'address_offset': 768,\n",
       "    'description': 'Fault Inject Data Register, bits[31:0]',\n",
       "    'fields': {'FI_D0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[31:0]'}},\n",
       "    'size': 1},\n",
       "   'FI_D1': {'access': 'write-only',\n",
       "    'address_offset': 772,\n",
       "    'description': 'Fault Inject Data Register, bits[63:32]',\n",
       "    'fields': {'FI_D1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[63:32]'}},\n",
       "    'size': 1},\n",
       "   'FI_D2': {'access': 'write-only',\n",
       "    'address_offset': 776,\n",
       "    'description': 'Fault Inject Data Register, bits[95:64]',\n",
       "    'fields': {'FI_D2': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[95:64]'}},\n",
       "    'size': 1},\n",
       "   'FI_D3': {'access': 'write-only',\n",
       "    'address_offset': 780,\n",
       "    'description': 'Fault Inject Data Register, bits[127:96]',\n",
       "    'fields': {'FI_D3': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[127:96]'}},\n",
       "    'size': 1},\n",
       "   'FI_ECC': {'access': 'write-only',\n",
       "    'address_offset': 896,\n",
       "    'description': 'Fault Inject ECC Register',\n",
       "    'fields': {'FI_ECC': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 128,\n",
       "      'description': 'Fault Inject ECC Register'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD1': {'access': 'read-only',\n",
       "    'address_offset': 516,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD2': {'access': 'read-only',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD3': {'access': 'read-only',\n",
       "    'address_offset': 524,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]'}},\n",
       "    'size': 1}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.1'},\n",
       " 'axi_bram_ctrl_2': {'addr_range': 16384,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0288b50>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_bram_ctrl_2',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'BMG_INSTANCE': 'EXTERNAL',\n",
       "   'C_BRAM_ADDR_WIDTH': '10',\n",
       "   'C_BRAM_INST_MODE': 'EXTERNAL',\n",
       "   'C_ECC': '0',\n",
       "   'C_ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'C_ECC_TYPE': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_FAULT_INJECT': '0',\n",
       "   'C_MEMORY_DEPTH': '1024',\n",
       "   'C_RD_CMD_OPTIMIZATION': '0',\n",
       "   'C_READ_LATENCY': '1',\n",
       "   'C_SINGLE_PORT_BRAM': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '14',\n",
       "   'C_S_AXI_BASEADDR': '0x44000000',\n",
       "   'C_S_AXI_CTRL_ADDR_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_DATA_WIDTH': '128',\n",
       "   'C_S_AXI_HIGHADDR': '0x44003FFF',\n",
       "   'C_S_AXI_ID_WIDTH': '1',\n",
       "   'C_S_AXI_PROTOCOL': 'AXI4',\n",
       "   'C_S_AXI_SUPPORTS_NARROW_BURST': '0',\n",
       "   'Component_Name': 'system_v1_axi_bram_ctrl_0_2',\n",
       "   'DATA_WIDTH': '128',\n",
       "   'ECC_ONOFF_RESET_VALUE': '0',\n",
       "   'ECC_TYPE': '0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'BRAM_CTRL',\n",
       "   'FAULT_INJECT': '0',\n",
       "   'ID_WIDTH': '1',\n",
       "   'MEM_DEPTH': '1024',\n",
       "   'PROTOCOL': 'AXI4',\n",
       "   'RD_CMD_OPTIMIZATION': '0',\n",
       "   'READ_LATENCY': '1',\n",
       "   'SINGLE_PORT_BRAM': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'USE_ECC': '0'},\n",
       "  'phys_addr': 1140850688,\n",
       "  'registers': {'CE_CNT': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Correctable Error Counter Register',\n",
       "    'fields': {'CE_CNT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 8,\n",
       "      'description': 'Correctable Error Counter Register'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA0': {'access': 'read-only',\n",
       "    'address_offset': 448,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [31:0]',\n",
       "    'fields': {'CE_FFA0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [31:0]'}},\n",
       "    'size': 1},\n",
       "   'CE_FFA1': {'access': 'read-only',\n",
       "    'address_offset': 452,\n",
       "    'description': 'Correctable Error First Failing Address Register, bits [63:32]',\n",
       "    'fields': {'CE_FFA1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Correctable Error First Failing Address Register, bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'ECC_EN_IRQ': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'ECC Enable Interrupt Register',\n",
       "    'fields': {'CE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'},\n",
       "     'UE_EN_IRQ': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Enable Interrupt Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_ON_OFF': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'ECC On/Off Register',\n",
       "    'fields': {'ECC_ON_OFF': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC On/Off Register'}},\n",
       "    'size': 1},\n",
       "   'ECC_STATUS': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'ECC Status Register',\n",
       "    'fields': {'CE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'},\n",
       "     'UE_STATUS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'ECC Status Register'}},\n",
       "    'size': 1},\n",
       "   'FI_D0': {'access': 'write-only',\n",
       "    'address_offset': 768,\n",
       "    'description': 'Fault Inject Data Register, bits[31:0]',\n",
       "    'fields': {'FI_D0': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[31:0]'}},\n",
       "    'size': 1},\n",
       "   'FI_D1': {'access': 'write-only',\n",
       "    'address_offset': 772,\n",
       "    'description': 'Fault Inject Data Register, bits[63:32]',\n",
       "    'fields': {'FI_D1': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[63:32]'}},\n",
       "    'size': 1},\n",
       "   'FI_D2': {'access': 'write-only',\n",
       "    'address_offset': 776,\n",
       "    'description': 'Fault Inject Data Register, bits[95:64]',\n",
       "    'fields': {'FI_D2': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[95:64]'}},\n",
       "    'size': 1},\n",
       "   'FI_D3': {'access': 'write-only',\n",
       "    'address_offset': 780,\n",
       "    'description': 'Fault Inject Data Register, bits[127:96]',\n",
       "    'fields': {'FI_D3': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Fault Inject Data Register, bits[127:96]'}},\n",
       "    'size': 1},\n",
       "   'FI_ECC': {'access': 'write-only',\n",
       "    'address_offset': 896,\n",
       "    'description': 'Fault Inject ECC Register',\n",
       "    'fields': {'FI_ECC': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 128,\n",
       "      'description': 'Fault Inject ECC Register'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD1': {'access': 'read-only',\n",
       "    'address_offset': 516,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [63:32]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD2': {'access': 'read-only',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [95:64]'}},\n",
       "    'size': 1},\n",
       "   'UE_FFD3': {'access': 'read-only',\n",
       "    'address_offset': 524,\n",
       "    'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]',\n",
       "    'fields': {'UE_FFD': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Uncorrectable Error First Failing Data Register , bits [127:96]'}},\n",
       "    'size': 1}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_bram_ctrl:4.1'},\n",
       " 'axi_cdma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0288b50>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_cdma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_ADDR_WIDTH': '32',\n",
       "   'C_AXI_LITE_IS_ASYNC': '0',\n",
       "   'C_BASEADDR': '0x7E200000',\n",
       "   'C_DLYTMR_RESOLUTION': '256',\n",
       "   'C_ENABLE_KEYHOLE': 'false',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x7E20FFFF',\n",
       "   'C_INCLUDE_DRE': '0',\n",
       "   'C_INCLUDE_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_M_AXI_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_DATA_WIDTH': '128',\n",
       "   'C_M_AXI_MAX_BURST_LEN': '4',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_READ_ADDR_PIPE_DEPTH': '4',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'C_USE_DATAMOVER_LITE': '0',\n",
       "   'C_WRITE_ADDR_PIPE_DEPTH': '4',\n",
       "   'Component_Name': 'system_v1_axi_cdma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL'},\n",
       "  'phys_addr': 2116026368,\n",
       "  'registers': {'BTT': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'CDMA Bytes To Transfer Register',\n",
       "    'fields': {'BTT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 23,\n",
       "      'description': 'CDMA Bytes To Transfer Register'}},\n",
       "    'size': 32},\n",
       "   'CDMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'CDMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Key_Hole_Read': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Key_Hole_Write': {'access': 'read-write',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'SGMode': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'},\n",
       "     'TailPntrEn': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'CDMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'CDMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'RQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'},\n",
       "     'SGSlvEr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'CDMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'CURDESC_PNTR': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'CDMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'CDMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'CURDESC_PNTR_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'CDMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'DA': {'access': 'read-only',\n",
       "    'address_offset': 32,\n",
       "    'description': 'CDMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'DA_MSB': {'access': 'read-only',\n",
       "    'address_offset': 36,\n",
       "    'description': 'CDMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'CDMA Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'CDMA Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'TAILDESC_PNTR': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'CDMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'CDMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'TAILDESC_PNTR_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'CDMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'CDMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_cdma:4.1'},\n",
       " 'processing_system7_0': {'device': <pynq.pl_server.device.XlnkDevice at 0xb0288b50>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'parameters': {'C_BASEADDR': '0x00000000',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '0',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'Component_Name': 'system_v1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. 53',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET0_RESET_ENABLE': '1',\n",
       "   'PCW_ENET0_RESET_IO': 'MIO 9',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '1',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_ENET0': '1',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '1',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_QSPI': '1',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_SDIO0': '1',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_UART0': '1',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_USB0': '1',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_I2C_RESET_ENABLE': '1',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '20',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_MIO_0_DIRECTION': 'inout',\n",
       "   'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_0_PULLUP': 'enabled',\n",
       "   'PCW_MIO_0_SLEW': 'slow',\n",
       "   'PCW_MIO_10_DIRECTION': 'inout',\n",
       "   'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_10_PULLUP': 'enabled',\n",
       "   'PCW_MIO_10_SLEW': 'slow',\n",
       "   'PCW_MIO_11_DIRECTION': 'inout',\n",
       "   'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_11_PULLUP': 'enabled',\n",
       "   'PCW_MIO_11_SLEW': 'slow',\n",
       "   'PCW_MIO_12_DIRECTION': 'inout',\n",
       "   'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_12_PULLUP': 'enabled',\n",
       "   'PCW_MIO_12_SLEW': 'slow',\n",
       "   'PCW_MIO_13_DIRECTION': 'inout',\n",
       "   'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_13_PULLUP': 'enabled',\n",
       "   'PCW_MIO_13_SLEW': 'slow',\n",
       "   'PCW_MIO_14_DIRECTION': 'in',\n",
       "   'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_14_PULLUP': 'enabled',\n",
       "   'PCW_MIO_14_SLEW': 'slow',\n",
       "   'PCW_MIO_15_DIRECTION': 'out',\n",
       "   'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_15_PULLUP': 'enabled',\n",
       "   'PCW_MIO_15_SLEW': 'slow',\n",
       "   'PCW_MIO_16_DIRECTION': 'out',\n",
       "   'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_16_PULLUP': 'enabled',\n",
       "   'PCW_MIO_16_SLEW': 'slow',\n",
       "   'PCW_MIO_17_DIRECTION': 'out',\n",
       "   'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_17_PULLUP': 'enabled',\n",
       "   'PCW_MIO_17_SLEW': 'slow',\n",
       "   'PCW_MIO_18_DIRECTION': 'out',\n",
       "   'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_18_PULLUP': 'enabled',\n",
       "   'PCW_MIO_18_SLEW': 'slow',\n",
       "   'PCW_MIO_19_DIRECTION': 'out',\n",
       "   'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_19_PULLUP': 'enabled',\n",
       "   'PCW_MIO_19_SLEW': 'slow',\n",
       "   'PCW_MIO_1_DIRECTION': 'out',\n",
       "   'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_1_PULLUP': 'enabled',\n",
       "   'PCW_MIO_1_SLEW': 'slow',\n",
       "   'PCW_MIO_20_DIRECTION': 'out',\n",
       "   'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_20_PULLUP': 'enabled',\n",
       "   'PCW_MIO_20_SLEW': 'slow',\n",
       "   'PCW_MIO_21_DIRECTION': 'out',\n",
       "   'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_21_PULLUP': 'enabled',\n",
       "   'PCW_MIO_21_SLEW': 'slow',\n",
       "   'PCW_MIO_22_DIRECTION': 'in',\n",
       "   'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_22_PULLUP': 'enabled',\n",
       "   'PCW_MIO_22_SLEW': 'slow',\n",
       "   'PCW_MIO_23_DIRECTION': 'in',\n",
       "   'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_23_PULLUP': 'enabled',\n",
       "   'PCW_MIO_23_SLEW': 'slow',\n",
       "   'PCW_MIO_24_DIRECTION': 'in',\n",
       "   'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_24_PULLUP': 'enabled',\n",
       "   'PCW_MIO_24_SLEW': 'slow',\n",
       "   'PCW_MIO_25_DIRECTION': 'in',\n",
       "   'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_25_PULLUP': 'enabled',\n",
       "   'PCW_MIO_25_SLEW': 'slow',\n",
       "   'PCW_MIO_26_DIRECTION': 'in',\n",
       "   'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_26_PULLUP': 'enabled',\n",
       "   'PCW_MIO_26_SLEW': 'slow',\n",
       "   'PCW_MIO_27_DIRECTION': 'in',\n",
       "   'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_27_PULLUP': 'enabled',\n",
       "   'PCW_MIO_27_SLEW': 'slow',\n",
       "   'PCW_MIO_28_DIRECTION': 'inout',\n",
       "   'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_28_PULLUP': 'enabled',\n",
       "   'PCW_MIO_28_SLEW': 'slow',\n",
       "   'PCW_MIO_29_DIRECTION': 'in',\n",
       "   'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_29_PULLUP': 'enabled',\n",
       "   'PCW_MIO_29_SLEW': 'slow',\n",
       "   'PCW_MIO_2_DIRECTION': 'inout',\n",
       "   'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_2_PULLUP': 'disabled',\n",
       "   'PCW_MIO_2_SLEW': 'slow',\n",
       "   'PCW_MIO_30_DIRECTION': 'out',\n",
       "   'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_30_PULLUP': 'enabled',\n",
       "   'PCW_MIO_30_SLEW': 'slow',\n",
       "   'PCW_MIO_31_DIRECTION': 'in',\n",
       "   'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_31_PULLUP': 'enabled',\n",
       "   'PCW_MIO_31_SLEW': 'slow',\n",
       "   'PCW_MIO_32_DIRECTION': 'inout',\n",
       "   'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_32_PULLUP': 'enabled',\n",
       "   'PCW_MIO_32_SLEW': 'slow',\n",
       "   'PCW_MIO_33_DIRECTION': 'inout',\n",
       "   'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_33_PULLUP': 'enabled',\n",
       "   'PCW_MIO_33_SLEW': 'slow',\n",
       "   'PCW_MIO_34_DIRECTION': 'inout',\n",
       "   'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_34_PULLUP': 'enabled',\n",
       "   'PCW_MIO_34_SLEW': 'slow',\n",
       "   'PCW_MIO_35_DIRECTION': 'inout',\n",
       "   'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_35_PULLUP': 'enabled',\n",
       "   'PCW_MIO_35_SLEW': 'slow',\n",
       "   'PCW_MIO_36_DIRECTION': 'in',\n",
       "   'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_36_PULLUP': 'enabled',\n",
       "   'PCW_MIO_36_SLEW': 'slow',\n",
       "   'PCW_MIO_37_DIRECTION': 'inout',\n",
       "   'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_37_PULLUP': 'enabled',\n",
       "   'PCW_MIO_37_SLEW': 'slow',\n",
       "   'PCW_MIO_38_DIRECTION': 'inout',\n",
       "   'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_38_PULLUP': 'enabled',\n",
       "   'PCW_MIO_38_SLEW': 'slow',\n",
       "   'PCW_MIO_39_DIRECTION': 'inout',\n",
       "   'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_39_PULLUP': 'enabled',\n",
       "   'PCW_MIO_39_SLEW': 'slow',\n",
       "   'PCW_MIO_3_DIRECTION': 'inout',\n",
       "   'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_3_PULLUP': 'disabled',\n",
       "   'PCW_MIO_3_SLEW': 'slow',\n",
       "   'PCW_MIO_40_DIRECTION': 'inout',\n",
       "   'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_40_PULLUP': 'enabled',\n",
       "   'PCW_MIO_40_SLEW': 'slow',\n",
       "   'PCW_MIO_41_DIRECTION': 'inout',\n",
       "   'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_41_PULLUP': 'enabled',\n",
       "   'PCW_MIO_41_SLEW': 'slow',\n",
       "   'PCW_MIO_42_DIRECTION': 'inout',\n",
       "   'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_42_PULLUP': 'enabled',\n",
       "   'PCW_MIO_42_SLEW': 'slow',\n",
       "   'PCW_MIO_43_DIRECTION': 'inout',\n",
       "   'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_43_PULLUP': 'enabled',\n",
       "   'PCW_MIO_43_SLEW': 'slow',\n",
       "   'PCW_MIO_44_DIRECTION': 'inout',\n",
       "   'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_44_PULLUP': 'enabled',\n",
       "   'PCW_MIO_44_SLEW': 'slow',\n",
       "   'PCW_MIO_45_DIRECTION': 'inout',\n",
       "   'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_45_PULLUP': 'enabled',\n",
       "   'PCW_MIO_45_SLEW': 'slow',\n",
       "   'PCW_MIO_46_DIRECTION': 'out',\n",
       "   'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_46_PULLUP': 'enabled',\n",
       "   'PCW_MIO_46_SLEW': 'slow',\n",
       "   'PCW_MIO_47_DIRECTION': 'in',\n",
       "   'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_47_PULLUP': 'enabled',\n",
       "   'PCW_MIO_47_SLEW': 'slow',\n",
       "   'PCW_MIO_48_DIRECTION': 'inout',\n",
       "   'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_48_PULLUP': 'enabled',\n",
       "   'PCW_MIO_48_SLEW': 'slow',\n",
       "   'PCW_MIO_49_DIRECTION': 'inout',\n",
       "   'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_49_PULLUP': 'enabled',\n",
       "   'PCW_MIO_49_SLEW': 'slow',\n",
       "   'PCW_MIO_4_DIRECTION': 'inout',\n",
       "   'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_4_PULLUP': 'disabled',\n",
       "   'PCW_MIO_4_SLEW': 'slow',\n",
       "   'PCW_MIO_50_DIRECTION': 'inout',\n",
       "   'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_50_PULLUP': 'enabled',\n",
       "   'PCW_MIO_50_SLEW': 'slow',\n",
       "   'PCW_MIO_51_DIRECTION': 'inout',\n",
       "   'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_51_PULLUP': 'enabled',\n",
       "   'PCW_MIO_51_SLEW': 'slow',\n",
       "   'PCW_MIO_52_DIRECTION': 'out',\n",
       "   'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_52_PULLUP': 'enabled',\n",
       "   'PCW_MIO_52_SLEW': 'slow',\n",
       "   'PCW_MIO_53_DIRECTION': 'inout',\n",
       "   'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
       "   'PCW_MIO_53_PULLUP': 'enabled',\n",
       "   'PCW_MIO_53_SLEW': 'slow',\n",
       "   'PCW_MIO_5_DIRECTION': 'inout',\n",
       "   'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_5_PULLUP': 'disabled',\n",
       "   'PCW_MIO_5_SLEW': 'slow',\n",
       "   'PCW_MIO_6_DIRECTION': 'out',\n",
       "   'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_6_PULLUP': 'disabled',\n",
       "   'PCW_MIO_6_SLEW': 'slow',\n",
       "   'PCW_MIO_7_DIRECTION': 'out',\n",
       "   'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_7_PULLUP': 'disabled',\n",
       "   'PCW_MIO_7_SLEW': 'slow',\n",
       "   'PCW_MIO_8_DIRECTION': 'out',\n",
       "   'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_8_PULLUP': 'disabled',\n",
       "   'PCW_MIO_8_SLEW': 'slow',\n",
       "   'PCW_MIO_9_DIRECTION': 'out',\n",
       "   'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
       "   'PCW_MIO_9_PULLUP': 'enabled',\n",
       "   'PCW_MIO_9_SLEW': 'slow',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 1.8V',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 .. 6',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '1',\n",
       "   'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '1',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.279',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.260',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '27.95',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 MBits',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '32.14',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '31.12',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '32.2',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '31.08',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 Bits',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 RE-125',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB0_RESET_ENABLE': '1',\n",
       "   'PCW_USB0_RESET_IO': 'MIO 46',\n",
       "   'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '1',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_USB_RESET_SELECT': 'Share reset pin',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '0',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'preset': 'None'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5'},\n",
       " 'tpu_v5_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb0288b50>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'tpu_v5_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S00_AXI',\n",
       "  'parameters': {'C_S00_AXI_ADDR_WIDTH': '5',\n",
       "   'C_S00_AXI_BASEADDR': '0x43C00000',\n",
       "   'C_S00_AXI_DATA_WIDTH': '32',\n",
       "   'C_S00_AXI_HIGHADDR': '0x43C0FFFF',\n",
       "   'Component_Name': 'system_v1_tpu_v5_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL'},\n",
       "  'phys_addr': 1136656384,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:user:tpu_v5:1.0'}}"
      ]
     },
     "execution_count": 3,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "System_Design.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The Base Address of CDMA is : 0x7e200000\n",
      "The Address Range of CDMA is : 0x10000\n",
      "The Base Address of BRAM0 is : 0x40000000\n",
      "The Address Range of BRAM0 is : 0x4000\n",
      "The Base Address of BRAM1 is : 0x42000000\n",
      "The Address Range of BRAM1 is : 0x4000\n",
      "The Base Address of BRAM2 is : 0x44000000\n",
      "The Address Range of BRAM2 is : 0x4000\n",
      "The Base Address of TPU_SLVREG is : 0x43c00000\n",
      "The Address Range of TPUSLVREG is : 0x10000\n"
     ]
    }
   ],
   "source": [
    "CDMA_ADDR = System_Design.ip_dict['axi_cdma_0']['phys_addr']\n",
    "CDMA_ADDR_range = System_Design.ip_dict['axi_cdma_0']['addr_range']\n",
    "BRAM0_ADDR = System_Design.ip_dict['axi_bram_ctrl_0']['phys_addr']\n",
    "BRAM0_ADDR_range = System_Design.ip_dict['axi_bram_ctrl_0']['addr_range']\n",
    "BRAM1_ADDR = System_Design.ip_dict['axi_bram_ctrl_1']['phys_addr']\n",
    "BRAM1_ADDR_range = System_Design.ip_dict['axi_bram_ctrl_1']['addr_range']\n",
    "BRAM2_ADDR = System_Design.ip_dict['axi_bram_ctrl_2']['phys_addr']\n",
    "BRAM2_ADDR_range = System_Design.ip_dict['axi_bram_ctrl_2']['addr_range']\n",
    "TPU_SLVREG_ADDR = System_Design.ip_dict['tpu_v5_0']['phys_addr']\n",
    "TPU_SLVREG_ADDR_range = System_Design.ip_dict['tpu_v5_0']['addr_range']\n",
    "print(\"The Base Address of CDMA is : \" + hex(CDMA_ADDR))\n",
    "print(\"The Address Range of CDMA is : \" + hex(CDMA_ADDR_range))\n",
    "print(\"The Base Address of BRAM0 is : \" + hex(BRAM0_ADDR))\n",
    "print(\"The Address Range of BRAM0 is : \" + hex(BRAM0_ADDR_range))\n",
    "print(\"The Base Address of BRAM1 is : \" + hex(BRAM1_ADDR))\n",
    "print(\"The Address Range of BRAM1 is : \" + hex(BRAM1_ADDR_range))\n",
    "print(\"The Base Address of BRAM2 is : \" + hex(BRAM2_ADDR))\n",
    "print(\"The Address Range of BRAM2 is : \" + hex(BRAM2_ADDR_range))\n",
    "print(\"The Base Address of TPU_SLVREG is : \" + hex(TPU_SLVREG_ADDR))\n",
    "print(\"The Address Range of TPUSLVREG is : \" + hex(TPU_SLVREG_ADDR_range))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import MMIO\n",
    "CDMA_MMIO = MMIO(CDMA_ADDR, CDMA_ADDR)\n",
    "BRAM0_MMIO = MMIO(BRAM0_ADDR, BRAM0_ADDR_range)\n",
    "BRAM1_MMIO = MMIO(BRAM1_ADDR, BRAM1_ADDR_range)\n",
    "BRAM2_MMIO = MMIO(BRAM2_ADDR, BRAM2_ADDR_range)\n",
    "TPU_MMIO = MMIO(TPU_SLVREG_ADDR, TPU_SLVREG_ADDR_range)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def im2col(input_data, filter_h, filter_w, stride=1):\n",
    "  '''\n",
    "  input_data shape: (H, W, C) hieght, width, channels\n",
    "  '''\n",
    "  H, W, C = input_data.shape\n",
    "  out_h = (H - filter_h) // stride + 1  # h of output feature map\n",
    "  out_w = (W - filter_w) // stride + 1  # w of output feature map\n",
    "  col = np.zeros((out_h * out_w, filter_h * filter_w * C))\n",
    "\n",
    "  # ## Padding\n",
    "  # if padding == \"same\":\n",
    "\n",
    "  ## Reshape\n",
    "  for y in range(out_h):\n",
    "    y_min = y * stride\n",
    "    y_max = y_min + filter_h\n",
    "    y_start = y * out_w\n",
    "    for x in range(out_w):\n",
    "      x_min = x * stride\n",
    "      x_max = x_min + filter_w\n",
    "      col[y_start + x, :] = input_data[y_min:y_max, x_min:x_max, :].reshape(1, -1)\n",
    "  #print(out_h, out_w)\n",
    "  return col, (out_h, out_w)  # return the shape of ofm also"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "# japoka's version of col2im\n",
    "def jcol2im(input_data, img_size):\n",
    "  '''\n",
    "  Param:\n",
    "  \"input_data\" is a (filter_num, hieght, weight)\n",
    "  \"img_size\" describe output size (H, W).\n",
    "  '''\n",
    "  N, H, W = img_size\n",
    "  img = np.zeros([N, H, W])\n",
    "  for n in range(N):\n",
    "    for h in range(H):\n",
    "      for w in range(W):\n",
    "        index = (h * W) + w\n",
    "        img[n][h][w] = input_data[index][n]\n",
    "  \n",
    "  return img"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def col2im(input_data, out_h, out_w):\n",
    "  '''\n",
    "  input_data is the result after input matrix multiply filter matrix\n",
    "  out_h is the expected h after convolution\n",
    "  out_w is the expected w after convolution\n",
    "  out_c is the expected c after convolution, it should be the same as # of\n",
    "  channels of filters, also the width of input_data\n",
    "  '''\n",
    "  hw, out_c = input_data.shape\n",
    "  assert(hw == out_h * out_w)  # exam if the shape is consistent\n",
    "  im = input_data.reshape(out_h, out_w, out_c)\n",
    "\n",
    "  return im"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def conv2d(input_data, filter, bias=None, stride=1, activation=True):\n",
    "  '''\n",
    "  Param:\n",
    "  \"input_data\"  is an img of shape: (H, W, C)\n",
    "  \"filter\"      is conv kernels of the layer: (H, W, C, N)\n",
    "  \"bias\"        is an array with len == N\n",
    "  \"stride\"      is the moving step size of filter.\n",
    "  \"activation\"  Assign True for adding ReLu.\n",
    "  Return:\n",
    "  \"res\"         is the img after convolution\n",
    "  '''\n",
    "  # Use im2col first to turn input_data into matrix \n",
    "  # then apply matrix multiplication\n",
    "  filter_h, filter_w, filter_c, filter_num = filter.shape\n",
    "  input_mtx, (out_h, out_w) = im2col(input_data, filter_h, filter_w, stride)\n",
    "  \n",
    "  # Turn filters into matrix\n",
    "  filter_mtx = filter.reshape(filter_h * filter_w * filter_c, filter_num)\n",
    "\n",
    "  # yuyu: we will replace this with our accelerated version of matrix-to-matirx\n",
    "  # mutiplication\n",
    "  res = np.dot(input_mtx, filter_mtx)\n",
    "\n",
    "  if bias is not None:\n",
    "    assert(len(bias) == filter_num)  # Make sure bias has correct shape\n",
    "    for i in range(filter_num):\n",
    "      res[:, i] = res[:, i] + bias[i]\n",
    "\n",
    "  if activation:\n",
    "    res = np.maximum(res, 0)\n",
    "\n",
    "  res = col2im(res, out_h, out_w)  # Use yuyu's version\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "# convolution for fixed point data\n",
    "def conv2d_FxPt(input_data, filter, bias=None, stride=1, activation=True, fraction_length=16):\n",
    "  '''\n",
    "  Param:\n",
    "  \"input_data\"  is an img of shape: (H, W, C)\n",
    "  \"filter\"      is a conv kernel (H, W, C, N)\n",
    "  \"stride\"      is the moving step size of filter.\n",
    "  \"activation\"  Assign True for adding ReLu.\n",
    "  \"fracttion_len\" is the length of fractional part. Max size is 16 avoiding overflow.\n",
    "  Return:\n",
    "  \"res\"         is the img after convolution\n",
    "  '''\n",
    "\n",
    "  # Use im2col first to turn input_data into matrix \n",
    "  # then apply matrix multiplication\n",
    "  filter_h, filter_w, filter_c, filter_num = filter.shape\n",
    "  input_mtx, (out_h, out_w) = im2col(input_data, filter_h, filter_w, stride)\n",
    "  input_mtx = input_mtx.astype(dtype=np.int64)\n",
    "  \n",
    "  # Turn filters into matrix\n",
    "  filter_mtx = filter.reshape(filter_h * filter_w * filter_c, filter_num)\n",
    "  filter_mtx = filter_mtx.astype(dtype=np.int64)\n",
    "\n",
    "  # yuyu: we will replace this with our accelerated version of matrix-to-matirx\n",
    "  # mutiplication\n",
    "\n",
    "  res = np.dot(input_mtx, filter_mtx)\n",
    "  res[:] = res[:] >> fraction_length\n",
    "  res = res.astype(dtype=np.int32)\n",
    "\n",
    "  if bias is not None:\n",
    "    bias = bias.astype(dtype=np.int32)\n",
    "    for i in range(filter_num):\n",
    "      res[:, i] = res[:, i] + bias[i]\n",
    "\n",
    "  if activation:\n",
    "    res = np.maximum(res, 0)\n",
    "\n",
    "  res = col2im(res, out_h, out_w)  # Use yuyu's version\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "def maxpooling2d(input_data, pool_size=(2, 2), stride=2):\n",
    "  '''\n",
    "  input_data is of shape (H, W, C)\n",
    "  '''\n",
    "  H, W, C = input_data.shape\n",
    "  pool_h, pool_w = pool_size\n",
    "  out_h = (H - pool_h) // stride + 1\n",
    "  out_w = (W - pool_w) // stride + 1\n",
    "  res = np.zeros([out_h, out_w, C])\n",
    "\n",
    "  for c in range(C):\n",
    "    for h in range(out_h):\n",
    "      for w in range(out_w):\n",
    "        h0 = h * stride\n",
    "        w0 = w * stride\n",
    "        h1 = h0 + pool_h\n",
    "        w1 = w0 + pool_w\n",
    "        res[h, w, c] = np.max(input_data[h0:h1, w0:w1, c])\n",
    "  \n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "def dense(input_data, weights, bias=None):\n",
    "  '''\n",
    "  input_data is an array with len = n\n",
    "  weights    is the weights of the FC layer with shape (n, m)\n",
    "  bias       is the bias of the FC layer with len = m\n",
    "  '''\n",
    "  _, out_n = weights.shape\n",
    "  np.transpose(input_data)\n",
    "\n",
    "  ## yuyu: we can also accelerate this part? XD\n",
    "  res = np.dot(input_data, weights)\n",
    "\n",
    "  if bias is not None:\n",
    "    assert(len(bias) == out_n)\n",
    "    res = res + bias\n",
    "  \n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "# dense for fixed point data\n",
    "def dense_FxPt(input_data, weights, bias=None, fraction_length=16):\n",
    "  '''\n",
    "  input_data is an array with len = n\n",
    "  weights    is the weights of the FC layer with shape (n, m)\n",
    "  bias       is the bias of the FC layer with len = m\n",
    "  fracttion_length is the length of fractional part. Max size is 16 avoiding overflow.\n",
    "  '''\n",
    "  input_data = input_data.astype(dtype=np.int64)\n",
    "  weights = weights.astype(dtype=np.int64)\n",
    "  \n",
    "  _, out_n = weights.shape\n",
    "  np.transpose(input_data)\n",
    "\n",
    "  ## yuyu: we can also accelerate this part? XD\n",
    "  res = np.dot(input_data, weights)\n",
    "  res[:] = res[:] >> fraction_length\n",
    "  res = res.astype(dtype=np.int32)\n",
    "\n",
    "\n",
    "  if bias is not None:\n",
    "    assert(len(bias) == out_n)\n",
    "    bias = bias.astype(dtype=np.int32)\n",
    "    res = res + bias\n",
    "  \n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "def softmax(input_data):\n",
    "  return np.exp(input_data) / np.sum(np.exp(input_data))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "def inference(input_data, layers):\n",
    "  '''\n",
    "  input_data is an img of shape (28, 28, 1)\n",
    "  layers     is layers with pretrained weights in the model\n",
    "  '''\n",
    "  assert(input_data.shape == (28, 28, 1))\n",
    "\n",
    "  filter, bias = layers[0].get_weights()  # this is keras.Conv2D layer\n",
    "  res = conv2d(input_data, filter, bias, stride=1, activation=True)\n",
    "\n",
    "  res = maxpooling2d(res, pool_size=(2, 2), stride=2)\n",
    "\n",
    "  res = res.flatten()\n",
    "\n",
    "  weights, bias = layers[3].get_weights()  # this is keras.Dense layer\n",
    "  res = dense(res, weights, bias)\n",
    "\n",
    "  res = softmax(res)\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "def inference_FxPt(input_data, layers, fraction_length=16):\n",
    "  '''\n",
    "  input_data is an img of shape (28, 28, 1)\n",
    "  layers     is layers with pretrained weights in the model\n",
    "  '''\n",
    "  assert(input_data.shape == (28, 28, 1))\n",
    "\n",
    "  filter, bias = layers[0]  # this is fixed-point weights\n",
    "  res = conv2d_FxPt(input_data, filter, bias, stride=1, activation=True,\n",
    "                    fraction_length=fraction_length)\n",
    "\n",
    "  res = maxpooling2d(res, pool_size=(2, 2), stride=2)\n",
    "\n",
    "  res = res.flatten()\n",
    "\n",
    "  weights, bias = layers[3]  # this is fixed-point weights\n",
    "  res = dense_FxPt(res, weights, bias, fraction_length=fraction_length)\n",
    "\n",
    "  # res = np.float32(res) / (1 << fraction_length)\n",
    "  # res = softmax(res)\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "def toFxPt16(x, fraction_length=8):\n",
    "  return np.int16(x * (1 << fraction_length))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "def layers2FxPt16(layers, fraction_length=8):\n",
    "  layers_FxPt16 = []\n",
    "  for layer in layers:\n",
    "    l = []\n",
    "    for weight in layer.get_weights():\n",
    "      l.append(toFxPt16(weight))\n",
    "    layers_FxPt16.append(l)\n",
    "  \n",
    "  return tuple(layers_FxPt16)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "# convolution for fixed point data\n",
    "def conv2d_FxPt16(input_data, filter, bias=None, stride=1, activation=True, fraction_length=8):\n",
    "  '''\n",
    "  Param:\n",
    "  \"input_data\"  is an img of shape: (H, W, C)\n",
    "  \"filter\"      is a conv kernel (H, W, C, N)\n",
    "  \"stride\"      is the moving step size of filter.\n",
    "  \"activation\"  Assign True for adding ReLu.\n",
    "  \"fracttion_len\" is the length of fractional part. Max size is 16 avoiding overflow.\n",
    "  Return:\n",
    "  \"res\"         is the img after convolution\n",
    "  '''\n",
    "\n",
    "  # Use im2col first to turn input_data into matrix \n",
    "  # then apply matrix multiplication\n",
    "  filter_h, filter_w, filter_c, filter_num = filter.shape\n",
    "  input_mtx, (out_h, out_w) = im2col(input_data, filter_h, filter_w, stride)\n",
    "  input_mtx = input_mtx.astype(dtype=np.int32)  # extend to 32 bits first\n",
    "  \n",
    "  # Turn filters into matrix\n",
    "  filter_mtx = filter.reshape(filter_h * filter_w * filter_c, filter_num)\n",
    "  filter_mtx = filter_mtx.astype(dtype=np.int32)  # extend to to 32 bits first\n",
    "\n",
    "  # yuyu: we will replace this with our accelerated version of matrix-to-matirx\n",
    "  # mutiplication\n",
    "\n",
    "  res = np.dot(input_mtx, filter_mtx)  # this will be 32-bit mmm\n",
    "  res[:] = res[:] >> fraction_length   # shift the point back to 16 bit\n",
    "  res = res.astype(dtype=np.int16)     # shrink the result back to 16 bits\n",
    "\n",
    "  if bias is not None:\n",
    "    bias = bias.astype(dtype=np.int16)  # make sure it is 16-bit\n",
    "    for i in range(filter_num):\n",
    "      res[:, i] = res[:, i] + bias[i]\n",
    "\n",
    "  if activation:\n",
    "    res = np.maximum(res, 0)\n",
    "\n",
    "  res = col2im(res, out_h, out_w)  # Use yuyu's version\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "# dense for fixed point data\n",
    "def dense_FxPt16(input_data, weights, bias=None, fraction_length=8):\n",
    "  '''\n",
    "  input_data is an array with len = n\n",
    "  weights    is the weights of the FC layer with shape (n, m)\n",
    "  bias       is the bias of the FC layer with len = m\n",
    "  fracttion_length is the length of fractional part. Max size is 16 avoiding overflow.\n",
    "  '''\n",
    "  input_data = input_data.astype(dtype=np.int32)\n",
    "  weights = weights.astype(dtype=np.int32)\n",
    "  \n",
    "  _, out_n = weights.shape\n",
    "  np.transpose(input_data)\n",
    "\n",
    "  ## yuyu: we can also accelerate this part? XD\n",
    "  res = np.dot(input_data, weights)\n",
    "  res[:] = res[:] >> fraction_length\n",
    "  res = res.astype(dtype=np.int16)\n",
    "\n",
    "\n",
    "  if bias is not None:\n",
    "    assert(len(bias) == out_n)\n",
    "    bias = bias.astype(dtype=np.int16)\n",
    "    res = res + bias\n",
    "  \n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "def inference_FxPt16(input_data, layers, fraction_length=4):\n",
    "  '''\n",
    "  input_data is an img of shape (28, 28, 1)\n",
    "  layers     is layers with pretrained weights in the model\n",
    "  '''\n",
    "  assert(input_data.shape == (28, 28, 1))\n",
    "\n",
    "  filter, bias = layers[0]  # this is fixed-point weights\n",
    "  res = conv2d_FxPt16(input_data, filter, bias, stride=1, activation=True,\n",
    "                    fraction_length=fraction_length)\n",
    "\n",
    "  res = maxpooling2d(res, pool_size=(2, 2), stride=2)\n",
    "  res = res.astype(np.int16)\n",
    "\n",
    "  res = res.flatten()\n",
    "  res = res.astype(np.int16)\n",
    "\n",
    "  weights, bias = layers[3]  # this is fixed-point weights\n",
    "  res = dense_FxPt16(res, weights, bias, fraction_length=fraction_length)\n",
    "\n",
    "  # res = np.float32(res) / (1 << fraction_length)\n",
    "  # res = softmax(res)\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "def mtx2mem(mtx):\n",
    "  '''\n",
    "  mem has shape (m, n)\n",
    "  output 16-bit data memory address (a contiguous memory space)\n",
    "  '''\n",
    "  m, n = mtx.shape\n",
    "  l = -(n // -8)\n",
    "  mtx = np.pad(mtx, [(0, 0), (0, l * 8 - n)], mode='constant')\n",
    "  mem = allocate((m * l, 8), dtype='u2')  # This might have to change to pynq.Allocate\n",
    "  for i in range(0, l):\n",
    "    mem[m * i : m * (i + 1), :] = mtx[:, 8 * i : 8 * (i + 1)]\n",
    "  return mem"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "def mem2mtx(mem, m, n):\n",
    "  '''\n",
    "  mem assumes a 16-bit integer memory layout allocated using pynq.Allocate\n",
    "  m, n is the matrix shape\n",
    "  '''\n",
    "  l = -(n // -8)\n",
    "  mtx = np.zeros((m, l * 8), dtype=np.int16)\n",
    "  for i in range(0, l):\n",
    "     mtx[:, 8 * i : 8 * (i + 1)] = mem[m * i : m * (i + 1), :]\n",
    "  mtx = mtx[:, 0 : n]\n",
    "  return mtx"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[ 0  1  2  3  4  5  6  7  8]\n",
      " [ 9 10 11 12 13 14 15 16 17]\n",
      " [18 19 20 21 22 23 24 25 26]\n",
      " [27 28 29 30 31 32 33 34 35]\n",
      " [36 37 38 39 40 41 42 43 44]\n",
      " [45 46 47 48 49 50 51 52 53]\n",
      " [54 55 56 57 58 59 60 61 62]\n",
      " [63 64 65 66 67 68 69 70 71]\n",
      " [72 73 74 75 76 77 78 79 80]]\n",
      "[[ 0  1  2  3  4  5  6  7]\n",
      " [ 9 10 11 12 13 14 15 16]\n",
      " [18 19 20 21 22 23 24 25]\n",
      " [27 28 29 30 31 32 33 34]\n",
      " [36 37 38 39 40 41 42 43]\n",
      " [45 46 47 48 49 50 51 52]\n",
      " [54 55 56 57 58 59 60 61]\n",
      " [63 64 65 66 67 68 69 70]\n",
      " [72 73 74 75 76 77 78 79]\n",
      " [ 8  0  0  0  0  0  0  0]\n",
      " [17  0  0  0  0  0  0  0]\n",
      " [26  0  0  0  0  0  0  0]\n",
      " [35  0  0  0  0  0  0  0]\n",
      " [44  0  0  0  0  0  0  0]\n",
      " [53  0  0  0  0  0  0  0]\n",
      " [62  0  0  0  0  0  0  0]\n",
      " [71  0  0  0  0  0  0  0]\n",
      " [80  0  0  0  0  0  0  0]]\n",
      "[[ 0  1  2  3  4  5  6  7  8]\n",
      " [ 9 10 11 12 13 14 15 16 17]\n",
      " [18 19 20 21 22 23 24 25 26]\n",
      " [27 28 29 30 31 32 33 34 35]\n",
      " [36 37 38 39 40 41 42 43 44]\n",
      " [45 46 47 48 49 50 51 52 53]\n",
      " [54 55 56 57 58 59 60 61 62]\n",
      " [63 64 65 66 67 68 69 70 71]\n",
      " [72 73 74 75 76 77 78 79 80]]\n"
     ]
    }
   ],
   "source": [
    "# Testing mem2mtx and mtx2mem\n",
    "m, n = 9, 9\n",
    "test = np.arange(m * n).reshape(m, n)\n",
    "print(test)\n",
    "mem_test = mtx2mem(test)\n",
    "print(mem_test)\n",
    "print(mem2mtx(mem_test, m, n))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "input_i = np.load('FxPt_input_file.npy')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "# This part can re-built the weight tuple\n",
    "y = np.load('FxPt_L0.npz')\n",
    "x = np.load('FxPt_L3.npz')\n",
    "LOAD_layers = []\n",
    "LOAD_layers.append([y['L0_weight'], y['L0_bias']])\n",
    "LOAD_layers.append([])\n",
    "LOAD_layers.append([])\n",
    "LOAD_layers.append([x['L3_weight'], x['L3_bias']])\n",
    "LOAD_layers = tuple(LOAD_layers)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "def HW_inference_FxPt16(input_data, layers, fraction_length=4):\n",
    "  '''\n",
    "  input_data is an img of shape (28, 28, 1)\n",
    "  layers     is layers with pretrained weights in the model\n",
    "  '''\n",
    "  assert(input_data.shape == (28, 28, 1))\n",
    "\n",
    "  filter, bias = layers[0]  # this is fixed-point weights\n",
    "  res = HW_conv2d_FxPt16(input_data, filter, bias, stride=1, activation=True,\n",
    "                    fraction_length=fraction_length)\n",
    "\n",
    "  res = maxpooling2d(res, pool_size=(2, 2), stride=2)\n",
    "  res = res.astype(np.int16)\n",
    "\n",
    "  res = res.flatten()\n",
    "  res = res.astype(np.int16)\n",
    "\n",
    "  weights, bias = layers[3]  # this is fixed-point weights\n",
    "  res = dense_FxPt16(res, weights, bias, fraction_length=fraction_length)\n",
    "\n",
    "  # res = np.float32(res) / (1 << fraction_length)\n",
    "  # res = softmax(res)\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "def HW_conv2d_FxPt16(input_data, filter, bias=None, stride=1, activation=True, fraction_length=8):\n",
    "  '''\n",
    "  Param:\n",
    "  \"input_data\"  is an img of shape: (H, W, C)\n",
    "  \"filter\"      is a conv kernel (H, W, C, N)\n",
    "  \"stride\"      is the moving step size of filter.\n",
    "  \"activation\"  Assign True for adding ReLu.\n",
    "  \"fracttion_len\" is the length of fractional part. Max size is 16 avoiding overflow.\n",
    "  Return:\n",
    "  \"res\"         is the img after convolution\n",
    "  '''\n",
    "\n",
    "  # Use im2col first to turn input_data into matrix \n",
    "  # then apply matrix multiplication\n",
    "  filter_h, filter_w, filter_c, filter_num = filter.shape\n",
    "  input_mtx, (out_h, out_w) = im2col(input_data, filter_h, filter_w, stride)\n",
    "  input_mtx = input_mtx.astype(dtype=np.int32)  # extend to 32 bits first\n",
    "  \n",
    "  # Turn filters into matrix\n",
    "  filter_mtx = filter.reshape(filter_h * filter_w * filter_c, filter_num)\n",
    "  filter_mtx = filter_mtx.astype(dtype=np.int32)  # extend to to 32 bits first\n",
    "\n",
    "  # yuyu: we will replace this with our accelerated version of matrix-to-matirx\n",
    "  # mutiplication\n",
    "\n",
    "  res = mtx_mult_acc(input_mtx, filter_mtx)  # this will be 32-bit mmm\n",
    "  res[:] = res[:] >> fraction_length   # shift the point back to 16 bit\n",
    "  res = res.astype(dtype=np.int16)     # shrink the result back to 16 bits\n",
    "\n",
    "  if bias is not None:\n",
    "    bias = bias.astype(dtype=np.int16)  # make sure it is 16-bit\n",
    "    for i in range(filter_num):\n",
    "      res[:, i] = res[:, i] + bias[i]\n",
    "\n",
    "  if activation:\n",
    "    res = np.maximum(res, 0)\n",
    "\n",
    "  res = col2im(res, out_h, out_w)  # Use yuyu's version\n",
    "\n",
    "  return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "def mtx_mult_acc(mtx_a, mtx_b):\n",
    "    \n",
    "    m, ki = mtx_a.shape\n",
    "    kf, n = mtx_b.shape\n",
    "    assert(ki == kf)\n",
    "    \n",
    "    mem_a = mtx2mem(mtx_a.transpose())\n",
    "    mem_b = mtx2mem(mtx_b)\n",
    "    print(mem_a)\n",
    "    print(mem_b)\n",
    "    \n",
    "    CDMA_MMIO.write(0x18, mem_a.device_address)  # src\n",
    "    CDMA_MMIO.write(0x20, BRAM0_ADDR)     # dst\n",
    "    CDMA_MMIO.write(0x28, mem_a.shape[0] * mem_a.shape[1] * 2)    # size.\n",
    "    CDMA_MMIO.write(0x00, 0x04)    # Start\n",
    "    idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "    while (idle == 0):\n",
    "        print(1)\n",
    "        idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "    \n",
    "    CDMA_MMIO.write(0x18, mem_b.device_address)  # src\n",
    "    CDMA_MMIO.write(0x20, BRAM1_ADDR)     # dst\n",
    "    CDMA_MMIO.write(0x28, mem_b.shape[0] * mem_b.shape[1] * 2)    # size.\n",
    "    CDMA_MMIO.write(0x00, 0x04)    # Start\n",
    "    idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "    while (idle == 0):\n",
    "        print(2)\n",
    "        idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "    \n",
    "    print(mem_a.shape[0] * mem_a.shape[1] * 2)\n",
    "    print(mem_b.shape[0] * mem_b.shape[1] * 2)\n",
    "\n",
    "\n",
    "    TPU_MMIO.write(8, m)\n",
    "    TPU_MMIO.write(12, ki)\n",
    "    TPU_MMIO.write(16, n)\n",
    "    \n",
    "    # bram baseAddr\n",
    "    TPU_MMIO.write(20, 0)\n",
    "    TPU_MMIO.write(24, 0)\n",
    "    TPU_MMIO.write(28, 0)\n",
    "\n",
    "    # start\n",
    "    TPU_MMIO.write(0, 1)\n",
    "    \n",
    "    \n",
    "    # busy waiting\n",
    "    valid = TPU_MMIO.read(0x4)\n",
    "    while(valid == 0):\n",
    "        valid = TPU_MMIO.read(0x4)\n",
    "    \n",
    "    # reconstruct the array\n",
    "    l = -(n // -8)\n",
    "    mem_p = allocate((l * m, 8), dtype='u2')\n",
    "    CDMA_MMIO.write(0x18, BRAM2_ADDR)     # src\n",
    "    CDMA_MMIO.write(0x20, mem_p.device_address)  # dst\n",
    "    CDMA_MMIO.write(0x28, mem_p.shape[0] * mem_p.shape[1] * 2)    # size.\n",
    "    CDMA_MMIO.write(0x00, 0x04)    # Start\n",
    "    idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "    while (idle == 0):\n",
    "        idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "    res = mem2mtx(mem_p, m , n)\n",
    "    print(mem_p)\n",
    "    \n",
    "    TPU_MMIO.write(0,0)\n",
    "    \n",
    "    return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x2e3734f0>"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "plt.imshow(input_i[:, :, 0])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "6\n"
     ]
    }
   ],
   "source": [
    "res_software = inference_FxPt16(input_i, LOAD_layers, fraction_length = 8)\n",
    "print(np.argmax(res_software))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]\n",
      " ...\n",
      " [0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]]\n",
      "[[65195    40   190 65418    91    83    65    68]\n",
      " [65514    62    19     8   225 65447    40 65442]\n",
      " [  225    61 65407   109   201    42    48 65383]\n",
      " [65256    62 65452 65511 65491    59 65498    90]\n",
      " [   98 65529 65428   127    86 65434    39    40]\n",
      " [  156 65529 65532 65534    78    35    23    52]\n",
      " [65441    64 65437    58 65198    43    75    29]\n",
      " [   82 65509    93    79 65206 65516    15    86]\n",
      " [   79 65534   115 65439 65274    62     7    69]\n",
      " [   78    72 65216    29     0     0     0     0]\n",
      " [  144 65518 65224    16     0     0     0     0]\n",
      " [   25 65427 65226 65478     0     0     0     0]\n",
      " [65422    54 65295 65504     0     0     0     0]\n",
      " [  141   109    61   105     0     0     0     0]\n",
      " [  157 65528   119    98     0     0     0     0]\n",
      " [65294 65455    93 65533     0     0     0     0]\n",
      " [65372    54   167    22     0     0     0     0]\n",
      " [   68    73   146 65507     0     0     0     0]]\n",
      "12240\n",
      "288\n",
      "[[0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]\n",
      " ...\n",
      " [0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]\n",
      " [0 0 0 ... 0 0 0]]\n",
      "1\n"
     ]
    }
   ],
   "source": [
    "res = HW_inference_FxPt16(input_i, LOAD_layers, fraction_length = 8)\n",
    "print(np.argmax(res))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ -462  1454    99  -373  -309   653  -256   603 -1928  -930]\n",
      "[-1979 -1147 -1599 -1886 -1050 -1960  2176 -2632 -1649 -2065]\n"
     ]
    }
   ],
   "source": [
    "print(res)\n",
    "print(res_software)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[ 0  8 16 24 32 40 48 56]\n",
      " [ 1  9 17 25 33 41 49 57]\n",
      " [ 2 10 18 26 34 42 50 58]\n",
      " [ 3 11 19 27 35 43 51 59]\n",
      " [ 4 12 20 28 36 44 52 60]\n",
      " [ 5 13 21 29 37 45 53 61]\n",
      " [ 6 14 22 30 38 46 54 62]\n",
      " [ 7 15 23 31 39 47 55 63]]\n",
      "[[ 0  1  2  3  4  5  6  7]\n",
      " [ 8  9 10 11 12 13 14 15]\n",
      " [16 17 18 19 20 21 22 23]\n",
      " [24 25 26 27 28 29 30 31]\n",
      " [32 33 34 35 36 37 38 39]\n",
      " [40 41 42 43 44 45 46 47]\n",
      " [48 49 50 51 52 53 54 55]\n",
      " [56 57 58 59 60 61 62 63]]\n",
      "128\n",
      "128\n",
      "[[0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]]\n",
      "[[0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]\n",
      " [0 0 0 0 0 0 0 0]]\n",
      "[[ 1120  1148  1176  1204  1232  1260  1288  1316]\n",
      " [ 2912  3004  3096  3188  3280  3372  3464  3556]\n",
      " [ 4704  4860  5016  5172  5328  5484  5640  5796]\n",
      " [ 6496  6716  6936  7156  7376  7596  7816  8036]\n",
      " [ 8288  8572  8856  9140  9424  9708  9992 10276]\n",
      " [10080 10428 10776 11124 11472 11820 12168 12516]\n",
      " [11872 12284 12696 13108 13520 13932 14344 14756]\n",
      " [13664 14140 14616 15092 15568 16044 16520 16996]]\n",
      "0\n",
      "[[8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]\n",
      " [8 0 0 0 0 0 0 0]]\n"
     ]
    }
   ],
   "source": [
    "m, k, n = 8, 8, 8\n",
    "mtx_a = np.arange(m * k).reshape(m, k).astype(np.int16)\n",
    "mtx_b = np.arange(k * n).reshape(k, n).astype(np.int16)\n",
    "\n",
    "res = mtx_mult_acc(mtx_a, mtx_b)\n",
    "out = allocate((m, n), dtype='u2')\n",
    "CDMA_MMIO.write(0x20, out.device_address)  # dst\n",
    "CDMA_MMIO.write(0x18, BRAM0_ADDR)     # src\n",
    "CDMA_MMIO.write(0x28, m * n * 2)    # size.\n",
    "CDMA_MMIO.write(0x00, 0x04)    # Start\n",
    "idle = CDMA_MMIO.read(0x04) & 0x2\n",
    "\n",
    "print(res)  # sadly its all zero\n",
    "print(np.dot(mtx_a, mtx_b))\n",
    "print(BRAM2_MMIO.read(0x0))\n",
    "print(out)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
