// Seed: 2518066041
module module_0 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2
);
  always @($display or posedge id_0 & (id_0)) begin
    id_2 <= id_0;
  end
  initial assume (id_1);
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input logic id_7,
    input logic id_8,
    output logic id_9
);
  assign id_9 = 1'b0;
  always @(posedge id_8) begin
    id_3 = (1'b0);
    id_9 <= id_7;
    id_9 <= id_8;
  end
  module_0(
      id_7, id_6, id_9
  );
  wire id_11;
  assign id_3 = 1;
  assign id_9 = 1;
endmodule
