;redcode
;assert 1
	SPL 0, <802
	SUB 421, 1
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	JMN -77, #50
	DJN -290, 90
	SPL 0, <802
	SUB @121, 106
	SPL 0, <802
	MOV -601, <86
	MOV -601, <86
	DJN @771, 500
	DJN @771, 500
	MOV -601, <86
	ADD #189, 109
	SPL -601, @86
	ADD #189, 109
	MOV -1, <-20
	SPL 0, <802
	SPL 0, <802
	SUB @121, 106
	SUB @0, @2
	DJN -1, <-10
	SPL 845, 106
	MOV -601, <86
	DJN -1, <-10
	DJN -1, <-10
	ADD #189, 109
	MOV -1, <-20
	SPL 845, 106
	SPL 845, 106
	MOV #845, 106
	DJN @771, 500
	SLT 921, 200
	MOV #845, 106
	DJN @771, 500
	SLT 921, 200
	MOV -1, <-20
	ADD #129, 109
	SUB @0, @2
	SPL -1, <-10
	SPL -605, 96
	JMN <-49, #-2
	JMN <-49, #-2
	SPL -9, @-12
	SUB #17, @108
	SPL 0, <802
	SPL 0, <802
	SPL -605, 96
