ControlMemory.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/ip/ControlMemory/sim/ControlMemory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
