<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="591" />
   <irq preferredWidth="47" />
   <export preferredWidth="188" />
   <name preferredWidth="155" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="436" />
   <clocksource preferredWidth="435" />
   <frequency preferredWidth="417" />
  </columns>
 </clocktable>
 <window width="1616" height="1176" x="-8" y="-8" />
 <library expandedCategories="Library,Project" />
 <hdlexample language="VERILOG" />
 <generation
   block_symbol_file="0"
   simulation="VHDL"
   greybox="0"
   synthesis="VERILOG"
   path="_PROJECT_NAME_" />
</preferences>
