

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_333_4'
================================================================
* Date:           Sun Oct 12 09:48:15 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32780|    32780|  0.328 ms|  0.328 ms|  32780|  32780|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_333_4  |    32778|    32778|        12|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     230|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     230|     138|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln333_fu_151_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln333_fu_145_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   16|         32|
    |i_fu_58                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |exp_x_load_reg_232                 |  32|   0|   32|          0|
    |i_fu_58                            |  16|   0|   16|          0|
    |lshr_ln336_1_reg_223               |  13|   0|   13|          0|
    |trunc_ln336_reg_228                |   2|   0|    2|          0|
    |trunc_ln_reg_237                   |  16|   0|   16|          0|
    |lshr_ln336_1_reg_223               |  64|  32|   13|          0|
    |trunc_ln336_reg_228                |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 230|  64|  117|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|grp_fu_824_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|grp_fu_824_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|grp_fu_824_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|grp_fu_824_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_333_4|  return value|
|exp_x_address0                                                                        |  out|   15|   ap_memory|                                                                        exp_x|         array|
|exp_x_ce0                                                                             |  out|    1|   ap_memory|                                                                        exp_x|         array|
|exp_x_q0                                                                              |   in|   32|   ap_memory|                                                                        exp_x|         array|
|sum_34_reload                                                                         |   in|   32|     ap_none|                                                                sum_34_reload|        scalar|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   13|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_34_reload"   --->   Operation 16 'read' 'sum_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_5 = load i16 %i" [activation_accelerator.cpp:336]   --->   Operation 19 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.10ns)   --->   "%icmp_ln333 = icmp_eq  i16 %i_5, i16 32768" [activation_accelerator.cpp:333]   --->   Operation 21 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln333 = add i16 %i_5, i16 1" [activation_accelerator.cpp:333]   --->   Operation 23 'add' 'add_ln333' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln333 = br i1 %icmp_ln333, void %for.inc42.i.split, void %if.end72.loopexit.exitStub" [activation_accelerator.cpp:333]   --->   Operation 24 'br' 'br_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_26_cast32 = zext i16 %i_5" [activation_accelerator.cpp:336]   --->   Operation 25 'zext' 'i_26_cast32' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %i_26_cast32" [activation_accelerator.cpp:334]   --->   Operation 26 'getelementptr' 'exp_x_addr' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%exp_x_load = load i15 %exp_x_addr" [activation_accelerator.cpp:334]   --->   Operation 27 'load' 'exp_x_load' <Predicate = (!icmp_ln333)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln336_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_5, i32 2, i32 14" [activation_accelerator.cpp:336]   --->   Operation 28 'partselect' 'lshr_ln336_1' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i16 %i_5" [activation_accelerator.cpp:336]   --->   Operation 29 'trunc' 'trunc_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.44ns)   --->   "%switch_ln336 = switch i2 %trunc_ln336, void %arrayidx411.i.case.3, i2 0, void %arrayidx411.i.case.0, i2 1, void %arrayidx411.i.case.1, i2 2, void %arrayidx411.i.case.2" [activation_accelerator.cpp:336]   --->   Operation 30 'switch' 'switch_ln336' <Predicate = (!icmp_ln333)> <Delay = 0.44>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln333 = store i16 %add_ln333, i16 %i" [activation_accelerator.cpp:333]   --->   Operation 31 'store' 'store_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln333 = br void %for.inc42.i" [activation_accelerator.cpp:333]   --->   Operation 32 'br' 'br_ln333' <Predicate = (!icmp_ln333)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%exp_x_load = load i15 %exp_x_addr" [activation_accelerator.cpp:334]   --->   Operation 33 'load' 'exp_x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 34 [9/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 34 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 35 [8/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 35 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 36 [7/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 36 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 37 [6/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 37 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 38 [5/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 38 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 39 [4/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 39 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 40 [3/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 40 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 41 [2/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 41 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 42 [1/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_34_reload_read" [activation_accelerator.cpp:334]   --->   Operation 42 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln336 = bitcast i32 %y" [activation_accelerator.cpp:336]   --->   Operation 43 'bitcast' 'bitcast_ln336' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln336, i32 16, i32 31" [activation_accelerator.cpp:336]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln333)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [activation_accelerator.cpp:333]   --->   Operation 45 'specloopname' 'specloopname_ln333' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i13 %lshr_ln336_1" [activation_accelerator.cpp:336]   --->   Operation 46 'zext' 'zext_ln336' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln336" [activation_accelerator.cpp:336]   --->   Operation 47 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln336" [activation_accelerator.cpp:336]   --->   Operation 48 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln336" [activation_accelerator.cpp:336]   --->   Operation 49 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln336" [activation_accelerator.cpp:336]   --->   Operation 50 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln336 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26" [activation_accelerator.cpp:336]   --->   Operation 51 'store' 'store_ln336' <Predicate = (trunc_ln336 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln336 = br void %arrayidx411.i.exit" [activation_accelerator.cpp:336]   --->   Operation 52 'br' 'br_ln336' <Predicate = (trunc_ln336 == 2)> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln336 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25" [activation_accelerator.cpp:336]   --->   Operation 53 'store' 'store_ln336' <Predicate = (trunc_ln336 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln336 = br void %arrayidx411.i.exit" [activation_accelerator.cpp:336]   --->   Operation 54 'br' 'br_ln336' <Predicate = (trunc_ln336 == 1)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln336 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24" [activation_accelerator.cpp:336]   --->   Operation 55 'store' 'store_ln336' <Predicate = (trunc_ln336 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln336 = br void %arrayidx411.i.exit" [activation_accelerator.cpp:336]   --->   Operation 56 'br' 'br_ln336' <Predicate = (trunc_ln336 == 0)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln336 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27" [activation_accelerator.cpp:336]   --->   Operation 57 'store' 'store_ln336' <Predicate = (trunc_ln336 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln336 = br void %arrayidx411.i.exit" [activation_accelerator.cpp:336]   --->   Operation 58 'br' 'br_ln336' <Predicate = (trunc_ln336 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_34_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 0100000000000]
sum_34_reload_read                                                           (read             ) [ 0111111111110]
store_ln0                                                                    (store            ) [ 0000000000000]
br_ln0                                                                       (br               ) [ 0000000000000]
i_5                                                                          (load             ) [ 0000000000000]
specpipeline_ln0                                                             (specpipeline     ) [ 0000000000000]
icmp_ln333                                                                   (icmp             ) [ 0111111111110]
empty                                                                        (speclooptripcount) [ 0000000000000]
add_ln333                                                                    (add              ) [ 0000000000000]
br_ln333                                                                     (br               ) [ 0000000000000]
i_26_cast32                                                                  (zext             ) [ 0000000000000]
exp_x_addr                                                                   (getelementptr    ) [ 0110000000000]
lshr_ln336_1                                                                 (partselect       ) [ 0111111111111]
trunc_ln336                                                                  (trunc            ) [ 0111111111111]
switch_ln336                                                                 (switch           ) [ 0000000000000]
store_ln333                                                                  (store            ) [ 0000000000000]
br_ln333                                                                     (br               ) [ 0000000000000]
exp_x_load                                                                   (load             ) [ 0101111111110]
y                                                                            (fdiv             ) [ 0000000000000]
bitcast_ln336                                                                (bitcast          ) [ 0000000000000]
trunc_ln                                                                     (partselect       ) [ 0100000000001]
specloopname_ln333                                                           (specloopname     ) [ 0000000000000]
zext_ln336                                                                   (zext             ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 (getelementptr    ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 (getelementptr    ) [ 0000000000000]
store_ln336                                                                  (store            ) [ 0000000000000]
br_ln336                                                                     (br               ) [ 0000000000000]
store_ln336                                                                  (store            ) [ 0000000000000]
br_ln336                                                                     (br               ) [ 0000000000000]
store_ln336                                                                  (store            ) [ 0000000000000]
br_ln336                                                                     (br               ) [ 0000000000000]
store_ln336                                                                  (store            ) [ 0000000000000]
br_ln336                                                                     (br               ) [ 0000000000000]
ret_ln0                                                                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_34_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_34_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sum_34_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_34_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="exp_x_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="15" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="13" slack="0"/>
<pin id="85" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24/12 "/>
</bind>
</comp>

<comp id="88" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="13" slack="0"/>
<pin id="92" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25/12 "/>
</bind>
</comp>

<comp id="95" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="13" slack="0"/>
<pin id="99" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26/12 "/>
</bind>
</comp>

<comp id="102" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="13" slack="0"/>
<pin id="106" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27/12 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln336_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln336_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="13" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="1"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln336_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="1"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln336_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="2"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_5_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln333_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln333_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln333/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_26_cast32_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_26_cast32/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="lshr_ln336_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="0" index="3" bw="5" slack="0"/>
<pin id="167" dir="1" index="4" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln336_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln336_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln333_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="bitcast_ln336_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln336/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln336_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="13" slack="11"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336/12 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="209" class="1005" name="sum_34_reload_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_34_reload_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln333_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="10"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln333 "/>
</bind>
</comp>

<comp id="218" class="1005" name="exp_x_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="1"/>
<pin id="220" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="lshr_ln336_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="13" slack="11"/>
<pin id="225" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="lshr_ln336_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln336_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="11"/>
<pin id="230" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln336 "/>
</bind>
</comp>

<comp id="232" class="1005" name="exp_x_load_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_load "/>
</bind>
</comp>

<comp id="237" class="1005" name="trunc_ln_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="95" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="88" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="81" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="102" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="142" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="142" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="151" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="133" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="205"><net_src comp="58" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="212"><net_src comp="62" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="217"><net_src comp="145" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="68" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="226"><net_src comp="162" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="231"><net_src comp="172" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="75" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="240"><net_src comp="185" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {12 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_333_4 : exp_x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_333_4 : sum_34_reload | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_333_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_333_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_333_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_333_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln333 : 2
		add_ln333 : 2
		br_ln333 : 3
		i_26_cast32 : 2
		exp_x_addr : 3
		exp_x_load : 4
		lshr_ln336_1 : 2
		trunc_ln336 : 2
		switch_ln336 : 3
		store_ln333 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bitcast_ln336 : 1
		trunc_ln : 2
	State 12
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 : 1
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 : 1
		store_ln336 : 2
		store_ln336 : 2
		store_ln336 : 2
		store_ln336 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln333_fu_151       |    0    |    23   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln333_fu_145       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   read   | sum_34_reload_read_read_fu_62 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   fdiv   |           grp_fu_133          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       i_26_cast32_fu_157      |    0    |    0    |
|          |       zext_ln336_fu_195       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|      lshr_ln336_1_fu_162      |    0    |    0    |
|          |        trunc_ln_fu_185        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln336_fu_172      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    36   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exp_x_addr_reg_218    |   15   |
|    exp_x_load_reg_232    |   32   |
|         i_reg_202        |   16   |
|    icmp_ln333_reg_214    |    1   |
|   lshr_ln336_1_reg_223   |   13   |
|sum_34_reload_read_reg_209|   32   |
|    trunc_ln336_reg_228   |    2   |
|     trunc_ln_reg_237     |   16   |
+--------------------------+--------+
|           Total          |   127  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   127  |   45   |
+-----------+--------+--------+--------+
