diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
index ce9f3e0a7432..4cf44d96e790 100644
--- a/arch/arm64/configs/defconfig
+++ b/arch/arm64/configs/defconfig
@@ -306,8 +306,7 @@ CONFIG_NFC_S3FWRN5_I2C=m
 CONFIG_PCI=y
 CONFIG_PCIEPORTBUS=y
 CONFIG_PCIEAER=y
-CONFIG_PCIE_ECRC=y
-CONFIG_PCIEASPM_POWER_SUPERSAVE=y
+CONFIG_PCIEASPM_POWERSAVE=y
 CONFIG_PCI_STUB=m
 CONFIG_PCI_IOV=y
 CONFIG_PCIE_BUS_SAFE=y
@@ -317,7 +316,6 @@ CONFIG_PCIE_LAYERSCAPE_GEN4=y
 CONFIG_PCIE_TEGRA_VF=y
 CONFIG_PCI_ENDPOINT=y
 CONFIG_PCI_ENDPOINT_CONFIGFS=y
-CONFIG_PCI_EPF_TEST=y
 CONFIG_PCIE_EPF_NV_TEST=y
 CONFIG_PCIE_EPF_TEGRA_VNET=y
 CONFIG_PCI_SERIAL_CH384=m
@@ -515,7 +513,6 @@ CONFIG_USB_RTL8152=y
 CONFIG_USB_LAN78XX=m
 CONFIG_USB_USBNET=y
 CONFIG_USB_NET_CDC_EEM=m
-CONFIG_USB_NET_CDC_MBIM=m
 CONFIG_USB_NET_DM9601=m
 CONFIG_USB_NET_SR9700=m
 CONFIG_USB_NET_SR9800=m
@@ -686,10 +683,12 @@ CONFIG_SERIO_AMBAKMI=m
 CONFIG_LEGACY_PTY_COUNT=16
 CONFIG_SERIAL_8250=y
 CONFIG_SERIAL_8250_CONSOLE=y
+# CONFIG_SERIAL_8250_EXAR is not set
 CONFIG_SERIAL_8250_EXTENDED=y
 CONFIG_SERIAL_8250_SHARE_IRQ=y
 CONFIG_SERIAL_8250_DW=m
 CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_8250_XR17V35X=y
 CONFIG_SERIAL_AMBA_PL011=y
 CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
 CONFIG_SERIAL_TEGRA=y
@@ -770,6 +769,7 @@ CONFIG_BATTERY_BQ27XXX=y
 CONFIG_SENSORS_PWM_FAN=m
 CONFIG_SENSORS_INA2XX=m
 CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
 CONFIG_GPIO_TACHOMETER=y
 CONFIG_THERMAL_WRITABLE_TRIPS=y
 CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
@@ -1174,7 +1174,7 @@ CONFIG_INFINIBAND_IPOIB=m
 CONFIG_INFINIBAND_IPOIB_CM=y
 CONFIG_INFINIBAND_SRP=m
 CONFIG_RTC_CLASS=y
-CONFIG_RTC_HCTOSYS_DEVICE="rtc1"
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
 # CONFIG_RTC_NVMEM is not set
 CONFIG_RTC_DRV_MAX77686=y
 CONFIG_RTC_DRV_RX8025=m
diff --git a/arch/arm64/configs/dsboard_agx_defconfig b/arch/arm64/configs/dsboard_agx_defconfig
new file mode 100644
index 000000000000..0a6727fb8169
--- /dev/null
+++ b/arch/arm64/configs/dsboard_agx_defconfig
@@ -0,0 +1,1394 @@
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_WATCH_QUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_CGROUPS=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_SLAB_FREELIST_RANDOM=y
+CONFIG_SLAB_FREELIST_HARDENED=y
+CONFIG_SHUFFLE_PAGE_ALLOCATOR=y
+CONFIG_PROFILING=y
+CONFIG_ARCH_TEGRA=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_PARAVIRT=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+# CONFIG_RODATA_FULL_DEFAULT_ENABLED is not set
+CONFIG_ARM64_SW_TTBR0_PAN=y
+CONFIG_COMPAT=y
+CONFIG_ARMV8_DEPRECATED=y
+CONFIG_SWP_EMULATION=y
+CONFIG_CP15_BARRIER_EMULATION=y
+CONFIG_SETEND_EMULATION=y
+# CONFIG_ARM64_HW_AFDBM is not set
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_AUTOSLEEP=y
+CONFIG_PM_WAKELOCKS=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_CPUIDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_IDLE_TEGRA_AUTO=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_TEGRA186_CPUFREQ=y
+CONFIG_ARM_SCPI_PROTOCOL=m
+CONFIG_DMI_SYSFS=y
+# CONFIG_EFI_VARS_PSTORE is not set
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_EFI_TEST=m
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_KVM=y
+CONFIG_TEGRA_DTC_SUPPRESS_WARNINGS=y
+CONFIG_ARM64_CRYPTO=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=m
+CONFIG_CRYPTO_SHA2_ARM64_CE=m
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=m
+CONFIG_CRYPTO_AES_ARM64_NEON_BLK=m
+CONFIG_ARCH_TEGRA_23x_SOC=y
+CONFIG_ARCH_TEGRA_239_SOC=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_MODULE_SIG=y
+CONFIG_MODULE_SIG_SHA512=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_KSM=y
+CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_ZSMALLOC=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+CONFIG_XFRM_USER=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_SYN_COOKIES=y
+CONFIG_INET_ESP=m
+CONFIG_INET_DIAG=m
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_ROUTE_INFO=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_TUNNEL=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_ACCT=m
+CONFIG_NETFILTER_NETLINK_QUEUE=m
+CONFIG_NETFILTER_NETLINK_LOG=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_AMANDA=m
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_TRACE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_VLAN_8021Q=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=y
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=m
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_BPF_JIT=y
+CONFIG_CAN=m
+CONFIG_CAN_VCAN=m
+CONFIG_CAN_SLCAN=m
+CONFIG_CAN_C_CAN=m
+CONFIG_CAN_CC770=m
+CONFIG_CAN_CC770_ISA=m
+CONFIG_CAN_CC770_PLATFORM=m
+CONFIG_CAN_M_CAN=m
+CONFIG_CAN_SJA1000=m
+CONFIG_CAN_EMS_PCI=m
+CONFIG_CAN_KVASER_PCI=m
+CONFIG_CAN_PLX_PCI=m
+CONFIG_CAN_SJA1000_ISA=m
+CONFIG_CAN_SJA1000_PLATFORM=m
+CONFIG_CAN_SOFTING=m
+CONFIG_CAN_MCP251X=m
+CONFIG_CAN_8DEV_USB=m
+CONFIG_CAN_EMS_USB=m
+CONFIG_CAN_ESD_USB2=m
+CONFIG_CAN_GS_USB=m
+CONFIG_CAN_KVASER_USB=m
+CONFIG_CAN_PEAK_USB=m
+CONFIG_MTTCAN=m
+CONFIG_TEGRA_HV_SECCAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_HIDP=y
+# CONFIG_BT_LE is not set
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_INTEL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIBCM203X=m
+CONFIG_BT_HCIBPA10X=m
+CONFIG_BT_HCIBFUSB=m
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_ATH3K=m
+CONFIG_AF_RXRPC=m
+CONFIG_AF_KCM=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCIE_ECRC=y
+CONFIG_PCIEASPM_POWER_SUPERSAVE=y
+CONFIG_PCI_STUB=m
+CONFIG_PCI_IOV=y
+CONFIG_PCIE_BUS_SAFE=y
+CONFIG_PCI_TEGRA=y
+CONFIG_PCIE_TEGRA194_EP=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCIE_TEGRA_VF=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_PCIE_EPF_NV_TEST=y
+CONFIG_PCIE_EPF_TEGRA_VNET=y
+CONFIG_PCI_SERIAL_CH384=m
+CONFIG_UEVENT_HELPER=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_SIMPLE_PM_BUS=y
+CONFIG_TEGRA_ACONNECT=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_QSPI_FLASH=m
+CONFIG_MTD_TEGRA_VIRT=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_SPI_NOR=m
+CONFIG_MTD_UBI=m
+# CONFIG_PNP_DEBUG_MESSAGES is not set
+CONFIG_ZRAM=m
+CONFIG_BLK_DEV_LOOP=m
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_BLK_DEV_RAM_SIZE=8192
+CONFIG_VIRTIO_BLK=y
+CONFIG_TEGRA_HV_BLKDEV=y
+CONFIG_TEGRA_HV_BLKDEV_OOPS=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_NVME_RDMA=m
+CONFIG_NVME_FC=m
+CONFIG_TIFM_CORE=m
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=m
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_CB710_CORE=m
+CONFIG_MODS=m
+CONFIG_SENSORS_F75308=m
+CONFIG_SENSORS_NCT1008=m
+CONFIG_SENSORS_PEX9749=y
+CONFIG_FAN_THERM_EST=y
+CONFIG_EQOS_APE_HWDEP=m
+CONFIG_TEGRA_ACSL=m
+CONFIG_TEGRA_PCIE_EP_MEM=y
+CONFIG_NVS_LIGHT=m
+CONFIG_NVS_PROXIMITY=y
+CONFIG_NVS_GTE=m
+CONFIG_TEGRA_PROFILER=y
+CONFIG_NVSCIC2C_PCIE=m
+CONFIG_NVSCIIPC=y
+CONFIG_BLUEDROID_PM=m
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=m
+CONFIG_SCSI_HISI_SAS_PCI=m
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_SCSI_UFSHCD_TEGRA=y
+CONFIG_ATA=m
+# CONFIG_ATA_ACPI is not set
+CONFIG_SATA_AHCI=m
+CONFIG_SATA_AHCI_PLATFORM=m
+CONFIG_MD=y
+CONFIG_BLK_DEV_DM=y
+CONFIG_DM_CRYPT=y
+CONFIG_DM_UEVENT=y
+CONFIG_DM_VERITY=y
+CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG=y
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=y
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_TYPHOON=m
+CONFIG_ET131X=m
+CONFIG_SLICOSS=m
+CONFIG_ACENIC=m
+CONFIG_ALTERA_TSE=m
+CONFIG_AQTION=m
+CONFIG_ATL2=m
+CONFIG_ATL1=m
+CONFIG_ATL1E=m
+CONFIG_ATL1C=m
+CONFIG_ALX=m
+# CONFIG_NET_VENDOR_AURORA is not set
+CONFIG_B44=m
+CONFIG_CNIC=m
+CONFIG_TIGON3=y
+CONFIG_BNX2X=m
+CONFIG_BNXT=m
+CONFIG_BNA=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=m
+CONFIG_THUNDER_NIC_VF=m
+# CONFIG_CAVIUM_PTP is not set
+CONFIG_LIQUIDIO=m
+CONFIG_LIQUIDIO_VF=m
+CONFIG_CHELSIO_T1=m
+CONFIG_CHELSIO_T1_1G=y
+CONFIG_CHELSIO_T3=m
+CONFIG_CHELSIO_T4=m
+CONFIG_CHELSIO_T4VF=m
+CONFIG_ENIC=m
+CONFIG_DL2K=m
+CONFIG_BE2NET=m
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+# CONFIG_HNS3_HCLGE is not set
+CONFIG_HNS3_ENET=y
+CONFIG_HINIC=m
+CONFIG_E100=m
+CONFIG_E1000=m
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=m
+CONFIG_IXGB=m
+CONFIG_IXGBE=m
+# CONFIG_IXGBE_HWMON is not set
+CONFIG_IXGBEVF=m
+CONFIG_I40E=m
+CONFIG_I40EVF=m
+CONFIG_ICE=m
+CONFIG_FM10K=m
+CONFIG_IGC=m
+CONFIG_JME=m
+CONFIG_SKGE=m
+CONFIG_SKY2=m
+CONFIG_SKY2_DEBUG=y
+CONFIG_OAK=m
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MLX5_CORE_IPOIB=y
+CONFIG_MLX5_CORE_THERMAL=y
+CONFIG_MLXSW_CORE=y
+CONFIG_MLX_MFT=m
+CONFIG_LAN743X=m
+CONFIG_NATSEMI=m
+CONFIG_NS83820=m
+CONFIG_S2IO=m
+CONFIG_VXGE=m
+CONFIG_NFP=m
+CONFIG_NFP_DEBUG=y
+CONFIG_NI_XGE_MANAGEMENT_ENET=m
+CONFIG_NE2K_PCI=m
+CONFIG_FORCEDETH=y
+CONFIG_PCIE_TEGRA_VNET=y
+CONFIG_HAMACHI=m
+CONFIG_YELLOWFIN=m
+CONFIG_IONIC=m
+CONFIG_QLA3XXX=m
+CONFIG_QLCNIC=m
+CONFIG_NETXEN_NIC=m
+CONFIG_QCA7000_SPI=m
+CONFIG_QCOM_EMAC=m
+CONFIG_8139CP=m
+CONFIG_8139TOO=m
+CONFIG_R8168=m
+CONFIG_SXGBE_ETH=m
+CONFIG_SFC=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=m
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NVETHERNET=y
+CONFIG_NVETHERNET_SELFTESTS=y
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=y
+CONFIG_MARVELL_PHY=y
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_USB_CATC=m
+CONFIG_USB_KAWETH=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_CDC_MBIM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_ALI_M5632=y
+CONFIG_USB_AN2720=y
+CONFIG_USB_KC2190=y
+CONFIG_USB_NET_CX82310_ETH=m
+CONFIG_USB_NET_AQC111=y
+CONFIG_ATH9K=m
+CONFIG_ATH9K_DEBUGFS=y
+CONFIG_ATH9K_STATION_STATISTICS=y
+CONFIG_ATH9K_WOW=y
+CONFIG_ATH9K_HTC=m
+CONFIG_ATH9K_HTC_DEBUGFS=y
+CONFIG_CARL9170=m
+CONFIG_CARL9170_DEBUGFS=y
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_AR5523=m
+CONFIG_WIL6210=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_AHB=y
+CONFIG_ATH10K_SDIO=m
+CONFIG_ATH10K_USB=m
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_WCN36XX=m
+CONFIG_WCN36XX_DEBUGFS=y
+CONFIG_ATMEL=m
+CONFIG_AT76C50X_USB=m
+CONFIG_B43=m
+CONFIG_B43_SDIO=y
+CONFIG_B43LEGACY=m
+CONFIG_BRCMFMAC=m
+# CONFIG_BRCMFMAC_SDIO is not set
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IPW2100=m
+CONFIG_IPW2200=m
+CONFIG_IWL3945=m
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_IWLWIFI_BCAST_FILTERING=y
+CONFIG_IWLWIFI_DEBUG=y
+CONFIG_IWLWIFI_DEBUGFS=y
+CONFIG_HERMES=m
+CONFIG_HERMES_PRISM=y
+CONFIG_PLX_HERMES=m
+CONFIG_TMD_HERMES=m
+CONFIG_NORTEL_HERMES=m
+CONFIG_ORINOCO_USB=m
+CONFIG_P54_COMMON=m
+CONFIG_P54_USB=m
+CONFIG_P54_PCI=m
+CONFIG_P54_SPI=m
+CONFIG_LIBERTAS=m
+CONFIG_LIBERTAS_THINFIRM=m
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_MT7601U=m
+CONFIG_MT76x0U=m
+CONFIG_MT76x0E=m
+CONFIG_MT76x2E=m
+CONFIG_MT76x2U=m
+CONFIG_MT7603E=m
+CONFIG_MT7615E=m
+CONFIG_MT7663U=m
+CONFIG_MT7915E=m
+# CONFIG_WLAN_VENDOR_MICROCHIP is not set
+CONFIG_RT2X00=m
+CONFIG_RT2800PCI=m
+CONFIG_RT2500USB=m
+CONFIG_RT73USB=m
+CONFIG_RT2800USB=m
+CONFIG_RT2800USB_RT3573=y
+CONFIG_RT2800USB_RT53XX=y
+CONFIG_RT2800USB_RT55XX=y
+CONFIG_RT2800USB_UNKNOWN=y
+CONFIG_RT2X00_LIB_DEBUGFS=y
+CONFIG_RTL8187=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_RTL8XXXU=m
+CONFIG_RTL8XXXU_UNTESTED=y
+CONFIG_RSI_91X=m
+# CONFIG_RSI_COEX is not set
+CONFIG_CW1200=m
+CONFIG_CW1200_WLAN_SDIO=m
+CONFIG_WL1251=m
+CONFIG_WL1251_SDIO=m
+CONFIG_WL12XX=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_USB_ZD1201=m
+CONFIG_ZD1211RW=m
+CONFIG_BCMDHD=m
+CONFIG_BCM4354=y
+CONFIG_BCMDHD_HW_OOB=y
+CONFIG_DHD_USE_SCHED_SCAN=y
+CONFIG_BCMDHD_DISABLE_MCC=y
+CONFIG_RTL8822CE=m
+CONFIG_TEGRA_HV_NET=y
+CONFIG_INPUT_LEDS=m
+CONFIG_INPUT_POLLDEV=m
+CONFIG_INPUT_MOUSEDEV=y
+CONFIG_INPUT_JOYDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADP5588=m
+CONFIG_KEYBOARD_ADP5589=m
+CONFIG_KEYBOARD_ATKBD=m
+CONFIG_KEYBOARD_QT1070=m
+CONFIG_KEYBOARD_QT2160=m
+CONFIG_KEYBOARD_LKKBD=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_GPIO_POLLED=m
+CONFIG_KEYBOARD_TCA6416=m
+CONFIG_KEYBOARD_TCA8418=m
+CONFIG_KEYBOARD_MATRIX=m
+CONFIG_KEYBOARD_LM8323=m
+CONFIG_KEYBOARD_LM8333=m
+CONFIG_KEYBOARD_MAX7359=m
+CONFIG_KEYBOARD_MCS=m
+CONFIG_KEYBOARD_MPR121=m
+CONFIG_KEYBOARD_NEWTON=m
+CONFIG_KEYBOARD_TEGRA=m
+CONFIG_KEYBOARD_OPENCORES=m
+CONFIG_KEYBOARD_SAMSUNG=m
+CONFIG_KEYBOARD_STOWAWAY=m
+CONFIG_KEYBOARD_OMAP4=m
+CONFIG_KEYBOARD_XTKBD=m
+CONFIG_KEYBOARD_CAP11XX=m
+CONFIG_KEYBOARD_BCM=m
+CONFIG_MOUSE_PS2=m
+CONFIG_MOUSE_SERIAL=m
+CONFIG_MOUSE_APPLETOUCH=m
+CONFIG_MOUSE_BCM5974=m
+CONFIG_MOUSE_CYAPA=m
+CONFIG_MOUSE_VSXXXAA=m
+CONFIG_MOUSE_GPIO=m
+CONFIG_MOUSE_SYNAPTICS_I2C=m
+CONFIG_MOUSE_SYNAPTICS_USB=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_XPAD=y
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_SERIO_SERPORT=m
+CONFIG_SERIO_AMBAKMI=m
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=m
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_TEGRA=y
+CONFIG_SERIAL_TEGRA_TCU=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_TEGRA_COMBINED_UART_EARLY=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_TCG_TPM=y
+CONFIG_TCG_FTPM_TEE=m
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_ALI1535=m
+CONFIG_I2C_ALI1563=m
+CONFIG_I2C_ALI15X3=m
+CONFIG_I2C_AMD756=m
+CONFIG_I2C_AMD8111=m
+CONFIG_I2C_I801=m
+CONFIG_I2C_ISCH=m
+CONFIG_I2C_PIIX4=m
+CONFIG_I2C_NFORCE2=m
+CONFIG_I2C_SIS630=m
+CONFIG_I2C_VIAPRO=m
+CONFIG_I2C_CADENCE=m
+CONFIG_I2C_CBUS_GPIO=m
+CONFIG_I2C_DESIGNWARE_PLATFORM=m
+CONFIG_I2C_DESIGNWARE_PCI=m
+CONFIG_I2C_EMEV2=m
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_NOMADIK=m
+CONFIG_I2C_OCORES=m
+CONFIG_I2C_PCA_PLATFORM=m
+CONFIG_I2C_RK3X=m
+CONFIG_I2C_SIMTEC=m
+CONFIG_I2C_TEGRA=y
+CONFIG_I2C_DIOLAN_U2C=m
+CONFIG_I2C_NVVRS11=m
+CONFIG_I2C_TEGRA_CAMRTC=y
+CONFIG_I2C_TEGRA_SLAVE=m
+CONFIG_I2C_TEGRA194_SLAVE=m
+CONFIG_I2C_STUB=m
+CONFIG_I2C_SLAVE_EEPROM=m
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE=m
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_PXA2XX=m
+CONFIG_SPI_SC18IS602=m
+CONFIG_SPI_TEGRA114=m
+CONFIG_SPI_TEGRA124_SLAVE=y
+CONFIG_SPI_TEGRA194_SLAVE=y
+CONFIG_QSPI_TEGRA23x=y
+CONFIG_QSPI_TEGRA210=m
+CONFIG_SPI_XCOMM=m
+CONFIG_SPI_ZYNQMP_GQSPI=m
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_TLE62X0=m
+CONFIG_SPMI=m
+CONFIG_PPS_DEBUG=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_TEGRA186_DPAUX=y
+CONFIG_PINCTRL_TEGRA234_DPAUX=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_PCF857X=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_TMPM32X_I2C=y
+CONFIG_POWER_RESET_MAX77620=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
+CONFIG_GPIO_TACHOMETER=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_MAX77620_THERMAL=m
+CONFIG_TEGRA_SOCTHERM=y
+CONFIG_TEGRA_BPMP_THERMAL=m
+CONFIG_TEGRA_AOTAG=y
+CONFIG_TEGRA_TJ_THERMAL=y
+CONFIG_TEGRA_CORE_CAPS=y
+CONFIG_TEGRA_DFLL_CAPS=y
+CONFIG_THERMAL_GOV_PID=y
+CONFIG_USERSPACE_THERM_ALERT=m
+CONFIG_TEGRA23X_OC_EVENT=y
+CONFIG_TEGRA19X_OC_EVENT=y
+CONFIG_WATCHDOG=y
+CONFIG_WATCHDOG_NOWAYOUT=y
+CONFIG_MAX77620_WATCHDOG=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_TEGRA21X_WATCHDOG=y
+CONFIG_TEGRA18X_WATCHDOG=y
+CONFIG_TEGRA_HV_WATCHDOG=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_RK808=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_NVVRS_PSEQ=y
+CONFIG_NVVRS_PSEQ_RTC=y
+CONFIG_REGULATOR=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_TPS65132=y
+CONFIG_REGULATOR_PMIC_OTP=y
+CONFIG_REGULATOR_NCP81599=y
+CONFIG_RC_CORE=y
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_TEST_SUPPORT=y
+CONFIG_VIDEO_V4L2_SUBDEV_API=y
+# CONFIG_DVB_DYNAMIC_MINORS is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_USB_M5602=m
+CONFIG_USB_STV06XX=m
+CONFIG_USB_GL860=m
+CONFIG_USB_GSPCA_BENQ=m
+CONFIG_USB_GSPCA_CONEX=m
+CONFIG_USB_GSPCA_CPIA1=m
+CONFIG_USB_GSPCA_DTCS033=m
+CONFIG_USB_GSPCA_ETOMS=m
+CONFIG_USB_GSPCA_FINEPIX=m
+CONFIG_USB_GSPCA_JEILINJ=m
+CONFIG_USB_GSPCA_JL2005BCD=m
+CONFIG_USB_GSPCA_KINECT=m
+CONFIG_USB_GSPCA_KONICA=m
+CONFIG_USB_GSPCA_MARS=m
+CONFIG_USB_GSPCA_MR97310A=m
+CONFIG_USB_GSPCA_NW80X=m
+CONFIG_USB_GSPCA_OV519=m
+CONFIG_USB_GSPCA_OV534=m
+CONFIG_USB_GSPCA_OV534_9=m
+CONFIG_USB_GSPCA_PAC207=m
+CONFIG_USB_GSPCA_PAC7302=m
+CONFIG_USB_GSPCA_PAC7311=m
+CONFIG_USB_GSPCA_SE401=m
+CONFIG_USB_GSPCA_SN9C2028=m
+CONFIG_USB_GSPCA_SN9C20X=m
+CONFIG_USB_GSPCA_SONIXB=m
+CONFIG_USB_GSPCA_SONIXJ=m
+CONFIG_USB_GSPCA_SPCA500=m
+CONFIG_USB_GSPCA_SPCA501=m
+CONFIG_USB_GSPCA_SPCA505=m
+CONFIG_USB_GSPCA_SPCA506=m
+CONFIG_USB_GSPCA_SPCA508=m
+CONFIG_USB_GSPCA_SPCA561=m
+CONFIG_USB_GSPCA_SPCA1528=m
+CONFIG_USB_GSPCA_SQ905=m
+CONFIG_USB_GSPCA_SQ905C=m
+CONFIG_USB_GSPCA_SQ930X=m
+CONFIG_USB_GSPCA_STK014=m
+CONFIG_USB_GSPCA_STK1135=m
+CONFIG_USB_GSPCA_STV0680=m
+CONFIG_USB_GSPCA_SUNPLUS=m
+CONFIG_USB_GSPCA_T613=m
+CONFIG_USB_GSPCA_TOPRO=m
+CONFIG_USB_GSPCA_TOUPTEK=m
+CONFIG_USB_GSPCA_TV8532=m
+CONFIG_USB_GSPCA_VC032X=m
+CONFIG_USB_GSPCA_VICAM=m
+CONFIG_USB_GSPCA_XIRLINK_CIT=m
+CONFIG_USB_GSPCA_ZC3XX=m
+CONFIG_USB_PWC=m
+CONFIG_VIDEO_CPIA2=m
+CONFIG_USB_ZR364XX=m
+CONFIG_USB_STKWEBCAM=m
+CONFIG_USB_S2255=m
+CONFIG_VIDEO_USBTV=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_VIDEO_CAMERA=y
+CONFIG_VIDEO_ISC=m
+CONFIG_VIDEO_CDI=m
+CONFIG_V4L_TEST_DRIVERS=y
+CONFIG_VIDEO_ECAM=m
+CONFIG_NV_VIDEO_IMX185=m
+CONFIG_NV_VIDEO_IMX219=m
+CONFIG_NV_VIDEO_IMX477=m
+CONFIG_NV_VIDEO_IMX268=m
+CONFIG_NV_VIDEO_IMX274=m
+CONFIG_NV_VIDEO_IMX318=m
+CONFIG_NV_VIDEO_LC898212=m
+CONFIG_NV_VIDEO_OV5693=m
+CONFIG_NV_VIDEO_OV9281=m
+CONFIG_NV_VIDEO_OV10823=m
+CONFIG_NV_VIDEO_OV23850=m
+CONFIG_I2C_IOEXPANDER_PCA9570=m
+CONFIG_VIDEO_TC358840=m
+CONFIG_VIDEO_LT6911UXC=m
+CONFIG_I2C_IOEXPANDER_SER_MAX9295=y
+CONFIG_I2C_IOEXPANDER_DESER_MAX9296=y
+CONFIG_NV_VIDEO_IMX390=y
+CONFIG_NV_DESER_MAX96712=m
+CONFIG_NV_VIDEO_AR0234=m
+CONFIG_NV_VIDEO_HAWK_OWL=m
+CONFIG_NV_VIRTUAL_I2C_MUX=m
+# CONFIG_CXD2880_SPI_DRV is not set
+CONFIG_MEDIA_TUNER_SIMPLE=y
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+CONFIG_MEDIA_TUNER_TDA8290=y
+# CONFIG_MEDIA_TUNER_TDA18272 is not set
+CONFIG_MEDIA_TUNER_MT20XX=y
+CONFIG_MEDIA_TUNER_XC2028=y
+CONFIG_MEDIA_TUNER_XC5000=y
+CONFIG_MEDIA_TUNER_XC4000=y
+CONFIG_MEDIA_TUNER_MC44S803=y
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_DVB_CXD2880 is not set
+# CONFIG_DVB_MN88443X is not set
+# CONFIG_DVB_LNBH29 is not set
+# CONFIG_DVB_CXD2099 is not set
+# CONFIG_VGA_ARB is not set
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_RCAR_DW_HDMI=m
+CONFIG_DRM_RCAR_LVDS=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_TEGRA_UDRM=m
+CONFIG_FB_MODE_PIXCLOCK_HZ=y
+CONFIG_FB_EFI=y
+CONFIG_FB_SIMPLE=y
+CONFIG_LCD_CLASS_DEVICE=m
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=y
+CONFIG_TEGRA_GRHOST=y
+CONFIG_TEGRA_GRHOST_NVCSI=y
+CONFIG_TEGRA_GR_VIRTUALIZATION=y
+CONFIG_TEGRA_DC=y
+CONFIG_TEGRA_DC_SCREEN_CAPTURE=y
+CONFIG_TEGRA_DSI=y
+CONFIG_MAXIM_GMSL_DP_SERIALIZER=y
+CONFIG_TEGRA_HDMI2_0=y
+CONFIG_TEGRA_HDMIHDCP=y
+CONFIG_TEGRA_DPHDCP=y
+CONFIG_TEGRA_CEC_SUPPORT=y
+CONFIG_TEGRA_GRHOST_SLVSEC=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+# CONFIG_LOGO_LINUX_CLUT224 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_HDA_INTEL=m
+CONFIG_SND_HDA_TEGRA=m
+CONFIG_SND_HDA_CODEC_HDMI=m
+CONFIG_SND_HDA_POWER_SAVE_DEFAULT=1
+CONFIG_SND_USB_AUDIO=y
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_TEGRA=m
+CONFIG_SND_SOC_TEGRA210_AHUB=m
+CONFIG_SND_SOC_TEGRA210_DMIC=m
+CONFIG_SND_SOC_TEGRA210_I2S=m
+CONFIG_SND_SOC_TEGRA186_DSPK=m
+CONFIG_SND_SOC_TEGRA210_ADMAIF=m
+CONFIG_SND_SOC_TEGRA186_ARAD=m
+CONFIG_SND_SOC_TEGRA186_ASRC=m
+CONFIG_SND_SOC_TEGRA210_AMX=m
+CONFIG_SND_SOC_TEGRA210_ADX=m
+CONFIG_SND_SOC_TEGRA210_MIXER=m
+CONFIG_SND_SOC_TEGRA210_SFC=m
+CONFIG_SND_SOC_TEGRA210_MVC=m
+CONFIG_SND_SOC_TEGRA210_AFC=m
+CONFIG_SND_SOC_TEGRA210_IQC=m
+CONFIG_SND_SOC_TEGRA210_OPE=m
+CONFIG_SND_SOC_TEGRA210_ADSP=m
+CONFIG_SND_SOC_TEGRA210_AUDIO=m
+CONFIG_SND_SOC_TEGRA_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5640=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_TEGRA210_ADSP_VIRT_ALT=m
+CONFIG_SND_SOC_TEGRA_VIRT_T210REF_PCM=m
+CONFIG_HIDRAW=y
+CONFIG_UHID=y
+CONFIG_HID_A4TECH=m
+CONFIG_HID_ACRUX=y
+CONFIG_HID_ACRUX_FF=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_APPLEIR=m
+CONFIG_HID_ASUS=m
+CONFIG_HID_AUREAL=m
+CONFIG_HID_BELKIN=m
+CONFIG_HID_BETOP_FF=m
+CONFIG_HID_CHERRY=m
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CORSAIR=m
+CONFIG_HID_PRODIKEYS=m
+CONFIG_HID_CMEDIA=m
+CONFIG_HID_CYPRESS=m
+CONFIG_HID_DRAGONRISE=y
+CONFIG_DRAGONRISE_FF=y
+CONFIG_HID_EMS_FF=m
+CONFIG_HID_ELECOM=m
+CONFIG_HID_ELO=m
+CONFIG_HID_EZKEY=m
+CONFIG_HID_GEMBIRD=m
+CONFIG_HID_GFRM=m
+CONFIG_HID_HOLTEK=y
+CONFIG_HID_GT683R=m
+CONFIG_HID_KEYTOUCH=y
+CONFIG_HID_KYE=y
+CONFIG_HID_UCLOGIC=y
+CONFIG_HID_WALTOP=y
+CONFIG_HID_GYRATION=y
+CONFIG_HID_ICADE=m
+CONFIG_HID_ITE=m
+CONFIG_HID_TWINHAN=y
+CONFIG_HID_KENSINGTON=m
+CONFIG_HID_LCPOWER=y
+CONFIG_HID_LENOVO=m
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_LOGITECH_DJ=m
+CONFIG_HID_MAGICMOUSE=y
+CONFIG_HID_MICROSOFT=m
+CONFIG_HID_MONTEREY=m
+CONFIG_HID_MULTITOUCH=y
+CONFIG_HID_NTI=m
+CONFIG_HID_NTRIG=y
+CONFIG_HID_ORTEK=y
+CONFIG_HID_PANTHERLORD=y
+CONFIG_PANTHERLORD_FF=y
+CONFIG_HID_PENMOUNT=m
+CONFIG_HID_PETALYNX=m
+CONFIG_HID_PICOLCD=m
+CONFIG_HID_PICOLCD_FB=y
+CONFIG_HID_PICOLCD_BACKLIGHT=y
+CONFIG_HID_PLANTRONICS=m
+CONFIG_HID_PRIMAX=m
+CONFIG_HID_RETRODE=m
+CONFIG_HID_ROCCAT=m
+CONFIG_HID_SAITEK=m
+CONFIG_HID_SAMSUNG=m
+CONFIG_HID_SONY=m
+CONFIG_HID_SPEEDLINK=m
+CONFIG_HID_STEELSERIES=m
+CONFIG_HID_SUNPLUS=m
+CONFIG_HID_RMI=m
+CONFIG_HID_GREENASIA=m
+CONFIG_GREENASIA_FF=y
+CONFIG_HID_SMARTJOYPLUS=m
+CONFIG_SMARTJOYPLUS_FF=y
+CONFIG_HID_TIVO=m
+CONFIG_HID_TOPSEED=m
+CONFIG_HID_THINGM=m
+CONFIG_HID_THRUSTMASTER=m
+CONFIG_HID_UDRAW_PS3=m
+CONFIG_HID_WACOM=m
+CONFIG_HID_WIIMOTE=m
+CONFIG_HID_XINMO=m
+CONFIG_HID_ZEROPLUS=m
+CONFIG_HID_ZYDACRON=m
+CONFIG_HID_SENSOR_HUB=m
+CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
+CONFIG_HID_ALPS=m
+CONFIG_USB_HIDDEV=y
+CONFIG_HID_SHIELD_REMOTE=m
+CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_TEGRA=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_PRINTER=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_STORAGE_REALTEK=m
+CONFIG_USB_STORAGE_DATAFAB=m
+CONFIG_USB_STORAGE_FREECOM=m
+CONFIG_USB_STORAGE_ISD200=m
+CONFIG_USB_STORAGE_USBAT=m
+CONFIG_USB_STORAGE_SDDR09=m
+CONFIG_USB_STORAGE_SDDR55=m
+CONFIG_USB_STORAGE_JUMPSHOT=m
+CONFIG_USB_STORAGE_ALAUDA=m
+CONFIG_USB_STORAGE_ONETOUCH=m
+CONFIG_USB_STORAGE_KARMA=m
+CONFIG_USB_STORAGE_CYPRESS_ATACB=m
+CONFIG_USB_STORAGE_ENE_UB6250=m
+CONFIG_USB_UAS=y
+CONFIG_USB_MDC800=m
+CONFIG_USB_CHIPIDEA=m
+CONFIG_USB_SERIAL=m
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_GARMIN=m
+CONFIG_USB_SERIAL_KEYSPAN=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_SERIAL_XSENS_MT=m
+CONFIG_USB_EMI62=m
+CONFIG_USB_EMI26=m
+CONFIG_USB_SEVSEG=m
+CONFIG_USB_LCD=m
+CONFIG_USB_CYPRESS_CY7C63=m
+CONFIG_USB_CYTHERM=m
+CONFIG_USB_IDMOUSE=m
+CONFIG_USB_APPLEDISPLAY=m
+CONFIG_USB_LD=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_YUREX=m
+CONFIG_USB_HSIC_USB4604=m
+CONFIG_USB_GADGET=y
+CONFIG_USB_TEGRA_XUDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_ACC=y
+CONFIG_TYPEC=m
+CONFIG_TYPEC_FUSB301=m
+CONFIG_TYPEC_UCSI=m
+CONFIG_UCSI_CCG=m
+CONFIG_TYPEC_STUSB160X=m
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_TEST=m
+CONFIG_MMC_ARMMMCI=y
+# CONFIG_MMC_STM32_SDMMC is not set
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_TEGRA=y
+CONFIG_MMC_SPI=m
+CONFIG_MMC_DW=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=m
+CONFIG_LEDS_PWM=m
+CONFIG_LEDS_BD2802=m
+CONFIG_LEDS_IS31FL319X=m
+CONFIG_INFINIBAND=m
+CONFIG_INFINIBAND_USER_MAD=m
+CONFIG_INFINIBAND_USER_ACCESS=m
+CONFIG_INFINIBAND_MTHCA=m
+CONFIG_MLX4_INFINIBAND=m
+CONFIG_MLX5_INFINIBAND=m
+CONFIG_INFINIBAND_IPOIB=m
+CONFIG_INFINIBAND_IPOIB_CM=y
+CONFIG_INFINIBAND_SRP=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_NVMEM is not set
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_RX8025=m
+CONFIG_DMADEVICES=y
+CONFIG_DMA_BCM2835=y
+CONFIG_DMA_SUN6I=m
+CONFIG_IMX_SDMA=m
+CONFIG_K3_DMA=y
+CONFIG_MV_XOR=y
+CONFIG_MV_XOR_V2=y
+CONFIG_OWL_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_TEGRA20_APB_DMA=y
+CONFIG_TEGRA210_ADMA=m
+CONFIG_TEGRA_GPC_DMA=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_VFIO=m
+CONFIG_VFIO_PCI=m
+CONFIG_VIRT_DRIVERS=y
+CONFIG_VIRTIO_PCI=m
+CONFIG_VIRTIO_BALLOON=m
+CONFIG_VIRTIO_MMIO=m
+CONFIG_PRISM2_USB=m
+CONFIG_RTL8192U=m
+CONFIG_RTLLIB=m
+CONFIG_RTL8192E=m
+CONFIG_R8712U=m
+CONFIG_R8188EU=m
+CONFIG_QLGE=m
+CONFIG_TEGRA_HTS_GTE=y
+CONFIG_DENVER_CPU=y
+CONFIG_TEGRA_AON=y
+CONFIG_TEGRA_BWMGR=y
+CONFIG_TEGRA_CAMERA_RTCPU=y
+CONFIG_TEGRA_CAMERA_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_FSICOM=y
+CONFIG_TEGRA_EPL=y
+CONFIG_TEGRA_DCE=y
+CONFIG_TEGRA_ISOMGR=y
+CONFIG_TEGRA_ISOMGR_SYSFS=y
+CONFIG_TEGRA_SPE=y
+CONFIG_TEGRA_SPE_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_CENTRAL_ACTMON=y
+CONFIG_TEGRA_BOOTLOADER_DEBUG=m
+CONFIG_TEGRA_CLOCKS_CONFIGURE=y
+CONFIG_TEGRA_USS_IO_PROXY=y
+CONFIG_TEGRA_SAFETY=y
+CONFIG_TEGRA_NVADSP=m
+CONFIG_TEGRA_NVADSP_ON_SMMU=y
+CONFIG_TEGRA_ADSP_FILEIO=y
+CONFIG_TEGRA_ADSP_LPTHREAD=y
+CONFIG_TEGRA_VIRT_AUDIO_IVC=y
+CONFIG_COMMON_CLK_FREQ_STATS_ACCOUNTING=y
+CONFIG_CLK_SRC_TEGRA18_TIMER=y
+CONFIG_ARM_MHU=m
+CONFIG_TEGRA_IOMMU_SMMU=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_DEBUG=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_SOUNDWIRE=m
+CONFIG_ARCH_TEGRA_210_SOC=y
+CONFIG_ARCH_TEGRA_186_SOC=y
+CONFIG_ARCH_TEGRA_194_SOC=y
+CONFIG_ARCH_TEGRA_234_SOC=y
+CONFIG_TEGRA_KFUSE=y
+CONFIG_TEGRA_FUSE_BURN=y
+CONFIG_TEGRA_210_DVFS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_USERSPACE=y
+CONFIG_DEVFREQ_GOV_POD_SCALING_V2=y
+CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
+CONFIG_EXTCON_GPIO=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_HID_SENSOR_ACCEL_3D=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_DS4424=m
+CONFIG_HID_SENSOR_GYRO_3D=m
+CONFIG_BMI088_IIO=m
+CONFIG_NTB=m
+CONFIG_NTB_SWITCHTEC=m
+CONFIG_NTB_PINGPONG=m
+CONFIG_NTB_TOOL=m
+CONFIG_NTB_PERF=m
+CONFIG_NTB_TRANSPORT=m
+CONFIG_PWM=y
+CONFIG_PWM_TEGRA=y
+CONFIG_PWM_TEGRA_PMC_BLINK=m
+CONFIG_PWM_TEGRA_TACHOMETER=y
+CONFIG_PWM_TEGRA_DFLL=y
+CONFIG_PHY_FSL_IMX8MQ_USB=y
+CONFIG_PHY_TEGRA_XUSB=y
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=y
+CONFIG_ARM_SPE_PMU=y
+CONFIG_DAX=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_TEGRA=y
+CONFIG_RTK_BTUSB=m
+CONFIG_NVPMODEL_EMC=y
+CONFIG_TEGRA_RDMA=m
+CONFIG_NVPPS=m
+CONFIG_TEGRA_HV_PM_CTL=y
+CONFIG_TEGRA_HV_MANAGER=y
+CONFIG_TEGRA_VIRTUALIZATION=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_QUOTA_NETLINK_INTERFACE=y
+CONFIG_QFMT_V2=m
+CONFIG_AUTOFS4_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_ISO9660_FS=y
+CONFIG_OVERLAY_FS=m
+# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XATTR=y
+CONFIG_SQUASHFS_LZ4=y
+CONFIG_SQUASHFS_LZO=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE_CONSOLE=y
+CONFIG_PSTORE_RAM=m
+CONFIG_NFS_FS=y
+CONFIG_NFS_V3_ACL=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
+CONFIG_NFSD=m
+CONFIG_NFSD_V3=y
+CONFIG_NFSD_V3_ACL=y
+CONFIG_CIFS=m
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_NLS_UTF8=m
+CONFIG_SECURITY_DMESG_RESTRICT=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_NETWORK=y
+CONFIG_HARDENED_USERCOPY=y
+CONFIG_FORTIFY_SOURCE=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_YAMA=y
+CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,bpf"
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=y
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_CTR=y
+CONFIG_CRYPTO_GHASH=y
+CONFIG_CRYPTO_ARC4=y
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ANSI_CPRNG=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=y
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_TEGRA_CRYPTO_DEV=y
+CONFIG_CRYPTO_DEV_TEGRA_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_ELLIPTIC_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_USE_HOST1X_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_VIRTUAL_SE_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_NVRNG=y
+CONFIG_CRYPTO_DEV_TEGRA_NVVSE=y
+CONFIG_CRYPTO_DEV_TEGRA_FDE=m
+# CONFIG_RAID6_PQ_BENCHMARK is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=64
+CONFIG_CMA_ALIGNMENT=9
+CONFIG_PRINTK_TIME=y
+CONFIG_DYNAMIC_DEBUG_CORE=y
+# CONFIG_SYMBOLIC_ERRNAME is not set
+CONFIG_DEBUG_INFO=y
+CONFIG_FRAME_WARN=4096
+# CONFIG_SECTION_MISMATCH_WARN_ONLY is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_MISC is not set
+CONFIG_PANIC_ON_OOPS=y
+CONFIG_SOFTLOCKUP_DETECTOR=y
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
+CONFIG_WQ_WATCHDOG=y
+CONFIG_SCHEDSTATS=y
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DYNAMIC_FTRACE is not set
+CONFIG_STACK_TRACER=y
+# CONFIG_UPROBE_EVENTS is not set
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
diff --git a/arch/arm64/configs/dsboard_nx2_defconfig b/arch/arm64/configs/dsboard_nx2_defconfig
new file mode 100644
index 000000000000..c58ebfe78db7
--- /dev/null
+++ b/arch/arm64/configs/dsboard_nx2_defconfig
@@ -0,0 +1,1402 @@
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_WATCH_QUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_CGROUPS=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_SLAB_FREELIST_RANDOM=y
+CONFIG_SLAB_FREELIST_HARDENED=y
+CONFIG_SHUFFLE_PAGE_ALLOCATOR=y
+CONFIG_PROFILING=y
+CONFIG_ARCH_TEGRA=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_PARAVIRT=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+# CONFIG_RODATA_FULL_DEFAULT_ENABLED is not set
+CONFIG_ARM64_SW_TTBR0_PAN=y
+CONFIG_COMPAT=y
+CONFIG_ARMV8_DEPRECATED=y
+CONFIG_SWP_EMULATION=y
+CONFIG_CP15_BARRIER_EMULATION=y
+CONFIG_SETEND_EMULATION=y
+# CONFIG_ARM64_HW_AFDBM is not set
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_AUTOSLEEP=y
+CONFIG_PM_WAKELOCKS=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_CPUIDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_IDLE_TEGRA_AUTO=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_TEGRA186_CPUFREQ=y
+CONFIG_ARM_SCPI_PROTOCOL=m
+CONFIG_DMI_SYSFS=y
+# CONFIG_EFI_VARS_PSTORE is not set
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_EFI_TEST=m
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_KVM=y
+CONFIG_TEGRA_DTC_SUPPRESS_WARNINGS=y
+CONFIG_ARM64_CRYPTO=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=m
+CONFIG_CRYPTO_SHA2_ARM64_CE=m
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=m
+CONFIG_CRYPTO_AES_ARM64_NEON_BLK=m
+CONFIG_ARCH_TEGRA_23x_SOC=y
+CONFIG_ARCH_TEGRA_239_SOC=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_MODULE_SIG=y
+CONFIG_MODULE_SIG_SHA512=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_KSM=y
+CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_ZSMALLOC=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+CONFIG_XFRM_USER=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_SYN_COOKIES=y
+CONFIG_INET_ESP=m
+CONFIG_INET_DIAG=m
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_ROUTE_INFO=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_TUNNEL=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_ACCT=m
+CONFIG_NETFILTER_NETLINK_QUEUE=m
+CONFIG_NETFILTER_NETLINK_LOG=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_AMANDA=m
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_TRACE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_VLAN_8021Q=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=y
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=m
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_BPF_JIT=y
+CONFIG_CAN=m
+CONFIG_CAN_VCAN=m
+CONFIG_CAN_SLCAN=m
+CONFIG_CAN_C_CAN=m
+CONFIG_CAN_CC770=m
+CONFIG_CAN_CC770_ISA=m
+CONFIG_CAN_CC770_PLATFORM=m
+CONFIG_CAN_M_CAN=m
+CONFIG_CAN_SJA1000=m
+CONFIG_CAN_EMS_PCI=m
+CONFIG_CAN_KVASER_PCI=m
+CONFIG_CAN_PLX_PCI=m
+CONFIG_CAN_SJA1000_ISA=m
+CONFIG_CAN_SJA1000_PLATFORM=m
+CONFIG_CAN_SOFTING=m
+CONFIG_CAN_MCP251X=m
+CONFIG_CAN_8DEV_USB=m
+CONFIG_CAN_EMS_USB=m
+CONFIG_CAN_ESD_USB2=m
+CONFIG_CAN_GS_USB=m
+CONFIG_CAN_KVASER_USB=m
+CONFIG_CAN_PEAK_USB=m
+CONFIG_MTTCAN=m
+CONFIG_TEGRA_HV_SECCAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_HIDP=y
+# CONFIG_BT_LE is not set
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_INTEL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIBCM203X=m
+CONFIG_BT_HCIBPA10X=m
+CONFIG_BT_HCIBFUSB=m
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_ATH3K=m
+CONFIG_AF_RXRPC=m
+CONFIG_AF_KCM=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCIE_ECRC=y
+CONFIG_PCIEASPM_POWER_SUPERSAVE=y
+CONFIG_PCI_STUB=m
+CONFIG_PCI_IOV=y
+CONFIG_PCIE_BUS_SAFE=y
+CONFIG_PCI_TEGRA=y
+CONFIG_PCIE_TEGRA194_EP=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCIE_TEGRA_VF=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_PCIE_EPF_NV_TEST=y
+CONFIG_PCIE_EPF_TEGRA_VNET=y
+CONFIG_PCI_SERIAL_CH384=m
+CONFIG_UEVENT_HELPER=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_SIMPLE_PM_BUS=y
+CONFIG_TEGRA_ACONNECT=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_QSPI_FLASH=m
+CONFIG_MTD_TEGRA_VIRT=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_SPI_NOR=m
+CONFIG_MTD_UBI=m
+# CONFIG_PNP_DEBUG_MESSAGES is not set
+CONFIG_ZRAM=m
+CONFIG_BLK_DEV_LOOP=m
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_BLK_DEV_RAM_SIZE=8192
+CONFIG_VIRTIO_BLK=y
+CONFIG_TEGRA_HV_BLKDEV=y
+CONFIG_TEGRA_HV_BLKDEV_OOPS=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_NVME_RDMA=m
+CONFIG_NVME_FC=m
+CONFIG_TIFM_CORE=m
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=m
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_CB710_CORE=m
+CONFIG_MODS=m
+CONFIG_SENSORS_F75308=m
+CONFIG_SENSORS_NCT1008=m
+CONFIG_SENSORS_PEX9749=y
+CONFIG_FAN_THERM_EST=y
+CONFIG_EQOS_APE_HWDEP=m
+CONFIG_TEGRA_ACSL=m
+CONFIG_TEGRA_PCIE_EP_MEM=y
+CONFIG_NVS_LIGHT=m
+CONFIG_NVS_PROXIMITY=y
+CONFIG_NVS_GTE=m
+CONFIG_TEGRA_PROFILER=y
+CONFIG_NVSCIC2C_PCIE=m
+CONFIG_NVSCIIPC=y
+CONFIG_BLUEDROID_PM=m
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=m
+CONFIG_SCSI_HISI_SAS_PCI=m
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_SCSI_UFSHCD_TEGRA=y
+CONFIG_ATA=m
+# CONFIG_ATA_ACPI is not set
+CONFIG_SATA_AHCI=m
+CONFIG_SATA_AHCI_PLATFORM=m
+CONFIG_MD=y
+CONFIG_BLK_DEV_DM=y
+CONFIG_DM_CRYPT=y
+CONFIG_DM_UEVENT=y
+CONFIG_DM_VERITY=y
+CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG=y
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=y
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_TYPHOON=m
+CONFIG_ET131X=m
+CONFIG_SLICOSS=m
+CONFIG_ACENIC=m
+CONFIG_ALTERA_TSE=m
+CONFIG_AQTION=m
+CONFIG_ATL2=m
+CONFIG_ATL1=m
+CONFIG_ATL1E=m
+CONFIG_ATL1C=m
+CONFIG_ALX=m
+# CONFIG_NET_VENDOR_AURORA is not set
+CONFIG_B44=m
+CONFIG_CNIC=m
+CONFIG_TIGON3=y
+CONFIG_BNX2X=m
+CONFIG_BNXT=m
+CONFIG_BNA=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=m
+CONFIG_THUNDER_NIC_VF=m
+# CONFIG_CAVIUM_PTP is not set
+CONFIG_LIQUIDIO=m
+CONFIG_LIQUIDIO_VF=m
+CONFIG_CHELSIO_T1=m
+CONFIG_CHELSIO_T1_1G=y
+CONFIG_CHELSIO_T3=m
+CONFIG_CHELSIO_T4=m
+CONFIG_CHELSIO_T4VF=m
+CONFIG_ENIC=m
+CONFIG_DL2K=m
+CONFIG_BE2NET=m
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+# CONFIG_HNS3_HCLGE is not set
+CONFIG_HNS3_ENET=y
+CONFIG_HINIC=m
+CONFIG_E100=m
+CONFIG_E1000=m
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=m
+CONFIG_IXGB=m
+CONFIG_IXGBE=m
+# CONFIG_IXGBE_HWMON is not set
+CONFIG_IXGBEVF=m
+CONFIG_I40E=m
+CONFIG_I40EVF=m
+CONFIG_ICE=m
+CONFIG_FM10K=m
+CONFIG_IGC=m
+CONFIG_JME=m
+CONFIG_SKGE=m
+CONFIG_SKY2=m
+CONFIG_SKY2_DEBUG=y
+CONFIG_OAK=m
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MLX5_CORE_IPOIB=y
+CONFIG_MLX5_CORE_THERMAL=y
+CONFIG_MLXSW_CORE=y
+CONFIG_MLX_MFT=m
+CONFIG_LAN743X=m
+CONFIG_NATSEMI=m
+CONFIG_NS83820=m
+CONFIG_S2IO=m
+CONFIG_VXGE=m
+CONFIG_NFP=m
+CONFIG_NFP_DEBUG=y
+CONFIG_NI_XGE_MANAGEMENT_ENET=m
+CONFIG_NE2K_PCI=m
+CONFIG_FORCEDETH=y
+CONFIG_PCIE_TEGRA_VNET=y
+CONFIG_HAMACHI=m
+CONFIG_YELLOWFIN=m
+CONFIG_IONIC=m
+CONFIG_QLA3XXX=m
+CONFIG_QLCNIC=m
+CONFIG_NETXEN_NIC=m
+CONFIG_QCA7000_SPI=m
+CONFIG_QCOM_EMAC=m
+CONFIG_8139CP=m
+CONFIG_8139TOO=m
+CONFIG_R8168=m
+CONFIG_SXGBE_ETH=m
+CONFIG_SFC=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=m
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NVETHERNET=y
+CONFIG_NVETHERNET_SELFTESTS=y
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=y
+CONFIG_MARVELL_PHY=y
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_USB_CATC=m
+CONFIG_USB_KAWETH=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_CDC_MBIM=y
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_ALI_M5632=y
+CONFIG_USB_AN2720=y
+CONFIG_USB_KC2190=y
+CONFIG_USB_NET_CX82310_ETH=m
+CONFIG_USB_NET_QMI_WWAN=y
+CONFIG_USB_HSO=y
+CONFIG_USB_SIERRA_NET=y
+CONFIG_USB_NET_AQC111=y
+CONFIG_ATH9K=m
+CONFIG_ATH9K_DEBUGFS=y
+CONFIG_ATH9K_STATION_STATISTICS=y
+CONFIG_ATH9K_WOW=y
+CONFIG_ATH9K_HTC=m
+CONFIG_ATH9K_HTC_DEBUGFS=y
+CONFIG_CARL9170=m
+CONFIG_CARL9170_DEBUGFS=y
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_AR5523=m
+CONFIG_WIL6210=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_AHB=y
+CONFIG_ATH10K_SDIO=m
+CONFIG_ATH10K_USB=m
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_WCN36XX=m
+CONFIG_WCN36XX_DEBUGFS=y
+CONFIG_ATMEL=m
+CONFIG_AT76C50X_USB=m
+CONFIG_B43=m
+CONFIG_B43_SDIO=y
+CONFIG_B43LEGACY=m
+CONFIG_BRCMFMAC=m
+# CONFIG_BRCMFMAC_SDIO is not set
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IPW2100=m
+CONFIG_IPW2200=m
+CONFIG_IWL3945=m
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_IWLWIFI_BCAST_FILTERING=y
+CONFIG_IWLWIFI_DEBUG=y
+CONFIG_IWLWIFI_DEBUGFS=y
+CONFIG_HERMES=m
+CONFIG_HERMES_PRISM=y
+CONFIG_PLX_HERMES=m
+CONFIG_TMD_HERMES=m
+CONFIG_NORTEL_HERMES=m
+CONFIG_ORINOCO_USB=m
+CONFIG_P54_COMMON=m
+CONFIG_P54_USB=m
+CONFIG_P54_PCI=m
+CONFIG_P54_SPI=m
+CONFIG_LIBERTAS=m
+CONFIG_LIBERTAS_THINFIRM=m
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_MT7601U=m
+CONFIG_MT76x0U=m
+CONFIG_MT76x0E=m
+CONFIG_MT76x2E=m
+CONFIG_MT76x2U=m
+CONFIG_MT7603E=m
+CONFIG_MT7615E=m
+CONFIG_MT7663U=m
+CONFIG_MT7915E=m
+# CONFIG_WLAN_VENDOR_MICROCHIP is not set
+CONFIG_RT2X00=m
+CONFIG_RT2800PCI=m
+CONFIG_RT2500USB=m
+CONFIG_RT73USB=m
+CONFIG_RT2800USB=m
+CONFIG_RT2800USB_RT3573=y
+CONFIG_RT2800USB_RT53XX=y
+CONFIG_RT2800USB_RT55XX=y
+CONFIG_RT2800USB_UNKNOWN=y
+CONFIG_RT2X00_LIB_DEBUGFS=y
+CONFIG_RTL8187=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_RTL8XXXU=m
+CONFIG_RTL8XXXU_UNTESTED=y
+CONFIG_RSI_91X=m
+# CONFIG_RSI_COEX is not set
+CONFIG_CW1200=m
+CONFIG_CW1200_WLAN_SDIO=m
+CONFIG_WL1251=m
+CONFIG_WL1251_SDIO=m
+CONFIG_WL12XX=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_USB_ZD1201=m
+CONFIG_ZD1211RW=m
+CONFIG_BCMDHD=m
+CONFIG_BCM4354=y
+CONFIG_BCMDHD_HW_OOB=y
+CONFIG_DHD_USE_SCHED_SCAN=y
+CONFIG_BCMDHD_DISABLE_MCC=y
+CONFIG_RTL8822CE=m
+CONFIG_TEGRA_HV_NET=y
+CONFIG_INPUT_LEDS=m
+CONFIG_INPUT_POLLDEV=m
+CONFIG_INPUT_MOUSEDEV=y
+CONFIG_INPUT_JOYDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADP5588=m
+CONFIG_KEYBOARD_ADP5589=m
+CONFIG_KEYBOARD_ATKBD=m
+CONFIG_KEYBOARD_QT1070=m
+CONFIG_KEYBOARD_QT2160=m
+CONFIG_KEYBOARD_LKKBD=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_GPIO_POLLED=m
+CONFIG_KEYBOARD_TCA6416=m
+CONFIG_KEYBOARD_TCA8418=m
+CONFIG_KEYBOARD_MATRIX=m
+CONFIG_KEYBOARD_LM8323=m
+CONFIG_KEYBOARD_LM8333=m
+CONFIG_KEYBOARD_MAX7359=m
+CONFIG_KEYBOARD_MCS=m
+CONFIG_KEYBOARD_MPR121=m
+CONFIG_KEYBOARD_NEWTON=m
+CONFIG_KEYBOARD_TEGRA=m
+CONFIG_KEYBOARD_OPENCORES=m
+CONFIG_KEYBOARD_SAMSUNG=m
+CONFIG_KEYBOARD_STOWAWAY=m
+CONFIG_KEYBOARD_OMAP4=m
+CONFIG_KEYBOARD_XTKBD=m
+CONFIG_KEYBOARD_CAP11XX=m
+CONFIG_KEYBOARD_BCM=m
+CONFIG_MOUSE_PS2=m
+CONFIG_MOUSE_SERIAL=m
+CONFIG_MOUSE_APPLETOUCH=m
+CONFIG_MOUSE_BCM5974=m
+CONFIG_MOUSE_CYAPA=m
+CONFIG_MOUSE_VSXXXAA=m
+CONFIG_MOUSE_GPIO=m
+CONFIG_MOUSE_SYNAPTICS_I2C=m
+CONFIG_MOUSE_SYNAPTICS_USB=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_XPAD=y
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_SERIO_SERPORT=m
+CONFIG_SERIO_AMBAKMI=m
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=m
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_TEGRA=y
+CONFIG_SERIAL_TEGRA_TCU=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_TEGRA_COMBINED_UART_EARLY=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_TCG_TPM=y
+CONFIG_TCG_FTPM_TEE=m
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_ALI1535=m
+CONFIG_I2C_ALI1563=m
+CONFIG_I2C_ALI15X3=m
+CONFIG_I2C_AMD756=m
+CONFIG_I2C_AMD8111=m
+CONFIG_I2C_I801=m
+CONFIG_I2C_ISCH=m
+CONFIG_I2C_PIIX4=m
+CONFIG_I2C_NFORCE2=m
+CONFIG_I2C_SIS630=m
+CONFIG_I2C_VIAPRO=m
+CONFIG_I2C_CADENCE=m
+CONFIG_I2C_CBUS_GPIO=m
+CONFIG_I2C_DESIGNWARE_PLATFORM=m
+CONFIG_I2C_DESIGNWARE_PCI=m
+CONFIG_I2C_EMEV2=m
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_NOMADIK=m
+CONFIG_I2C_OCORES=m
+CONFIG_I2C_PCA_PLATFORM=m
+CONFIG_I2C_RK3X=m
+CONFIG_I2C_SIMTEC=m
+CONFIG_I2C_TEGRA=y
+CONFIG_I2C_DIOLAN_U2C=m
+CONFIG_I2C_NVVRS11=m
+CONFIG_I2C_TEGRA_CAMRTC=y
+CONFIG_I2C_TEGRA_SLAVE=m
+CONFIG_I2C_TEGRA194_SLAVE=m
+CONFIG_I2C_STUB=m
+CONFIG_I2C_SLAVE_EEPROM=m
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE=m
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_PXA2XX=m
+CONFIG_SPI_SC18IS602=m
+CONFIG_SPI_TEGRA114=m
+CONFIG_SPI_TEGRA124_SLAVE=y
+CONFIG_SPI_TEGRA194_SLAVE=y
+CONFIG_QSPI_TEGRA23x=y
+CONFIG_QSPI_TEGRA210=m
+CONFIG_SPI_XCOMM=m
+CONFIG_SPI_ZYNQMP_GQSPI=m
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_TLE62X0=m
+CONFIG_SPMI=m
+CONFIG_PPS_DEBUG=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_TEGRA186_DPAUX=y
+CONFIG_PINCTRL_TEGRA234_DPAUX=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_PCF857X=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_TMPM32X_I2C=y
+CONFIG_POWER_RESET_MAX77620=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
+CONFIG_GPIO_TACHOMETER=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_MAX77620_THERMAL=m
+CONFIG_TEGRA_SOCTHERM=y
+CONFIG_TEGRA_BPMP_THERMAL=m
+CONFIG_TEGRA_AOTAG=y
+CONFIG_TEGRA_TJ_THERMAL=y
+CONFIG_TEGRA_CORE_CAPS=y
+CONFIG_TEGRA_DFLL_CAPS=y
+CONFIG_THERMAL_GOV_PID=y
+CONFIG_USERSPACE_THERM_ALERT=m
+CONFIG_TEGRA23X_OC_EVENT=y
+CONFIG_TEGRA19X_OC_EVENT=y
+CONFIG_WATCHDOG=y
+CONFIG_WATCHDOG_NOWAYOUT=y
+CONFIG_MAX77620_WATCHDOG=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_TEGRA21X_WATCHDOG=y
+CONFIG_TEGRA18X_WATCHDOG=y
+CONFIG_TEGRA_HV_WATCHDOG=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_RK808=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_NVVRS_PSEQ=y
+CONFIG_NVVRS_PSEQ_RTC=y
+CONFIG_REGULATOR=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_TPS65132=y
+CONFIG_REGULATOR_PMIC_OTP=y
+CONFIG_REGULATOR_NCP81599=y
+CONFIG_RC_CORE=y
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_TEST_SUPPORT=y
+CONFIG_VIDEO_V4L2_SUBDEV_API=y
+# CONFIG_DVB_DYNAMIC_MINORS is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_USB_M5602=m
+CONFIG_USB_STV06XX=m
+CONFIG_USB_GL860=m
+CONFIG_USB_GSPCA_BENQ=m
+CONFIG_USB_GSPCA_CONEX=m
+CONFIG_USB_GSPCA_CPIA1=m
+CONFIG_USB_GSPCA_DTCS033=m
+CONFIG_USB_GSPCA_ETOMS=m
+CONFIG_USB_GSPCA_FINEPIX=m
+CONFIG_USB_GSPCA_JEILINJ=m
+CONFIG_USB_GSPCA_JL2005BCD=m
+CONFIG_USB_GSPCA_KINECT=m
+CONFIG_USB_GSPCA_KONICA=m
+CONFIG_USB_GSPCA_MARS=m
+CONFIG_USB_GSPCA_MR97310A=m
+CONFIG_USB_GSPCA_NW80X=m
+CONFIG_USB_GSPCA_OV519=m
+CONFIG_USB_GSPCA_OV534=m
+CONFIG_USB_GSPCA_OV534_9=m
+CONFIG_USB_GSPCA_PAC207=m
+CONFIG_USB_GSPCA_PAC7302=m
+CONFIG_USB_GSPCA_PAC7311=m
+CONFIG_USB_GSPCA_SE401=m
+CONFIG_USB_GSPCA_SN9C2028=m
+CONFIG_USB_GSPCA_SN9C20X=m
+CONFIG_USB_GSPCA_SONIXB=m
+CONFIG_USB_GSPCA_SONIXJ=m
+CONFIG_USB_GSPCA_SPCA500=m
+CONFIG_USB_GSPCA_SPCA501=m
+CONFIG_USB_GSPCA_SPCA505=m
+CONFIG_USB_GSPCA_SPCA506=m
+CONFIG_USB_GSPCA_SPCA508=m
+CONFIG_USB_GSPCA_SPCA561=m
+CONFIG_USB_GSPCA_SPCA1528=m
+CONFIG_USB_GSPCA_SQ905=m
+CONFIG_USB_GSPCA_SQ905C=m
+CONFIG_USB_GSPCA_SQ930X=m
+CONFIG_USB_GSPCA_STK014=m
+CONFIG_USB_GSPCA_STK1135=m
+CONFIG_USB_GSPCA_STV0680=m
+CONFIG_USB_GSPCA_SUNPLUS=m
+CONFIG_USB_GSPCA_T613=m
+CONFIG_USB_GSPCA_TOPRO=m
+CONFIG_USB_GSPCA_TOUPTEK=m
+CONFIG_USB_GSPCA_TV8532=m
+CONFIG_USB_GSPCA_VC032X=m
+CONFIG_USB_GSPCA_VICAM=m
+CONFIG_USB_GSPCA_XIRLINK_CIT=m
+CONFIG_USB_GSPCA_ZC3XX=m
+CONFIG_USB_PWC=m
+CONFIG_VIDEO_CPIA2=m
+CONFIG_USB_ZR364XX=m
+CONFIG_USB_STKWEBCAM=m
+CONFIG_USB_S2255=m
+CONFIG_VIDEO_USBTV=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_VIDEO_CAMERA=y
+CONFIG_VIDEO_ISC=m
+CONFIG_VIDEO_CDI=m
+CONFIG_V4L_TEST_DRIVERS=y
+CONFIG_VIDEO_ECAM=m
+CONFIG_NV_VIDEO_IMX185=m
+CONFIG_NV_VIDEO_IMX219=m
+CONFIG_NV_VIDEO_IMX477=m
+CONFIG_NV_VIDEO_IMX268=m
+CONFIG_NV_VIDEO_IMX274=m
+CONFIG_NV_VIDEO_IMX318=m
+CONFIG_NV_VIDEO_LC898212=m
+CONFIG_NV_VIDEO_OV5693=m
+CONFIG_NV_VIDEO_OV9281=m
+CONFIG_NV_VIDEO_OV10823=m
+CONFIG_NV_VIDEO_OV23850=m
+CONFIG_I2C_IOEXPANDER_PCA9570=m
+CONFIG_VIDEO_TC358840=m
+CONFIG_VIDEO_LT6911UXC=m
+CONFIG_I2C_IOEXPANDER_SER_MAX9295=y
+CONFIG_I2C_IOEXPANDER_DESER_MAX9296=y
+CONFIG_NV_VIDEO_IMX390=y
+CONFIG_NV_DESER_MAX96712=m
+CONFIG_NV_VIDEO_AR0234=m
+CONFIG_NV_VIDEO_HAWK_OWL=m
+CONFIG_NV_VIRTUAL_I2C_MUX=m
+# CONFIG_CXD2880_SPI_DRV is not set
+CONFIG_MEDIA_TUNER_SIMPLE=y
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+CONFIG_MEDIA_TUNER_TDA8290=y
+# CONFIG_MEDIA_TUNER_TDA18272 is not set
+CONFIG_MEDIA_TUNER_MT20XX=y
+CONFIG_MEDIA_TUNER_XC2028=y
+CONFIG_MEDIA_TUNER_XC5000=y
+CONFIG_MEDIA_TUNER_XC4000=y
+CONFIG_MEDIA_TUNER_MC44S803=y
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_DVB_CXD2880 is not set
+# CONFIG_DVB_MN88443X is not set
+# CONFIG_DVB_LNBH29 is not set
+# CONFIG_DVB_CXD2099 is not set
+# CONFIG_VGA_ARB is not set
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_RCAR_DW_HDMI=m
+CONFIG_DRM_RCAR_LVDS=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_TEGRA_UDRM=m
+CONFIG_FB_MODE_PIXCLOCK_HZ=y
+CONFIG_FB_EFI=y
+CONFIG_FB_SIMPLE=y
+CONFIG_LCD_CLASS_DEVICE=m
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=y
+CONFIG_TEGRA_GRHOST=y
+CONFIG_TEGRA_GRHOST_NVCSI=y
+CONFIG_TEGRA_GR_VIRTUALIZATION=y
+CONFIG_TEGRA_DC=y
+CONFIG_TEGRA_DC_SCREEN_CAPTURE=y
+CONFIG_TEGRA_DSI=y
+CONFIG_MAXIM_GMSL_DP_SERIALIZER=y
+CONFIG_TEGRA_HDMI2_0=y
+CONFIG_TEGRA_HDMIHDCP=y
+CONFIG_TEGRA_DPHDCP=y
+CONFIG_TEGRA_CEC_SUPPORT=y
+CONFIG_TEGRA_GRHOST_SLVSEC=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+# CONFIG_LOGO_LINUX_CLUT224 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_HDA_INTEL=m
+CONFIG_SND_HDA_TEGRA=m
+CONFIG_SND_HDA_CODEC_HDMI=m
+CONFIG_SND_HDA_POWER_SAVE_DEFAULT=1
+CONFIG_SND_USB_AUDIO=y
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_TEGRA=m
+CONFIG_SND_SOC_TEGRA210_AHUB=m
+CONFIG_SND_SOC_TEGRA210_DMIC=m
+CONFIG_SND_SOC_TEGRA210_I2S=m
+CONFIG_SND_SOC_TEGRA186_DSPK=m
+CONFIG_SND_SOC_TEGRA210_ADMAIF=m
+CONFIG_SND_SOC_TEGRA186_ARAD=m
+CONFIG_SND_SOC_TEGRA186_ASRC=m
+CONFIG_SND_SOC_TEGRA210_AMX=m
+CONFIG_SND_SOC_TEGRA210_ADX=m
+CONFIG_SND_SOC_TEGRA210_MIXER=m
+CONFIG_SND_SOC_TEGRA210_SFC=m
+CONFIG_SND_SOC_TEGRA210_MVC=m
+CONFIG_SND_SOC_TEGRA210_AFC=m
+CONFIG_SND_SOC_TEGRA210_IQC=m
+CONFIG_SND_SOC_TEGRA210_OPE=m
+CONFIG_SND_SOC_TEGRA210_ADSP=m
+CONFIG_SND_SOC_TEGRA210_AUDIO=m
+CONFIG_SND_SOC_TEGRA_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5640=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_TEGRA210_ADSP_VIRT_ALT=m
+CONFIG_SND_SOC_TEGRA_VIRT_T210REF_PCM=m
+CONFIG_HIDRAW=y
+CONFIG_UHID=y
+CONFIG_HID_A4TECH=m
+CONFIG_HID_ACRUX=y
+CONFIG_HID_ACRUX_FF=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_APPLEIR=m
+CONFIG_HID_ASUS=m
+CONFIG_HID_AUREAL=m
+CONFIG_HID_BELKIN=m
+CONFIG_HID_BETOP_FF=m
+CONFIG_HID_CHERRY=m
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CORSAIR=m
+CONFIG_HID_PRODIKEYS=m
+CONFIG_HID_CMEDIA=m
+CONFIG_HID_CYPRESS=m
+CONFIG_HID_DRAGONRISE=y
+CONFIG_DRAGONRISE_FF=y
+CONFIG_HID_EMS_FF=m
+CONFIG_HID_ELECOM=m
+CONFIG_HID_ELO=m
+CONFIG_HID_EZKEY=m
+CONFIG_HID_GEMBIRD=m
+CONFIG_HID_GFRM=m
+CONFIG_HID_HOLTEK=y
+CONFIG_HID_GT683R=m
+CONFIG_HID_KEYTOUCH=y
+CONFIG_HID_KYE=y
+CONFIG_HID_UCLOGIC=y
+CONFIG_HID_WALTOP=y
+CONFIG_HID_GYRATION=y
+CONFIG_HID_ICADE=m
+CONFIG_HID_ITE=m
+CONFIG_HID_TWINHAN=y
+CONFIG_HID_KENSINGTON=m
+CONFIG_HID_LCPOWER=y
+CONFIG_HID_LENOVO=m
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_LOGITECH_DJ=m
+CONFIG_HID_MAGICMOUSE=y
+CONFIG_HID_MICROSOFT=m
+CONFIG_HID_MONTEREY=m
+CONFIG_HID_MULTITOUCH=y
+CONFIG_HID_NTI=m
+CONFIG_HID_NTRIG=y
+CONFIG_HID_ORTEK=y
+CONFIG_HID_PANTHERLORD=y
+CONFIG_PANTHERLORD_FF=y
+CONFIG_HID_PENMOUNT=m
+CONFIG_HID_PETALYNX=m
+CONFIG_HID_PICOLCD=m
+CONFIG_HID_PICOLCD_FB=y
+CONFIG_HID_PICOLCD_BACKLIGHT=y
+CONFIG_HID_PLANTRONICS=m
+CONFIG_HID_PRIMAX=m
+CONFIG_HID_RETRODE=m
+CONFIG_HID_ROCCAT=m
+CONFIG_HID_SAITEK=m
+CONFIG_HID_SAMSUNG=m
+CONFIG_HID_SONY=m
+CONFIG_HID_SPEEDLINK=m
+CONFIG_HID_STEELSERIES=m
+CONFIG_HID_SUNPLUS=m
+CONFIG_HID_RMI=m
+CONFIG_HID_GREENASIA=m
+CONFIG_GREENASIA_FF=y
+CONFIG_HID_SMARTJOYPLUS=m
+CONFIG_SMARTJOYPLUS_FF=y
+CONFIG_HID_TIVO=m
+CONFIG_HID_TOPSEED=m
+CONFIG_HID_THINGM=m
+CONFIG_HID_THRUSTMASTER=m
+CONFIG_HID_UDRAW_PS3=m
+CONFIG_HID_WACOM=m
+CONFIG_HID_WIIMOTE=m
+CONFIG_HID_XINMO=m
+CONFIG_HID_ZEROPLUS=m
+CONFIG_HID_ZYDACRON=m
+CONFIG_HID_SENSOR_HUB=m
+CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
+CONFIG_HID_ALPS=m
+CONFIG_USB_HIDDEV=y
+CONFIG_HID_SHIELD_REMOTE=m
+CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_TEGRA=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_PRINTER=m
+CONFIG_USB_WDM=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_STORAGE_REALTEK=m
+CONFIG_USB_STORAGE_DATAFAB=m
+CONFIG_USB_STORAGE_FREECOM=m
+CONFIG_USB_STORAGE_ISD200=m
+CONFIG_USB_STORAGE_USBAT=m
+CONFIG_USB_STORAGE_SDDR09=m
+CONFIG_USB_STORAGE_SDDR55=m
+CONFIG_USB_STORAGE_JUMPSHOT=m
+CONFIG_USB_STORAGE_ALAUDA=m
+CONFIG_USB_STORAGE_ONETOUCH=m
+CONFIG_USB_STORAGE_KARMA=m
+CONFIG_USB_STORAGE_CYPRESS_ATACB=m
+CONFIG_USB_STORAGE_ENE_UB6250=m
+CONFIG_USB_UAS=y
+CONFIG_USB_MDC800=m
+CONFIG_USB_CHIPIDEA=m
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_GARMIN=m
+CONFIG_USB_SERIAL_KEYSPAN=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_WWAN=y
+CONFIG_USB_SERIAL_QUALCOMM=y
+CONFIG_USB_SERIAL_SIERRAWIRELESS=y
+CONFIG_USB_SERIAL_OPTION=y
+CONFIG_USB_SERIAL_XSENS_MT=m
+CONFIG_USB_EMI62=m
+CONFIG_USB_EMI26=m
+CONFIG_USB_SEVSEG=m
+CONFIG_USB_LCD=m
+CONFIG_USB_CYPRESS_CY7C63=m
+CONFIG_USB_CYTHERM=m
+CONFIG_USB_IDMOUSE=m
+CONFIG_USB_APPLEDISPLAY=m
+CONFIG_USB_LD=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_YUREX=m
+CONFIG_USB_HSIC_USB4604=m
+CONFIG_USB_GADGET=y
+CONFIG_USB_TEGRA_XUDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_ACC=y
+CONFIG_TYPEC=m
+CONFIG_TYPEC_FUSB301=m
+CONFIG_TYPEC_UCSI=m
+CONFIG_UCSI_CCG=m
+CONFIG_TYPEC_STUSB160X=m
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_TEST=m
+CONFIG_MMC_ARMMMCI=y
+# CONFIG_MMC_STM32_SDMMC is not set
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_TEGRA=y
+CONFIG_MMC_SPI=m
+CONFIG_MMC_DW=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=m
+CONFIG_LEDS_PWM=m
+CONFIG_LEDS_BD2802=m
+CONFIG_LEDS_IS31FL319X=m
+CONFIG_INFINIBAND=m
+CONFIG_INFINIBAND_USER_MAD=m
+CONFIG_INFINIBAND_USER_ACCESS=m
+CONFIG_INFINIBAND_MTHCA=m
+CONFIG_MLX4_INFINIBAND=m
+CONFIG_MLX5_INFINIBAND=m
+CONFIG_INFINIBAND_IPOIB=m
+CONFIG_INFINIBAND_IPOIB_CM=y
+CONFIG_INFINIBAND_SRP=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_NVMEM is not set
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_RX8025=m
+CONFIG_DMADEVICES=y
+CONFIG_DMA_BCM2835=y
+CONFIG_DMA_SUN6I=m
+CONFIG_IMX_SDMA=m
+CONFIG_K3_DMA=y
+CONFIG_MV_XOR=y
+CONFIG_MV_XOR_V2=y
+CONFIG_OWL_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_TEGRA20_APB_DMA=y
+CONFIG_TEGRA210_ADMA=m
+CONFIG_TEGRA_GPC_DMA=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_VFIO=m
+CONFIG_VFIO_PCI=m
+CONFIG_VIRT_DRIVERS=y
+CONFIG_VIRTIO_PCI=m
+CONFIG_VIRTIO_BALLOON=m
+CONFIG_VIRTIO_MMIO=m
+CONFIG_PRISM2_USB=m
+CONFIG_RTL8192U=m
+CONFIG_RTLLIB=m
+CONFIG_RTL8192E=m
+CONFIG_R8712U=m
+CONFIG_R8188EU=m
+CONFIG_QLGE=m
+CONFIG_TEGRA_HTS_GTE=y
+CONFIG_DENVER_CPU=y
+CONFIG_TEGRA_AON=y
+CONFIG_TEGRA_BWMGR=y
+CONFIG_TEGRA_CAMERA_RTCPU=y
+CONFIG_TEGRA_CAMERA_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_FSICOM=y
+CONFIG_TEGRA_EPL=y
+CONFIG_TEGRA_DCE=y
+CONFIG_TEGRA_ISOMGR=y
+CONFIG_TEGRA_ISOMGR_SYSFS=y
+CONFIG_TEGRA_SPE=y
+CONFIG_TEGRA_SPE_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_CENTRAL_ACTMON=y
+CONFIG_TEGRA_BOOTLOADER_DEBUG=m
+CONFIG_TEGRA_CLOCKS_CONFIGURE=y
+CONFIG_TEGRA_USS_IO_PROXY=y
+CONFIG_TEGRA_SAFETY=y
+CONFIG_TEGRA_NVADSP=m
+CONFIG_TEGRA_NVADSP_ON_SMMU=y
+CONFIG_TEGRA_ADSP_FILEIO=y
+CONFIG_TEGRA_ADSP_LPTHREAD=y
+CONFIG_TEGRA_VIRT_AUDIO_IVC=y
+CONFIG_COMMON_CLK_FREQ_STATS_ACCOUNTING=y
+CONFIG_CLK_SRC_TEGRA18_TIMER=y
+CONFIG_ARM_MHU=m
+CONFIG_TEGRA_IOMMU_SMMU=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_DEBUG=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_SOUNDWIRE=m
+CONFIG_ARCH_TEGRA_210_SOC=y
+CONFIG_ARCH_TEGRA_186_SOC=y
+CONFIG_ARCH_TEGRA_194_SOC=y
+CONFIG_ARCH_TEGRA_234_SOC=y
+CONFIG_TEGRA_KFUSE=y
+CONFIG_TEGRA_FUSE_BURN=y
+CONFIG_TEGRA_210_DVFS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_USERSPACE=y
+CONFIG_DEVFREQ_GOV_POD_SCALING_V2=y
+CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
+CONFIG_EXTCON_GPIO=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_HID_SENSOR_ACCEL_3D=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_DS4424=m
+CONFIG_HID_SENSOR_GYRO_3D=m
+CONFIG_BMI088_IIO=m
+CONFIG_NTB=m
+CONFIG_NTB_SWITCHTEC=m
+CONFIG_NTB_PINGPONG=m
+CONFIG_NTB_TOOL=m
+CONFIG_NTB_PERF=m
+CONFIG_NTB_TRANSPORT=m
+CONFIG_PWM=y
+CONFIG_PWM_TEGRA=y
+CONFIG_PWM_TEGRA_PMC_BLINK=m
+CONFIG_PWM_TEGRA_TACHOMETER=y
+CONFIG_PWM_TEGRA_DFLL=y
+CONFIG_PHY_FSL_IMX8MQ_USB=y
+CONFIG_PHY_TEGRA_XUSB=y
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=y
+CONFIG_ARM_SPE_PMU=y
+CONFIG_DAX=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_TEGRA=y
+CONFIG_RTK_BTUSB=m
+CONFIG_NVPMODEL_EMC=y
+CONFIG_TEGRA_RDMA=m
+CONFIG_NVPPS=m
+CONFIG_TEGRA_HV_PM_CTL=y
+CONFIG_TEGRA_HV_MANAGER=y
+CONFIG_TEGRA_VIRTUALIZATION=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_QUOTA_NETLINK_INTERFACE=y
+CONFIG_QFMT_V2=m
+CONFIG_AUTOFS4_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_ISO9660_FS=y
+CONFIG_OVERLAY_FS=m
+# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XATTR=y
+CONFIG_SQUASHFS_LZ4=y
+CONFIG_SQUASHFS_LZO=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE_CONSOLE=y
+CONFIG_PSTORE_RAM=m
+CONFIG_NFS_FS=y
+CONFIG_NFS_V3_ACL=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
+CONFIG_NFSD=m
+CONFIG_NFSD_V3=y
+CONFIG_NFSD_V3_ACL=y
+CONFIG_CIFS=m
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_NLS_UTF8=m
+CONFIG_SECURITY_DMESG_RESTRICT=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_NETWORK=y
+CONFIG_HARDENED_USERCOPY=y
+CONFIG_FORTIFY_SOURCE=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_YAMA=y
+CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,bpf"
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=y
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_CTR=y
+CONFIG_CRYPTO_GHASH=y
+CONFIG_CRYPTO_ARC4=y
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ANSI_CPRNG=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=y
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_TEGRA_CRYPTO_DEV=y
+CONFIG_CRYPTO_DEV_TEGRA_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_ELLIPTIC_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_USE_HOST1X_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_VIRTUAL_SE_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_NVRNG=y
+CONFIG_CRYPTO_DEV_TEGRA_NVVSE=y
+CONFIG_CRYPTO_DEV_TEGRA_FDE=m
+# CONFIG_RAID6_PQ_BENCHMARK is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=64
+CONFIG_CMA_ALIGNMENT=9
+CONFIG_PRINTK_TIME=y
+CONFIG_DYNAMIC_DEBUG_CORE=y
+# CONFIG_SYMBOLIC_ERRNAME is not set
+CONFIG_DEBUG_INFO=y
+CONFIG_FRAME_WARN=4096
+# CONFIG_SECTION_MISMATCH_WARN_ONLY is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_MISC is not set
+CONFIG_PANIC_ON_OOPS=y
+CONFIG_SOFTLOCKUP_DETECTOR=y
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
+CONFIG_WQ_WATCHDOG=y
+CONFIG_SCHEDSTATS=y
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DYNAMIC_FTRACE is not set
+CONFIG_STACK_TRACER=y
+# CONFIG_UPROBE_EVENTS is not set
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
diff --git a/arch/arm64/configs/dsboard_ornx_defconfig b/arch/arm64/configs/dsboard_ornx_defconfig
new file mode 100644
index 000000000000..a2b5c560e228
--- /dev/null
+++ b/arch/arm64/configs/dsboard_ornx_defconfig
@@ -0,0 +1,1401 @@
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_WATCH_QUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_CGROUPS=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_SLAB_FREELIST_RANDOM=y
+CONFIG_SLAB_FREELIST_HARDENED=y
+CONFIG_SHUFFLE_PAGE_ALLOCATOR=y
+CONFIG_PROFILING=y
+CONFIG_ARCH_TEGRA=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_PARAVIRT=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+# CONFIG_RODATA_FULL_DEFAULT_ENABLED is not set
+CONFIG_ARM64_SW_TTBR0_PAN=y
+CONFIG_COMPAT=y
+CONFIG_ARMV8_DEPRECATED=y
+CONFIG_SWP_EMULATION=y
+CONFIG_CP15_BARRIER_EMULATION=y
+CONFIG_SETEND_EMULATION=y
+# CONFIG_ARM64_HW_AFDBM is not set
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_AUTOSLEEP=y
+CONFIG_PM_WAKELOCKS=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_CPUIDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_IDLE_TEGRA_AUTO=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_TEGRA186_CPUFREQ=y
+CONFIG_ARM_SCPI_PROTOCOL=m
+CONFIG_DMI_SYSFS=y
+# CONFIG_EFI_VARS_PSTORE is not set
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_EFI_TEST=m
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_KVM=y
+CONFIG_TEGRA_DTC_SUPPRESS_WARNINGS=y
+CONFIG_ARM64_CRYPTO=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=m
+CONFIG_CRYPTO_SHA2_ARM64_CE=m
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=m
+CONFIG_CRYPTO_AES_ARM64_NEON_BLK=m
+CONFIG_ARCH_TEGRA_23x_SOC=y
+CONFIG_ARCH_TEGRA_239_SOC=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_MODULE_SIG=y
+CONFIG_MODULE_SIG_SHA512=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_KSM=y
+CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_ZSMALLOC=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+CONFIG_XFRM_USER=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_SYN_COOKIES=y
+CONFIG_INET_ESP=m
+CONFIG_INET_DIAG=m
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_ROUTE_INFO=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_TUNNEL=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_ACCT=m
+CONFIG_NETFILTER_NETLINK_QUEUE=m
+CONFIG_NETFILTER_NETLINK_LOG=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_AMANDA=m
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_TRACE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_VLAN_8021Q=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=y
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=m
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_BPF_JIT=y
+CONFIG_CAN=m
+CONFIG_CAN_VCAN=m
+CONFIG_CAN_SLCAN=m
+CONFIG_CAN_C_CAN=m
+CONFIG_CAN_CC770=m
+CONFIG_CAN_CC770_ISA=m
+CONFIG_CAN_CC770_PLATFORM=m
+CONFIG_CAN_M_CAN=m
+CONFIG_CAN_SJA1000=m
+CONFIG_CAN_EMS_PCI=m
+CONFIG_CAN_KVASER_PCI=m
+CONFIG_CAN_PLX_PCI=m
+CONFIG_CAN_SJA1000_ISA=m
+CONFIG_CAN_SJA1000_PLATFORM=m
+CONFIG_CAN_SOFTING=m
+CONFIG_CAN_MCP251X=m
+CONFIG_CAN_8DEV_USB=m
+CONFIG_CAN_EMS_USB=m
+CONFIG_CAN_ESD_USB2=m
+CONFIG_CAN_GS_USB=m
+CONFIG_CAN_KVASER_USB=m
+CONFIG_CAN_PEAK_USB=m
+CONFIG_MTTCAN=m
+CONFIG_TEGRA_HV_SECCAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_HIDP=y
+# CONFIG_BT_LE is not set
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_INTEL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIBCM203X=m
+CONFIG_BT_HCIBPA10X=m
+CONFIG_BT_HCIBFUSB=m
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_ATH3K=m
+CONFIG_AF_RXRPC=m
+CONFIG_AF_KCM=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCIE_ECRC=y
+CONFIG_PCIEASPM_POWER_SUPERSAVE=y
+CONFIG_PCI_STUB=m
+CONFIG_PCI_IOV=y
+CONFIG_PCIE_BUS_SAFE=y
+CONFIG_PCI_TEGRA=y
+CONFIG_PCIE_TEGRA194_EP=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCIE_TEGRA_VF=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_PCIE_EPF_NV_TEST=y
+CONFIG_PCIE_EPF_TEGRA_VNET=y
+CONFIG_PCI_SERIAL_CH384=m
+CONFIG_UEVENT_HELPER=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_SIMPLE_PM_BUS=y
+CONFIG_TEGRA_ACONNECT=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_QSPI_FLASH=m
+CONFIG_MTD_TEGRA_VIRT=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_SPI_NOR=m
+CONFIG_MTD_UBI=m
+# CONFIG_PNP_DEBUG_MESSAGES is not set
+CONFIG_ZRAM=m
+CONFIG_BLK_DEV_LOOP=m
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_BLK_DEV_RAM_SIZE=8192
+CONFIG_VIRTIO_BLK=y
+CONFIG_TEGRA_HV_BLKDEV=y
+CONFIG_TEGRA_HV_BLKDEV_OOPS=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_NVME_RDMA=m
+CONFIG_NVME_FC=m
+CONFIG_TIFM_CORE=m
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=m
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_CB710_CORE=m
+CONFIG_MODS=m
+CONFIG_SENSORS_F75308=m
+CONFIG_SENSORS_NCT1008=m
+CONFIG_SENSORS_PEX9749=y
+CONFIG_FAN_THERM_EST=y
+CONFIG_EQOS_APE_HWDEP=m
+CONFIG_TEGRA_ACSL=m
+CONFIG_TEGRA_PCIE_EP_MEM=y
+CONFIG_NVS_LIGHT=m
+CONFIG_NVS_PROXIMITY=y
+CONFIG_NVS_GTE=m
+CONFIG_TEGRA_PROFILER=y
+CONFIG_NVSCIC2C_PCIE=m
+CONFIG_NVSCIIPC=y
+CONFIG_BLUEDROID_PM=m
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=m
+CONFIG_SCSI_HISI_SAS_PCI=m
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_SCSI_UFSHCD_TEGRA=y
+CONFIG_ATA=m
+# CONFIG_ATA_ACPI is not set
+CONFIG_SATA_AHCI=m
+CONFIG_SATA_AHCI_PLATFORM=m
+CONFIG_MD=y
+CONFIG_BLK_DEV_DM=y
+CONFIG_DM_CRYPT=y
+CONFIG_DM_UEVENT=y
+CONFIG_DM_VERITY=y
+CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG=y
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=y
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_TYPHOON=m
+CONFIG_ET131X=m
+CONFIG_SLICOSS=m
+CONFIG_ACENIC=m
+CONFIG_ALTERA_TSE=m
+CONFIG_AQTION=m
+CONFIG_ATL2=m
+CONFIG_ATL1=m
+CONFIG_ATL1E=m
+CONFIG_ATL1C=m
+CONFIG_ALX=m
+# CONFIG_NET_VENDOR_AURORA is not set
+CONFIG_B44=m
+CONFIG_CNIC=m
+CONFIG_TIGON3=y
+CONFIG_BNX2X=m
+CONFIG_BNXT=m
+CONFIG_BNA=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=m
+CONFIG_THUNDER_NIC_VF=m
+# CONFIG_CAVIUM_PTP is not set
+CONFIG_LIQUIDIO=m
+CONFIG_LIQUIDIO_VF=m
+CONFIG_CHELSIO_T1=m
+CONFIG_CHELSIO_T1_1G=y
+CONFIG_CHELSIO_T3=m
+CONFIG_CHELSIO_T4=m
+CONFIG_CHELSIO_T4VF=m
+CONFIG_ENIC=m
+CONFIG_DL2K=m
+CONFIG_BE2NET=m
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+# CONFIG_HNS3_HCLGE is not set
+CONFIG_HNS3_ENET=y
+CONFIG_HINIC=m
+CONFIG_E100=m
+CONFIG_E1000=m
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=m
+CONFIG_IXGB=m
+CONFIG_IXGBE=m
+# CONFIG_IXGBE_HWMON is not set
+CONFIG_IXGBEVF=m
+CONFIG_I40E=m
+CONFIG_I40EVF=m
+CONFIG_ICE=m
+CONFIG_FM10K=m
+CONFIG_IGC=m
+CONFIG_JME=m
+CONFIG_SKGE=m
+CONFIG_SKY2=m
+CONFIG_SKY2_DEBUG=y
+CONFIG_OAK=m
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MLX5_CORE_IPOIB=y
+CONFIG_MLX5_CORE_THERMAL=y
+CONFIG_MLXSW_CORE=y
+CONFIG_MLX_MFT=m
+CONFIG_LAN743X=y
+CONFIG_NATSEMI=m
+CONFIG_NS83820=m
+CONFIG_S2IO=m
+CONFIG_VXGE=m
+CONFIG_NFP=m
+CONFIG_NFP_DEBUG=y
+CONFIG_NI_XGE_MANAGEMENT_ENET=m
+CONFIG_NE2K_PCI=m
+CONFIG_FORCEDETH=y
+CONFIG_PCIE_TEGRA_VNET=y
+CONFIG_HAMACHI=m
+CONFIG_YELLOWFIN=m
+CONFIG_IONIC=m
+CONFIG_QLA3XXX=m
+CONFIG_QLCNIC=m
+CONFIG_NETXEN_NIC=m
+CONFIG_QCA7000_SPI=m
+CONFIG_QCOM_EMAC=m
+CONFIG_8139CP=m
+CONFIG_8139TOO=m
+CONFIG_R8168=m
+CONFIG_SXGBE_ETH=m
+CONFIG_SFC=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=m
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NVETHERNET=y
+CONFIG_NVETHERNET_SELFTESTS=y
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=y
+CONFIG_MARVELL_PHY=y
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_USB_CATC=m
+CONFIG_USB_KAWETH=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_CDC_MBIM=y
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_ALI_M5632=y
+CONFIG_USB_AN2720=y
+CONFIG_USB_KC2190=y
+CONFIG_USB_NET_CX82310_ETH=m
+CONFIG_USB_NET_QMI_WWAN=y
+CONFIG_USB_HSO=y
+CONFIG_USB_SIERRA_NET=y
+CONFIG_USB_NET_AQC111=y
+CONFIG_ATH9K=m
+CONFIG_ATH9K_DEBUGFS=y
+CONFIG_ATH9K_STATION_STATISTICS=y
+CONFIG_ATH9K_WOW=y
+CONFIG_ATH9K_HTC=m
+CONFIG_ATH9K_HTC_DEBUGFS=y
+CONFIG_CARL9170=m
+CONFIG_CARL9170_DEBUGFS=y
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_AR5523=m
+CONFIG_WIL6210=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_AHB=y
+CONFIG_ATH10K_SDIO=m
+CONFIG_ATH10K_USB=m
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_WCN36XX=m
+CONFIG_WCN36XX_DEBUGFS=y
+CONFIG_ATMEL=m
+CONFIG_AT76C50X_USB=m
+CONFIG_B43=m
+CONFIG_B43_SDIO=y
+CONFIG_B43LEGACY=m
+CONFIG_BRCMFMAC=m
+# CONFIG_BRCMFMAC_SDIO is not set
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IPW2100=m
+CONFIG_IPW2200=m
+CONFIG_IWL3945=m
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_IWLWIFI_BCAST_FILTERING=y
+CONFIG_IWLWIFI_DEBUG=y
+CONFIG_IWLWIFI_DEBUGFS=y
+CONFIG_HERMES=m
+CONFIG_HERMES_PRISM=y
+CONFIG_PLX_HERMES=m
+CONFIG_TMD_HERMES=m
+CONFIG_NORTEL_HERMES=m
+CONFIG_ORINOCO_USB=m
+CONFIG_P54_COMMON=m
+CONFIG_P54_USB=m
+CONFIG_P54_PCI=m
+CONFIG_P54_SPI=m
+CONFIG_LIBERTAS=m
+CONFIG_LIBERTAS_THINFIRM=m
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_MT7601U=m
+CONFIG_MT76x0U=m
+CONFIG_MT76x0E=m
+CONFIG_MT76x2E=m
+CONFIG_MT76x2U=m
+CONFIG_MT7603E=m
+CONFIG_MT7615E=m
+CONFIG_MT7663U=m
+CONFIG_MT7915E=m
+# CONFIG_WLAN_VENDOR_MICROCHIP is not set
+CONFIG_RT2X00=m
+CONFIG_RT2800PCI=m
+CONFIG_RT2500USB=m
+CONFIG_RT73USB=m
+CONFIG_RT2800USB=m
+CONFIG_RT2800USB_RT3573=y
+CONFIG_RT2800USB_RT53XX=y
+CONFIG_RT2800USB_RT55XX=y
+CONFIG_RT2800USB_UNKNOWN=y
+CONFIG_RT2X00_LIB_DEBUGFS=y
+CONFIG_RTL8187=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_RTL8XXXU=m
+CONFIG_RTL8XXXU_UNTESTED=y
+CONFIG_RSI_91X=m
+# CONFIG_RSI_COEX is not set
+CONFIG_CW1200=m
+CONFIG_CW1200_WLAN_SDIO=m
+CONFIG_WL1251=m
+CONFIG_WL1251_SDIO=m
+CONFIG_WL12XX=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_USB_ZD1201=m
+CONFIG_ZD1211RW=m
+CONFIG_BCMDHD=m
+CONFIG_BCM4354=y
+CONFIG_BCMDHD_HW_OOB=y
+CONFIG_DHD_USE_SCHED_SCAN=y
+CONFIG_BCMDHD_DISABLE_MCC=y
+CONFIG_RTL8822CE=m
+CONFIG_TEGRA_HV_NET=y
+CONFIG_INPUT_LEDS=m
+CONFIG_INPUT_POLLDEV=m
+CONFIG_INPUT_MOUSEDEV=y
+CONFIG_INPUT_JOYDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADP5588=m
+CONFIG_KEYBOARD_ADP5589=m
+CONFIG_KEYBOARD_ATKBD=m
+CONFIG_KEYBOARD_QT1070=m
+CONFIG_KEYBOARD_QT2160=m
+CONFIG_KEYBOARD_LKKBD=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_GPIO_POLLED=m
+CONFIG_KEYBOARD_TCA6416=m
+CONFIG_KEYBOARD_TCA8418=m
+CONFIG_KEYBOARD_MATRIX=m
+CONFIG_KEYBOARD_LM8323=m
+CONFIG_KEYBOARD_LM8333=m
+CONFIG_KEYBOARD_MAX7359=m
+CONFIG_KEYBOARD_MCS=m
+CONFIG_KEYBOARD_MPR121=m
+CONFIG_KEYBOARD_NEWTON=m
+CONFIG_KEYBOARD_TEGRA=m
+CONFIG_KEYBOARD_OPENCORES=m
+CONFIG_KEYBOARD_SAMSUNG=m
+CONFIG_KEYBOARD_STOWAWAY=m
+CONFIG_KEYBOARD_OMAP4=m
+CONFIG_KEYBOARD_XTKBD=m
+CONFIG_KEYBOARD_CAP11XX=m
+CONFIG_KEYBOARD_BCM=m
+CONFIG_MOUSE_PS2=m
+CONFIG_MOUSE_SERIAL=m
+CONFIG_MOUSE_APPLETOUCH=m
+CONFIG_MOUSE_BCM5974=m
+CONFIG_MOUSE_CYAPA=m
+CONFIG_MOUSE_VSXXXAA=m
+CONFIG_MOUSE_GPIO=m
+CONFIG_MOUSE_SYNAPTICS_I2C=m
+CONFIG_MOUSE_SYNAPTICS_USB=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_XPAD=y
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_SERIO_SERPORT=m
+CONFIG_SERIO_AMBAKMI=m
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=m
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_TEGRA=y
+CONFIG_SERIAL_TEGRA_TCU=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_TEGRA_COMBINED_UART_EARLY=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_TCG_TPM=y
+CONFIG_TCG_FTPM_TEE=m
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_ALI1535=m
+CONFIG_I2C_ALI1563=m
+CONFIG_I2C_ALI15X3=m
+CONFIG_I2C_AMD756=m
+CONFIG_I2C_AMD8111=m
+CONFIG_I2C_I801=m
+CONFIG_I2C_ISCH=m
+CONFIG_I2C_PIIX4=m
+CONFIG_I2C_NFORCE2=m
+CONFIG_I2C_SIS630=m
+CONFIG_I2C_VIAPRO=m
+CONFIG_I2C_CADENCE=m
+CONFIG_I2C_CBUS_GPIO=m
+CONFIG_I2C_DESIGNWARE_PLATFORM=m
+CONFIG_I2C_DESIGNWARE_PCI=m
+CONFIG_I2C_EMEV2=m
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_NOMADIK=m
+CONFIG_I2C_OCORES=m
+CONFIG_I2C_PCA_PLATFORM=m
+CONFIG_I2C_RK3X=m
+CONFIG_I2C_SIMTEC=m
+CONFIG_I2C_TEGRA=y
+CONFIG_I2C_DIOLAN_U2C=m
+CONFIG_I2C_NVVRS11=m
+CONFIG_I2C_TEGRA_CAMRTC=y
+CONFIG_I2C_TEGRA_SLAVE=m
+CONFIG_I2C_TEGRA194_SLAVE=m
+CONFIG_I2C_STUB=m
+CONFIG_I2C_SLAVE_EEPROM=m
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE=m
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_PXA2XX=m
+CONFIG_SPI_SC18IS602=m
+CONFIG_SPI_TEGRA114=m
+CONFIG_SPI_TEGRA124_SLAVE=y
+CONFIG_SPI_TEGRA194_SLAVE=y
+CONFIG_QSPI_TEGRA23x=y
+CONFIG_QSPI_TEGRA210=m
+CONFIG_SPI_XCOMM=m
+CONFIG_SPI_ZYNQMP_GQSPI=m
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_TLE62X0=m
+CONFIG_SPMI=m
+CONFIG_PPS_DEBUG=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_TEGRA186_DPAUX=y
+CONFIG_PINCTRL_TEGRA234_DPAUX=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_TMPM32X_I2C=y
+CONFIG_POWER_RESET_MAX77620=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
+CONFIG_GPIO_TACHOMETER=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_MAX77620_THERMAL=m
+CONFIG_TEGRA_SOCTHERM=y
+CONFIG_TEGRA_BPMP_THERMAL=m
+CONFIG_TEGRA_AOTAG=y
+CONFIG_TEGRA_TJ_THERMAL=y
+CONFIG_TEGRA_CORE_CAPS=y
+CONFIG_TEGRA_DFLL_CAPS=y
+CONFIG_THERMAL_GOV_PID=y
+CONFIG_USERSPACE_THERM_ALERT=m
+CONFIG_TEGRA23X_OC_EVENT=y
+CONFIG_TEGRA19X_OC_EVENT=y
+CONFIG_WATCHDOG=y
+CONFIG_WATCHDOG_NOWAYOUT=y
+CONFIG_MAX77620_WATCHDOG=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_TEGRA21X_WATCHDOG=y
+CONFIG_TEGRA18X_WATCHDOG=y
+CONFIG_TEGRA_HV_WATCHDOG=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_RK808=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_NVVRS_PSEQ=y
+CONFIG_NVVRS_PSEQ_RTC=y
+CONFIG_REGULATOR=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_TPS65132=y
+CONFIG_REGULATOR_PMIC_OTP=y
+CONFIG_REGULATOR_NCP81599=y
+CONFIG_RC_CORE=y
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_TEST_SUPPORT=y
+CONFIG_VIDEO_V4L2_SUBDEV_API=y
+# CONFIG_DVB_DYNAMIC_MINORS is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_USB_M5602=m
+CONFIG_USB_STV06XX=m
+CONFIG_USB_GL860=m
+CONFIG_USB_GSPCA_BENQ=m
+CONFIG_USB_GSPCA_CONEX=m
+CONFIG_USB_GSPCA_CPIA1=m
+CONFIG_USB_GSPCA_DTCS033=m
+CONFIG_USB_GSPCA_ETOMS=m
+CONFIG_USB_GSPCA_FINEPIX=m
+CONFIG_USB_GSPCA_JEILINJ=m
+CONFIG_USB_GSPCA_JL2005BCD=m
+CONFIG_USB_GSPCA_KINECT=m
+CONFIG_USB_GSPCA_KONICA=m
+CONFIG_USB_GSPCA_MARS=m
+CONFIG_USB_GSPCA_MR97310A=m
+CONFIG_USB_GSPCA_NW80X=m
+CONFIG_USB_GSPCA_OV519=m
+CONFIG_USB_GSPCA_OV534=m
+CONFIG_USB_GSPCA_OV534_9=m
+CONFIG_USB_GSPCA_PAC207=m
+CONFIG_USB_GSPCA_PAC7302=m
+CONFIG_USB_GSPCA_PAC7311=m
+CONFIG_USB_GSPCA_SE401=m
+CONFIG_USB_GSPCA_SN9C2028=m
+CONFIG_USB_GSPCA_SN9C20X=m
+CONFIG_USB_GSPCA_SONIXB=m
+CONFIG_USB_GSPCA_SONIXJ=m
+CONFIG_USB_GSPCA_SPCA500=m
+CONFIG_USB_GSPCA_SPCA501=m
+CONFIG_USB_GSPCA_SPCA505=m
+CONFIG_USB_GSPCA_SPCA506=m
+CONFIG_USB_GSPCA_SPCA508=m
+CONFIG_USB_GSPCA_SPCA561=m
+CONFIG_USB_GSPCA_SPCA1528=m
+CONFIG_USB_GSPCA_SQ905=m
+CONFIG_USB_GSPCA_SQ905C=m
+CONFIG_USB_GSPCA_SQ930X=m
+CONFIG_USB_GSPCA_STK014=m
+CONFIG_USB_GSPCA_STK1135=m
+CONFIG_USB_GSPCA_STV0680=m
+CONFIG_USB_GSPCA_SUNPLUS=m
+CONFIG_USB_GSPCA_T613=m
+CONFIG_USB_GSPCA_TOPRO=m
+CONFIG_USB_GSPCA_TOUPTEK=m
+CONFIG_USB_GSPCA_TV8532=m
+CONFIG_USB_GSPCA_VC032X=m
+CONFIG_USB_GSPCA_VICAM=m
+CONFIG_USB_GSPCA_XIRLINK_CIT=m
+CONFIG_USB_GSPCA_ZC3XX=m
+CONFIG_USB_PWC=m
+CONFIG_VIDEO_CPIA2=m
+CONFIG_USB_ZR364XX=m
+CONFIG_USB_STKWEBCAM=m
+CONFIG_USB_S2255=m
+CONFIG_VIDEO_USBTV=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_VIDEO_CAMERA=y
+CONFIG_VIDEO_ISC=m
+CONFIG_VIDEO_CDI=m
+CONFIG_V4L_TEST_DRIVERS=y
+CONFIG_VIDEO_ECAM=m
+CONFIG_NV_VIDEO_IMX185=m
+CONFIG_NV_VIDEO_IMX219=m
+CONFIG_NV_VIDEO_IMX477=m
+CONFIG_NV_VIDEO_IMX268=m
+CONFIG_NV_VIDEO_IMX274=m
+CONFIG_NV_VIDEO_IMX318=m
+CONFIG_NV_VIDEO_LC898212=m
+CONFIG_NV_VIDEO_OV5693=m
+CONFIG_NV_VIDEO_OV9281=m
+CONFIG_NV_VIDEO_OV10823=m
+CONFIG_NV_VIDEO_OV23850=m
+CONFIG_I2C_IOEXPANDER_PCA9570=m
+CONFIG_VIDEO_TC358840=m
+CONFIG_VIDEO_LT6911UXC=m
+CONFIG_I2C_IOEXPANDER_SER_MAX9295=y
+CONFIG_I2C_IOEXPANDER_DESER_MAX9296=y
+CONFIG_NV_VIDEO_IMX390=y
+CONFIG_NV_DESER_MAX96712=m
+CONFIG_NV_VIDEO_AR0234=m
+CONFIG_NV_VIDEO_HAWK_OWL=m
+CONFIG_NV_VIRTUAL_I2C_MUX=m
+# CONFIG_CXD2880_SPI_DRV is not set
+CONFIG_MEDIA_TUNER_SIMPLE=y
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+CONFIG_MEDIA_TUNER_TDA8290=y
+# CONFIG_MEDIA_TUNER_TDA18272 is not set
+CONFIG_MEDIA_TUNER_MT20XX=y
+CONFIG_MEDIA_TUNER_XC2028=y
+CONFIG_MEDIA_TUNER_XC5000=y
+CONFIG_MEDIA_TUNER_XC4000=y
+CONFIG_MEDIA_TUNER_MC44S803=y
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_DVB_CXD2880 is not set
+# CONFIG_DVB_MN88443X is not set
+# CONFIG_DVB_LNBH29 is not set
+# CONFIG_DVB_CXD2099 is not set
+# CONFIG_VGA_ARB is not set
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_RCAR_DW_HDMI=m
+CONFIG_DRM_RCAR_LVDS=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_TEGRA_UDRM=m
+CONFIG_FB_MODE_PIXCLOCK_HZ=y
+CONFIG_FB_EFI=y
+CONFIG_FB_SIMPLE=y
+CONFIG_LCD_CLASS_DEVICE=m
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=y
+CONFIG_TEGRA_GRHOST=y
+CONFIG_TEGRA_GRHOST_NVCSI=y
+CONFIG_TEGRA_GR_VIRTUALIZATION=y
+CONFIG_TEGRA_DC=y
+CONFIG_TEGRA_DC_SCREEN_CAPTURE=y
+CONFIG_TEGRA_DSI=y
+CONFIG_MAXIM_GMSL_DP_SERIALIZER=y
+CONFIG_TEGRA_HDMI2_0=y
+CONFIG_TEGRA_HDMIHDCP=y
+CONFIG_TEGRA_DPHDCP=y
+CONFIG_TEGRA_CEC_SUPPORT=y
+CONFIG_TEGRA_GRHOST_SLVSEC=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+# CONFIG_LOGO_LINUX_CLUT224 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_HDA_INTEL=m
+CONFIG_SND_HDA_TEGRA=m
+CONFIG_SND_HDA_CODEC_HDMI=m
+CONFIG_SND_HDA_POWER_SAVE_DEFAULT=1
+CONFIG_SND_USB_AUDIO=y
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_TEGRA=m
+CONFIG_SND_SOC_TEGRA210_AHUB=m
+CONFIG_SND_SOC_TEGRA210_DMIC=m
+CONFIG_SND_SOC_TEGRA210_I2S=m
+CONFIG_SND_SOC_TEGRA186_DSPK=m
+CONFIG_SND_SOC_TEGRA210_ADMAIF=m
+CONFIG_SND_SOC_TEGRA186_ARAD=m
+CONFIG_SND_SOC_TEGRA186_ASRC=m
+CONFIG_SND_SOC_TEGRA210_AMX=m
+CONFIG_SND_SOC_TEGRA210_ADX=m
+CONFIG_SND_SOC_TEGRA210_MIXER=m
+CONFIG_SND_SOC_TEGRA210_SFC=m
+CONFIG_SND_SOC_TEGRA210_MVC=m
+CONFIG_SND_SOC_TEGRA210_AFC=m
+CONFIG_SND_SOC_TEGRA210_IQC=m
+CONFIG_SND_SOC_TEGRA210_OPE=m
+CONFIG_SND_SOC_TEGRA210_ADSP=m
+CONFIG_SND_SOC_TEGRA210_AUDIO=m
+CONFIG_SND_SOC_TEGRA_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5640=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_TEGRA210_ADSP_VIRT_ALT=m
+CONFIG_SND_SOC_TEGRA_VIRT_T210REF_PCM=m
+CONFIG_HIDRAW=y
+CONFIG_UHID=y
+CONFIG_HID_A4TECH=m
+CONFIG_HID_ACRUX=y
+CONFIG_HID_ACRUX_FF=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_APPLEIR=m
+CONFIG_HID_ASUS=m
+CONFIG_HID_AUREAL=m
+CONFIG_HID_BELKIN=m
+CONFIG_HID_BETOP_FF=m
+CONFIG_HID_CHERRY=m
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CORSAIR=m
+CONFIG_HID_PRODIKEYS=m
+CONFIG_HID_CMEDIA=m
+CONFIG_HID_CYPRESS=m
+CONFIG_HID_DRAGONRISE=y
+CONFIG_DRAGONRISE_FF=y
+CONFIG_HID_EMS_FF=m
+CONFIG_HID_ELECOM=m
+CONFIG_HID_ELO=m
+CONFIG_HID_EZKEY=m
+CONFIG_HID_GEMBIRD=m
+CONFIG_HID_GFRM=m
+CONFIG_HID_HOLTEK=y
+CONFIG_HID_GT683R=m
+CONFIG_HID_KEYTOUCH=y
+CONFIG_HID_KYE=y
+CONFIG_HID_UCLOGIC=y
+CONFIG_HID_WALTOP=y
+CONFIG_HID_GYRATION=y
+CONFIG_HID_ICADE=m
+CONFIG_HID_ITE=m
+CONFIG_HID_TWINHAN=y
+CONFIG_HID_KENSINGTON=m
+CONFIG_HID_LCPOWER=y
+CONFIG_HID_LENOVO=m
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_LOGITECH_DJ=m
+CONFIG_HID_MAGICMOUSE=y
+CONFIG_HID_MICROSOFT=m
+CONFIG_HID_MONTEREY=m
+CONFIG_HID_MULTITOUCH=y
+CONFIG_HID_NTI=m
+CONFIG_HID_NTRIG=y
+CONFIG_HID_ORTEK=y
+CONFIG_HID_PANTHERLORD=y
+CONFIG_PANTHERLORD_FF=y
+CONFIG_HID_PENMOUNT=m
+CONFIG_HID_PETALYNX=m
+CONFIG_HID_PICOLCD=m
+CONFIG_HID_PICOLCD_FB=y
+CONFIG_HID_PICOLCD_BACKLIGHT=y
+CONFIG_HID_PLANTRONICS=m
+CONFIG_HID_PRIMAX=m
+CONFIG_HID_RETRODE=m
+CONFIG_HID_ROCCAT=m
+CONFIG_HID_SAITEK=m
+CONFIG_HID_SAMSUNG=m
+CONFIG_HID_SONY=m
+CONFIG_HID_SPEEDLINK=m
+CONFIG_HID_STEELSERIES=m
+CONFIG_HID_SUNPLUS=m
+CONFIG_HID_RMI=m
+CONFIG_HID_GREENASIA=m
+CONFIG_GREENASIA_FF=y
+CONFIG_HID_SMARTJOYPLUS=m
+CONFIG_SMARTJOYPLUS_FF=y
+CONFIG_HID_TIVO=m
+CONFIG_HID_TOPSEED=m
+CONFIG_HID_THINGM=m
+CONFIG_HID_THRUSTMASTER=m
+CONFIG_HID_UDRAW_PS3=m
+CONFIG_HID_WACOM=m
+CONFIG_HID_WIIMOTE=m
+CONFIG_HID_XINMO=m
+CONFIG_HID_ZEROPLUS=m
+CONFIG_HID_ZYDACRON=m
+CONFIG_HID_SENSOR_HUB=m
+CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
+CONFIG_HID_ALPS=m
+CONFIG_USB_HIDDEV=y
+CONFIG_HID_SHIELD_REMOTE=m
+CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_TEGRA=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_PRINTER=m
+CONFIG_USB_WDM=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_STORAGE_REALTEK=m
+CONFIG_USB_STORAGE_DATAFAB=m
+CONFIG_USB_STORAGE_FREECOM=m
+CONFIG_USB_STORAGE_ISD200=m
+CONFIG_USB_STORAGE_USBAT=m
+CONFIG_USB_STORAGE_SDDR09=m
+CONFIG_USB_STORAGE_SDDR55=m
+CONFIG_USB_STORAGE_JUMPSHOT=m
+CONFIG_USB_STORAGE_ALAUDA=m
+CONFIG_USB_STORAGE_ONETOUCH=m
+CONFIG_USB_STORAGE_KARMA=m
+CONFIG_USB_STORAGE_CYPRESS_ATACB=m
+CONFIG_USB_STORAGE_ENE_UB6250=m
+CONFIG_USB_UAS=y
+CONFIG_USB_MDC800=m
+CONFIG_USB_CHIPIDEA=m
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_GARMIN=m
+CONFIG_USB_SERIAL_KEYSPAN=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_WWAN=y
+CONFIG_USB_SERIAL_QUALCOMM=y
+CONFIG_USB_SERIAL_SIERRAWIRELESS=y
+CONFIG_USB_SERIAL_OPTION=y
+CONFIG_USB_SERIAL_XSENS_MT=m
+CONFIG_USB_EMI62=m
+CONFIG_USB_EMI26=m
+CONFIG_USB_SEVSEG=m
+CONFIG_USB_LCD=m
+CONFIG_USB_CYPRESS_CY7C63=m
+CONFIG_USB_CYTHERM=m
+CONFIG_USB_IDMOUSE=m
+CONFIG_USB_APPLEDISPLAY=m
+CONFIG_USB_LD=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_YUREX=m
+CONFIG_USB_HSIC_USB4604=m
+CONFIG_USB_GADGET=y
+CONFIG_USB_TEGRA_XUDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_ACC=y
+CONFIG_TYPEC=m
+CONFIG_TYPEC_FUSB301=m
+CONFIG_TYPEC_UCSI=m
+CONFIG_UCSI_CCG=m
+CONFIG_TYPEC_STUSB160X=m
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_TEST=m
+CONFIG_MMC_ARMMMCI=y
+# CONFIG_MMC_STM32_SDMMC is not set
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_TEGRA=y
+CONFIG_MMC_SPI=m
+CONFIG_MMC_DW=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=m
+CONFIG_LEDS_PWM=m
+CONFIG_LEDS_BD2802=m
+CONFIG_LEDS_IS31FL319X=m
+CONFIG_INFINIBAND=m
+CONFIG_INFINIBAND_USER_MAD=m
+CONFIG_INFINIBAND_USER_ACCESS=m
+CONFIG_INFINIBAND_MTHCA=m
+CONFIG_MLX4_INFINIBAND=m
+CONFIG_MLX5_INFINIBAND=m
+CONFIG_INFINIBAND_IPOIB=m
+CONFIG_INFINIBAND_IPOIB_CM=y
+CONFIG_INFINIBAND_SRP=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_NVMEM is not set
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_RX8025=m
+CONFIG_DMADEVICES=y
+CONFIG_DMA_BCM2835=y
+CONFIG_DMA_SUN6I=m
+CONFIG_IMX_SDMA=m
+CONFIG_K3_DMA=y
+CONFIG_MV_XOR=y
+CONFIG_MV_XOR_V2=y
+CONFIG_OWL_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_TEGRA20_APB_DMA=y
+CONFIG_TEGRA210_ADMA=m
+CONFIG_TEGRA_GPC_DMA=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_VFIO=m
+CONFIG_VFIO_PCI=m
+CONFIG_VIRT_DRIVERS=y
+CONFIG_VIRTIO_PCI=m
+CONFIG_VIRTIO_BALLOON=m
+CONFIG_VIRTIO_MMIO=m
+CONFIG_PRISM2_USB=m
+CONFIG_RTL8192U=m
+CONFIG_RTLLIB=m
+CONFIG_RTL8192E=m
+CONFIG_R8712U=m
+CONFIG_R8188EU=m
+CONFIG_QLGE=m
+CONFIG_TEGRA_HTS_GTE=y
+CONFIG_DENVER_CPU=y
+CONFIG_TEGRA_AON=y
+CONFIG_TEGRA_BWMGR=y
+CONFIG_TEGRA_CAMERA_RTCPU=y
+CONFIG_TEGRA_CAMERA_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_FSICOM=y
+CONFIG_TEGRA_EPL=y
+CONFIG_TEGRA_DCE=y
+CONFIG_TEGRA_ISOMGR=y
+CONFIG_TEGRA_ISOMGR_SYSFS=y
+CONFIG_TEGRA_SPE=y
+CONFIG_TEGRA_SPE_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_CENTRAL_ACTMON=y
+CONFIG_TEGRA_BOOTLOADER_DEBUG=m
+CONFIG_TEGRA_CLOCKS_CONFIGURE=y
+CONFIG_TEGRA_USS_IO_PROXY=y
+CONFIG_TEGRA_SAFETY=y
+CONFIG_TEGRA_NVADSP=m
+CONFIG_TEGRA_NVADSP_ON_SMMU=y
+CONFIG_TEGRA_ADSP_FILEIO=y
+CONFIG_TEGRA_ADSP_LPTHREAD=y
+CONFIG_TEGRA_VIRT_AUDIO_IVC=y
+CONFIG_COMMON_CLK_FREQ_STATS_ACCOUNTING=y
+CONFIG_CLK_SRC_TEGRA18_TIMER=y
+CONFIG_ARM_MHU=m
+CONFIG_TEGRA_IOMMU_SMMU=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_DEBUG=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_SOUNDWIRE=m
+CONFIG_ARCH_TEGRA_210_SOC=y
+CONFIG_ARCH_TEGRA_186_SOC=y
+CONFIG_ARCH_TEGRA_194_SOC=y
+CONFIG_ARCH_TEGRA_234_SOC=y
+CONFIG_TEGRA_KFUSE=y
+CONFIG_TEGRA_FUSE_BURN=y
+CONFIG_TEGRA_210_DVFS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_USERSPACE=y
+CONFIG_DEVFREQ_GOV_POD_SCALING_V2=y
+CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
+CONFIG_EXTCON_GPIO=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_HID_SENSOR_ACCEL_3D=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_DS4424=m
+CONFIG_HID_SENSOR_GYRO_3D=m
+CONFIG_BMI088_IIO=m
+CONFIG_NTB=m
+CONFIG_NTB_SWITCHTEC=m
+CONFIG_NTB_PINGPONG=m
+CONFIG_NTB_TOOL=m
+CONFIG_NTB_PERF=m
+CONFIG_NTB_TRANSPORT=m
+CONFIG_PWM=y
+CONFIG_PWM_TEGRA=y
+CONFIG_PWM_TEGRA_PMC_BLINK=m
+CONFIG_PWM_TEGRA_TACHOMETER=y
+CONFIG_PWM_TEGRA_DFLL=y
+CONFIG_PHY_FSL_IMX8MQ_USB=y
+CONFIG_PHY_TEGRA_XUSB=y
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=y
+CONFIG_ARM_SPE_PMU=y
+CONFIG_DAX=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_TEGRA=y
+CONFIG_RTK_BTUSB=m
+CONFIG_NVPMODEL_EMC=y
+CONFIG_TEGRA_RDMA=m
+CONFIG_NVPPS=m
+CONFIG_TEGRA_HV_PM_CTL=y
+CONFIG_TEGRA_HV_MANAGER=y
+CONFIG_TEGRA_VIRTUALIZATION=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_QUOTA_NETLINK_INTERFACE=y
+CONFIG_QFMT_V2=m
+CONFIG_AUTOFS4_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_ISO9660_FS=y
+CONFIG_OVERLAY_FS=m
+# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XATTR=y
+CONFIG_SQUASHFS_LZ4=y
+CONFIG_SQUASHFS_LZO=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE_CONSOLE=y
+CONFIG_PSTORE_RAM=m
+CONFIG_NFS_FS=y
+CONFIG_NFS_V3_ACL=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
+CONFIG_NFSD=m
+CONFIG_NFSD_V3=y
+CONFIG_NFSD_V3_ACL=y
+CONFIG_CIFS=m
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_NLS_UTF8=m
+CONFIG_SECURITY_DMESG_RESTRICT=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_NETWORK=y
+CONFIG_HARDENED_USERCOPY=y
+CONFIG_FORTIFY_SOURCE=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_YAMA=y
+CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,bpf"
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=y
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_CTR=y
+CONFIG_CRYPTO_GHASH=y
+CONFIG_CRYPTO_ARC4=y
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ANSI_CPRNG=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=y
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_TEGRA_CRYPTO_DEV=y
+CONFIG_CRYPTO_DEV_TEGRA_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_ELLIPTIC_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_USE_HOST1X_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_VIRTUAL_SE_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_NVRNG=y
+CONFIG_CRYPTO_DEV_TEGRA_NVVSE=y
+CONFIG_CRYPTO_DEV_TEGRA_FDE=m
+# CONFIG_RAID6_PQ_BENCHMARK is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=64
+CONFIG_CMA_ALIGNMENT=9
+CONFIG_PRINTK_TIME=y
+CONFIG_DYNAMIC_DEBUG_CORE=y
+# CONFIG_SYMBOLIC_ERRNAME is not set
+CONFIG_DEBUG_INFO=y
+CONFIG_FRAME_WARN=4096
+# CONFIG_SECTION_MISMATCH_WARN_ONLY is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_MISC is not set
+CONFIG_PANIC_ON_OOPS=y
+CONFIG_SOFTLOCKUP_DETECTOR=y
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
+CONFIG_WQ_WATCHDOG=y
+CONFIG_SCHEDSTATS=y
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DYNAMIC_FTRACE is not set
+CONFIG_STACK_TRACER=y
+# CONFIG_UPROBE_EVENTS is not set
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
diff --git a/arch/arm64/configs/dsboard_xv2_defconfig b/arch/arm64/configs/dsboard_xv2_defconfig
new file mode 100644
index 000000000000..0a6727fb8169
--- /dev/null
+++ b/arch/arm64/configs/dsboard_xv2_defconfig
@@ -0,0 +1,1394 @@
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_WATCH_QUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_CGROUPS=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_SLAB_FREELIST_RANDOM=y
+CONFIG_SLAB_FREELIST_HARDENED=y
+CONFIG_SHUFFLE_PAGE_ALLOCATOR=y
+CONFIG_PROFILING=y
+CONFIG_ARCH_TEGRA=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_PARAVIRT=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+# CONFIG_RODATA_FULL_DEFAULT_ENABLED is not set
+CONFIG_ARM64_SW_TTBR0_PAN=y
+CONFIG_COMPAT=y
+CONFIG_ARMV8_DEPRECATED=y
+CONFIG_SWP_EMULATION=y
+CONFIG_CP15_BARRIER_EMULATION=y
+CONFIG_SETEND_EMULATION=y
+# CONFIG_ARM64_HW_AFDBM is not set
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_AUTOSLEEP=y
+CONFIG_PM_WAKELOCKS=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_CPUIDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_IDLE_TEGRA_AUTO=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_TEGRA186_CPUFREQ=y
+CONFIG_ARM_SCPI_PROTOCOL=m
+CONFIG_DMI_SYSFS=y
+# CONFIG_EFI_VARS_PSTORE is not set
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_EFI_TEST=m
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_KVM=y
+CONFIG_TEGRA_DTC_SUPPRESS_WARNINGS=y
+CONFIG_ARM64_CRYPTO=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=m
+CONFIG_CRYPTO_SHA2_ARM64_CE=m
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=m
+CONFIG_CRYPTO_AES_ARM64_NEON_BLK=m
+CONFIG_ARCH_TEGRA_23x_SOC=y
+CONFIG_ARCH_TEGRA_239_SOC=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_MODULE_SIG=y
+CONFIG_MODULE_SIG_SHA512=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_KSM=y
+CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_ZSMALLOC=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+CONFIG_XFRM_USER=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_SYN_COOKIES=y
+CONFIG_INET_ESP=m
+CONFIG_INET_DIAG=m
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_ROUTE_INFO=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_TUNNEL=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_ACCT=m
+CONFIG_NETFILTER_NETLINK_QUEUE=m
+CONFIG_NETFILTER_NETLINK_LOG=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_AMANDA=m
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_TRACE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_VLAN_8021Q=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=y
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=m
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_BPF_JIT=y
+CONFIG_CAN=m
+CONFIG_CAN_VCAN=m
+CONFIG_CAN_SLCAN=m
+CONFIG_CAN_C_CAN=m
+CONFIG_CAN_CC770=m
+CONFIG_CAN_CC770_ISA=m
+CONFIG_CAN_CC770_PLATFORM=m
+CONFIG_CAN_M_CAN=m
+CONFIG_CAN_SJA1000=m
+CONFIG_CAN_EMS_PCI=m
+CONFIG_CAN_KVASER_PCI=m
+CONFIG_CAN_PLX_PCI=m
+CONFIG_CAN_SJA1000_ISA=m
+CONFIG_CAN_SJA1000_PLATFORM=m
+CONFIG_CAN_SOFTING=m
+CONFIG_CAN_MCP251X=m
+CONFIG_CAN_8DEV_USB=m
+CONFIG_CAN_EMS_USB=m
+CONFIG_CAN_ESD_USB2=m
+CONFIG_CAN_GS_USB=m
+CONFIG_CAN_KVASER_USB=m
+CONFIG_CAN_PEAK_USB=m
+CONFIG_MTTCAN=m
+CONFIG_TEGRA_HV_SECCAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_HIDP=y
+# CONFIG_BT_LE is not set
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_INTEL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIBCM203X=m
+CONFIG_BT_HCIBPA10X=m
+CONFIG_BT_HCIBFUSB=m
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_ATH3K=m
+CONFIG_AF_RXRPC=m
+CONFIG_AF_KCM=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCIE_ECRC=y
+CONFIG_PCIEASPM_POWER_SUPERSAVE=y
+CONFIG_PCI_STUB=m
+CONFIG_PCI_IOV=y
+CONFIG_PCIE_BUS_SAFE=y
+CONFIG_PCI_TEGRA=y
+CONFIG_PCIE_TEGRA194_EP=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCIE_TEGRA_VF=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_PCIE_EPF_NV_TEST=y
+CONFIG_PCIE_EPF_TEGRA_VNET=y
+CONFIG_PCI_SERIAL_CH384=m
+CONFIG_UEVENT_HELPER=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_SIMPLE_PM_BUS=y
+CONFIG_TEGRA_ACONNECT=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_QSPI_FLASH=m
+CONFIG_MTD_TEGRA_VIRT=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_SPI_NOR=m
+CONFIG_MTD_UBI=m
+# CONFIG_PNP_DEBUG_MESSAGES is not set
+CONFIG_ZRAM=m
+CONFIG_BLK_DEV_LOOP=m
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_BLK_DEV_RAM_SIZE=8192
+CONFIG_VIRTIO_BLK=y
+CONFIG_TEGRA_HV_BLKDEV=y
+CONFIG_TEGRA_HV_BLKDEV_OOPS=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_NVME_RDMA=m
+CONFIG_NVME_FC=m
+CONFIG_TIFM_CORE=m
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=m
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_CB710_CORE=m
+CONFIG_MODS=m
+CONFIG_SENSORS_F75308=m
+CONFIG_SENSORS_NCT1008=m
+CONFIG_SENSORS_PEX9749=y
+CONFIG_FAN_THERM_EST=y
+CONFIG_EQOS_APE_HWDEP=m
+CONFIG_TEGRA_ACSL=m
+CONFIG_TEGRA_PCIE_EP_MEM=y
+CONFIG_NVS_LIGHT=m
+CONFIG_NVS_PROXIMITY=y
+CONFIG_NVS_GTE=m
+CONFIG_TEGRA_PROFILER=y
+CONFIG_NVSCIC2C_PCIE=m
+CONFIG_NVSCIIPC=y
+CONFIG_BLUEDROID_PM=m
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=m
+CONFIG_SCSI_HISI_SAS_PCI=m
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_SCSI_UFSHCD_TEGRA=y
+CONFIG_ATA=m
+# CONFIG_ATA_ACPI is not set
+CONFIG_SATA_AHCI=m
+CONFIG_SATA_AHCI_PLATFORM=m
+CONFIG_MD=y
+CONFIG_BLK_DEV_DM=y
+CONFIG_DM_CRYPT=y
+CONFIG_DM_UEVENT=y
+CONFIG_DM_VERITY=y
+CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG=y
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=y
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_TYPHOON=m
+CONFIG_ET131X=m
+CONFIG_SLICOSS=m
+CONFIG_ACENIC=m
+CONFIG_ALTERA_TSE=m
+CONFIG_AQTION=m
+CONFIG_ATL2=m
+CONFIG_ATL1=m
+CONFIG_ATL1E=m
+CONFIG_ATL1C=m
+CONFIG_ALX=m
+# CONFIG_NET_VENDOR_AURORA is not set
+CONFIG_B44=m
+CONFIG_CNIC=m
+CONFIG_TIGON3=y
+CONFIG_BNX2X=m
+CONFIG_BNXT=m
+CONFIG_BNA=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=m
+CONFIG_THUNDER_NIC_VF=m
+# CONFIG_CAVIUM_PTP is not set
+CONFIG_LIQUIDIO=m
+CONFIG_LIQUIDIO_VF=m
+CONFIG_CHELSIO_T1=m
+CONFIG_CHELSIO_T1_1G=y
+CONFIG_CHELSIO_T3=m
+CONFIG_CHELSIO_T4=m
+CONFIG_CHELSIO_T4VF=m
+CONFIG_ENIC=m
+CONFIG_DL2K=m
+CONFIG_BE2NET=m
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+# CONFIG_HNS3_HCLGE is not set
+CONFIG_HNS3_ENET=y
+CONFIG_HINIC=m
+CONFIG_E100=m
+CONFIG_E1000=m
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=m
+CONFIG_IXGB=m
+CONFIG_IXGBE=m
+# CONFIG_IXGBE_HWMON is not set
+CONFIG_IXGBEVF=m
+CONFIG_I40E=m
+CONFIG_I40EVF=m
+CONFIG_ICE=m
+CONFIG_FM10K=m
+CONFIG_IGC=m
+CONFIG_JME=m
+CONFIG_SKGE=m
+CONFIG_SKY2=m
+CONFIG_SKY2_DEBUG=y
+CONFIG_OAK=m
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MLX5_CORE_IPOIB=y
+CONFIG_MLX5_CORE_THERMAL=y
+CONFIG_MLXSW_CORE=y
+CONFIG_MLX_MFT=m
+CONFIG_LAN743X=m
+CONFIG_NATSEMI=m
+CONFIG_NS83820=m
+CONFIG_S2IO=m
+CONFIG_VXGE=m
+CONFIG_NFP=m
+CONFIG_NFP_DEBUG=y
+CONFIG_NI_XGE_MANAGEMENT_ENET=m
+CONFIG_NE2K_PCI=m
+CONFIG_FORCEDETH=y
+CONFIG_PCIE_TEGRA_VNET=y
+CONFIG_HAMACHI=m
+CONFIG_YELLOWFIN=m
+CONFIG_IONIC=m
+CONFIG_QLA3XXX=m
+CONFIG_QLCNIC=m
+CONFIG_NETXEN_NIC=m
+CONFIG_QCA7000_SPI=m
+CONFIG_QCOM_EMAC=m
+CONFIG_8139CP=m
+CONFIG_8139TOO=m
+CONFIG_R8168=m
+CONFIG_SXGBE_ETH=m
+CONFIG_SFC=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=m
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NVETHERNET=y
+CONFIG_NVETHERNET_SELFTESTS=y
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=y
+CONFIG_MARVELL_PHY=y
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_USB_CATC=m
+CONFIG_USB_KAWETH=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_CDC_MBIM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_ALI_M5632=y
+CONFIG_USB_AN2720=y
+CONFIG_USB_KC2190=y
+CONFIG_USB_NET_CX82310_ETH=m
+CONFIG_USB_NET_AQC111=y
+CONFIG_ATH9K=m
+CONFIG_ATH9K_DEBUGFS=y
+CONFIG_ATH9K_STATION_STATISTICS=y
+CONFIG_ATH9K_WOW=y
+CONFIG_ATH9K_HTC=m
+CONFIG_ATH9K_HTC_DEBUGFS=y
+CONFIG_CARL9170=m
+CONFIG_CARL9170_DEBUGFS=y
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_AR5523=m
+CONFIG_WIL6210=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_AHB=y
+CONFIG_ATH10K_SDIO=m
+CONFIG_ATH10K_USB=m
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_WCN36XX=m
+CONFIG_WCN36XX_DEBUGFS=y
+CONFIG_ATMEL=m
+CONFIG_AT76C50X_USB=m
+CONFIG_B43=m
+CONFIG_B43_SDIO=y
+CONFIG_B43LEGACY=m
+CONFIG_BRCMFMAC=m
+# CONFIG_BRCMFMAC_SDIO is not set
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IPW2100=m
+CONFIG_IPW2200=m
+CONFIG_IWL3945=m
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_IWLWIFI_BCAST_FILTERING=y
+CONFIG_IWLWIFI_DEBUG=y
+CONFIG_IWLWIFI_DEBUGFS=y
+CONFIG_HERMES=m
+CONFIG_HERMES_PRISM=y
+CONFIG_PLX_HERMES=m
+CONFIG_TMD_HERMES=m
+CONFIG_NORTEL_HERMES=m
+CONFIG_ORINOCO_USB=m
+CONFIG_P54_COMMON=m
+CONFIG_P54_USB=m
+CONFIG_P54_PCI=m
+CONFIG_P54_SPI=m
+CONFIG_LIBERTAS=m
+CONFIG_LIBERTAS_THINFIRM=m
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_MT7601U=m
+CONFIG_MT76x0U=m
+CONFIG_MT76x0E=m
+CONFIG_MT76x2E=m
+CONFIG_MT76x2U=m
+CONFIG_MT7603E=m
+CONFIG_MT7615E=m
+CONFIG_MT7663U=m
+CONFIG_MT7915E=m
+# CONFIG_WLAN_VENDOR_MICROCHIP is not set
+CONFIG_RT2X00=m
+CONFIG_RT2800PCI=m
+CONFIG_RT2500USB=m
+CONFIG_RT73USB=m
+CONFIG_RT2800USB=m
+CONFIG_RT2800USB_RT3573=y
+CONFIG_RT2800USB_RT53XX=y
+CONFIG_RT2800USB_RT55XX=y
+CONFIG_RT2800USB_UNKNOWN=y
+CONFIG_RT2X00_LIB_DEBUGFS=y
+CONFIG_RTL8187=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_RTL8XXXU=m
+CONFIG_RTL8XXXU_UNTESTED=y
+CONFIG_RSI_91X=m
+# CONFIG_RSI_COEX is not set
+CONFIG_CW1200=m
+CONFIG_CW1200_WLAN_SDIO=m
+CONFIG_WL1251=m
+CONFIG_WL1251_SDIO=m
+CONFIG_WL12XX=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_USB_ZD1201=m
+CONFIG_ZD1211RW=m
+CONFIG_BCMDHD=m
+CONFIG_BCM4354=y
+CONFIG_BCMDHD_HW_OOB=y
+CONFIG_DHD_USE_SCHED_SCAN=y
+CONFIG_BCMDHD_DISABLE_MCC=y
+CONFIG_RTL8822CE=m
+CONFIG_TEGRA_HV_NET=y
+CONFIG_INPUT_LEDS=m
+CONFIG_INPUT_POLLDEV=m
+CONFIG_INPUT_MOUSEDEV=y
+CONFIG_INPUT_JOYDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADP5588=m
+CONFIG_KEYBOARD_ADP5589=m
+CONFIG_KEYBOARD_ATKBD=m
+CONFIG_KEYBOARD_QT1070=m
+CONFIG_KEYBOARD_QT2160=m
+CONFIG_KEYBOARD_LKKBD=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_GPIO_POLLED=m
+CONFIG_KEYBOARD_TCA6416=m
+CONFIG_KEYBOARD_TCA8418=m
+CONFIG_KEYBOARD_MATRIX=m
+CONFIG_KEYBOARD_LM8323=m
+CONFIG_KEYBOARD_LM8333=m
+CONFIG_KEYBOARD_MAX7359=m
+CONFIG_KEYBOARD_MCS=m
+CONFIG_KEYBOARD_MPR121=m
+CONFIG_KEYBOARD_NEWTON=m
+CONFIG_KEYBOARD_TEGRA=m
+CONFIG_KEYBOARD_OPENCORES=m
+CONFIG_KEYBOARD_SAMSUNG=m
+CONFIG_KEYBOARD_STOWAWAY=m
+CONFIG_KEYBOARD_OMAP4=m
+CONFIG_KEYBOARD_XTKBD=m
+CONFIG_KEYBOARD_CAP11XX=m
+CONFIG_KEYBOARD_BCM=m
+CONFIG_MOUSE_PS2=m
+CONFIG_MOUSE_SERIAL=m
+CONFIG_MOUSE_APPLETOUCH=m
+CONFIG_MOUSE_BCM5974=m
+CONFIG_MOUSE_CYAPA=m
+CONFIG_MOUSE_VSXXXAA=m
+CONFIG_MOUSE_GPIO=m
+CONFIG_MOUSE_SYNAPTICS_I2C=m
+CONFIG_MOUSE_SYNAPTICS_USB=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_XPAD=y
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_SERIO_SERPORT=m
+CONFIG_SERIO_AMBAKMI=m
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=m
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_TEGRA=y
+CONFIG_SERIAL_TEGRA_TCU=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_TEGRA_COMBINED_UART_EARLY=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_TCG_TPM=y
+CONFIG_TCG_FTPM_TEE=m
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_ALI1535=m
+CONFIG_I2C_ALI1563=m
+CONFIG_I2C_ALI15X3=m
+CONFIG_I2C_AMD756=m
+CONFIG_I2C_AMD8111=m
+CONFIG_I2C_I801=m
+CONFIG_I2C_ISCH=m
+CONFIG_I2C_PIIX4=m
+CONFIG_I2C_NFORCE2=m
+CONFIG_I2C_SIS630=m
+CONFIG_I2C_VIAPRO=m
+CONFIG_I2C_CADENCE=m
+CONFIG_I2C_CBUS_GPIO=m
+CONFIG_I2C_DESIGNWARE_PLATFORM=m
+CONFIG_I2C_DESIGNWARE_PCI=m
+CONFIG_I2C_EMEV2=m
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_NOMADIK=m
+CONFIG_I2C_OCORES=m
+CONFIG_I2C_PCA_PLATFORM=m
+CONFIG_I2C_RK3X=m
+CONFIG_I2C_SIMTEC=m
+CONFIG_I2C_TEGRA=y
+CONFIG_I2C_DIOLAN_U2C=m
+CONFIG_I2C_NVVRS11=m
+CONFIG_I2C_TEGRA_CAMRTC=y
+CONFIG_I2C_TEGRA_SLAVE=m
+CONFIG_I2C_TEGRA194_SLAVE=m
+CONFIG_I2C_STUB=m
+CONFIG_I2C_SLAVE_EEPROM=m
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE=m
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_PXA2XX=m
+CONFIG_SPI_SC18IS602=m
+CONFIG_SPI_TEGRA114=m
+CONFIG_SPI_TEGRA124_SLAVE=y
+CONFIG_SPI_TEGRA194_SLAVE=y
+CONFIG_QSPI_TEGRA23x=y
+CONFIG_QSPI_TEGRA210=m
+CONFIG_SPI_XCOMM=m
+CONFIG_SPI_ZYNQMP_GQSPI=m
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_TLE62X0=m
+CONFIG_SPMI=m
+CONFIG_PPS_DEBUG=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_TEGRA186_DPAUX=y
+CONFIG_PINCTRL_TEGRA234_DPAUX=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_PCF857X=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_TMPM32X_I2C=y
+CONFIG_POWER_RESET_MAX77620=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
+CONFIG_GPIO_TACHOMETER=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_MAX77620_THERMAL=m
+CONFIG_TEGRA_SOCTHERM=y
+CONFIG_TEGRA_BPMP_THERMAL=m
+CONFIG_TEGRA_AOTAG=y
+CONFIG_TEGRA_TJ_THERMAL=y
+CONFIG_TEGRA_CORE_CAPS=y
+CONFIG_TEGRA_DFLL_CAPS=y
+CONFIG_THERMAL_GOV_PID=y
+CONFIG_USERSPACE_THERM_ALERT=m
+CONFIG_TEGRA23X_OC_EVENT=y
+CONFIG_TEGRA19X_OC_EVENT=y
+CONFIG_WATCHDOG=y
+CONFIG_WATCHDOG_NOWAYOUT=y
+CONFIG_MAX77620_WATCHDOG=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_TEGRA21X_WATCHDOG=y
+CONFIG_TEGRA18X_WATCHDOG=y
+CONFIG_TEGRA_HV_WATCHDOG=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_RK808=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_NVVRS_PSEQ=y
+CONFIG_NVVRS_PSEQ_RTC=y
+CONFIG_REGULATOR=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_TPS65132=y
+CONFIG_REGULATOR_PMIC_OTP=y
+CONFIG_REGULATOR_NCP81599=y
+CONFIG_RC_CORE=y
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_TEST_SUPPORT=y
+CONFIG_VIDEO_V4L2_SUBDEV_API=y
+# CONFIG_DVB_DYNAMIC_MINORS is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_USB_M5602=m
+CONFIG_USB_STV06XX=m
+CONFIG_USB_GL860=m
+CONFIG_USB_GSPCA_BENQ=m
+CONFIG_USB_GSPCA_CONEX=m
+CONFIG_USB_GSPCA_CPIA1=m
+CONFIG_USB_GSPCA_DTCS033=m
+CONFIG_USB_GSPCA_ETOMS=m
+CONFIG_USB_GSPCA_FINEPIX=m
+CONFIG_USB_GSPCA_JEILINJ=m
+CONFIG_USB_GSPCA_JL2005BCD=m
+CONFIG_USB_GSPCA_KINECT=m
+CONFIG_USB_GSPCA_KONICA=m
+CONFIG_USB_GSPCA_MARS=m
+CONFIG_USB_GSPCA_MR97310A=m
+CONFIG_USB_GSPCA_NW80X=m
+CONFIG_USB_GSPCA_OV519=m
+CONFIG_USB_GSPCA_OV534=m
+CONFIG_USB_GSPCA_OV534_9=m
+CONFIG_USB_GSPCA_PAC207=m
+CONFIG_USB_GSPCA_PAC7302=m
+CONFIG_USB_GSPCA_PAC7311=m
+CONFIG_USB_GSPCA_SE401=m
+CONFIG_USB_GSPCA_SN9C2028=m
+CONFIG_USB_GSPCA_SN9C20X=m
+CONFIG_USB_GSPCA_SONIXB=m
+CONFIG_USB_GSPCA_SONIXJ=m
+CONFIG_USB_GSPCA_SPCA500=m
+CONFIG_USB_GSPCA_SPCA501=m
+CONFIG_USB_GSPCA_SPCA505=m
+CONFIG_USB_GSPCA_SPCA506=m
+CONFIG_USB_GSPCA_SPCA508=m
+CONFIG_USB_GSPCA_SPCA561=m
+CONFIG_USB_GSPCA_SPCA1528=m
+CONFIG_USB_GSPCA_SQ905=m
+CONFIG_USB_GSPCA_SQ905C=m
+CONFIG_USB_GSPCA_SQ930X=m
+CONFIG_USB_GSPCA_STK014=m
+CONFIG_USB_GSPCA_STK1135=m
+CONFIG_USB_GSPCA_STV0680=m
+CONFIG_USB_GSPCA_SUNPLUS=m
+CONFIG_USB_GSPCA_T613=m
+CONFIG_USB_GSPCA_TOPRO=m
+CONFIG_USB_GSPCA_TOUPTEK=m
+CONFIG_USB_GSPCA_TV8532=m
+CONFIG_USB_GSPCA_VC032X=m
+CONFIG_USB_GSPCA_VICAM=m
+CONFIG_USB_GSPCA_XIRLINK_CIT=m
+CONFIG_USB_GSPCA_ZC3XX=m
+CONFIG_USB_PWC=m
+CONFIG_VIDEO_CPIA2=m
+CONFIG_USB_ZR364XX=m
+CONFIG_USB_STKWEBCAM=m
+CONFIG_USB_S2255=m
+CONFIG_VIDEO_USBTV=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_VIDEO_CAMERA=y
+CONFIG_VIDEO_ISC=m
+CONFIG_VIDEO_CDI=m
+CONFIG_V4L_TEST_DRIVERS=y
+CONFIG_VIDEO_ECAM=m
+CONFIG_NV_VIDEO_IMX185=m
+CONFIG_NV_VIDEO_IMX219=m
+CONFIG_NV_VIDEO_IMX477=m
+CONFIG_NV_VIDEO_IMX268=m
+CONFIG_NV_VIDEO_IMX274=m
+CONFIG_NV_VIDEO_IMX318=m
+CONFIG_NV_VIDEO_LC898212=m
+CONFIG_NV_VIDEO_OV5693=m
+CONFIG_NV_VIDEO_OV9281=m
+CONFIG_NV_VIDEO_OV10823=m
+CONFIG_NV_VIDEO_OV23850=m
+CONFIG_I2C_IOEXPANDER_PCA9570=m
+CONFIG_VIDEO_TC358840=m
+CONFIG_VIDEO_LT6911UXC=m
+CONFIG_I2C_IOEXPANDER_SER_MAX9295=y
+CONFIG_I2C_IOEXPANDER_DESER_MAX9296=y
+CONFIG_NV_VIDEO_IMX390=y
+CONFIG_NV_DESER_MAX96712=m
+CONFIG_NV_VIDEO_AR0234=m
+CONFIG_NV_VIDEO_HAWK_OWL=m
+CONFIG_NV_VIRTUAL_I2C_MUX=m
+# CONFIG_CXD2880_SPI_DRV is not set
+CONFIG_MEDIA_TUNER_SIMPLE=y
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+CONFIG_MEDIA_TUNER_TDA8290=y
+# CONFIG_MEDIA_TUNER_TDA18272 is not set
+CONFIG_MEDIA_TUNER_MT20XX=y
+CONFIG_MEDIA_TUNER_XC2028=y
+CONFIG_MEDIA_TUNER_XC5000=y
+CONFIG_MEDIA_TUNER_XC4000=y
+CONFIG_MEDIA_TUNER_MC44S803=y
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_DVB_CXD2880 is not set
+# CONFIG_DVB_MN88443X is not set
+# CONFIG_DVB_LNBH29 is not set
+# CONFIG_DVB_CXD2099 is not set
+# CONFIG_VGA_ARB is not set
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_RCAR_DW_HDMI=m
+CONFIG_DRM_RCAR_LVDS=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_TEGRA_UDRM=m
+CONFIG_FB_MODE_PIXCLOCK_HZ=y
+CONFIG_FB_EFI=y
+CONFIG_FB_SIMPLE=y
+CONFIG_LCD_CLASS_DEVICE=m
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=y
+CONFIG_TEGRA_GRHOST=y
+CONFIG_TEGRA_GRHOST_NVCSI=y
+CONFIG_TEGRA_GR_VIRTUALIZATION=y
+CONFIG_TEGRA_DC=y
+CONFIG_TEGRA_DC_SCREEN_CAPTURE=y
+CONFIG_TEGRA_DSI=y
+CONFIG_MAXIM_GMSL_DP_SERIALIZER=y
+CONFIG_TEGRA_HDMI2_0=y
+CONFIG_TEGRA_HDMIHDCP=y
+CONFIG_TEGRA_DPHDCP=y
+CONFIG_TEGRA_CEC_SUPPORT=y
+CONFIG_TEGRA_GRHOST_SLVSEC=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+# CONFIG_LOGO_LINUX_CLUT224 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_HDA_INTEL=m
+CONFIG_SND_HDA_TEGRA=m
+CONFIG_SND_HDA_CODEC_HDMI=m
+CONFIG_SND_HDA_POWER_SAVE_DEFAULT=1
+CONFIG_SND_USB_AUDIO=y
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_TEGRA=m
+CONFIG_SND_SOC_TEGRA210_AHUB=m
+CONFIG_SND_SOC_TEGRA210_DMIC=m
+CONFIG_SND_SOC_TEGRA210_I2S=m
+CONFIG_SND_SOC_TEGRA186_DSPK=m
+CONFIG_SND_SOC_TEGRA210_ADMAIF=m
+CONFIG_SND_SOC_TEGRA186_ARAD=m
+CONFIG_SND_SOC_TEGRA186_ASRC=m
+CONFIG_SND_SOC_TEGRA210_AMX=m
+CONFIG_SND_SOC_TEGRA210_ADX=m
+CONFIG_SND_SOC_TEGRA210_MIXER=m
+CONFIG_SND_SOC_TEGRA210_SFC=m
+CONFIG_SND_SOC_TEGRA210_MVC=m
+CONFIG_SND_SOC_TEGRA210_AFC=m
+CONFIG_SND_SOC_TEGRA210_IQC=m
+CONFIG_SND_SOC_TEGRA210_OPE=m
+CONFIG_SND_SOC_TEGRA210_ADSP=m
+CONFIG_SND_SOC_TEGRA210_AUDIO=m
+CONFIG_SND_SOC_TEGRA_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5640=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_TEGRA210_ADSP_VIRT_ALT=m
+CONFIG_SND_SOC_TEGRA_VIRT_T210REF_PCM=m
+CONFIG_HIDRAW=y
+CONFIG_UHID=y
+CONFIG_HID_A4TECH=m
+CONFIG_HID_ACRUX=y
+CONFIG_HID_ACRUX_FF=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_APPLEIR=m
+CONFIG_HID_ASUS=m
+CONFIG_HID_AUREAL=m
+CONFIG_HID_BELKIN=m
+CONFIG_HID_BETOP_FF=m
+CONFIG_HID_CHERRY=m
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CORSAIR=m
+CONFIG_HID_PRODIKEYS=m
+CONFIG_HID_CMEDIA=m
+CONFIG_HID_CYPRESS=m
+CONFIG_HID_DRAGONRISE=y
+CONFIG_DRAGONRISE_FF=y
+CONFIG_HID_EMS_FF=m
+CONFIG_HID_ELECOM=m
+CONFIG_HID_ELO=m
+CONFIG_HID_EZKEY=m
+CONFIG_HID_GEMBIRD=m
+CONFIG_HID_GFRM=m
+CONFIG_HID_HOLTEK=y
+CONFIG_HID_GT683R=m
+CONFIG_HID_KEYTOUCH=y
+CONFIG_HID_KYE=y
+CONFIG_HID_UCLOGIC=y
+CONFIG_HID_WALTOP=y
+CONFIG_HID_GYRATION=y
+CONFIG_HID_ICADE=m
+CONFIG_HID_ITE=m
+CONFIG_HID_TWINHAN=y
+CONFIG_HID_KENSINGTON=m
+CONFIG_HID_LCPOWER=y
+CONFIG_HID_LENOVO=m
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_LOGITECH_DJ=m
+CONFIG_HID_MAGICMOUSE=y
+CONFIG_HID_MICROSOFT=m
+CONFIG_HID_MONTEREY=m
+CONFIG_HID_MULTITOUCH=y
+CONFIG_HID_NTI=m
+CONFIG_HID_NTRIG=y
+CONFIG_HID_ORTEK=y
+CONFIG_HID_PANTHERLORD=y
+CONFIG_PANTHERLORD_FF=y
+CONFIG_HID_PENMOUNT=m
+CONFIG_HID_PETALYNX=m
+CONFIG_HID_PICOLCD=m
+CONFIG_HID_PICOLCD_FB=y
+CONFIG_HID_PICOLCD_BACKLIGHT=y
+CONFIG_HID_PLANTRONICS=m
+CONFIG_HID_PRIMAX=m
+CONFIG_HID_RETRODE=m
+CONFIG_HID_ROCCAT=m
+CONFIG_HID_SAITEK=m
+CONFIG_HID_SAMSUNG=m
+CONFIG_HID_SONY=m
+CONFIG_HID_SPEEDLINK=m
+CONFIG_HID_STEELSERIES=m
+CONFIG_HID_SUNPLUS=m
+CONFIG_HID_RMI=m
+CONFIG_HID_GREENASIA=m
+CONFIG_GREENASIA_FF=y
+CONFIG_HID_SMARTJOYPLUS=m
+CONFIG_SMARTJOYPLUS_FF=y
+CONFIG_HID_TIVO=m
+CONFIG_HID_TOPSEED=m
+CONFIG_HID_THINGM=m
+CONFIG_HID_THRUSTMASTER=m
+CONFIG_HID_UDRAW_PS3=m
+CONFIG_HID_WACOM=m
+CONFIG_HID_WIIMOTE=m
+CONFIG_HID_XINMO=m
+CONFIG_HID_ZEROPLUS=m
+CONFIG_HID_ZYDACRON=m
+CONFIG_HID_SENSOR_HUB=m
+CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
+CONFIG_HID_ALPS=m
+CONFIG_USB_HIDDEV=y
+CONFIG_HID_SHIELD_REMOTE=m
+CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_TEGRA=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_PRINTER=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_STORAGE_REALTEK=m
+CONFIG_USB_STORAGE_DATAFAB=m
+CONFIG_USB_STORAGE_FREECOM=m
+CONFIG_USB_STORAGE_ISD200=m
+CONFIG_USB_STORAGE_USBAT=m
+CONFIG_USB_STORAGE_SDDR09=m
+CONFIG_USB_STORAGE_SDDR55=m
+CONFIG_USB_STORAGE_JUMPSHOT=m
+CONFIG_USB_STORAGE_ALAUDA=m
+CONFIG_USB_STORAGE_ONETOUCH=m
+CONFIG_USB_STORAGE_KARMA=m
+CONFIG_USB_STORAGE_CYPRESS_ATACB=m
+CONFIG_USB_STORAGE_ENE_UB6250=m
+CONFIG_USB_UAS=y
+CONFIG_USB_MDC800=m
+CONFIG_USB_CHIPIDEA=m
+CONFIG_USB_SERIAL=m
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_GARMIN=m
+CONFIG_USB_SERIAL_KEYSPAN=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_SERIAL_XSENS_MT=m
+CONFIG_USB_EMI62=m
+CONFIG_USB_EMI26=m
+CONFIG_USB_SEVSEG=m
+CONFIG_USB_LCD=m
+CONFIG_USB_CYPRESS_CY7C63=m
+CONFIG_USB_CYTHERM=m
+CONFIG_USB_IDMOUSE=m
+CONFIG_USB_APPLEDISPLAY=m
+CONFIG_USB_LD=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_YUREX=m
+CONFIG_USB_HSIC_USB4604=m
+CONFIG_USB_GADGET=y
+CONFIG_USB_TEGRA_XUDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_ACC=y
+CONFIG_TYPEC=m
+CONFIG_TYPEC_FUSB301=m
+CONFIG_TYPEC_UCSI=m
+CONFIG_UCSI_CCG=m
+CONFIG_TYPEC_STUSB160X=m
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_TEST=m
+CONFIG_MMC_ARMMMCI=y
+# CONFIG_MMC_STM32_SDMMC is not set
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_TEGRA=y
+CONFIG_MMC_SPI=m
+CONFIG_MMC_DW=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=m
+CONFIG_LEDS_PWM=m
+CONFIG_LEDS_BD2802=m
+CONFIG_LEDS_IS31FL319X=m
+CONFIG_INFINIBAND=m
+CONFIG_INFINIBAND_USER_MAD=m
+CONFIG_INFINIBAND_USER_ACCESS=m
+CONFIG_INFINIBAND_MTHCA=m
+CONFIG_MLX4_INFINIBAND=m
+CONFIG_MLX5_INFINIBAND=m
+CONFIG_INFINIBAND_IPOIB=m
+CONFIG_INFINIBAND_IPOIB_CM=y
+CONFIG_INFINIBAND_SRP=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_NVMEM is not set
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_RX8025=m
+CONFIG_DMADEVICES=y
+CONFIG_DMA_BCM2835=y
+CONFIG_DMA_SUN6I=m
+CONFIG_IMX_SDMA=m
+CONFIG_K3_DMA=y
+CONFIG_MV_XOR=y
+CONFIG_MV_XOR_V2=y
+CONFIG_OWL_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_TEGRA20_APB_DMA=y
+CONFIG_TEGRA210_ADMA=m
+CONFIG_TEGRA_GPC_DMA=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_VFIO=m
+CONFIG_VFIO_PCI=m
+CONFIG_VIRT_DRIVERS=y
+CONFIG_VIRTIO_PCI=m
+CONFIG_VIRTIO_BALLOON=m
+CONFIG_VIRTIO_MMIO=m
+CONFIG_PRISM2_USB=m
+CONFIG_RTL8192U=m
+CONFIG_RTLLIB=m
+CONFIG_RTL8192E=m
+CONFIG_R8712U=m
+CONFIG_R8188EU=m
+CONFIG_QLGE=m
+CONFIG_TEGRA_HTS_GTE=y
+CONFIG_DENVER_CPU=y
+CONFIG_TEGRA_AON=y
+CONFIG_TEGRA_BWMGR=y
+CONFIG_TEGRA_CAMERA_RTCPU=y
+CONFIG_TEGRA_CAMERA_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_FSICOM=y
+CONFIG_TEGRA_EPL=y
+CONFIG_TEGRA_DCE=y
+CONFIG_TEGRA_ISOMGR=y
+CONFIG_TEGRA_ISOMGR_SYSFS=y
+CONFIG_TEGRA_SPE=y
+CONFIG_TEGRA_SPE_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_CENTRAL_ACTMON=y
+CONFIG_TEGRA_BOOTLOADER_DEBUG=m
+CONFIG_TEGRA_CLOCKS_CONFIGURE=y
+CONFIG_TEGRA_USS_IO_PROXY=y
+CONFIG_TEGRA_SAFETY=y
+CONFIG_TEGRA_NVADSP=m
+CONFIG_TEGRA_NVADSP_ON_SMMU=y
+CONFIG_TEGRA_ADSP_FILEIO=y
+CONFIG_TEGRA_ADSP_LPTHREAD=y
+CONFIG_TEGRA_VIRT_AUDIO_IVC=y
+CONFIG_COMMON_CLK_FREQ_STATS_ACCOUNTING=y
+CONFIG_CLK_SRC_TEGRA18_TIMER=y
+CONFIG_ARM_MHU=m
+CONFIG_TEGRA_IOMMU_SMMU=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_DEBUG=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_SOUNDWIRE=m
+CONFIG_ARCH_TEGRA_210_SOC=y
+CONFIG_ARCH_TEGRA_186_SOC=y
+CONFIG_ARCH_TEGRA_194_SOC=y
+CONFIG_ARCH_TEGRA_234_SOC=y
+CONFIG_TEGRA_KFUSE=y
+CONFIG_TEGRA_FUSE_BURN=y
+CONFIG_TEGRA_210_DVFS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_USERSPACE=y
+CONFIG_DEVFREQ_GOV_POD_SCALING_V2=y
+CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
+CONFIG_EXTCON_GPIO=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_HID_SENSOR_ACCEL_3D=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_DS4424=m
+CONFIG_HID_SENSOR_GYRO_3D=m
+CONFIG_BMI088_IIO=m
+CONFIG_NTB=m
+CONFIG_NTB_SWITCHTEC=m
+CONFIG_NTB_PINGPONG=m
+CONFIG_NTB_TOOL=m
+CONFIG_NTB_PERF=m
+CONFIG_NTB_TRANSPORT=m
+CONFIG_PWM=y
+CONFIG_PWM_TEGRA=y
+CONFIG_PWM_TEGRA_PMC_BLINK=m
+CONFIG_PWM_TEGRA_TACHOMETER=y
+CONFIG_PWM_TEGRA_DFLL=y
+CONFIG_PHY_FSL_IMX8MQ_USB=y
+CONFIG_PHY_TEGRA_XUSB=y
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=y
+CONFIG_ARM_SPE_PMU=y
+CONFIG_DAX=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_TEGRA=y
+CONFIG_RTK_BTUSB=m
+CONFIG_NVPMODEL_EMC=y
+CONFIG_TEGRA_RDMA=m
+CONFIG_NVPPS=m
+CONFIG_TEGRA_HV_PM_CTL=y
+CONFIG_TEGRA_HV_MANAGER=y
+CONFIG_TEGRA_VIRTUALIZATION=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_QUOTA_NETLINK_INTERFACE=y
+CONFIG_QFMT_V2=m
+CONFIG_AUTOFS4_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_ISO9660_FS=y
+CONFIG_OVERLAY_FS=m
+# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XATTR=y
+CONFIG_SQUASHFS_LZ4=y
+CONFIG_SQUASHFS_LZO=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE_CONSOLE=y
+CONFIG_PSTORE_RAM=m
+CONFIG_NFS_FS=y
+CONFIG_NFS_V3_ACL=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
+CONFIG_NFSD=m
+CONFIG_NFSD_V3=y
+CONFIG_NFSD_V3_ACL=y
+CONFIG_CIFS=m
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_NLS_UTF8=m
+CONFIG_SECURITY_DMESG_RESTRICT=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_NETWORK=y
+CONFIG_HARDENED_USERCOPY=y
+CONFIG_FORTIFY_SOURCE=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_YAMA=y
+CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,bpf"
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=y
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_CTR=y
+CONFIG_CRYPTO_GHASH=y
+CONFIG_CRYPTO_ARC4=y
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ANSI_CPRNG=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=y
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_TEGRA_CRYPTO_DEV=y
+CONFIG_CRYPTO_DEV_TEGRA_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_ELLIPTIC_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_USE_HOST1X_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_VIRTUAL_SE_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_NVRNG=y
+CONFIG_CRYPTO_DEV_TEGRA_NVVSE=y
+CONFIG_CRYPTO_DEV_TEGRA_FDE=m
+# CONFIG_RAID6_PQ_BENCHMARK is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=64
+CONFIG_CMA_ALIGNMENT=9
+CONFIG_PRINTK_TIME=y
+CONFIG_DYNAMIC_DEBUG_CORE=y
+# CONFIG_SYMBOLIC_ERRNAME is not set
+CONFIG_DEBUG_INFO=y
+CONFIG_FRAME_WARN=4096
+# CONFIG_SECTION_MISMATCH_WARN_ONLY is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_MISC is not set
+CONFIG_PANIC_ON_OOPS=y
+CONFIG_SOFTLOCKUP_DETECTOR=y
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
+CONFIG_WQ_WATCHDOG=y
+CONFIG_SCHEDSTATS=y
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DYNAMIC_FTRACE is not set
+CONFIG_STACK_TRACER=y
+# CONFIG_UPROBE_EVENTS is not set
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
diff --git a/arch/arm64/configs/milboard_xv_defconfig b/arch/arm64/configs/milboard_xv_defconfig
new file mode 100644
index 000000000000..0e19b806ee73
--- /dev/null
+++ b/arch/arm64/configs/milboard_xv_defconfig
@@ -0,0 +1,1392 @@
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_WATCH_QUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_CGROUPS=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_SLAB_FREELIST_RANDOM=y
+CONFIG_SLAB_FREELIST_HARDENED=y
+CONFIG_SHUFFLE_PAGE_ALLOCATOR=y
+CONFIG_PROFILING=y
+CONFIG_ARCH_TEGRA=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_PARAVIRT=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+# CONFIG_RODATA_FULL_DEFAULT_ENABLED is not set
+CONFIG_ARM64_SW_TTBR0_PAN=y
+CONFIG_COMPAT=y
+CONFIG_ARMV8_DEPRECATED=y
+CONFIG_SWP_EMULATION=y
+CONFIG_CP15_BARRIER_EMULATION=y
+CONFIG_SETEND_EMULATION=y
+# CONFIG_ARM64_HW_AFDBM is not set
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_AUTOSLEEP=y
+CONFIG_PM_WAKELOCKS=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_CPUIDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_IDLE_TEGRA_AUTO=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_TEGRA186_CPUFREQ=y
+CONFIG_ARM_SCPI_PROTOCOL=m
+CONFIG_DMI_SYSFS=y
+# CONFIG_EFI_VARS_PSTORE is not set
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_EFI_TEST=m
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_KVM=y
+CONFIG_TEGRA_DTC_SUPPRESS_WARNINGS=y
+CONFIG_ARM64_CRYPTO=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=m
+CONFIG_CRYPTO_SHA2_ARM64_CE=m
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=m
+CONFIG_CRYPTO_AES_ARM64_NEON_BLK=m
+CONFIG_ARCH_TEGRA_23x_SOC=y
+CONFIG_ARCH_TEGRA_239_SOC=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_MODULE_SIG=y
+CONFIG_MODULE_SIG_SHA512=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_KSM=y
+CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_ZSMALLOC=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+CONFIG_XFRM_USER=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_SYN_COOKIES=y
+CONFIG_INET_ESP=m
+CONFIG_INET_DIAG=m
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_ROUTE_INFO=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_TUNNEL=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_ACCT=m
+CONFIG_NETFILTER_NETLINK_QUEUE=m
+CONFIG_NETFILTER_NETLINK_LOG=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_AMANDA=m
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_TRACE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_VLAN_8021Q=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=y
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=m
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_BPF_JIT=y
+CONFIG_CAN=m
+CONFIG_CAN_VCAN=m
+CONFIG_CAN_SLCAN=m
+CONFIG_CAN_C_CAN=m
+CONFIG_CAN_CC770=m
+CONFIG_CAN_CC770_ISA=m
+CONFIG_CAN_CC770_PLATFORM=m
+CONFIG_CAN_M_CAN=m
+CONFIG_CAN_SJA1000=m
+CONFIG_CAN_EMS_PCI=m
+CONFIG_CAN_KVASER_PCI=m
+CONFIG_CAN_PLX_PCI=m
+CONFIG_CAN_SJA1000_ISA=m
+CONFIG_CAN_SJA1000_PLATFORM=m
+CONFIG_CAN_SOFTING=m
+CONFIG_CAN_MCP251X=m
+CONFIG_CAN_8DEV_USB=m
+CONFIG_CAN_EMS_USB=m
+CONFIG_CAN_ESD_USB2=m
+CONFIG_CAN_GS_USB=m
+CONFIG_CAN_KVASER_USB=m
+CONFIG_CAN_PEAK_USB=m
+CONFIG_MTTCAN=m
+CONFIG_TEGRA_HV_SECCAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_HIDP=y
+# CONFIG_BT_LE is not set
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_INTEL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIBCM203X=m
+CONFIG_BT_HCIBPA10X=m
+CONFIG_BT_HCIBFUSB=m
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_ATH3K=m
+CONFIG_AF_RXRPC=m
+CONFIG_AF_KCM=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCIEASPM_POWERSAVE=y
+CONFIG_PCI_STUB=m
+CONFIG_PCI_IOV=y
+CONFIG_PCIE_BUS_SAFE=y
+CONFIG_PCI_TEGRA=y
+CONFIG_PCIE_TEGRA194_EP=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCIE_TEGRA_VF=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCIE_EPF_NV_TEST=y
+CONFIG_PCIE_EPF_TEGRA_VNET=y
+CONFIG_PCI_SERIAL_CH384=m
+CONFIG_UEVENT_HELPER=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_SIMPLE_PM_BUS=y
+CONFIG_TEGRA_ACONNECT=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_QSPI_FLASH=m
+CONFIG_MTD_TEGRA_VIRT=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_SPI_NOR=m
+CONFIG_MTD_UBI=m
+# CONFIG_PNP_DEBUG_MESSAGES is not set
+CONFIG_ZRAM=m
+CONFIG_BLK_DEV_LOOP=m
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_BLK_DEV_RAM_SIZE=8192
+CONFIG_VIRTIO_BLK=y
+CONFIG_TEGRA_HV_BLKDEV=y
+CONFIG_TEGRA_HV_BLKDEV_OOPS=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_NVME_RDMA=m
+CONFIG_NVME_FC=m
+CONFIG_TIFM_CORE=m
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=m
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_CB710_CORE=m
+CONFIG_MODS=m
+CONFIG_SENSORS_F75308=m
+CONFIG_SENSORS_NCT1008=m
+CONFIG_SENSORS_PEX9749=y
+CONFIG_FAN_THERM_EST=y
+CONFIG_EQOS_APE_HWDEP=m
+CONFIG_TEGRA_ACSL=m
+CONFIG_TEGRA_PCIE_EP_MEM=y
+CONFIG_NVS_LIGHT=m
+CONFIG_NVS_PROXIMITY=y
+CONFIG_NVS_GTE=m
+CONFIG_TEGRA_PROFILER=y
+CONFIG_NVSCIC2C_PCIE=m
+CONFIG_NVSCIIPC=y
+CONFIG_BLUEDROID_PM=m
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=m
+CONFIG_SCSI_HISI_SAS_PCI=m
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_SCSI_UFSHCD_TEGRA=y
+CONFIG_ATA=m
+# CONFIG_ATA_ACPI is not set
+CONFIG_SATA_AHCI=m
+CONFIG_SATA_AHCI_PLATFORM=m
+CONFIG_MD=y
+CONFIG_BLK_DEV_DM=y
+CONFIG_DM_CRYPT=y
+CONFIG_DM_UEVENT=y
+CONFIG_DM_VERITY=y
+CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG=y
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=y
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_TYPHOON=m
+CONFIG_ET131X=m
+CONFIG_SLICOSS=m
+CONFIG_ACENIC=m
+CONFIG_ALTERA_TSE=m
+CONFIG_AQTION=m
+CONFIG_ATL2=m
+CONFIG_ATL1=m
+CONFIG_ATL1E=m
+CONFIG_ATL1C=m
+CONFIG_ALX=m
+# CONFIG_NET_VENDOR_AURORA is not set
+CONFIG_B44=m
+CONFIG_CNIC=m
+CONFIG_TIGON3=y
+CONFIG_BNX2X=m
+CONFIG_BNXT=m
+CONFIG_BNA=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=m
+CONFIG_THUNDER_NIC_VF=m
+# CONFIG_CAVIUM_PTP is not set
+CONFIG_LIQUIDIO=m
+CONFIG_LIQUIDIO_VF=m
+CONFIG_CHELSIO_T1=m
+CONFIG_CHELSIO_T1_1G=y
+CONFIG_CHELSIO_T3=m
+CONFIG_CHELSIO_T4=m
+CONFIG_CHELSIO_T4VF=m
+CONFIG_ENIC=m
+CONFIG_DL2K=m
+CONFIG_BE2NET=m
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+# CONFIG_HNS3_HCLGE is not set
+CONFIG_HNS3_ENET=y
+CONFIG_HINIC=m
+CONFIG_E100=m
+CONFIG_E1000=m
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=m
+CONFIG_IXGB=m
+CONFIG_IXGBE=m
+# CONFIG_IXGBE_HWMON is not set
+CONFIG_IXGBEVF=m
+CONFIG_I40E=m
+CONFIG_I40EVF=m
+CONFIG_ICE=m
+CONFIG_FM10K=m
+CONFIG_IGC=m
+CONFIG_JME=m
+CONFIG_SKGE=m
+CONFIG_SKY2=m
+CONFIG_SKY2_DEBUG=y
+CONFIG_OAK=m
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MLX5_CORE_IPOIB=y
+CONFIG_MLX5_CORE_THERMAL=y
+CONFIG_MLXSW_CORE=y
+CONFIG_MLX_MFT=m
+CONFIG_LAN743X=y
+CONFIG_NATSEMI=m
+CONFIG_NS83820=m
+CONFIG_S2IO=m
+CONFIG_VXGE=m
+CONFIG_NFP=m
+CONFIG_NFP_DEBUG=y
+CONFIG_NI_XGE_MANAGEMENT_ENET=m
+CONFIG_NE2K_PCI=m
+CONFIG_FORCEDETH=y
+CONFIG_PCIE_TEGRA_VNET=y
+CONFIG_HAMACHI=m
+CONFIG_YELLOWFIN=m
+CONFIG_IONIC=m
+CONFIG_QLA3XXX=m
+CONFIG_QLCNIC=m
+CONFIG_NETXEN_NIC=m
+CONFIG_QCA7000_SPI=m
+CONFIG_QCOM_EMAC=m
+CONFIG_8139CP=m
+CONFIG_8139TOO=m
+CONFIG_R8168=m
+CONFIG_SXGBE_ETH=m
+CONFIG_SFC=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=m
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NVETHERNET=y
+CONFIG_NVETHERNET_SELFTESTS=y
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=y
+CONFIG_MARVELL_PHY=y
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_USB_CATC=m
+CONFIG_USB_KAWETH=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_ALI_M5632=y
+CONFIG_USB_AN2720=y
+CONFIG_USB_KC2190=y
+CONFIG_USB_NET_CX82310_ETH=m
+CONFIG_USB_NET_AQC111=y
+CONFIG_ATH9K=m
+CONFIG_ATH9K_DEBUGFS=y
+CONFIG_ATH9K_STATION_STATISTICS=y
+CONFIG_ATH9K_WOW=y
+CONFIG_ATH9K_HTC=m
+CONFIG_ATH9K_HTC_DEBUGFS=y
+CONFIG_CARL9170=m
+CONFIG_CARL9170_DEBUGFS=y
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_AR5523=m
+CONFIG_WIL6210=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_AHB=y
+CONFIG_ATH10K_SDIO=m
+CONFIG_ATH10K_USB=m
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_WCN36XX=m
+CONFIG_WCN36XX_DEBUGFS=y
+CONFIG_ATMEL=m
+CONFIG_AT76C50X_USB=m
+CONFIG_B43=m
+CONFIG_B43_SDIO=y
+CONFIG_B43LEGACY=m
+CONFIG_BRCMFMAC=m
+# CONFIG_BRCMFMAC_SDIO is not set
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IPW2100=m
+CONFIG_IPW2200=m
+CONFIG_IWL3945=m
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_IWLWIFI_BCAST_FILTERING=y
+CONFIG_IWLWIFI_DEBUG=y
+CONFIG_IWLWIFI_DEBUGFS=y
+CONFIG_HERMES=m
+CONFIG_HERMES_PRISM=y
+CONFIG_PLX_HERMES=m
+CONFIG_TMD_HERMES=m
+CONFIG_NORTEL_HERMES=m
+CONFIG_ORINOCO_USB=m
+CONFIG_P54_COMMON=m
+CONFIG_P54_USB=m
+CONFIG_P54_PCI=m
+CONFIG_P54_SPI=m
+CONFIG_LIBERTAS=m
+CONFIG_LIBERTAS_THINFIRM=m
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_MT7601U=m
+CONFIG_MT76x0U=m
+CONFIG_MT76x0E=m
+CONFIG_MT76x2E=m
+CONFIG_MT76x2U=m
+CONFIG_MT7603E=m
+CONFIG_MT7615E=m
+CONFIG_MT7663U=m
+CONFIG_MT7915E=m
+# CONFIG_WLAN_VENDOR_MICROCHIP is not set
+CONFIG_RT2X00=m
+CONFIG_RT2800PCI=m
+CONFIG_RT2500USB=m
+CONFIG_RT73USB=m
+CONFIG_RT2800USB=m
+CONFIG_RT2800USB_RT3573=y
+CONFIG_RT2800USB_RT53XX=y
+CONFIG_RT2800USB_RT55XX=y
+CONFIG_RT2800USB_UNKNOWN=y
+CONFIG_RT2X00_LIB_DEBUGFS=y
+CONFIG_RTL8187=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_RTL8XXXU=m
+CONFIG_RTL8XXXU_UNTESTED=y
+CONFIG_RSI_91X=m
+# CONFIG_RSI_COEX is not set
+CONFIG_CW1200=m
+CONFIG_CW1200_WLAN_SDIO=m
+CONFIG_WL1251=m
+CONFIG_WL1251_SDIO=m
+CONFIG_WL12XX=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_USB_ZD1201=m
+CONFIG_ZD1211RW=m
+CONFIG_BCMDHD=m
+CONFIG_BCM4354=y
+CONFIG_BCMDHD_HW_OOB=y
+CONFIG_DHD_USE_SCHED_SCAN=y
+CONFIG_BCMDHD_DISABLE_MCC=y
+CONFIG_RTL8822CE=m
+CONFIG_TEGRA_HV_NET=y
+CONFIG_INPUT_LEDS=m
+CONFIG_INPUT_POLLDEV=m
+CONFIG_INPUT_MOUSEDEV=y
+CONFIG_INPUT_JOYDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADP5588=m
+CONFIG_KEYBOARD_ADP5589=m
+CONFIG_KEYBOARD_ATKBD=m
+CONFIG_KEYBOARD_QT1070=m
+CONFIG_KEYBOARD_QT2160=m
+CONFIG_KEYBOARD_LKKBD=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_GPIO_POLLED=m
+CONFIG_KEYBOARD_TCA6416=m
+CONFIG_KEYBOARD_TCA8418=m
+CONFIG_KEYBOARD_MATRIX=m
+CONFIG_KEYBOARD_LM8323=m
+CONFIG_KEYBOARD_LM8333=m
+CONFIG_KEYBOARD_MAX7359=m
+CONFIG_KEYBOARD_MCS=m
+CONFIG_KEYBOARD_MPR121=m
+CONFIG_KEYBOARD_NEWTON=m
+CONFIG_KEYBOARD_TEGRA=m
+CONFIG_KEYBOARD_OPENCORES=m
+CONFIG_KEYBOARD_SAMSUNG=m
+CONFIG_KEYBOARD_STOWAWAY=m
+CONFIG_KEYBOARD_OMAP4=m
+CONFIG_KEYBOARD_XTKBD=m
+CONFIG_KEYBOARD_CAP11XX=m
+CONFIG_KEYBOARD_BCM=m
+CONFIG_MOUSE_PS2=m
+CONFIG_MOUSE_SERIAL=m
+CONFIG_MOUSE_APPLETOUCH=m
+CONFIG_MOUSE_BCM5974=m
+CONFIG_MOUSE_CYAPA=m
+CONFIG_MOUSE_VSXXXAA=m
+CONFIG_MOUSE_GPIO=m
+CONFIG_MOUSE_SYNAPTICS_I2C=m
+CONFIG_MOUSE_SYNAPTICS_USB=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_XPAD=y
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_SERIO_SERPORT=m
+CONFIG_SERIO_AMBAKMI=m
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+# CONFIG_SERIAL_8250_EXAR is not set
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=m
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_8250_XR17V35X=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_TEGRA=y
+CONFIG_SERIAL_TEGRA_TCU=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_TEGRA_COMBINED_UART_EARLY=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_TCG_TPM=y
+CONFIG_TCG_FTPM_TEE=m
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_ALI1535=m
+CONFIG_I2C_ALI1563=m
+CONFIG_I2C_ALI15X3=m
+CONFIG_I2C_AMD756=m
+CONFIG_I2C_AMD8111=m
+CONFIG_I2C_I801=m
+CONFIG_I2C_ISCH=m
+CONFIG_I2C_PIIX4=m
+CONFIG_I2C_NFORCE2=m
+CONFIG_I2C_SIS630=m
+CONFIG_I2C_VIAPRO=m
+CONFIG_I2C_CADENCE=m
+CONFIG_I2C_CBUS_GPIO=m
+CONFIG_I2C_DESIGNWARE_PLATFORM=m
+CONFIG_I2C_DESIGNWARE_PCI=m
+CONFIG_I2C_EMEV2=m
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_NOMADIK=m
+CONFIG_I2C_OCORES=m
+CONFIG_I2C_PCA_PLATFORM=m
+CONFIG_I2C_RK3X=m
+CONFIG_I2C_SIMTEC=m
+CONFIG_I2C_TEGRA=y
+CONFIG_I2C_DIOLAN_U2C=m
+CONFIG_I2C_NVVRS11=m
+CONFIG_I2C_TEGRA_CAMRTC=y
+CONFIG_I2C_TEGRA_SLAVE=m
+CONFIG_I2C_TEGRA194_SLAVE=m
+CONFIG_I2C_STUB=m
+CONFIG_I2C_SLAVE_EEPROM=m
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE=m
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_PXA2XX=m
+CONFIG_SPI_SC18IS602=m
+CONFIG_SPI_TEGRA114=m
+CONFIG_SPI_TEGRA124_SLAVE=y
+CONFIG_SPI_TEGRA194_SLAVE=y
+CONFIG_QSPI_TEGRA23x=y
+CONFIG_QSPI_TEGRA210=m
+CONFIG_SPI_XCOMM=m
+CONFIG_SPI_ZYNQMP_GQSPI=m
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_TLE62X0=m
+CONFIG_SPMI=m
+CONFIG_PPS_DEBUG=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_TEGRA186_DPAUX=y
+CONFIG_PINCTRL_TEGRA234_DPAUX=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_TMPM32X_I2C=y
+CONFIG_POWER_RESET_MAX77620=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
+CONFIG_GPIO_TACHOMETER=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_MAX77620_THERMAL=m
+CONFIG_TEGRA_SOCTHERM=y
+CONFIG_TEGRA_BPMP_THERMAL=m
+CONFIG_TEGRA_AOTAG=y
+CONFIG_TEGRA_TJ_THERMAL=y
+CONFIG_TEGRA_CORE_CAPS=y
+CONFIG_TEGRA_DFLL_CAPS=y
+CONFIG_THERMAL_GOV_PID=y
+CONFIG_USERSPACE_THERM_ALERT=m
+CONFIG_TEGRA23X_OC_EVENT=y
+CONFIG_TEGRA19X_OC_EVENT=y
+CONFIG_WATCHDOG=y
+CONFIG_WATCHDOG_NOWAYOUT=y
+CONFIG_MAX77620_WATCHDOG=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_TEGRA21X_WATCHDOG=y
+CONFIG_TEGRA18X_WATCHDOG=y
+CONFIG_TEGRA_HV_WATCHDOG=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_RK808=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_NVVRS_PSEQ=y
+CONFIG_NVVRS_PSEQ_RTC=y
+CONFIG_REGULATOR=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_TPS65132=y
+CONFIG_REGULATOR_PMIC_OTP=y
+CONFIG_REGULATOR_NCP81599=y
+CONFIG_RC_CORE=y
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_TEST_SUPPORT=y
+CONFIG_VIDEO_V4L2_SUBDEV_API=y
+# CONFIG_DVB_DYNAMIC_MINORS is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_USB_M5602=m
+CONFIG_USB_STV06XX=m
+CONFIG_USB_GL860=m
+CONFIG_USB_GSPCA_BENQ=m
+CONFIG_USB_GSPCA_CONEX=m
+CONFIG_USB_GSPCA_CPIA1=m
+CONFIG_USB_GSPCA_DTCS033=m
+CONFIG_USB_GSPCA_ETOMS=m
+CONFIG_USB_GSPCA_FINEPIX=m
+CONFIG_USB_GSPCA_JEILINJ=m
+CONFIG_USB_GSPCA_JL2005BCD=m
+CONFIG_USB_GSPCA_KINECT=m
+CONFIG_USB_GSPCA_KONICA=m
+CONFIG_USB_GSPCA_MARS=m
+CONFIG_USB_GSPCA_MR97310A=m
+CONFIG_USB_GSPCA_NW80X=m
+CONFIG_USB_GSPCA_OV519=m
+CONFIG_USB_GSPCA_OV534=m
+CONFIG_USB_GSPCA_OV534_9=m
+CONFIG_USB_GSPCA_PAC207=m
+CONFIG_USB_GSPCA_PAC7302=m
+CONFIG_USB_GSPCA_PAC7311=m
+CONFIG_USB_GSPCA_SE401=m
+CONFIG_USB_GSPCA_SN9C2028=m
+CONFIG_USB_GSPCA_SN9C20X=m
+CONFIG_USB_GSPCA_SONIXB=m
+CONFIG_USB_GSPCA_SONIXJ=m
+CONFIG_USB_GSPCA_SPCA500=m
+CONFIG_USB_GSPCA_SPCA501=m
+CONFIG_USB_GSPCA_SPCA505=m
+CONFIG_USB_GSPCA_SPCA506=m
+CONFIG_USB_GSPCA_SPCA508=m
+CONFIG_USB_GSPCA_SPCA561=m
+CONFIG_USB_GSPCA_SPCA1528=m
+CONFIG_USB_GSPCA_SQ905=m
+CONFIG_USB_GSPCA_SQ905C=m
+CONFIG_USB_GSPCA_SQ930X=m
+CONFIG_USB_GSPCA_STK014=m
+CONFIG_USB_GSPCA_STK1135=m
+CONFIG_USB_GSPCA_STV0680=m
+CONFIG_USB_GSPCA_SUNPLUS=m
+CONFIG_USB_GSPCA_T613=m
+CONFIG_USB_GSPCA_TOPRO=m
+CONFIG_USB_GSPCA_TOUPTEK=m
+CONFIG_USB_GSPCA_TV8532=m
+CONFIG_USB_GSPCA_VC032X=m
+CONFIG_USB_GSPCA_VICAM=m
+CONFIG_USB_GSPCA_XIRLINK_CIT=m
+CONFIG_USB_GSPCA_ZC3XX=m
+CONFIG_USB_PWC=m
+CONFIG_VIDEO_CPIA2=m
+CONFIG_USB_ZR364XX=m
+CONFIG_USB_STKWEBCAM=m
+CONFIG_USB_S2255=m
+CONFIG_VIDEO_USBTV=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_VIDEO_CAMERA=y
+CONFIG_VIDEO_ISC=m
+CONFIG_VIDEO_CDI=m
+CONFIG_V4L_TEST_DRIVERS=y
+CONFIG_VIDEO_ECAM=m
+CONFIG_NV_VIDEO_IMX185=m
+CONFIG_NV_VIDEO_IMX219=m
+CONFIG_NV_VIDEO_IMX477=m
+CONFIG_NV_VIDEO_IMX268=m
+CONFIG_NV_VIDEO_IMX274=m
+CONFIG_NV_VIDEO_IMX318=m
+CONFIG_NV_VIDEO_LC898212=m
+CONFIG_NV_VIDEO_OV5693=m
+CONFIG_NV_VIDEO_OV9281=m
+CONFIG_NV_VIDEO_OV10823=m
+CONFIG_NV_VIDEO_OV23850=m
+CONFIG_I2C_IOEXPANDER_PCA9570=m
+CONFIG_VIDEO_TC358840=m
+CONFIG_VIDEO_LT6911UXC=m
+CONFIG_I2C_IOEXPANDER_SER_MAX9295=y
+CONFIG_I2C_IOEXPANDER_DESER_MAX9296=y
+CONFIG_NV_VIDEO_IMX390=y
+CONFIG_NV_DESER_MAX96712=m
+CONFIG_NV_VIDEO_AR0234=m
+CONFIG_NV_VIDEO_HAWK_OWL=m
+CONFIG_NV_VIRTUAL_I2C_MUX=m
+# CONFIG_CXD2880_SPI_DRV is not set
+CONFIG_MEDIA_TUNER_SIMPLE=y
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+CONFIG_MEDIA_TUNER_TDA8290=y
+# CONFIG_MEDIA_TUNER_TDA18272 is not set
+CONFIG_MEDIA_TUNER_MT20XX=y
+CONFIG_MEDIA_TUNER_XC2028=y
+CONFIG_MEDIA_TUNER_XC5000=y
+CONFIG_MEDIA_TUNER_XC4000=y
+CONFIG_MEDIA_TUNER_MC44S803=y
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_DVB_CXD2880 is not set
+# CONFIG_DVB_MN88443X is not set
+# CONFIG_DVB_LNBH29 is not set
+# CONFIG_DVB_CXD2099 is not set
+# CONFIG_VGA_ARB is not set
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_RCAR_DW_HDMI=m
+CONFIG_DRM_RCAR_LVDS=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_TEGRA_UDRM=m
+CONFIG_FB_MODE_PIXCLOCK_HZ=y
+CONFIG_FB_EFI=y
+CONFIG_FB_SIMPLE=y
+CONFIG_LCD_CLASS_DEVICE=m
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=y
+CONFIG_TEGRA_GRHOST=y
+CONFIG_TEGRA_GRHOST_NVCSI=y
+CONFIG_TEGRA_GR_VIRTUALIZATION=y
+CONFIG_TEGRA_DC=y
+CONFIG_TEGRA_DC_SCREEN_CAPTURE=y
+CONFIG_TEGRA_DSI=y
+CONFIG_MAXIM_GMSL_DP_SERIALIZER=y
+CONFIG_TEGRA_HDMI2_0=y
+CONFIG_TEGRA_HDMIHDCP=y
+CONFIG_TEGRA_DPHDCP=y
+CONFIG_TEGRA_CEC_SUPPORT=y
+CONFIG_TEGRA_GRHOST_SLVSEC=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+# CONFIG_LOGO_LINUX_CLUT224 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_HDA_INTEL=m
+CONFIG_SND_HDA_TEGRA=m
+CONFIG_SND_HDA_CODEC_HDMI=m
+CONFIG_SND_HDA_POWER_SAVE_DEFAULT=1
+CONFIG_SND_USB_AUDIO=y
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_TEGRA=m
+CONFIG_SND_SOC_TEGRA210_AHUB=m
+CONFIG_SND_SOC_TEGRA210_DMIC=m
+CONFIG_SND_SOC_TEGRA210_I2S=m
+CONFIG_SND_SOC_TEGRA186_DSPK=m
+CONFIG_SND_SOC_TEGRA210_ADMAIF=m
+CONFIG_SND_SOC_TEGRA186_ARAD=m
+CONFIG_SND_SOC_TEGRA186_ASRC=m
+CONFIG_SND_SOC_TEGRA210_AMX=m
+CONFIG_SND_SOC_TEGRA210_ADX=m
+CONFIG_SND_SOC_TEGRA210_MIXER=m
+CONFIG_SND_SOC_TEGRA210_SFC=m
+CONFIG_SND_SOC_TEGRA210_MVC=m
+CONFIG_SND_SOC_TEGRA210_AFC=m
+CONFIG_SND_SOC_TEGRA210_IQC=m
+CONFIG_SND_SOC_TEGRA210_OPE=m
+CONFIG_SND_SOC_TEGRA210_ADSP=m
+CONFIG_SND_SOC_TEGRA210_AUDIO=m
+CONFIG_SND_SOC_TEGRA_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5640=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_TEGRA210_ADSP_VIRT_ALT=m
+CONFIG_SND_SOC_TEGRA_VIRT_T210REF_PCM=m
+CONFIG_HIDRAW=y
+CONFIG_UHID=y
+CONFIG_HID_A4TECH=m
+CONFIG_HID_ACRUX=y
+CONFIG_HID_ACRUX_FF=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_APPLEIR=m
+CONFIG_HID_ASUS=m
+CONFIG_HID_AUREAL=m
+CONFIG_HID_BELKIN=m
+CONFIG_HID_BETOP_FF=m
+CONFIG_HID_CHERRY=m
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CORSAIR=m
+CONFIG_HID_PRODIKEYS=m
+CONFIG_HID_CMEDIA=m
+CONFIG_HID_CYPRESS=m
+CONFIG_HID_DRAGONRISE=y
+CONFIG_DRAGONRISE_FF=y
+CONFIG_HID_EMS_FF=m
+CONFIG_HID_ELECOM=m
+CONFIG_HID_ELO=m
+CONFIG_HID_EZKEY=m
+CONFIG_HID_GEMBIRD=m
+CONFIG_HID_GFRM=m
+CONFIG_HID_HOLTEK=y
+CONFIG_HID_GT683R=m
+CONFIG_HID_KEYTOUCH=y
+CONFIG_HID_KYE=y
+CONFIG_HID_UCLOGIC=y
+CONFIG_HID_WALTOP=y
+CONFIG_HID_GYRATION=y
+CONFIG_HID_ICADE=m
+CONFIG_HID_ITE=m
+CONFIG_HID_TWINHAN=y
+CONFIG_HID_KENSINGTON=m
+CONFIG_HID_LCPOWER=y
+CONFIG_HID_LENOVO=m
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_LOGITECH_DJ=m
+CONFIG_HID_MAGICMOUSE=y
+CONFIG_HID_MICROSOFT=m
+CONFIG_HID_MONTEREY=m
+CONFIG_HID_MULTITOUCH=y
+CONFIG_HID_NTI=m
+CONFIG_HID_NTRIG=y
+CONFIG_HID_ORTEK=y
+CONFIG_HID_PANTHERLORD=y
+CONFIG_PANTHERLORD_FF=y
+CONFIG_HID_PENMOUNT=m
+CONFIG_HID_PETALYNX=m
+CONFIG_HID_PICOLCD=m
+CONFIG_HID_PICOLCD_FB=y
+CONFIG_HID_PICOLCD_BACKLIGHT=y
+CONFIG_HID_PLANTRONICS=m
+CONFIG_HID_PRIMAX=m
+CONFIG_HID_RETRODE=m
+CONFIG_HID_ROCCAT=m
+CONFIG_HID_SAITEK=m
+CONFIG_HID_SAMSUNG=m
+CONFIG_HID_SONY=m
+CONFIG_HID_SPEEDLINK=m
+CONFIG_HID_STEELSERIES=m
+CONFIG_HID_SUNPLUS=m
+CONFIG_HID_RMI=m
+CONFIG_HID_GREENASIA=m
+CONFIG_GREENASIA_FF=y
+CONFIG_HID_SMARTJOYPLUS=m
+CONFIG_SMARTJOYPLUS_FF=y
+CONFIG_HID_TIVO=m
+CONFIG_HID_TOPSEED=m
+CONFIG_HID_THINGM=m
+CONFIG_HID_THRUSTMASTER=m
+CONFIG_HID_UDRAW_PS3=m
+CONFIG_HID_WACOM=m
+CONFIG_HID_WIIMOTE=m
+CONFIG_HID_XINMO=m
+CONFIG_HID_ZEROPLUS=m
+CONFIG_HID_ZYDACRON=m
+CONFIG_HID_SENSOR_HUB=m
+CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
+CONFIG_HID_ALPS=m
+CONFIG_USB_HIDDEV=y
+CONFIG_HID_SHIELD_REMOTE=m
+CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_TEGRA=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_PRINTER=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_STORAGE_REALTEK=m
+CONFIG_USB_STORAGE_DATAFAB=m
+CONFIG_USB_STORAGE_FREECOM=m
+CONFIG_USB_STORAGE_ISD200=m
+CONFIG_USB_STORAGE_USBAT=m
+CONFIG_USB_STORAGE_SDDR09=m
+CONFIG_USB_STORAGE_SDDR55=m
+CONFIG_USB_STORAGE_JUMPSHOT=m
+CONFIG_USB_STORAGE_ALAUDA=m
+CONFIG_USB_STORAGE_ONETOUCH=m
+CONFIG_USB_STORAGE_KARMA=m
+CONFIG_USB_STORAGE_CYPRESS_ATACB=m
+CONFIG_USB_STORAGE_ENE_UB6250=m
+CONFIG_USB_UAS=y
+CONFIG_USB_MDC800=m
+CONFIG_USB_CHIPIDEA=m
+CONFIG_USB_SERIAL=m
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_GARMIN=m
+CONFIG_USB_SERIAL_KEYSPAN=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_SERIAL_XSENS_MT=m
+CONFIG_USB_EMI62=m
+CONFIG_USB_EMI26=m
+CONFIG_USB_SEVSEG=m
+CONFIG_USB_LCD=m
+CONFIG_USB_CYPRESS_CY7C63=m
+CONFIG_USB_CYTHERM=m
+CONFIG_USB_IDMOUSE=m
+CONFIG_USB_APPLEDISPLAY=m
+CONFIG_USB_LD=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_YUREX=m
+CONFIG_USB_HSIC_USB4604=m
+CONFIG_USB_GADGET=y
+CONFIG_USB_TEGRA_XUDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_ACC=y
+CONFIG_TYPEC=m
+CONFIG_TYPEC_FUSB301=m
+CONFIG_TYPEC_UCSI=m
+CONFIG_UCSI_CCG=m
+CONFIG_TYPEC_STUSB160X=m
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_TEST=m
+CONFIG_MMC_ARMMMCI=y
+# CONFIG_MMC_STM32_SDMMC is not set
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_TEGRA=y
+CONFIG_MMC_SPI=m
+CONFIG_MMC_DW=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=m
+CONFIG_LEDS_PWM=m
+CONFIG_LEDS_BD2802=m
+CONFIG_LEDS_IS31FL319X=m
+CONFIG_INFINIBAND=m
+CONFIG_INFINIBAND_USER_MAD=m
+CONFIG_INFINIBAND_USER_ACCESS=m
+CONFIG_INFINIBAND_MTHCA=m
+CONFIG_MLX4_INFINIBAND=m
+CONFIG_MLX5_INFINIBAND=m
+CONFIG_INFINIBAND_IPOIB=m
+CONFIG_INFINIBAND_IPOIB_CM=y
+CONFIG_INFINIBAND_SRP=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_NVMEM is not set
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_RX8025=m
+CONFIG_DMADEVICES=y
+CONFIG_DMA_BCM2835=y
+CONFIG_DMA_SUN6I=m
+CONFIG_IMX_SDMA=m
+CONFIG_K3_DMA=y
+CONFIG_MV_XOR=y
+CONFIG_MV_XOR_V2=y
+CONFIG_OWL_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_TEGRA20_APB_DMA=y
+CONFIG_TEGRA210_ADMA=m
+CONFIG_TEGRA_GPC_DMA=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_VFIO=m
+CONFIG_VFIO_PCI=m
+CONFIG_VIRT_DRIVERS=y
+CONFIG_VIRTIO_PCI=m
+CONFIG_VIRTIO_BALLOON=m
+CONFIG_VIRTIO_MMIO=m
+CONFIG_PRISM2_USB=m
+CONFIG_RTL8192U=m
+CONFIG_RTLLIB=m
+CONFIG_RTL8192E=m
+CONFIG_R8712U=m
+CONFIG_R8188EU=m
+CONFIG_QLGE=m
+CONFIG_TEGRA_HTS_GTE=y
+CONFIG_DENVER_CPU=y
+CONFIG_TEGRA_AON=y
+CONFIG_TEGRA_BWMGR=y
+CONFIG_TEGRA_CAMERA_RTCPU=y
+CONFIG_TEGRA_CAMERA_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_FSICOM=y
+CONFIG_TEGRA_EPL=y
+CONFIG_TEGRA_DCE=y
+CONFIG_TEGRA_ISOMGR=y
+CONFIG_TEGRA_ISOMGR_SYSFS=y
+CONFIG_TEGRA_SPE=y
+CONFIG_TEGRA_SPE_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_CENTRAL_ACTMON=y
+CONFIG_TEGRA_BOOTLOADER_DEBUG=m
+CONFIG_TEGRA_CLOCKS_CONFIGURE=y
+CONFIG_TEGRA_USS_IO_PROXY=y
+CONFIG_TEGRA_SAFETY=y
+CONFIG_TEGRA_NVADSP=m
+CONFIG_TEGRA_NVADSP_ON_SMMU=y
+CONFIG_TEGRA_ADSP_FILEIO=y
+CONFIG_TEGRA_ADSP_LPTHREAD=y
+CONFIG_TEGRA_VIRT_AUDIO_IVC=y
+CONFIG_COMMON_CLK_FREQ_STATS_ACCOUNTING=y
+CONFIG_CLK_SRC_TEGRA18_TIMER=y
+CONFIG_ARM_MHU=m
+CONFIG_TEGRA_IOMMU_SMMU=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_DEBUG=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_SOUNDWIRE=m
+CONFIG_ARCH_TEGRA_210_SOC=y
+CONFIG_ARCH_TEGRA_186_SOC=y
+CONFIG_ARCH_TEGRA_194_SOC=y
+CONFIG_ARCH_TEGRA_234_SOC=y
+CONFIG_TEGRA_KFUSE=y
+CONFIG_TEGRA_FUSE_BURN=y
+CONFIG_TEGRA_210_DVFS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_USERSPACE=y
+CONFIG_DEVFREQ_GOV_POD_SCALING_V2=y
+CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
+CONFIG_EXTCON_GPIO=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_HID_SENSOR_ACCEL_3D=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_DS4424=m
+CONFIG_HID_SENSOR_GYRO_3D=m
+CONFIG_BMI088_IIO=m
+CONFIG_NTB=m
+CONFIG_NTB_SWITCHTEC=m
+CONFIG_NTB_PINGPONG=m
+CONFIG_NTB_TOOL=m
+CONFIG_NTB_PERF=m
+CONFIG_NTB_TRANSPORT=m
+CONFIG_PWM=y
+CONFIG_PWM_TEGRA=y
+CONFIG_PWM_TEGRA_PMC_BLINK=m
+CONFIG_PWM_TEGRA_TACHOMETER=y
+CONFIG_PWM_TEGRA_DFLL=y
+CONFIG_PHY_FSL_IMX8MQ_USB=y
+CONFIG_PHY_TEGRA_XUSB=y
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=y
+CONFIG_ARM_SPE_PMU=y
+CONFIG_DAX=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_TEGRA=y
+CONFIG_RTK_BTUSB=m
+CONFIG_NVPMODEL_EMC=y
+CONFIG_TEGRA_RDMA=m
+CONFIG_NVPPS=m
+CONFIG_TEGRA_HV_PM_CTL=y
+CONFIG_TEGRA_HV_MANAGER=y
+CONFIG_TEGRA_VIRTUALIZATION=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_QUOTA_NETLINK_INTERFACE=y
+CONFIG_QFMT_V2=m
+CONFIG_AUTOFS4_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_ISO9660_FS=y
+CONFIG_OVERLAY_FS=m
+# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XATTR=y
+CONFIG_SQUASHFS_LZ4=y
+CONFIG_SQUASHFS_LZO=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE_CONSOLE=y
+CONFIG_PSTORE_RAM=m
+CONFIG_NFS_FS=y
+CONFIG_NFS_V3_ACL=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
+CONFIG_NFSD=m
+CONFIG_NFSD_V3=y
+CONFIG_NFSD_V3_ACL=y
+CONFIG_CIFS=m
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_NLS_UTF8=m
+CONFIG_SECURITY_DMESG_RESTRICT=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_NETWORK=y
+CONFIG_HARDENED_USERCOPY=y
+CONFIG_FORTIFY_SOURCE=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_YAMA=y
+CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,bpf"
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=y
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_CTR=y
+CONFIG_CRYPTO_GHASH=y
+CONFIG_CRYPTO_ARC4=y
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ANSI_CPRNG=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=y
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_TEGRA_CRYPTO_DEV=y
+CONFIG_CRYPTO_DEV_TEGRA_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_ELLIPTIC_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_USE_HOST1X_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_VIRTUAL_SE_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_NVRNG=y
+CONFIG_CRYPTO_DEV_TEGRA_NVVSE=y
+CONFIG_CRYPTO_DEV_TEGRA_FDE=m
+# CONFIG_RAID6_PQ_BENCHMARK is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=64
+CONFIG_CMA_ALIGNMENT=9
+CONFIG_PRINTK_TIME=y
+CONFIG_DYNAMIC_DEBUG_CORE=y
+# CONFIG_SYMBOLIC_ERRNAME is not set
+CONFIG_DEBUG_INFO=y
+CONFIG_FRAME_WARN=4096
+# CONFIG_SECTION_MISMATCH_WARN_ONLY is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_MISC is not set
+CONFIG_PANIC_ON_OOPS=y
+CONFIG_SOFTLOCKUP_DETECTOR=y
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
+CONFIG_WQ_WATCHDOG=y
+CONFIG_SCHEDSTATS=y
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DYNAMIC_FTRACE is not set
+CONFIG_STACK_TRACER=y
+# CONFIG_UPROBE_EVENTS is not set
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
diff --git a/arch/arm64/configs/raiboard_ornx_defconfig b/arch/arm64/configs/raiboard_ornx_defconfig
new file mode 100644
index 000000000000..578edb92289e
--- /dev/null
+++ b/arch/arm64/configs/raiboard_ornx_defconfig
@@ -0,0 +1,1403 @@
+# CONFIG_LOCALVERSION_AUTO is not set
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_WATCH_QUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_CGROUPS=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_SCHED=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_EMBEDDED=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_SLAB_FREELIST_RANDOM=y
+CONFIG_SLAB_FREELIST_HARDENED=y
+CONFIG_SHUFFLE_PAGE_ALLOCATOR=y
+CONFIG_PROFILING=y
+CONFIG_ARCH_TEGRA=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_PARAVIRT=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+# CONFIG_RODATA_FULL_DEFAULT_ENABLED is not set
+CONFIG_ARM64_SW_TTBR0_PAN=y
+CONFIG_COMPAT=y
+CONFIG_ARMV8_DEPRECATED=y
+CONFIG_SWP_EMULATION=y
+CONFIG_CP15_BARRIER_EMULATION=y
+CONFIG_SETEND_EMULATION=y
+# CONFIG_ARM64_HW_AFDBM is not set
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_AUTOSLEEP=y
+CONFIG_PM_WAKELOCKS=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_CPUIDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_IDLE_TEGRA_AUTO=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_TEGRA186_CPUFREQ=y
+CONFIG_ARM_SCPI_PROTOCOL=m
+CONFIG_DMI_SYSFS=y
+# CONFIG_EFI_VARS_PSTORE is not set
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_EFI_TEST=m
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_KVM=y
+CONFIG_TEGRA_DTC_SUPPRESS_WARNINGS=y
+CONFIG_ARM64_CRYPTO=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=m
+CONFIG_CRYPTO_SHA2_ARM64_CE=m
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=m
+CONFIG_CRYPTO_AES_ARM64_NEON_BLK=m
+CONFIG_ARCH_TEGRA_23x_SOC=y
+CONFIG_ARCH_TEGRA_239_SOC=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_MODULE_SIG=y
+CONFIG_MODULE_SIG_SHA512=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_PARTITION_ADVANCED=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=m
+CONFIG_KSM=y
+CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_ZSMALLOC=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_UNIX=y
+CONFIG_XFRM_USER=y
+CONFIG_NET_KEY=y
+CONFIG_INET=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_SYN_COOKIES=y
+CONFIG_INET_ESP=m
+CONFIG_INET_DIAG=m
+CONFIG_IPV6_ROUTER_PREF=y
+CONFIG_IPV6_ROUTE_INFO=y
+CONFIG_IPV6_OPTIMISTIC_DAD=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_TUNNEL=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_ACCT=m
+CONFIG_NETFILTER_NETLINK_QUEUE=m
+CONFIG_NETFILTER_NETLINK_LOG=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_AMANDA=m
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_TRACE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_VLAN_8021Q=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_HTB=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=y
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_EMATCH=y
+CONFIG_NET_EMATCH_U32=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=m
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_BPF_JIT=y
+CONFIG_CAN=m
+CONFIG_CAN_VCAN=m
+CONFIG_CAN_SLCAN=m
+CONFIG_CAN_C_CAN=m
+CONFIG_CAN_CC770=m
+CONFIG_CAN_CC770_ISA=m
+CONFIG_CAN_CC770_PLATFORM=m
+CONFIG_CAN_M_CAN=m
+CONFIG_CAN_SJA1000=m
+CONFIG_CAN_EMS_PCI=m
+CONFIG_CAN_KVASER_PCI=m
+CONFIG_CAN_PLX_PCI=m
+CONFIG_CAN_SJA1000_ISA=m
+CONFIG_CAN_SJA1000_PLATFORM=m
+CONFIG_CAN_SOFTING=m
+CONFIG_CAN_MCP251X=m
+CONFIG_CAN_8DEV_USB=m
+CONFIG_CAN_EMS_USB=m
+CONFIG_CAN_ESD_USB2=m
+CONFIG_CAN_GS_USB=m
+CONFIG_CAN_KVASER_USB=m
+CONFIG_CAN_PEAK_USB=m
+CONFIG_MTTCAN=m
+CONFIG_TEGRA_HV_SECCAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_HIDP=y
+# CONFIG_BT_LE is not set
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_INTEL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIBCM203X=m
+CONFIG_BT_HCIBPA10X=m
+CONFIG_BT_HCIBFUSB=m
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_ATH3K=m
+CONFIG_AF_RXRPC=m
+CONFIG_AF_KCM=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_CERTIFICATION_ONUS=y
+# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCIE_ECRC=y
+CONFIG_PCIEASPM_POWER_SUPERSAVE=y
+CONFIG_PCI_STUB=m
+CONFIG_PCI_IOV=y
+CONFIG_PCIE_BUS_SAFE=y
+CONFIG_PCI_TEGRA=y
+CONFIG_PCIE_TEGRA194_EP=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCIE_TEGRA_VF=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_PCIE_EPF_NV_TEST=y
+CONFIG_PCIE_EPF_TEGRA_VNET=y
+CONFIG_PCI_SERIAL_CH384=m
+CONFIG_UEVENT_HELPER=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_SIMPLE_PM_BUS=y
+CONFIG_TEGRA_ACONNECT=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_QSPI_FLASH=m
+CONFIG_MTD_TEGRA_VIRT=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_SPI_NOR=m
+CONFIG_MTD_UBI=m
+# CONFIG_PNP_DEBUG_MESSAGES is not set
+CONFIG_ZRAM=m
+CONFIG_BLK_DEV_LOOP=m
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_BLK_DEV_RAM_SIZE=8192
+CONFIG_VIRTIO_BLK=y
+CONFIG_TEGRA_HV_BLKDEV=y
+CONFIG_TEGRA_HV_BLKDEV_OOPS=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_NVME_RDMA=m
+CONFIG_NVME_FC=m
+CONFIG_TIFM_CORE=m
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=m
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_CB710_CORE=m
+CONFIG_MODS=m
+CONFIG_SENSORS_F75308=m
+CONFIG_SENSORS_NCT1008=m
+CONFIG_SENSORS_PEX9749=y
+CONFIG_FAN_THERM_EST=y
+CONFIG_EQOS_APE_HWDEP=m
+CONFIG_TEGRA_ACSL=m
+CONFIG_TEGRA_PCIE_EP_MEM=y
+CONFIG_NVS_LIGHT=m
+CONFIG_NVS_PROXIMITY=y
+CONFIG_NVS_GTE=m
+CONFIG_TEGRA_PROFILER=y
+CONFIG_NVSCIC2C_PCIE=m
+CONFIG_NVSCIIPC=y
+CONFIG_BLUEDROID_PM=m
+CONFIG_SCSI=y
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=m
+CONFIG_SCSI_HISI_SAS_PCI=m
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_SCSI_UFSHCD_TEGRA=y
+CONFIG_ATA=m
+# CONFIG_ATA_ACPI is not set
+CONFIG_SATA_AHCI=m
+CONFIG_SATA_AHCI_PLATFORM=m
+CONFIG_MD=y
+CONFIG_BLK_DEV_DM=y
+CONFIG_DM_CRYPT=y
+CONFIG_DM_UEVENT=y
+CONFIG_DM_VERITY=y
+CONFIG_DM_VERITY_VERIFY_ROOTHASH_SIG=y
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=y
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_TYPHOON=m
+CONFIG_ET131X=m
+CONFIG_SLICOSS=m
+CONFIG_ACENIC=m
+CONFIG_ALTERA_TSE=m
+CONFIG_AQTION=m
+CONFIG_ATL2=m
+CONFIG_ATL1=m
+CONFIG_ATL1E=m
+CONFIG_ATL1C=m
+CONFIG_ALX=m
+# CONFIG_NET_VENDOR_AURORA is not set
+CONFIG_B44=m
+CONFIG_CNIC=m
+CONFIG_TIGON3=y
+CONFIG_BNX2X=m
+CONFIG_BNXT=m
+CONFIG_BNA=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=m
+CONFIG_THUNDER_NIC_VF=m
+# CONFIG_CAVIUM_PTP is not set
+CONFIG_LIQUIDIO=m
+CONFIG_LIQUIDIO_VF=m
+CONFIG_CHELSIO_T1=m
+CONFIG_CHELSIO_T1_1G=y
+CONFIG_CHELSIO_T3=m
+CONFIG_CHELSIO_T4=m
+CONFIG_CHELSIO_T4VF=m
+CONFIG_ENIC=m
+CONFIG_DL2K=m
+CONFIG_BE2NET=m
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+# CONFIG_HNS3_HCLGE is not set
+CONFIG_HNS3_ENET=y
+CONFIG_HINIC=m
+CONFIG_E100=m
+CONFIG_E1000=m
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=m
+CONFIG_IXGB=m
+CONFIG_IXGBE=m
+# CONFIG_IXGBE_HWMON is not set
+CONFIG_IXGBEVF=m
+CONFIG_I40E=m
+CONFIG_I40EVF=m
+CONFIG_ICE=m
+CONFIG_FM10K=m
+CONFIG_IGC=m
+CONFIG_JME=m
+CONFIG_SKGE=m
+CONFIG_SKY2=m
+CONFIG_SKY2_DEBUG=y
+CONFIG_OAK=m
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MLX5_CORE_IPOIB=y
+CONFIG_MLX5_CORE_THERMAL=y
+CONFIG_MLXSW_CORE=y
+CONFIG_MLX_MFT=m
+CONFIG_LAN743X=m
+CONFIG_NATSEMI=m
+CONFIG_NS83820=m
+CONFIG_S2IO=m
+CONFIG_VXGE=m
+CONFIG_NFP=m
+CONFIG_NFP_DEBUG=y
+CONFIG_NI_XGE_MANAGEMENT_ENET=m
+CONFIG_NE2K_PCI=m
+CONFIG_FORCEDETH=y
+CONFIG_PCIE_TEGRA_VNET=y
+CONFIG_HAMACHI=m
+CONFIG_YELLOWFIN=m
+CONFIG_IONIC=m
+CONFIG_QLA3XXX=m
+CONFIG_QLCNIC=m
+CONFIG_NETXEN_NIC=m
+CONFIG_QCA7000_SPI=m
+CONFIG_QCOM_EMAC=m
+CONFIG_8139CP=m
+CONFIG_8139TOO=m
+CONFIG_R8168=m
+CONFIG_SXGBE_ETH=m
+CONFIG_SFC=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=m
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_NVETHERNET=y
+CONFIG_NVETHERNET_SELFTESTS=y
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=y
+CONFIG_MARVELL_PHY=y
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_PPP=y
+CONFIG_PPP_BSDCOMP=y
+CONFIG_PPP_DEFLATE=y
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPP_ASYNC=y
+CONFIG_PPP_SYNC_TTY=y
+CONFIG_USB_CATC=m
+CONFIG_USB_KAWETH=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_CDC_MBIM=y
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_ALI_M5632=y
+CONFIG_USB_AN2720=y
+CONFIG_USB_KC2190=y
+CONFIG_USB_NET_CX82310_ETH=m
+CONFIG_USB_NET_QMI_WWAN=y
+CONFIG_USB_HSO=y
+CONFIG_USB_SIERRA_NET=y
+CONFIG_USB_NET_AQC111=y
+CONFIG_ATH9K=m
+CONFIG_ATH9K_DEBUGFS=y
+CONFIG_ATH9K_STATION_STATISTICS=y
+CONFIG_ATH9K_WOW=y
+CONFIG_ATH9K_HTC=m
+CONFIG_ATH9K_HTC_DEBUGFS=y
+CONFIG_CARL9170=m
+CONFIG_CARL9170_DEBUGFS=y
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_AR5523=m
+CONFIG_WIL6210=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_AHB=y
+CONFIG_ATH10K_SDIO=m
+CONFIG_ATH10K_USB=m
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_WCN36XX=m
+CONFIG_WCN36XX_DEBUGFS=y
+CONFIG_ATMEL=m
+CONFIG_AT76C50X_USB=m
+CONFIG_B43=m
+CONFIG_B43_SDIO=y
+CONFIG_B43LEGACY=m
+CONFIG_BRCMFMAC=m
+# CONFIG_BRCMFMAC_SDIO is not set
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IPW2100=m
+CONFIG_IPW2200=m
+CONFIG_IWL3945=m
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_IWLWIFI_BCAST_FILTERING=y
+CONFIG_IWLWIFI_DEBUG=y
+CONFIG_IWLWIFI_DEBUGFS=y
+CONFIG_HERMES=m
+CONFIG_HERMES_PRISM=y
+CONFIG_PLX_HERMES=m
+CONFIG_TMD_HERMES=m
+CONFIG_NORTEL_HERMES=m
+CONFIG_ORINOCO_USB=m
+CONFIG_P54_COMMON=m
+CONFIG_P54_USB=m
+CONFIG_P54_PCI=m
+CONFIG_P54_SPI=m
+CONFIG_LIBERTAS=m
+CONFIG_LIBERTAS_THINFIRM=m
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_MT7601U=m
+CONFIG_MT76x0U=m
+CONFIG_MT76x0E=m
+CONFIG_MT76x2E=m
+CONFIG_MT76x2U=m
+CONFIG_MT7603E=m
+CONFIG_MT7615E=m
+CONFIG_MT7663U=m
+CONFIG_MT7915E=m
+# CONFIG_WLAN_VENDOR_MICROCHIP is not set
+CONFIG_RT2X00=m
+CONFIG_RT2800PCI=m
+CONFIG_RT2500USB=m
+CONFIG_RT73USB=m
+CONFIG_RT2800USB=m
+CONFIG_RT2800USB_RT3573=y
+CONFIG_RT2800USB_RT53XX=y
+CONFIG_RT2800USB_RT55XX=y
+CONFIG_RT2800USB_UNKNOWN=y
+CONFIG_RT2X00_LIB_DEBUGFS=y
+CONFIG_RTL8187=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_RTL8XXXU=m
+CONFIG_RTL8XXXU_UNTESTED=y
+CONFIG_RSI_91X=m
+# CONFIG_RSI_COEX is not set
+CONFIG_CW1200=m
+CONFIG_CW1200_WLAN_SDIO=m
+CONFIG_WL1251=m
+CONFIG_WL1251_SDIO=m
+CONFIG_WL12XX=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_USB_ZD1201=m
+CONFIG_ZD1211RW=m
+CONFIG_BCMDHD=m
+CONFIG_BCM4354=y
+CONFIG_BCMDHD_HW_OOB=y
+CONFIG_DHD_USE_SCHED_SCAN=y
+CONFIG_BCMDHD_DISABLE_MCC=y
+CONFIG_RTL8822CE=m
+CONFIG_TEGRA_HV_NET=y
+CONFIG_INPUT_LEDS=m
+CONFIG_INPUT_POLLDEV=m
+CONFIG_INPUT_MOUSEDEV=y
+CONFIG_INPUT_JOYDEV=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADP5588=m
+CONFIG_KEYBOARD_ADP5589=m
+CONFIG_KEYBOARD_ATKBD=m
+CONFIG_KEYBOARD_QT1070=m
+CONFIG_KEYBOARD_QT2160=m
+CONFIG_KEYBOARD_LKKBD=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_GPIO_POLLED=m
+CONFIG_KEYBOARD_TCA6416=m
+CONFIG_KEYBOARD_TCA8418=m
+CONFIG_KEYBOARD_MATRIX=m
+CONFIG_KEYBOARD_LM8323=m
+CONFIG_KEYBOARD_LM8333=m
+CONFIG_KEYBOARD_MAX7359=m
+CONFIG_KEYBOARD_MCS=m
+CONFIG_KEYBOARD_MPR121=m
+CONFIG_KEYBOARD_NEWTON=m
+CONFIG_KEYBOARD_TEGRA=m
+CONFIG_KEYBOARD_OPENCORES=m
+CONFIG_KEYBOARD_SAMSUNG=m
+CONFIG_KEYBOARD_STOWAWAY=m
+CONFIG_KEYBOARD_OMAP4=m
+CONFIG_KEYBOARD_XTKBD=m
+CONFIG_KEYBOARD_CAP11XX=m
+CONFIG_KEYBOARD_BCM=m
+CONFIG_MOUSE_PS2=m
+CONFIG_MOUSE_SERIAL=m
+CONFIG_MOUSE_APPLETOUCH=m
+CONFIG_MOUSE_BCM5974=m
+CONFIG_MOUSE_CYAPA=m
+CONFIG_MOUSE_VSXXXAA=m
+CONFIG_MOUSE_GPIO=m
+CONFIG_MOUSE_SYNAPTICS_I2C=m
+CONFIG_MOUSE_SYNAPTICS_USB=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_XPAD=y
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_UINPUT=y
+CONFIG_SERIO_SERPORT=m
+CONFIG_SERIO_AMBAKMI=m
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=m
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_TEGRA=y
+CONFIG_SERIAL_TEGRA_TCU=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_TEGRA_COMBINED_UART_EARLY=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_TCG_TPM=y
+CONFIG_TCG_FTPM_TEE=m
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_ALI1535=m
+CONFIG_I2C_ALI1563=m
+CONFIG_I2C_ALI15X3=m
+CONFIG_I2C_AMD756=m
+CONFIG_I2C_AMD8111=m
+CONFIG_I2C_I801=m
+CONFIG_I2C_ISCH=m
+CONFIG_I2C_PIIX4=m
+CONFIG_I2C_NFORCE2=m
+CONFIG_I2C_SIS630=m
+CONFIG_I2C_VIAPRO=m
+CONFIG_I2C_CADENCE=m
+CONFIG_I2C_CBUS_GPIO=m
+CONFIG_I2C_DESIGNWARE_PLATFORM=m
+CONFIG_I2C_DESIGNWARE_PCI=m
+CONFIG_I2C_EMEV2=m
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_NOMADIK=m
+CONFIG_I2C_OCORES=m
+CONFIG_I2C_PCA_PLATFORM=m
+CONFIG_I2C_RK3X=m
+CONFIG_I2C_SIMTEC=m
+CONFIG_I2C_TEGRA=y
+CONFIG_I2C_DIOLAN_U2C=m
+CONFIG_I2C_NVVRS11=m
+CONFIG_I2C_TEGRA_CAMRTC=y
+CONFIG_I2C_TEGRA_SLAVE=m
+CONFIG_I2C_TEGRA194_SLAVE=m
+CONFIG_I2C_STUB=m
+CONFIG_I2C_SLAVE_EEPROM=m
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE=m
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_PXA2XX=m
+CONFIG_SPI_SC18IS602=m
+CONFIG_SPI_TEGRA114=m
+CONFIG_SPI_TEGRA124_SLAVE=y
+CONFIG_SPI_TEGRA194_SLAVE=y
+CONFIG_QSPI_TEGRA23x=y
+CONFIG_QSPI_TEGRA210=m
+CONFIG_SPI_XCOMM=m
+CONFIG_SPI_ZYNQMP_GQSPI=m
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_TLE62X0=m
+CONFIG_SPMI=m
+CONFIG_PPS_DEBUG=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_TEGRA186_DPAUX=y
+CONFIG_PINCTRL_TEGRA234_DPAUX=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_TMPM32X_I2C=y
+CONFIG_POWER_RESET_MAX77620=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_SENSORS_TMP102=y
+CONFIG_GPIO_TACHOMETER=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_MAX77620_THERMAL=m
+CONFIG_TEGRA_SOCTHERM=y
+CONFIG_TEGRA_BPMP_THERMAL=m
+CONFIG_TEGRA_AOTAG=y
+CONFIG_TEGRA_TJ_THERMAL=y
+CONFIG_TEGRA_CORE_CAPS=y
+CONFIG_TEGRA_DFLL_CAPS=y
+CONFIG_THERMAL_GOV_PID=y
+CONFIG_USERSPACE_THERM_ALERT=m
+CONFIG_TEGRA23X_OC_EVENT=y
+CONFIG_TEGRA19X_OC_EVENT=y
+CONFIG_WATCHDOG=y
+CONFIG_WATCHDOG_NOWAYOUT=y
+CONFIG_MAX77620_WATCHDOG=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_TEGRA21X_WATCHDOG=y
+CONFIG_TEGRA18X_WATCHDOG=y
+CONFIG_TEGRA_HV_WATCHDOG=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_RK808=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_NVVRS_PSEQ=y
+CONFIG_NVVRS_PSEQ_RTC=y
+CONFIG_REGULATOR=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_TPS65132=y
+CONFIG_REGULATOR_PMIC_OTP=y
+CONFIG_REGULATOR_NCP81599=y
+CONFIG_RC_CORE=y
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_TEST_SUPPORT=y
+CONFIG_VIDEO_V4L2_SUBDEV_API=y
+# CONFIG_DVB_DYNAMIC_MINORS is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_USB_M5602=m
+CONFIG_USB_STV06XX=m
+CONFIG_USB_GL860=m
+CONFIG_USB_GSPCA_BENQ=m
+CONFIG_USB_GSPCA_CONEX=m
+CONFIG_USB_GSPCA_CPIA1=m
+CONFIG_USB_GSPCA_DTCS033=m
+CONFIG_USB_GSPCA_ETOMS=m
+CONFIG_USB_GSPCA_FINEPIX=m
+CONFIG_USB_GSPCA_JEILINJ=m
+CONFIG_USB_GSPCA_JL2005BCD=m
+CONFIG_USB_GSPCA_KINECT=m
+CONFIG_USB_GSPCA_KONICA=m
+CONFIG_USB_GSPCA_MARS=m
+CONFIG_USB_GSPCA_MR97310A=m
+CONFIG_USB_GSPCA_NW80X=m
+CONFIG_USB_GSPCA_OV519=m
+CONFIG_USB_GSPCA_OV534=m
+CONFIG_USB_GSPCA_OV534_9=m
+CONFIG_USB_GSPCA_PAC207=m
+CONFIG_USB_GSPCA_PAC7302=m
+CONFIG_USB_GSPCA_PAC7311=m
+CONFIG_USB_GSPCA_SE401=m
+CONFIG_USB_GSPCA_SN9C2028=m
+CONFIG_USB_GSPCA_SN9C20X=m
+CONFIG_USB_GSPCA_SONIXB=m
+CONFIG_USB_GSPCA_SONIXJ=m
+CONFIG_USB_GSPCA_SPCA500=m
+CONFIG_USB_GSPCA_SPCA501=m
+CONFIG_USB_GSPCA_SPCA505=m
+CONFIG_USB_GSPCA_SPCA506=m
+CONFIG_USB_GSPCA_SPCA508=m
+CONFIG_USB_GSPCA_SPCA561=m
+CONFIG_USB_GSPCA_SPCA1528=m
+CONFIG_USB_GSPCA_SQ905=m
+CONFIG_USB_GSPCA_SQ905C=m
+CONFIG_USB_GSPCA_SQ930X=m
+CONFIG_USB_GSPCA_STK014=m
+CONFIG_USB_GSPCA_STK1135=m
+CONFIG_USB_GSPCA_STV0680=m
+CONFIG_USB_GSPCA_SUNPLUS=m
+CONFIG_USB_GSPCA_T613=m
+CONFIG_USB_GSPCA_TOPRO=m
+CONFIG_USB_GSPCA_TOUPTEK=m
+CONFIG_USB_GSPCA_TV8532=m
+CONFIG_USB_GSPCA_VC032X=m
+CONFIG_USB_GSPCA_VICAM=m
+CONFIG_USB_GSPCA_XIRLINK_CIT=m
+CONFIG_USB_GSPCA_ZC3XX=m
+CONFIG_USB_PWC=m
+CONFIG_VIDEO_CPIA2=m
+CONFIG_USB_ZR364XX=m
+CONFIG_USB_STKWEBCAM=m
+CONFIG_USB_S2255=m
+CONFIG_VIDEO_USBTV=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_VIDEO_CAMERA=y
+CONFIG_VIDEO_ISC=m
+CONFIG_VIDEO_CDI=m
+CONFIG_V4L_TEST_DRIVERS=y
+CONFIG_VIDEO_ECAM=m
+CONFIG_NV_VIDEO_IMX185=m
+CONFIG_NV_VIDEO_IMX219=m
+CONFIG_NV_VIDEO_IMX477=m
+CONFIG_NV_VIDEO_IMX268=m
+CONFIG_NV_VIDEO_IMX274=m
+CONFIG_NV_VIDEO_IMX318=m
+CONFIG_NV_VIDEO_LC898212=m
+CONFIG_NV_VIDEO_OV5693=m
+CONFIG_NV_VIDEO_OV9281=m
+CONFIG_NV_VIDEO_OV10823=m
+CONFIG_NV_VIDEO_OV23850=m
+CONFIG_I2C_IOEXPANDER_PCA9570=m
+CONFIG_VIDEO_TC358840=m
+CONFIG_VIDEO_LT6911UXC=m
+CONFIG_I2C_IOEXPANDER_SER_MAX9295=y
+CONFIG_I2C_IOEXPANDER_DESER_MAX9296=y
+CONFIG_NV_VIDEO_IMX390=y
+CONFIG_NV_DESER_MAX96712=m
+CONFIG_NV_VIDEO_AR0234=m
+CONFIG_NV_VIDEO_HAWK_OWL=m
+CONFIG_NV_VIRTUAL_I2C_MUX=m
+# CONFIG_CXD2880_SPI_DRV is not set
+CONFIG_MEDIA_TUNER_SIMPLE=y
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+CONFIG_MEDIA_TUNER_TDA8290=y
+# CONFIG_MEDIA_TUNER_TDA18272 is not set
+CONFIG_MEDIA_TUNER_MT20XX=y
+CONFIG_MEDIA_TUNER_XC2028=y
+CONFIG_MEDIA_TUNER_XC5000=y
+CONFIG_MEDIA_TUNER_XC4000=y
+CONFIG_MEDIA_TUNER_MC44S803=y
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_DVB_CXD2880 is not set
+# CONFIG_DVB_MN88443X is not set
+# CONFIG_DVB_LNBH29 is not set
+# CONFIG_DVB_CXD2099 is not set
+# CONFIG_VGA_ARB is not set
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_RCAR_DW_HDMI=m
+CONFIG_DRM_RCAR_LVDS=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_TEGRA_UDRM=m
+CONFIG_FB_MODE_PIXCLOCK_HZ=y
+CONFIG_FB_EFI=y
+CONFIG_FB_SIMPLE=y
+CONFIG_LCD_CLASS_DEVICE=m
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=y
+CONFIG_TEGRA_GRHOST=y
+CONFIG_TEGRA_GRHOST_NVCSI=y
+CONFIG_TEGRA_GR_VIRTUALIZATION=y
+CONFIG_TEGRA_DC=y
+CONFIG_TEGRA_DC_SCREEN_CAPTURE=y
+CONFIG_TEGRA_DSI=y
+CONFIG_MAXIM_GMSL_DP_SERIALIZER=y
+CONFIG_TEGRA_HDMI2_0=y
+CONFIG_TEGRA_HDMIHDCP=y
+CONFIG_TEGRA_DPHDCP=y
+CONFIG_TEGRA_CEC_SUPPORT=y
+CONFIG_TEGRA_GRHOST_SLVSEC=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+# CONFIG_LOGO_LINUX_CLUT224 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_HDA_INTEL=m
+CONFIG_SND_HDA_TEGRA=m
+CONFIG_SND_HDA_CODEC_HDMI=m
+CONFIG_SND_HDA_POWER_SAVE_DEFAULT=1
+CONFIG_SND_USB_AUDIO=y
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_TEGRA=m
+CONFIG_SND_SOC_TEGRA210_AHUB=m
+CONFIG_SND_SOC_TEGRA210_DMIC=m
+CONFIG_SND_SOC_TEGRA210_I2S=m
+CONFIG_SND_SOC_TEGRA186_DSPK=m
+CONFIG_SND_SOC_TEGRA210_ADMAIF=m
+CONFIG_SND_SOC_TEGRA186_ARAD=m
+CONFIG_SND_SOC_TEGRA186_ASRC=m
+CONFIG_SND_SOC_TEGRA210_AMX=m
+CONFIG_SND_SOC_TEGRA210_ADX=m
+CONFIG_SND_SOC_TEGRA210_MIXER=m
+CONFIG_SND_SOC_TEGRA210_SFC=m
+CONFIG_SND_SOC_TEGRA210_MVC=m
+CONFIG_SND_SOC_TEGRA210_AFC=m
+CONFIG_SND_SOC_TEGRA210_IQC=m
+CONFIG_SND_SOC_TEGRA210_OPE=m
+CONFIG_SND_SOC_TEGRA210_ADSP=m
+CONFIG_SND_SOC_TEGRA210_AUDIO=m
+CONFIG_SND_SOC_TEGRA_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5640=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_SND_SOC_TEGRA210_ADSP_VIRT_ALT=m
+CONFIG_SND_SOC_TEGRA_VIRT_T210REF_PCM=m
+CONFIG_HIDRAW=y
+CONFIG_UHID=y
+CONFIG_HID_A4TECH=m
+CONFIG_HID_ACRUX=y
+CONFIG_HID_ACRUX_FF=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_APPLEIR=m
+CONFIG_HID_ASUS=m
+CONFIG_HID_AUREAL=m
+CONFIG_HID_BELKIN=m
+CONFIG_HID_BETOP_FF=m
+CONFIG_HID_CHERRY=m
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CORSAIR=m
+CONFIG_HID_PRODIKEYS=m
+CONFIG_HID_CMEDIA=m
+CONFIG_HID_CYPRESS=m
+CONFIG_HID_DRAGONRISE=y
+CONFIG_DRAGONRISE_FF=y
+CONFIG_HID_EMS_FF=m
+CONFIG_HID_ELECOM=m
+CONFIG_HID_ELO=m
+CONFIG_HID_EZKEY=m
+CONFIG_HID_GEMBIRD=m
+CONFIG_HID_GFRM=m
+CONFIG_HID_HOLTEK=y
+CONFIG_HID_GT683R=m
+CONFIG_HID_KEYTOUCH=y
+CONFIG_HID_KYE=y
+CONFIG_HID_UCLOGIC=y
+CONFIG_HID_WALTOP=y
+CONFIG_HID_GYRATION=y
+CONFIG_HID_ICADE=m
+CONFIG_HID_ITE=m
+CONFIG_HID_TWINHAN=y
+CONFIG_HID_KENSINGTON=m
+CONFIG_HID_LCPOWER=y
+CONFIG_HID_LENOVO=m
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_LOGITECH_DJ=m
+CONFIG_HID_MAGICMOUSE=y
+CONFIG_HID_MICROSOFT=m
+CONFIG_HID_MONTEREY=m
+CONFIG_HID_MULTITOUCH=y
+CONFIG_HID_NTI=m
+CONFIG_HID_NTRIG=y
+CONFIG_HID_ORTEK=y
+CONFIG_HID_PANTHERLORD=y
+CONFIG_PANTHERLORD_FF=y
+CONFIG_HID_PENMOUNT=m
+CONFIG_HID_PETALYNX=m
+CONFIG_HID_PICOLCD=m
+CONFIG_HID_PICOLCD_FB=y
+CONFIG_HID_PICOLCD_BACKLIGHT=y
+CONFIG_HID_PLANTRONICS=m
+CONFIG_HID_PRIMAX=m
+CONFIG_HID_RETRODE=m
+CONFIG_HID_ROCCAT=m
+CONFIG_HID_SAITEK=m
+CONFIG_HID_SAMSUNG=m
+CONFIG_HID_SONY=m
+CONFIG_HID_SPEEDLINK=m
+CONFIG_HID_STEELSERIES=m
+CONFIG_HID_SUNPLUS=m
+CONFIG_HID_RMI=m
+CONFIG_HID_GREENASIA=m
+CONFIG_GREENASIA_FF=y
+CONFIG_HID_SMARTJOYPLUS=m
+CONFIG_SMARTJOYPLUS_FF=y
+CONFIG_HID_TIVO=m
+CONFIG_HID_TOPSEED=m
+CONFIG_HID_THINGM=m
+CONFIG_HID_THRUSTMASTER=m
+CONFIG_HID_UDRAW_PS3=m
+CONFIG_HID_WACOM=m
+CONFIG_HID_WIIMOTE=m
+CONFIG_HID_XINMO=m
+CONFIG_HID_ZEROPLUS=m
+CONFIG_HID_ZYDACRON=m
+CONFIG_HID_SENSOR_HUB=m
+CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
+CONFIG_HID_ALPS=m
+CONFIG_USB_HIDDEV=y
+CONFIG_HID_SHIELD_REMOTE=m
+CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_TEGRA=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_PRINTER=m
+CONFIG_USB_WDM=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_STORAGE_REALTEK=m
+CONFIG_USB_STORAGE_DATAFAB=m
+CONFIG_USB_STORAGE_FREECOM=m
+CONFIG_USB_STORAGE_ISD200=m
+CONFIG_USB_STORAGE_USBAT=m
+CONFIG_USB_STORAGE_SDDR09=m
+CONFIG_USB_STORAGE_SDDR55=m
+CONFIG_USB_STORAGE_JUMPSHOT=m
+CONFIG_USB_STORAGE_ALAUDA=m
+CONFIG_USB_STORAGE_ONETOUCH=m
+CONFIG_USB_STORAGE_KARMA=m
+CONFIG_USB_STORAGE_CYPRESS_ATACB=m
+CONFIG_USB_STORAGE_ENE_UB6250=m
+CONFIG_USB_UAS=y
+CONFIG_USB_MDC800=m
+CONFIG_USB_CHIPIDEA=m
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_GARMIN=m
+CONFIG_USB_SERIAL_KEYSPAN=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_WWAN=y
+CONFIG_USB_SERIAL_QUALCOMM=y
+CONFIG_USB_SERIAL_SIERRAWIRELESS=y
+CONFIG_USB_SERIAL_OPTION=y
+CONFIG_USB_SERIAL_XSENS_MT=m
+CONFIG_USB_EMI62=m
+CONFIG_USB_EMI26=m
+CONFIG_USB_SEVSEG=m
+CONFIG_USB_LCD=m
+CONFIG_USB_CYPRESS_CY7C63=m
+CONFIG_USB_CYTHERM=m
+CONFIG_USB_IDMOUSE=m
+CONFIG_USB_APPLEDISPLAY=m
+CONFIG_USB_LD=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_YUREX=m
+CONFIG_USB_HSIC_USB4604=m
+CONFIG_USB_GADGET=y
+CONFIG_USB_TEGRA_XUDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_ACC=y
+CONFIG_TYPEC=m
+CONFIG_TYPEC_FUSB301=m
+CONFIG_TYPEC_UCSI=m
+CONFIG_UCSI_CCG=m
+CONFIG_TYPEC_STUSB160X=m
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_TEST=m
+CONFIG_MMC_ARMMMCI=y
+# CONFIG_MMC_STM32_SDMMC is not set
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_TEGRA=y
+CONFIG_MMC_SPI=m
+CONFIG_MMC_DW=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=m
+CONFIG_LEDS_PWM=m
+CONFIG_LEDS_BD2802=m
+CONFIG_LEDS_IS31FL319X=m
+CONFIG_INFINIBAND=m
+CONFIG_INFINIBAND_USER_MAD=m
+CONFIG_INFINIBAND_USER_ACCESS=m
+CONFIG_INFINIBAND_MTHCA=m
+CONFIG_MLX4_INFINIBAND=m
+CONFIG_MLX5_INFINIBAND=m
+CONFIG_INFINIBAND_IPOIB=m
+CONFIG_INFINIBAND_IPOIB_CM=y
+CONFIG_INFINIBAND_SRP=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
+# CONFIG_RTC_NVMEM is not set
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_RX8025=m
+CONFIG_DMADEVICES=y
+CONFIG_DMA_BCM2835=y
+CONFIG_DMA_SUN6I=m
+CONFIG_IMX_SDMA=m
+CONFIG_K3_DMA=y
+CONFIG_MV_XOR=y
+CONFIG_MV_XOR_V2=y
+CONFIG_OWL_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_TEGRA20_APB_DMA=y
+CONFIG_TEGRA210_ADMA=m
+CONFIG_TEGRA_GPC_DMA=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_VFIO=m
+CONFIG_VFIO_PCI=m
+CONFIG_VIRT_DRIVERS=y
+CONFIG_VIRTIO_PCI=m
+CONFIG_VIRTIO_BALLOON=m
+CONFIG_VIRTIO_MMIO=m
+CONFIG_PRISM2_USB=m
+CONFIG_RTL8192U=m
+CONFIG_RTLLIB=m
+CONFIG_RTL8192E=m
+CONFIG_R8712U=m
+CONFIG_R8188EU=m
+CONFIG_QLGE=m
+CONFIG_TEGRA_HTS_GTE=y
+CONFIG_DENVER_CPU=y
+CONFIG_TEGRA_AON=y
+CONFIG_TEGRA_BWMGR=y
+CONFIG_TEGRA_CAMERA_RTCPU=y
+CONFIG_TEGRA_CAMERA_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_FSICOM=y
+CONFIG_TEGRA_EPL=y
+CONFIG_TEGRA_DCE=y
+CONFIG_TEGRA_ISOMGR=y
+CONFIG_TEGRA_ISOMGR_SYSFS=y
+CONFIG_TEGRA_SPE=y
+CONFIG_TEGRA_SPE_HSP_MBOX_CLIENT=y
+CONFIG_TEGRA_CENTRAL_ACTMON=y
+CONFIG_TEGRA_BOOTLOADER_DEBUG=m
+CONFIG_TEGRA_CLOCKS_CONFIGURE=y
+CONFIG_TEGRA_USS_IO_PROXY=y
+CONFIG_TEGRA_SAFETY=y
+CONFIG_TEGRA_NVADSP=m
+CONFIG_TEGRA_NVADSP_ON_SMMU=y
+CONFIG_TEGRA_ADSP_FILEIO=y
+CONFIG_TEGRA_ADSP_LPTHREAD=y
+CONFIG_TEGRA_VIRT_AUDIO_IVC=y
+CONFIG_COMMON_CLK_FREQ_STATS_ACCOUNTING=y
+CONFIG_CLK_SRC_TEGRA18_TIMER=y
+CONFIG_ARM_MHU=m
+CONFIG_TEGRA_IOMMU_SMMU=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_DEBUG=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_SOUNDWIRE=m
+CONFIG_ARCH_TEGRA_210_SOC=y
+CONFIG_ARCH_TEGRA_186_SOC=y
+CONFIG_ARCH_TEGRA_194_SOC=y
+CONFIG_ARCH_TEGRA_234_SOC=y
+CONFIG_TEGRA_KFUSE=y
+CONFIG_TEGRA_FUSE_BURN=y
+CONFIG_TEGRA_210_DVFS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_USERSPACE=y
+CONFIG_DEVFREQ_GOV_POD_SCALING_V2=y
+CONFIG_DEVFREQ_GOV_WMARK_ACTIVE=y
+CONFIG_EXTCON_GPIO=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_HID_SENSOR_ACCEL_3D=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_DS4424=m
+CONFIG_HID_SENSOR_GYRO_3D=m
+CONFIG_INV_MPU6050_I2C=y
+CONFIG_INV_MPU6050_SPI=y
+CONFIG_BMI088_IIO=m
+CONFIG_NTB=m
+CONFIG_NTB_SWITCHTEC=m
+CONFIG_NTB_PINGPONG=m
+CONFIG_NTB_TOOL=m
+CONFIG_NTB_PERF=m
+CONFIG_NTB_TRANSPORT=m
+CONFIG_PWM=y
+CONFIG_PWM_TEGRA=y
+CONFIG_PWM_TEGRA_PMC_BLINK=m
+CONFIG_PWM_TEGRA_TACHOMETER=y
+CONFIG_PWM_TEGRA_DFLL=y
+CONFIG_PHY_FSL_IMX8MQ_USB=y
+CONFIG_PHY_TEGRA_XUSB=y
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=y
+CONFIG_ARM_SPE_PMU=y
+CONFIG_DAX=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_TEGRA=y
+CONFIG_RTK_BTUSB=m
+CONFIG_NVPMODEL_EMC=y
+CONFIG_TEGRA_RDMA=m
+CONFIG_NVPPS=m
+CONFIG_TEGRA_HV_PM_CTL=y
+CONFIG_TEGRA_HV_MANAGER=y
+CONFIG_TEGRA_VIRTUALIZATION=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_QUOTA_NETLINK_INTERFACE=y
+CONFIG_QFMT_V2=m
+CONFIG_AUTOFS4_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_ISO9660_FS=y
+CONFIG_OVERLAY_FS=m
+# CONFIG_OVERLAY_FS_REDIRECT_ALWAYS_FOLLOW is not set
+CONFIG_MSDOS_FS=y
+CONFIG_VFAT_FS=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XATTR=y
+CONFIG_SQUASHFS_LZ4=y
+CONFIG_SQUASHFS_LZO=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE_CONSOLE=y
+CONFIG_PSTORE_RAM=m
+CONFIG_NFS_FS=y
+CONFIG_NFS_V3_ACL=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
+CONFIG_NFSD=m
+CONFIG_NFSD_V3=y
+CONFIG_NFSD_V3_ACL=y
+CONFIG_CIFS=m
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_NLS_UTF8=m
+CONFIG_SECURITY_DMESG_RESTRICT=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_NETWORK=y
+CONFIG_HARDENED_USERCOPY=y
+CONFIG_FORTIFY_SOURCE=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_YAMA=y
+CONFIG_LSM="lockdown,yama,loadpin,safesetid,integrity,selinux,bpf"
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=y
+CONFIG_CRYPTO_SEQIV=y
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_CTR=y
+CONFIG_CRYPTO_GHASH=y
+CONFIG_CRYPTO_ARC4=y
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ANSI_CPRNG=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=y
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_TEGRA_CRYPTO_DEV=y
+CONFIG_CRYPTO_DEV_TEGRA_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_ELLIPTIC_SE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_USE_HOST1X_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_VIRTUAL_SE_INTERFACE=y
+CONFIG_CRYPTO_DEV_TEGRA_SE_NVRNG=y
+CONFIG_CRYPTO_DEV_TEGRA_NVVSE=y
+CONFIG_CRYPTO_DEV_TEGRA_FDE=m
+# CONFIG_RAID6_PQ_BENCHMARK is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=64
+CONFIG_CMA_ALIGNMENT=9
+CONFIG_PRINTK_TIME=y
+CONFIG_DYNAMIC_DEBUG_CORE=y
+# CONFIG_SYMBOLIC_ERRNAME is not set
+CONFIG_DEBUG_INFO=y
+CONFIG_FRAME_WARN=4096
+# CONFIG_SECTION_MISMATCH_WARN_ONLY is not set
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_DEBUG_MISC is not set
+CONFIG_PANIC_ON_OOPS=y
+CONFIG_SOFTLOCKUP_DETECTOR=y
+CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
+CONFIG_WQ_WATCHDOG=y
+CONFIG_SCHEDSTATS=y
+# CONFIG_DEBUG_PREEMPT is not set
+# CONFIG_DYNAMIC_FTRACE is not set
+CONFIG_STACK_TRACER=y
+# CONFIG_UPROBE_EVENTS is not set
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
diff --git a/drivers/iio/imu/inv_mpu6050/Kconfig b/drivers/iio/imu/inv_mpu6050/Kconfig
index 7137ea6f25db..b2fe5dee8bdb 100644
--- a/drivers/iio/imu/inv_mpu6050/Kconfig
+++ b/drivers/iio/imu/inv_mpu6050/Kconfig
@@ -17,7 +17,7 @@ config INV_MPU6050_I2C
 	help
 	  This driver supports the Invensense MPU6050/9150,
 	  MPU6500/6515/9250/9255, ICM20608/20609/20689, ICM20602/ICM20690 and
-	  IAM20680 motion tracking devices over I2C.
+	  IAM20680/IAM20680HT motion tracking devices over I2C.
 	  This driver can be built as a module. The module will be called
 	  inv-mpu6050-i2c.
 
@@ -29,6 +29,6 @@ config INV_MPU6050_SPI
 	help
 	  This driver supports the Invensense MPU6000,
 	  MPU6500/6515/9250/9255, ICM20608/20609/20689, ICM20602/ICM20690 and
-	  IAM20680 motion tracking devices over SPI.
+	  IAM20680/IAM20680HT motion tracking devices over SPI.
 	  This driver can be built as a module. The module will be called
 	  inv-mpu6050-spi.
diff --git a/drivers/iio/imu/inv_mpu6050/inv_mpu_core.c b/drivers/iio/imu/inv_mpu6050/inv_mpu_core.c
index ae391ec4a727..35fe5ad75931 100644
--- a/drivers/iio/imu/inv_mpu6050/inv_mpu_core.c
+++ b/drivers/iio/imu/inv_mpu6050/inv_mpu_core.c
@@ -240,6 +240,14 @@ static const struct inv_mpu6050_hw hw_info[] = {
 		.fifo_size = 512,
 		.temp = {INV_ICM20608_TEMP_OFFSET, INV_ICM20608_TEMP_SCALE},
 	},
+	{
+		.whoami = INV_IAM20680HT_WHOAMI_VALUE,
+		.name = "IAM20680HT",
+		.reg = &reg_set_6500,
+		.config = &chip_config_6500,
+		.fifo_size = 4 * 1024,
+		.temp = {INV_ICM20608_TEMP_OFFSET, INV_ICM20608_TEMP_SCALE},
+	},
 };
 
 static int inv_mpu6050_pwr_mgmt_1_write(struct inv_mpu6050_state *st, bool sleep,
diff --git a/drivers/iio/imu/inv_mpu6050/inv_mpu_i2c.c b/drivers/iio/imu/inv_mpu6050/inv_mpu_i2c.c
index 28cfae1e61cf..2097456fabaf 100644
--- a/drivers/iio/imu/inv_mpu6050/inv_mpu_i2c.c
+++ b/drivers/iio/imu/inv_mpu6050/inv_mpu_i2c.c
@@ -33,6 +33,7 @@ static bool inv_mpu_i2c_aux_bus(struct device *dev)
 	case INV_ICM20689:
 	case INV_ICM20602:
 	case INV_IAM20680:
+	case INV_IAM20680HT:
 		/* no i2c auxiliary bus on the chip */
 		return false;
 	case INV_MPU9150:
@@ -186,6 +187,7 @@ static const struct i2c_device_id inv_mpu_id[] = {
 	{"icm20602", INV_ICM20602},
 	{"icm20690", INV_ICM20690},
 	{"iam20680", INV_IAM20680},
+	{"iam20680ht", INV_IAM20680HT},
 	{}
 };
 
@@ -240,6 +242,10 @@ static const struct of_device_id inv_of_match[] = {
 		.compatible = "invensense,iam20680",
 		.data = (void *)INV_IAM20680
 	},
+	{
+		.compatible = "invensense,iam20680ht",
+		.data = (void *)INV_IAM20680HT
+	},
 	{ }
 };
 MODULE_DEVICE_TABLE(of, inv_of_match);
diff --git a/drivers/iio/imu/inv_mpu6050/inv_mpu_iio.h b/drivers/iio/imu/inv_mpu6050/inv_mpu_iio.h
index eb522b38acf3..44ce205e85da 100644
--- a/drivers/iio/imu/inv_mpu6050/inv_mpu_iio.h
+++ b/drivers/iio/imu/inv_mpu6050/inv_mpu_iio.h
@@ -80,6 +80,7 @@ enum inv_devices {
 	INV_ICM20602,
 	INV_ICM20690,
 	INV_IAM20680,
+	INV_IAM20680HT,
 	INV_NUM_PARTS
 };
 
@@ -383,6 +384,7 @@ struct inv_mpu6050_state {
 #define INV_ICM20602_WHOAMI_VALUE		0x12
 #define INV_ICM20690_WHOAMI_VALUE		0x20
 #define INV_IAM20680_WHOAMI_VALUE		0xA9
+#define INV_IAM20680HT_WHOAMI_VALUE		0xFA
 
 /* scan element definition for generic MPU6xxx devices */
 enum inv_mpu6050_scan {
diff --git a/drivers/iio/imu/inv_mpu6050/inv_mpu_spi.c b/drivers/iio/imu/inv_mpu6050/inv_mpu_spi.c
index 6f968ce687e1..ae9b4ccaa4ad 100644
--- a/drivers/iio/imu/inv_mpu6050/inv_mpu_spi.c
+++ b/drivers/iio/imu/inv_mpu6050/inv_mpu_spi.c
@@ -78,6 +78,7 @@ static const struct spi_device_id inv_mpu_id[] = {
 	{"icm20602", INV_ICM20602},
 	{"icm20690", INV_ICM20690},
 	{"iam20680", INV_IAM20680},
+	{"iam20680ht", INV_IAM20680HT},
 	{}
 };
 
@@ -128,6 +129,10 @@ static const struct of_device_id inv_of_match[] = {
 		.compatible = "invensense,iam20680",
 		.data = (void *)INV_IAM20680
 	},
+	{
+		.compatible = "invensense,iam20680ht",
+		.data = (void *)INV_IAM20680HT
+	},
 	{ }
 };
 MODULE_DEVICE_TABLE(of, inv_of_match);
diff --git a/drivers/media/i2c/adv7180.c b/drivers/media/i2c/adv7180.c
index 4498d14d3429..d61ad68cbfb8 100644
--- a/drivers/media/i2c/adv7180.c
+++ b/drivers/media/i2c/adv7180.c
@@ -181,7 +181,7 @@
 #define V4L2_CID_ADV_FAST_SWITCH	(V4L2_CID_USER_ADV7180_BASE + 0x00)
 
 /* Initial number of frames to skip to avoid possible garbage */
-#define ADV7180_NUM_OF_SKIP_FRAMES       2
+#define ADV7180_NUM_OF_SKIP_FRAMES       10
 
 struct adv7180_state;
 
@@ -327,7 +327,10 @@ static u32 adv7180_status_to_v4l2(u8 status1)
 static int __adv7180_status(struct adv7180_state *state, u32 *status,
 			    v4l2_std_id *std)
 {
-	int status1 = adv7180_read(state, ADV7180_REG_STATUS1);
+	int status1;
+
+	msleep(100);
+	status1 = adv7180_read(state, ADV7180_REG_STATUS1);
 
 	if (status1 < 0)
 		return status1;
@@ -652,6 +655,7 @@ static int adv7180_mbus_fmt(struct v4l2_subdev *sd,
 	fmt->code = MEDIA_BUS_FMT_UYVY8_2X8;
 	fmt->colorspace = V4L2_COLORSPACE_SMPTE170M;
 	fmt->width = 720;
+	fmt->field = state->field;
 	fmt->height = state->curr_norm & V4L2_STD_525_60 ? 480 : 576;
 
 	if (state->field == V4L2_FIELD_ALTERNATE)
@@ -829,6 +833,7 @@ static int adv7180_s_stream(struct v4l2_subdev *sd, int enable)
 		return ret;
 	state->streaming = enable;
 	mutex_unlock(&state->mutex);
+	msleep(300);
 	return 0;
 }
 
@@ -976,6 +981,11 @@ static int adv7182_init(struct adv7180_state *state)
 	}
 
 	adv7180_write(state, 0x0013, 0x00);
+	
+	// color bars
+	adv7180_write(state, 0x0014, 0x11);
+	// luma ramp
+	//adv7180_write(state, 0x0014, 0x12);
 
 	return 0;
 }
@@ -1264,6 +1274,7 @@ static int init_device(struct adv7180_state *state)
 
 	adv7180_set_power_pin(state, true);
 
+	usleep_range(5000, 10000);
 	adv7180_write(state, ADV7180_REG_PWR_MAN, ADV7180_PWR_MAN_RES);
 	usleep_range(5000, 10000);
 
@@ -1327,7 +1338,8 @@ static int adv7180_probe(struct i2c_client *client,
 		return -ENOMEM;
 
 	state->client = client;
-	state->field = V4L2_FIELD_ALTERNATE;
+	state->field = V4L2_FIELD_NONE;
+	//state->field = V4L2_FIELD_ALTERNATE;
 	state->chip_info = (struct adv7180_chip_info *)id->driver_data;
 
 	state->pwdn_gpio = devm_gpiod_get_optional(&client->dev, "powerdown",
@@ -1392,6 +1404,11 @@ static int adv7180_probe(struct i2c_client *client,
 	if (ret)
 		goto err_free_irq;
 
+	ret = adv7180_read(state, ADV7180_REG_IDENT);
+	if (0x42 != ret && 0x43 != ret) {
+		v4l_err(client, "invalid IDENTIFICATION: 0x%x != 0x42 or 0x43\n", ret);
+		goto err_free_irq;
+	}
 	v4l_info(client, "chip found @ 0x%02x (%s)\n",
 		 client->addr, client->adapter->name);
 
diff --git a/drivers/net/ethernet/intel/igb/e1000_82575.c b/drivers/net/ethernet/intel/igb/e1000_82575.c
index 50863fd87d53..26dd36ecd307 100644
--- a/drivers/net/ethernet/intel/igb/e1000_82575.c
+++ b/drivers/net/ethernet/intel/igb/e1000_82575.c
@@ -597,6 +597,7 @@ static s32 igb_get_invariants_82575(struct e1000_hw *hw)
 	case E1000_DEV_ID_I210_FIBER:
 	case E1000_DEV_ID_I210_SERDES:
 	case E1000_DEV_ID_I210_SGMII:
+	case E1000_DEV_ID_I210_UNPROGRAMMED:
 	case E1000_DEV_ID_I210_COPPER_FLASHLESS:
 	case E1000_DEV_ID_I210_SERDES_FLASHLESS:
 		mac->type = e1000_i210;
diff --git a/drivers/net/ethernet/intel/igb/e1000_hw.h b/drivers/net/ethernet/intel/igb/e1000_hw.h
index 5d87957b2627..437660a725ec 100644
--- a/drivers/net/ethernet/intel/igb/e1000_hw.h
+++ b/drivers/net/ethernet/intel/igb/e1000_hw.h
@@ -43,6 +43,7 @@ struct e1000_hw;
 #define E1000_DEV_ID_I210_FIBER			0x1536
 #define E1000_DEV_ID_I210_SERDES		0x1537
 #define E1000_DEV_ID_I210_SGMII			0x1538
+#define E1000_DEV_ID_I210_UNPROGRAMMED  	0x1531
 #define E1000_DEV_ID_I210_COPPER_FLASHLESS	0x157B
 #define E1000_DEV_ID_I210_SERDES_FLASHLESS	0x157C
 #define E1000_DEV_ID_I211_COPPER		0x1539
diff --git a/drivers/net/ethernet/intel/igb/e1000_i210.c b/drivers/net/ethernet/intel/igb/e1000_i210.c
index 9265901455cd..a98dc51e37c5 100644
--- a/drivers/net/ethernet/intel/igb/e1000_i210.c
+++ b/drivers/net/ethernet/intel/igb/e1000_i210.c
@@ -656,7 +656,8 @@ bool igb_get_flash_presence_i210(struct e1000_hw *hw)
 	if (eec & E1000_EECD_FLASH_DETECTED_I210)
 		ret_val = true;
 
-	return ret_val;
+	//return ret_val;
+	return false; //Do not read the flash
 }
 
 /**
diff --git a/drivers/net/ethernet/intel/igb/igb_main.c b/drivers/net/ethernet/intel/igb/igb_main.c
index 5e67c9c119d2..b34d1b8edb3b 100644
--- a/drivers/net/ethernet/intel/igb/igb_main.c
+++ b/drivers/net/ethernet/intel/igb/igb_main.c
@@ -69,6 +69,7 @@ static const struct pci_device_id igb_pci_tbl[] = {
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I210_FIBER), board_82575 },
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I210_SERDES), board_82575 },
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I210_SGMII), board_82575 },
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I210_UNPROGRAMMED), board_82575 },
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I210_COPPER_FLASHLESS), board_82575 },
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I210_SERDES_FLASHLESS), board_82575 },
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_I350_COPPER), board_82575 },
diff --git a/drivers/net/ethernet/microchip/lan743x_ethtool.c b/drivers/net/ethernet/microchip/lan743x_ethtool.c
index dcde496da7fb..abc4dfe9150a 100644
--- a/drivers/net/ethernet/microchip/lan743x_ethtool.c
+++ b/drivers/net/ethernet/microchip/lan743x_ethtool.c
@@ -685,7 +685,10 @@ static int lan743x_ethtool_get_ts_info(struct net_device *netdev,
 			    BIT(HWTSTAMP_TX_ON) |
 			    BIT(HWTSTAMP_TX_ONESTEP_SYNC);
 	ts_info->rx_filters = BIT(HWTSTAMP_FILTER_NONE) |
-			      BIT(HWTSTAMP_FILTER_ALL);
+			      BIT(HWTSTAMP_FILTER_ALL) |
+			      BIT(HWTSTAMP_FILTER_PTP_V2_EVENT) |
+			      BIT(HWTSTAMP_FILTER_PTP_V2_SYNC) |
+			      BIT(HWTSTAMP_FILTER_PTP_V2_DELAY_REQ);
 	return 0;
 }
 
diff --git a/drivers/net/ethernet/microchip/lan743x_main.c b/drivers/net/ethernet/microchip/lan743x_main.c
index d59a9ba36d4a..791c2d498371 100644
--- a/drivers/net/ethernet/microchip/lan743x_main.c
+++ b/drivers/net/ethernet/microchip/lan743x_main.c
@@ -85,6 +85,18 @@ static int lan743x_csr_light_reset(struct lan743x_adapter *adapter)
 				  !(data & HW_CFG_LRST_), 100000, 10000000);
 }
 
+static int lan743x_csr_wait_for_bit_atomic(struct lan743x_adapter *adapter,
+					   int offset, u32 bit_mask,
+					   int target_value, int udelay_min,
+					   int udelay_max, int count)
+{
+	u32 data;
+
+	return readx_poll_timeout_atomic(LAN743X_CSR_READ_OP, offset, data,
+					 target_value == !!(data & bit_mask),
+					 udelay_max, udelay_min * count);
+}
+
 static int lan743x_csr_wait_for_bit(struct lan743x_adapter *adapter,
 				    int offset, u32 bit_mask,
 				    int target_value, int usleep_min,
@@ -146,14 +158,11 @@ static void lan743x_intr_software_isr(void *context)
 {
 	struct lan743x_adapter *adapter = context;
 	struct lan743x_intr *intr = &adapter->intr;
-	u32 int_sts;
 
-	int_sts = lan743x_csr_read(adapter, INT_STS);
-	if (int_sts & INT_BIT_SW_GP_) {
-		/* disable the interrupt to prevent repeated re-triggering */
-		lan743x_csr_write(adapter, INT_EN_CLR, INT_BIT_SW_GP_);
-		intr->software_isr_flag = 1;
-	}
+	/* disable the interrupt to prevent repeated re-triggering */
+	lan743x_csr_write(adapter, INT_EN_CLR, INT_BIT_SW_GP_);
+	intr->software_isr_flag = true;
+	wake_up(&intr->software_isr_wq);
 }
 
 static void lan743x_tx_isr(void *context, u32 int_sts, u32 flags)
@@ -350,27 +359,22 @@ static irqreturn_t lan743x_intr_entry_isr(int irq, void *ptr)
 static int lan743x_intr_test_isr(struct lan743x_adapter *adapter)
 {
 	struct lan743x_intr *intr = &adapter->intr;
-	int result = -ENODEV;
-	int timeout = 10;
+	int ret;
 
-	intr->software_isr_flag = 0;
+	intr->software_isr_flag = false;
 
-	/* enable interrupt */
+	/* enable and activate test interrupt */
 	lan743x_csr_write(adapter, INT_EN_SET, INT_BIT_SW_GP_);
-
-	/* activate interrupt here */
 	lan743x_csr_write(adapter, INT_SET, INT_BIT_SW_GP_);
-	while ((timeout > 0) && (!(intr->software_isr_flag))) {
-		usleep_range(1000, 20000);
-		timeout--;
-	}
 
-	if (intr->software_isr_flag)
-		result = 0;
+	ret = wait_event_timeout(intr->software_isr_wq,
+				 intr->software_isr_flag,
+				 msecs_to_jiffies(200));
 
-	/* disable interrupts */
+	/* disable test interrupt */
 	lan743x_csr_write(adapter, INT_EN_CLR, INT_BIT_SW_GP_);
-	return result;
+
+	return ret > 0 ? 0 : -ENODEV;
 }
 
 static int lan743x_intr_register_isr(struct lan743x_adapter *adapter,
@@ -544,6 +548,8 @@ static int lan743x_intr_open(struct lan743x_adapter *adapter)
 		flags |= LAN743X_VECTOR_FLAG_SOURCE_ENABLE_R2C;
 	}
 
+	init_waitqueue_head(&intr->software_isr_wq);
+
 	ret = lan743x_intr_register_isr(adapter, 0, flags,
 					INT_BIT_ALL_RX_ | INT_BIT_ALL_TX_ |
 					INT_BIT_ALL_OTHER_,
@@ -558,11 +564,11 @@ static int lan743x_intr_open(struct lan743x_adapter *adapter)
 
 	if (!(adapter->csr.flags & LAN743X_CSR_FLAG_IS_A0)) {
 		lan743x_csr_write(adapter, INT_MOD_CFG0, LAN743X_INT_MOD);
-		lan743x_csr_write(adapter, INT_MOD_CFG1, LAN743X_INT_MOD);
-		lan743x_csr_write(adapter, INT_MOD_CFG2, LAN743X_INT_MOD);
-		lan743x_csr_write(adapter, INT_MOD_CFG3, LAN743X_INT_MOD);
-		lan743x_csr_write(adapter, INT_MOD_CFG4, LAN743X_INT_MOD);
-		lan743x_csr_write(adapter, INT_MOD_CFG5, LAN743X_INT_MOD);
+		lan743x_csr_write(adapter, INT_MOD_CFG1, LAN743X_INT_MOD-200);   // TX 0 interrupt mod
+		lan743x_csr_write(adapter, INT_MOD_CFG2, LAN743X_INT_MOD+400);   // RX 0 interrupt mod
+		lan743x_csr_write(adapter, INT_MOD_CFG3, LAN743X_INT_MOD+400);   // RX 1 interrupt mod
+		lan743x_csr_write(adapter, INT_MOD_CFG4, LAN743X_INT_MOD+400);   // RX 2 interrupt mod
+		lan743x_csr_write(adapter, INT_MOD_CFG5, LAN743X_INT_MOD+400);   // RX 3 interrupt mod
 		lan743x_csr_write(adapter, INT_MOD_CFG6, LAN743X_INT_MOD);
 		lan743x_csr_write(adapter, INT_MOD_CFG7, LAN743X_INT_MOD);
 		lan743x_csr_write(adapter, INT_MOD_MAP0, 0x00005432);
@@ -680,8 +686,8 @@ static int lan743x_dp_write(struct lan743x_adapter *adapter,
 	u32 dp_sel;
 	int i;
 
-	if (lan743x_csr_wait_for_bit(adapter, DP_SEL, DP_SEL_DPRDY_,
-				     1, 40, 100, 100))
+	if (lan743x_csr_wait_for_bit_atomic(adapter, DP_SEL, DP_SEL_DPRDY_,
+					    1, 40, 100, 100))
 		return -EIO;
 	dp_sel = lan743x_csr_read(adapter, DP_SEL);
 	dp_sel &= ~DP_SEL_MASK_;
@@ -692,8 +698,9 @@ static int lan743x_dp_write(struct lan743x_adapter *adapter,
 		lan743x_csr_write(adapter, DP_ADDR, addr + i);
 		lan743x_csr_write(adapter, DP_DATA_0, buf[i]);
 		lan743x_csr_write(adapter, DP_CMD, DP_CMD_WRITE_);
-		if (lan743x_csr_wait_for_bit(adapter, DP_SEL, DP_SEL_DPRDY_,
-					     1, 40, 100, 100))
+		if (lan743x_csr_wait_for_bit_atomic(adapter, DP_SEL,
+						    DP_SEL_DPRDY_,
+						    1, 40, 100, 100))
 			return -EIO;
 	}
 
@@ -832,14 +839,13 @@ static int lan743x_mac_init(struct lan743x_adapter *adapter)
 
 static int lan743x_mac_open(struct lan743x_adapter *adapter)
 {
-	int ret = 0;
 	u32 temp;
 
 	temp = lan743x_csr_read(adapter, MAC_RX);
 	lan743x_csr_write(adapter, MAC_RX, temp | MAC_RX_RXEN_);
 	temp = lan743x_csr_read(adapter, MAC_TX);
 	lan743x_csr_write(adapter, MAC_TX, temp | MAC_TX_TXEN_);
-	return ret;
+	return 0;
 }
 
 static void lan743x_mac_close(struct lan743x_adapter *adapter)
@@ -895,8 +901,8 @@ static int lan743x_mac_set_mtu(struct lan743x_adapter *adapter, int new_mtu)
 	}
 
 	mac_rx &= ~(MAC_RX_MAX_SIZE_MASK_);
-	mac_rx |= (((new_mtu + ETH_HLEN + 4) << MAC_RX_MAX_SIZE_SHIFT_) &
-		  MAC_RX_MAX_SIZE_MASK_);
+	mac_rx |= (((new_mtu + ETH_HLEN + ETH_FCS_LEN)
+		  << MAC_RX_MAX_SIZE_SHIFT_) & MAC_RX_MAX_SIZE_MASK_);
 	lan743x_csr_write(adapter, MAC_RX, mac_rx);
 
 	if (enabled) {
@@ -1065,6 +1071,7 @@ static int lan743x_phy_open(struct lan743x_adapter *adapter)
 
 	phy_start(phydev);
 	phy_start_aneg(phydev);
+	phy_attached_info(phydev);
 	return 0;
 
 return_error:
@@ -1191,7 +1198,7 @@ static int lan743x_dmac_init(struct lan743x_adapter *adapter)
 	}
 	if (!(adapter->csr.flags & LAN743X_CSR_FLAG_IS_A0))
 		data |= DMAC_CFG_COAL_EN_;
-	data |= DMAC_CFG_CH_ARB_SEL_RX_HIGH_;
+	data |= DMAC_CFG_CH_ARB_SEL_ROUND_ROBIN_;
 	data |= DMAC_CFG_MAX_READ_REQ_SET_(6);
 	lan743x_csr_write(adapter, DMAC_CFG, data);
 	data = DMAC_COAL_CFG_TIMER_LIMIT_SET_(1);
@@ -1384,6 +1391,63 @@ static int lan743x_tx_get_avail_desc(struct lan743x_tx *tx)
 		return last_head - last_tail - 1;
 }
 
+int lan743x_rx_set_tstamp_mode(struct lan743x_adapter *adapter,
+			       int rx_filter)
+{
+	int channel_number;
+	int index;
+	u32 data;
+
+	switch (rx_filter) {
+	case HWTSTAMP_FILTER_PTP_V2_SYNC:
+			data = lan743x_csr_read(adapter, PTP_RX_TS_CFG);
+			data &= ~PTP_RX_TS_CFG_EVENT_MSGS_;
+			data |= PTP_RX_TS_CFG_SYNC_MSG_;
+			lan743x_csr_write(adapter, PTP_RX_TS_CFG, data);
+			break;
+	case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
+			data = lan743x_csr_read(adapter, PTP_RX_TS_CFG);
+			data &= ~PTP_RX_TS_CFG_EVENT_MSGS_;
+			data |= PTP_RX_TS_CFG_DELAY_REQ_MSG_;
+			lan743x_csr_write(adapter, PTP_RX_TS_CFG, data);
+			break;
+	case HWTSTAMP_FILTER_PTP_V2_EVENT:
+			data = lan743x_csr_read(adapter, PTP_RX_TS_CFG);
+			data |= PTP_RX_TS_CFG_EVENT_MSGS_;
+			lan743x_csr_write(adapter, PTP_RX_TS_CFG, data);
+			break;
+	case HWTSTAMP_FILTER_NONE:
+	case HWTSTAMP_FILTER_ALL:
+			break;
+	default:
+			netif_warn(adapter, drv, adapter->netdev,
+				   "rx timestamp = %d is not supported\n",
+				   rx_filter);
+			return -EINVAL;
+	}
+
+	for (index = 0; index < LAN743X_USED_RX_CHANNELS; index++) {
+		channel_number = adapter->rx[index].channel_number;
+		data = lan743x_csr_read(adapter, RX_CFG_B(channel_number));
+		if (rx_filter == HWTSTAMP_FILTER_NONE) {
+			data &= ~(RX_CFG_B_TS_ALL_RX_ |
+				  RX_CFG_B_TS_DESCR_EN_);
+		} else if (rx_filter == HWTSTAMP_FILTER_ALL) {
+			data |= RX_CFG_B_TS_ALL_RX_;
+		} else {
+			/* enable storing timestamping in extension descriptor
+			 * instead of timestamping all the packets
+			 */
+			data &= ~RX_CFG_B_TS_ALL_RX_;
+			data |= RX_CFG_B_TS_DESCR_EN_;
+		}
+		lan743x_csr_write(adapter, RX_CFG_B(channel_number),
+				  data);
+	}
+
+	return 0;
+}
+
 void lan743x_tx_set_timestamping_mode(struct lan743x_tx *tx,
 				      bool enable_timestamping,
 				      bool enable_onestep_sync)
@@ -1608,11 +1672,13 @@ static netdev_tx_t lan743x_tx_xmit_frame(struct lan743x_tx *tx,
 {
 	int required_number_of_descriptors = 0;
 	unsigned int start_frame_length = 0;
+	netdev_tx_t retval = NETDEV_TX_OK;
 	unsigned int frame_length = 0;
 	unsigned int head_length = 0;
 	unsigned long irq_flags = 0;
 	bool do_timestamp = false;
 	bool ignore_sync = false;
+	struct netdev_queue *txq;
 	int nr_frags = 0;
 	bool gso = false;
 	int j;
@@ -1625,9 +1691,11 @@ static netdev_tx_t lan743x_tx_xmit_frame(struct lan743x_tx *tx,
 		if (required_number_of_descriptors > (tx->ring_size - 1)) {
 			dev_kfree_skb_irq(skb);
 		} else {
-			/* save to overflow buffer */
-			tx->overflow_skb = skb;
-			netif_stop_queue(tx->adapter->netdev);
+			/* save how many descriptors we needed to restart the queue */
+			tx->rqd_descriptors = required_number_of_descriptors;
+			retval = NETDEV_TX_BUSY;
+			txq = netdev_get_tx_queue(tx->adapter->netdev, tx->channel_number);
+			netif_tx_stop_queue(txq);
 		}
 		goto unlock;
 	}
@@ -1685,15 +1753,15 @@ static netdev_tx_t lan743x_tx_xmit_frame(struct lan743x_tx *tx,
 
 unlock:
 	spin_unlock_irqrestore(&tx->ring_lock, irq_flags);
-	return NETDEV_TX_OK;
+	return retval;
 }
 
 static int lan743x_tx_napi_poll(struct napi_struct *napi, int weight)
 {
 	struct lan743x_tx *tx = container_of(napi, struct lan743x_tx, napi);
 	struct lan743x_adapter *adapter = tx->adapter;
-	bool start_transmitter = false;
 	unsigned long irq_flags = 0;
+	struct netdev_queue *txq;
 	u32 ioc_bit = 0;
 
 	ioc_bit = DMAC_INT_BIT_TX_IOC_(tx->channel_number);
@@ -1704,24 +1772,20 @@ static int lan743x_tx_napi_poll(struct napi_struct *napi, int weight)
 
 	/* clean up tx ring */
 	lan743x_tx_release_completed_descriptors(tx);
-	if (netif_queue_stopped(adapter->netdev)) {
-		if (tx->overflow_skb) {
-			if (lan743x_tx_get_desc_cnt(tx, tx->overflow_skb) <=
-				lan743x_tx_get_avail_desc(tx))
-				start_transmitter = true;
+	txq = netdev_get_tx_queue(adapter->netdev, tx->channel_number);
+	if (netif_tx_queue_stopped(txq)) {
+		if (tx->rqd_descriptors) {
+			if (tx->rqd_descriptors <=
+			    lan743x_tx_get_avail_desc(tx)) {
+				tx->rqd_descriptors = 0;
+				netif_tx_wake_queue(txq);
+			}
 		} else {
-			netif_wake_queue(adapter->netdev);
+			netif_tx_wake_queue(txq);
 		}
 	}
 	spin_unlock_irqrestore(&tx->ring_lock, irq_flags);
 
-	if (start_transmitter) {
-		/* space is now available, transmit overflow skb */
-		lan743x_tx_xmit_frame(tx, tx->overflow_skb);
-		tx->overflow_skb = NULL;
-		netif_wake_queue(adapter->netdev);
-	}
-
 	if (!napi_complete(napi))
 		goto done;
 
@@ -1771,13 +1835,10 @@ static int lan743x_tx_ring_init(struct lan743x_tx *tx)
 	}
 	if (dma_set_mask_and_coherent(&tx->adapter->pdev->dev,
 				      DMA_BIT_MASK(64))) {
-		if (dma_set_mask_and_coherent(&tx->adapter->pdev->dev,
-					      DMA_BIT_MASK(32))) {
-			dev_warn(&tx->adapter->pdev->dev,
-				 "lan743x_: No suitable DMA available\n");
-			ret = -ENOMEM;
-			goto cleanup;
-		}
+		dev_warn(&tx->adapter->pdev->dev,
+			 "lan743x_: No suitable DMA available\n");
+		ret = -ENOMEM;
+		goto cleanup;
 	}
 	ring_allocation_size = ALIGN(tx->ring_size *
 				     sizeof(struct lan743x_tx_descriptor),
@@ -1848,10 +1909,7 @@ static void lan743x_tx_close(struct lan743x_tx *tx)
 
 	lan743x_tx_release_all_descriptors(tx);
 
-	if (tx->overflow_skb) {
-		dev_kfree_skb(tx->overflow_skb);
-		tx->overflow_skb = NULL;
-	}
+	tx->rqd_descriptors = 0;
 
 	lan743x_tx_ring_cleanup(tx);
 }
@@ -1931,7 +1989,7 @@ static int lan743x_tx_open(struct lan743x_tx *tx)
 							 (tx->channel_number));
 	netif_tx_napi_add(adapter->netdev,
 			  &tx->napi, lan743x_tx_napi_poll,
-			  tx->ring_size - 1);
+			  NAPI_POLL_WEIGHT);
 	napi_enable(&tx->napi);
 
 	data = 0;
@@ -1962,15 +2020,6 @@ static int lan743x_rx_next_index(struct lan743x_rx *rx, int index)
 	return ((++index) % rx->ring_size);
 }
 
-static struct sk_buff *lan743x_rx_allocate_skb(struct lan743x_rx *rx, gfp_t gfp)
-{
-	int length = 0;
-
-	length = (LAN743X_MAX_FRAME_SIZE + ETH_HLEN + 4 + RX_HEAD_PADDING);
-	return __netdev_alloc_skb(rx->adapter->netdev,
-				  length, gfp);
-}
-
 static void lan743x_rx_update_tail(struct lan743x_rx *rx, int index)
 {
 	/* update the tail once per 8 descriptors */
@@ -1980,35 +2029,57 @@ static void lan743x_rx_update_tail(struct lan743x_rx *rx, int index)
 }
 
 static int lan743x_rx_init_ring_element(struct lan743x_rx *rx, int index,
-					struct sk_buff *skb)
+					gfp_t gfp)
 {
+	struct net_device *netdev = rx->adapter->netdev;
+	struct device *dev = &rx->adapter->pdev->dev;
 	struct lan743x_rx_buffer_info *buffer_info;
+	unsigned int buffer_length, used_length;
 	struct lan743x_rx_descriptor *descriptor;
-	int length = 0;
+	struct sk_buff *skb;
+	dma_addr_t dma_ptr;
+
+	buffer_length = netdev->mtu + ETH_HLEN + ETH_FCS_LEN + RX_HEAD_PADDING;
 
-	length = (LAN743X_MAX_FRAME_SIZE + ETH_HLEN + 4 + RX_HEAD_PADDING);
 	descriptor = &rx->ring_cpu_ptr[index];
 	buffer_info = &rx->buffer_info[index];
-	buffer_info->skb = skb;
-	if (!(buffer_info->skb))
+	skb = __netdev_alloc_skb(netdev, buffer_length, gfp);
+	if (!skb)
 		return -ENOMEM;
-	buffer_info->dma_ptr = dma_map_single(&rx->adapter->pdev->dev,
-					      buffer_info->skb->data,
-					      length,
-					      DMA_FROM_DEVICE);
-	if (dma_mapping_error(&rx->adapter->pdev->dev,
-			      buffer_info->dma_ptr)) {
-		buffer_info->dma_ptr = 0;
+	dma_ptr = dma_map_single(dev, skb->data, buffer_length, DMA_FROM_DEVICE);
+	if (dma_mapping_error(dev, dma_ptr)) {
+		dev_kfree_skb_any(skb);
 		return -ENOMEM;
 	}
+	if (buffer_info->dma_ptr) {
+		/* sync used area of buffer only */
+		if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_LS_)
+			/* frame length is valid only if LS bit is set.
+			 * it's a safe upper bound for the used area in this
+			 * buffer.
+			 */
+			used_length = min(RX_DESC_DATA0_FRAME_LENGTH_GET_
+					  (le32_to_cpu(descriptor->data0)),
+					  buffer_info->buffer_length);
+		else
+			used_length = buffer_info->buffer_length;
+		dma_sync_single_for_cpu(dev, buffer_info->dma_ptr,
+					used_length,
+					DMA_FROM_DEVICE);
+		dma_unmap_single_attrs(dev, buffer_info->dma_ptr,
+				       buffer_info->buffer_length,
+				       DMA_FROM_DEVICE,
+				       DMA_ATTR_SKIP_CPU_SYNC);
+	}
 
-	buffer_info->buffer_length = length;
+	buffer_info->skb = skb;
+	buffer_info->dma_ptr = dma_ptr;
+	buffer_info->buffer_length = buffer_length;
 	descriptor->data1 = cpu_to_le32(DMA_ADDR_LOW32(buffer_info->dma_ptr));
 	descriptor->data2 = cpu_to_le32(DMA_ADDR_HIGH32(buffer_info->dma_ptr));
 	descriptor->data3 = 0;
 	descriptor->data0 = cpu_to_le32((RX_DESC_DATA0_OWN_ |
-			    (length & RX_DESC_DATA0_BUF_LENGTH_MASK_)));
-	skb_reserve(buffer_info->skb, RX_HEAD_PADDING);
+			    (buffer_length & RX_DESC_DATA0_BUF_LENGTH_MASK_)));
 	lan743x_rx_update_tail(rx, index);
 
 	return 0;
@@ -2057,16 +2128,32 @@ static void lan743x_rx_release_ring_element(struct lan743x_rx *rx, int index)
 	memset(buffer_info, 0, sizeof(*buffer_info));
 }
 
-static int lan743x_rx_process_packet(struct lan743x_rx *rx)
+static struct sk_buff *
+lan743x_rx_trim_skb(struct sk_buff *skb, int frame_length)
+{
+	if (skb_linearize(skb)) {
+		dev_kfree_skb_irq(skb);
+		return NULL;
+	}
+	frame_length = max_t(int, 0, frame_length - ETH_FCS_LEN);
+	if (skb->len > frame_length) {
+		skb->tail -= skb->len - frame_length;
+		skb->len = frame_length;
+	}
+	return skb;
+}
+
+static int lan743x_rx_process_buffer(struct lan743x_rx *rx)
 {
-	struct skb_shared_hwtstamps *hwtstamps = NULL;
-	int result = RX_PROCESS_RESULT_NOTHING_TO_DO;
 	int current_head_index = le32_to_cpu(*rx->head_cpu_ptr);
+	struct lan743x_rx_descriptor *descriptor, *desc_ext;
+	struct net_device *netdev = rx->adapter->netdev;
+	int result = RX_PROCESS_RESULT_NOTHING_TO_DO;
 	struct lan743x_rx_buffer_info *buffer_info;
-	struct lan743x_rx_descriptor *descriptor;
+	int frame_length, buffer_length;
 	int extension_index = -1;
-	int first_index = -1;
-	int last_index = -1;
+	bool is_last, is_first;
+	struct sk_buff *skb;
 
 	if (current_head_index < 0 || current_head_index >= rx->ring_size)
 		goto done;
@@ -2074,164 +2161,121 @@ static int lan743x_rx_process_packet(struct lan743x_rx *rx)
 	if (rx->last_head < 0 || rx->last_head >= rx->ring_size)
 		goto done;
 
-	if (rx->last_head != current_head_index) {
-		descriptor = &rx->ring_cpu_ptr[rx->last_head];
-		if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_OWN_)
-			goto done;
+	if (rx->last_head == current_head_index)
+		goto done;
 
-		if (!(le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_FS_))
-			goto done;
+	descriptor = &rx->ring_cpu_ptr[rx->last_head];
+	if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_OWN_)
+		goto done;
+	buffer_info = &rx->buffer_info[rx->last_head];
 
-		first_index = rx->last_head;
-		if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_LS_) {
-			last_index = rx->last_head;
-		} else {
-			int index;
+	is_last = le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_LS_;
+	is_first = le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_FS_;
 
-			index = lan743x_rx_next_index(rx, first_index);
-			while (index != current_head_index) {
-				descriptor = &rx->ring_cpu_ptr[index];
-				if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_OWN_)
-					goto done;
+	if (is_last && le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_EXT_) {
+		/* extension is expected to follow */
+		int index = lan743x_rx_next_index(rx, rx->last_head);
 
-				if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_LS_) {
-					last_index = index;
-					break;
-				}
-				index = lan743x_rx_next_index(rx, index);
-			}
-		}
-		if (last_index >= 0) {
-			descriptor = &rx->ring_cpu_ptr[last_index];
-			if (le32_to_cpu(descriptor->data0) & RX_DESC_DATA0_EXT_) {
-				/* extension is expected to follow */
-				int index = lan743x_rx_next_index(rx,
-								  last_index);
-				if (index != current_head_index) {
-					descriptor = &rx->ring_cpu_ptr[index];
-					if (le32_to_cpu(descriptor->data0) &
-					    RX_DESC_DATA0_OWN_) {
-						goto done;
-					}
-					if (le32_to_cpu(descriptor->data0) &
-					    RX_DESC_DATA0_EXT_) {
-						extension_index = index;
-					} else {
-						goto done;
-					}
-				} else {
-					/* extension is not yet available */
-					/* prevent processing of this packet */
-					first_index = -1;
-					last_index = -1;
-				}
-			}
-		}
+		if (index == current_head_index)
+			/* extension not yet available */
+			goto done;
+		desc_ext = &rx->ring_cpu_ptr[index];
+		if (le32_to_cpu(desc_ext->data0) & RX_DESC_DATA0_OWN_)
+			/* extension not yet available */
+			goto done;
+		if (!(le32_to_cpu(desc_ext->data0) & RX_DESC_DATA0_EXT_))
+			goto move_forward;
+		extension_index = index;
 	}
-	if (first_index >= 0 && last_index >= 0) {
-		int real_last_index = last_index;
-		struct sk_buff *skb = NULL;
-		u32 ts_sec = 0;
-		u32 ts_nsec = 0;
-
-		/* packet is available */
-		if (first_index == last_index) {
-			/* single buffer packet */
-			struct sk_buff *new_skb = NULL;
-			int packet_length;
-
-			new_skb = lan743x_rx_allocate_skb(rx,
-							  GFP_ATOMIC | GFP_DMA);
-			if (!new_skb) {
-				/* failed to allocate next skb.
-				 * Memory is very low.
-				 * Drop this packet and reuse buffer.
-				 */
-				lan743x_rx_reuse_ring_element(rx, first_index);
-				goto process_extension;
-			}
 
-			buffer_info = &rx->buffer_info[first_index];
-			skb = buffer_info->skb;
-			descriptor = &rx->ring_cpu_ptr[first_index];
-
-			/* unmap from dma */
-			if (buffer_info->dma_ptr) {
-				dma_unmap_single(&rx->adapter->pdev->dev,
-						 buffer_info->dma_ptr,
-						 buffer_info->buffer_length,
-						 DMA_FROM_DEVICE);
-				buffer_info->dma_ptr = 0;
-				buffer_info->buffer_length = 0;
-			}
-			buffer_info->skb = NULL;
-			packet_length =	RX_DESC_DATA0_FRAME_LENGTH_GET_
-					(le32_to_cpu(descriptor->data0));
-			skb_put(skb, packet_length - 4);
-			skb->protocol = eth_type_trans(skb,
-						       rx->adapter->netdev);
-			lan743x_rx_init_ring_element(rx, first_index, new_skb);
-		} else {
-			int index = first_index;
-
-			/* multi buffer packet not supported */
-			/* this should not happen since
-			 * buffers are allocated to be at least jumbo size
-			 */
-
-			/* clean up buffers */
-			if (first_index <= last_index) {
-				while ((index >= first_index) &&
-				       (index <= last_index)) {
-					lan743x_rx_reuse_ring_element(rx,
-								      index);
-					index = lan743x_rx_next_index(rx,
-								      index);
-				}
-			} else {
-				while ((index >= first_index) ||
-				       (index <= last_index)) {
-					lan743x_rx_reuse_ring_element(rx,
-								      index);
-					index = lan743x_rx_next_index(rx,
-								      index);
-				}
-			}
-		}
+	/* Only the last buffer in a multi-buffer frame contains the total frame
+	 * length. The chip occasionally sends more buffers than strictly
+	 * required to reach the total frame length.
+	 * Handle this by adding all buffers to the skb in their entirety.
+	 * Once the real frame length is known, trim the skb.
+	 */
+	frame_length =
+		RX_DESC_DATA0_FRAME_LENGTH_GET_(le32_to_cpu(descriptor->data0));
+	buffer_length = buffer_info->buffer_length;
+
+	netdev_dbg(netdev, "%s%schunk: %d/%d",
+		   is_first ? "first " : "      ",
+		   is_last  ? "last  " : "      ",
+		   frame_length, buffer_length);
+
+	/* save existing skb, allocate new skb and map to dma */
+	skb = buffer_info->skb;
+	if (lan743x_rx_init_ring_element(rx, rx->last_head,
+					 GFP_ATOMIC | GFP_DMA)) {
+		/* failed to allocate next skb.
+		 * Memory is very low.
+		 * Drop this packet and reuse buffer.
+		 */
+		lan743x_rx_reuse_ring_element(rx, rx->last_head);
+		/* drop packet that was being assembled */
+		dev_kfree_skb_irq(rx->skb_head);
+		rx->skb_head = NULL;
+		goto process_extension;
+	}
+
+	/* add buffers to skb via skb->frag_list */
+	if (is_first) {
+		skb_reserve(skb, RX_HEAD_PADDING);
+		skb_put(skb, buffer_length - RX_HEAD_PADDING);
+		if (rx->skb_head)
+			dev_kfree_skb_irq(rx->skb_head);
+		rx->skb_head = skb;
+	} else if (rx->skb_head) {
+		skb_put(skb, buffer_length);
+		if (skb_shinfo(rx->skb_head)->frag_list)
+			rx->skb_tail->next = skb;
+		else
+			skb_shinfo(rx->skb_head)->frag_list = skb;
+		rx->skb_tail = skb;
+		rx->skb_head->len += skb->len;
+		rx->skb_head->data_len += skb->len;
+		rx->skb_head->truesize += skb->truesize;
+	} else {
+		/* packet to assemble has already been dropped because one or
+		 * more of its buffers could not be allocated
+		 */
+		netdev_dbg(netdev, "drop buffer intended for dropped packet");
+		dev_kfree_skb_irq(skb);
+	}
 
 process_extension:
-		if (extension_index >= 0) {
-			descriptor = &rx->ring_cpu_ptr[extension_index];
-			buffer_info = &rx->buffer_info[extension_index];
-
-			ts_sec = le32_to_cpu(descriptor->data1);
-			ts_nsec = (le32_to_cpu(descriptor->data2) &
-				  RX_DESC_DATA2_TS_NS_MASK_);
-			lan743x_rx_reuse_ring_element(rx, extension_index);
-			real_last_index = extension_index;
-		}
+	if (extension_index >= 0) {
+		u32 ts_sec;
+		u32 ts_nsec;
 
-		if (!skb) {
-			result = RX_PROCESS_RESULT_PACKET_DROPPED;
-			goto move_forward;
-		}
+		ts_sec = le32_to_cpu(desc_ext->data1);
+		ts_nsec = (le32_to_cpu(desc_ext->data2) &
+			  RX_DESC_DATA2_TS_NS_MASK_);
+		if (rx->skb_head)
+			skb_hwtstamps(rx->skb_head)->hwtstamp =
+				ktime_set(ts_sec, ts_nsec);
+		lan743x_rx_reuse_ring_element(rx, extension_index);
+		rx->last_head = extension_index;
+		netdev_dbg(netdev, "process extension");
+	}
 
-		if (extension_index < 0)
-			goto pass_packet_to_os;
-		hwtstamps = skb_hwtstamps(skb);
-		if (hwtstamps)
-			hwtstamps->hwtstamp = ktime_set(ts_sec, ts_nsec);
+	if (is_last && rx->skb_head)
+		rx->skb_head = lan743x_rx_trim_skb(rx->skb_head, frame_length);
 
-pass_packet_to_os:
-		/* pass packet to OS */
-		napi_gro_receive(&rx->napi, skb);
-		result = RX_PROCESS_RESULT_PACKET_RECEIVED;
+	if (is_last && rx->skb_head) {
+		rx->skb_head->protocol = eth_type_trans(rx->skb_head,
+							rx->adapter->netdev);
+		netdev_dbg(netdev, "sending %d byte frame to OS",
+			   rx->skb_head->len);
+		napi_gro_receive(&rx->napi, rx->skb_head);
+		rx->skb_head = NULL;
+	}
 
 move_forward:
-		/* push tail and head forward */
-		rx->last_tail = real_last_index;
-		rx->last_head = lan743x_rx_next_index(rx, real_last_index);
-	}
+	/* push tail and head forward */
+	rx->last_tail = rx->last_head;
+	rx->last_head = lan743x_rx_next_index(rx, rx->last_head);
+	result = RX_PROCESS_RESULT_BUFFER_RECEIVED;
 done:
 	return result;
 }
@@ -2250,12 +2294,12 @@ static int lan743x_rx_napi_poll(struct napi_struct *napi, int weight)
 				  DMAC_INT_BIT_RXFRM_(rx->channel_number));
 	}
 	for (count = 0; count < weight; count++) {
-		result = lan743x_rx_process_packet(rx);
+		result = lan743x_rx_process_buffer(rx);
 		if (result == RX_PROCESS_RESULT_NOTHING_TO_DO)
 			break;
 	}
 	rx->frame_count += count;
-	if (count == weight || result == RX_PROCESS_RESULT_PACKET_RECEIVED)
+	if (count == weight || result == RX_PROCESS_RESULT_BUFFER_RECEIVED)
 		return weight;
 
 	if (!napi_complete_done(napi, count))
@@ -2330,13 +2374,10 @@ static int lan743x_rx_ring_init(struct lan743x_rx *rx)
 	}
 	if (dma_set_mask_and_coherent(&rx->adapter->pdev->dev,
 				      DMA_BIT_MASK(64))) {
-		if (dma_set_mask_and_coherent(&rx->adapter->pdev->dev,
-					      DMA_BIT_MASK(32))) {
-			dev_warn(&rx->adapter->pdev->dev,
-				 "lan743x_: No suitable DMA available\n");
-			ret = -ENOMEM;
-			goto cleanup;
-		}
+		dev_warn(&rx->adapter->pdev->dev,
+			 "lan743x_: No suitable DMA available\n");
+		ret = -ENOMEM;
+		goto cleanup;
 	}
 	ring_allocation_size = ALIGN(rx->ring_size *
 				     sizeof(struct lan743x_rx_descriptor),
@@ -2377,16 +2418,16 @@ static int lan743x_rx_ring_init(struct lan743x_rx *rx)
 
 	rx->last_head = 0;
 	for (index = 0; index < rx->ring_size; index++) {
-		struct sk_buff *new_skb = lan743x_rx_allocate_skb(rx,
-								   GFP_KERNEL);
-
-		ret = lan743x_rx_init_ring_element(rx, index, new_skb);
+		ret = lan743x_rx_init_ring_element(rx, index, GFP_KERNEL);
 		if (ret)
 			goto cleanup;
 	}
 	return 0;
 
 cleanup:
+	netif_warn(rx->adapter, ifup, rx->adapter->netdev,
+		   "Error allocating memory for LAN743x\n");
+
 	lan743x_rx_ring_cleanup(rx);
 	return ret;
 }
@@ -2473,7 +2514,7 @@ static int lan743x_rx_open(struct lan743x_rx *rx)
 		data |= RX_CFG_B_RX_PAD_2_;
 	data &= ~RX_CFG_B_RX_RING_LEN_MASK_;
 	data |= ((rx->ring_size) & RX_CFG_B_RX_RING_LEN_MASK_);
-	data |= RX_CFG_B_TS_ALL_RX_;
+	data |= RX_CFG_B_TS_DESCR_EN_;
 	if (!(adapter->csr.flags & LAN743X_CSR_FLAG_IS_A0))
 		data |= RX_CFG_B_RDMABL_512_;
 
@@ -2961,8 +3002,10 @@ static int lan743x_pcidev_probe(struct pci_dev *pdev,
 	const void *mac_addr;
 	int ret = -ENODEV;
 
-	netdev = devm_alloc_etherdev(&pdev->dev,
-				     sizeof(struct lan743x_adapter));
+	netdev = devm_alloc_etherdev_mqs(&pdev->dev,
+						 sizeof(struct lan743x_adapter),
+						 LAN743X_USED_TX_CHANNELS,
+						 LAN743X_USED_RX_CHANNELS);
 	if (!netdev)
 		goto return_error;
 
@@ -2997,7 +3040,7 @@ static int lan743x_pcidev_probe(struct pci_dev *pdev,
 
 	adapter->netdev->netdev_ops = &lan743x_netdev_ops;
 	adapter->netdev->ethtool_ops = &lan743x_ethtool_ops;
-	adapter->netdev->features = NETIF_F_SG | NETIF_F_TSO | NETIF_F_HW_CSUM;
+	adapter->netdev->features = NETIF_F_SG | NETIF_F_TSO | NETIF_F_HW_CSUM | NETIF_F_RXCSUM;
 	adapter->netdev->hw_features = adapter->netdev->features;
 
 	/* carrier off reporting is important to ethtool even BEFORE open */
@@ -3191,7 +3234,7 @@ static int lan743x_pm_suspend(struct device *dev)
 		lan743x_pm_set_wol(adapter);
 
 	/* Host sets PME_En, put D3hot */
-	return pci_prepare_to_sleep(pdev);;
+	return pci_prepare_to_sleep(pdev);
 }
 
 static int lan743x_pm_resume(struct device *dev)
diff --git a/drivers/net/ethernet/microchip/lan743x_main.h b/drivers/net/ethernet/microchip/lan743x_main.h
index 04d4aa21dce0..4aeb8f2cffd2 100644
--- a/drivers/net/ethernet/microchip/lan743x_main.h
+++ b/drivers/net/ethernet/microchip/lan743x_main.h
@@ -310,6 +310,10 @@
 	(((u32)(rx_latency)) & 0x0000FFFF)
 #define PTP_CAP_INFO				(0x0A60)
 #define PTP_CAP_INFO_TX_TS_CNT_GET_(reg_val)	(((reg_val) & 0x00000070) >> 4)
+#define PTP_RX_TS_CFG				(0x0A68)
+#define PTP_RX_TS_CFG_SYNC_MSG_                 BIT(0)
+#define PTP_RX_TS_CFG_DELAY_REQ_MSG_            BIT(1)
+#define PTP_RX_TS_CFG_EVENT_MSGS_               GENMASK(3, 0)
 
 #define PTP_TX_MOD				(0x0AA4)
 #define PTP_TX_MOD_TX_PTP_SYNC_TS_INSERT_	(0x10000000)
@@ -331,6 +335,7 @@
 #define DMAC_CFG				(0xC00)
 #define DMAC_CFG_COAL_EN_			BIT(16)
 #define DMAC_CFG_CH_ARB_SEL_RX_HIGH_		(0x00000000)
+#define DMAC_CFG_CH_ARB_SEL_ROUND_ROBIN_ 	(0x00000C00)
 #define DMAC_CFG_MAX_READ_REQ_MASK_		(0x00000070)
 #define DMAC_CFG_MAX_READ_REQ_SET_(val)	\
 	((((u32)(val)) << 4) & DMAC_CFG_MAX_READ_REQ_MASK_)
@@ -392,6 +397,7 @@
 
 #define RX_CFG_B(channel)			(0xC44 + ((channel) << 6))
 #define RX_CFG_B_TS_ALL_RX_			BIT(29)
+#define RX_CFG_B_TS_DESCR_EN_			BIT(28)
 #define RX_CFG_B_RX_PAD_MASK_			(0x03000000)
 #define RX_CFG_B_RX_PAD_0_			(0x00000000)
 #define RX_CFG_B_RX_PAD_2_			(0x02000000)
@@ -617,7 +623,8 @@ struct lan743x_intr {
 	int			number_of_vectors;
 	bool			using_vectors;
 
-	int			software_isr_flag;
+	bool			software_isr_flag;
+	wait_queue_head_t	software_isr_wq;
 };
 
 #define LAN743X_MAX_FRAME_SIZE			(9 * 1024)
@@ -669,8 +676,8 @@ struct lan743x_tx {
 	int		last_tail;
 
 	struct napi_struct napi;
-
-	struct sk_buff *overflow_skb;
+ 	u32 frame_count;
+	u32 rqd_descriptors;
 };
 
 void lan743x_tx_set_timestamping_mode(struct lan743x_tx *tx,
@@ -701,8 +708,12 @@ struct lan743x_rx {
 	struct napi_struct napi;
 
 	u32		frame_count;
+
+	struct sk_buff *skb_head, *skb_tail;
 };
 
+int lan743x_rx_set_tstamp_mode(struct lan743x_adapter *adapter, int rx_filter);
+
 struct lan743x_adapter {
 	struct net_device       *netdev;
 	struct mii_bus		*mdiobus;
@@ -750,7 +761,7 @@ struct lan743x_adapter {
 #define DMA_DESCRIPTOR_SPACING_32       (32)
 #define DMA_DESCRIPTOR_SPACING_64       (64)
 #define DMA_DESCRIPTOR_SPACING_128      (128)
-#define DEFAULT_DMA_DESCRIPTOR_SPACING  (L1_CACHE_BYTES)
+#define DEFAULT_DMA_DESCRIPTOR_SPACING  (DMA_DESCRIPTOR_SPACING_16)
 
 #define DMAC_CHANNEL_STATE_SET(start_bit, stop_bit) \
 	(((start_bit) ? 2 : 0) | ((stop_bit) ? 1 : 0))
@@ -795,7 +806,7 @@ struct lan743x_tx_buffer_info {
 	unsigned int    buffer_length;
 };
 
-#define LAN743X_TX_RING_SIZE    (50)
+#define LAN743X_TX_RING_SIZE    (128)
 
 /* OWN bit is set. ie, Descs are owned by RX DMAC */
 #define RX_DESC_DATA0_OWN_                (0x00008000)
@@ -831,11 +842,10 @@ struct lan743x_rx_buffer_info {
 	unsigned int    buffer_length;
 };
 
-#define LAN743X_RX_RING_SIZE        (65)
+#define LAN743X_RX_RING_SIZE        (128)
 
 #define RX_PROCESS_RESULT_NOTHING_TO_DO     (0)
-#define RX_PROCESS_RESULT_PACKET_RECEIVED   (1)
-#define RX_PROCESS_RESULT_PACKET_DROPPED    (2)
+#define RX_PROCESS_RESULT_BUFFER_RECEIVED   (1)
 
 u32 lan743x_csr_read(struct lan743x_adapter *adapter, int offset);
 void lan743x_csr_write(struct lan743x_adapter *adapter, int offset, u32 data);
diff --git a/drivers/net/ethernet/microchip/lan743x_ptp.c b/drivers/net/ethernet/microchip/lan743x_ptp.c
index ab6d719d40f0..3aeab330124a 100644
--- a/drivers/net/ethernet/microchip/lan743x_ptp.c
+++ b/drivers/net/ethernet/microchip/lan743x_ptp.c
@@ -978,6 +978,10 @@ int lan743x_ptp_open(struct lan743x_adapter *adapter)
 	temp = lan743x_csr_read(adapter, PTP_TX_MOD2);
 	temp |= PTP_TX_MOD2_TX_PTP_CLR_UDPV4_CHKSUM_;
 	lan743x_csr_write(adapter, PTP_TX_MOD2, temp);
+
+	/* Default Timestamping */
+	lan743x_rx_set_tstamp_mode(adapter, HWTSTAMP_FILTER_NONE);
+
 	lan743x_ptp_enable(adapter);
 	lan743x_csr_write(adapter, INT_EN_SET, INT_BIT_1588_);
 	lan743x_csr_write(adapter, PTP_INT_EN_SET,
@@ -1137,6 +1141,9 @@ static void lan743x_ptp_disable(struct lan743x_adapter *adapter)
 {
 	struct lan743x_ptp *ptp = &adapter->ptp;
 
+	/* Disable Timestamping */
+	lan743x_rx_set_tstamp_mode(adapter, HWTSTAMP_FILTER_NONE);
+
 	mutex_lock(&ptp->command_lock);
 	if (!lan743x_ptp_is_enabled(adapter)) {
 		netif_warn(adapter, drv, adapter->netdev,
@@ -1275,6 +1282,8 @@ int lan743x_ptp_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
 		break;
 	}
 
+	ret = lan743x_rx_set_tstamp_mode(adapter, config.rx_filter);
+
 	if (!ret)
 		return copy_to_user(ifr->ifr_data, &config,
 			sizeof(config)) ? -EFAULT : 0;
diff --git a/drivers/net/ethernet/qlogic/qed/qed_debug.c b/drivers/net/ethernet/qlogic/qed/qed_debug.c
index 4b4077cf2d26..6ab3e60d4928 100644
--- a/drivers/net/ethernet/qlogic/qed/qed_debug.c
+++ b/drivers/net/ethernet/qlogic/qed/qed_debug.c
@@ -1796,10 +1796,9 @@ static u32 qed_grc_dump_addr_range(struct qed_hwfn *p_hwfn,
 				   u8 split_id)
 {
 	struct dbg_tools_data *dev_data = &p_hwfn->dbg_info;
-	u8 port_id = 0, pf_id = 0, vf_id = 0;
+	u8 port_id = 0, pf_id = 0, vf_id = 0, fid = 0;
 	bool read_using_dmae = false;
 	u32 thresh;
-	u16 fid;
 
 	if (!dump)
 		return len;
diff --git a/drivers/net/phy/realtek.c b/drivers/net/phy/realtek.c
index b5841fd056e7..d56d5dc6d713 100644
--- a/drivers/net/phy/realtek.c
+++ b/drivers/net/phy/realtek.c
@@ -812,7 +812,6 @@ static struct phy_driver realtek_drvs[] = {
 		PHY_ID_MATCH_EXACT(0x001cc916),
 		.name		= "RTL8211F Gigabit Ethernet",
 		.config_init	= &rtl8211f_config_init,
-		.read_status	= rtlgen_read_status,
 		.ack_interrupt	= &rtl8211f_ack_interrupt,
 		.config_intr	= &rtl8211f_config_intr,
 		.get_wol	= &rtl8211f_get_wol,
diff --git a/drivers/net/usb/qmi_wwan.c b/drivers/net/usb/qmi_wwan.c
index 597766d14563..5fd27778f00a 100644
--- a/drivers/net/usb/qmi_wwan.c
+++ b/drivers/net/usb/qmi_wwan.c
@@ -1252,6 +1252,7 @@ static const struct usb_device_id products[] = {
 	{QMI_FIXED_INTF(0x19d2, 0x1426, 2)},	/* ZTE MF91 */
 	{QMI_FIXED_INTF(0x19d2, 0x1428, 2)},	/* Telewell TW-LTE 4G v2 */
 	{QMI_FIXED_INTF(0x19d2, 0x1432, 3)},	/* ZTE ME3620 */
+	{QMI_FIXED_INTF(0x19d2, 0x1485, 5)},	/* ZTE MF286D */
 	{QMI_FIXED_INTF(0x19d2, 0x2002, 4)},	/* ZTE (Vodafone) K3765-Z */
 	{QMI_FIXED_INTF(0x2001, 0x7e16, 3)},	/* D-Link DWM-221 */
 	{QMI_FIXED_INTF(0x2001, 0x7e19, 4)},	/* D-Link DWM-221 B1 */
@@ -1286,6 +1287,7 @@ static const struct usb_device_id products[] = {
 	{QMI_QUIRK_SET_DTR(0x1199, 0x907b, 8)},	/* Sierra Wireless EM74xx */
 	{QMI_QUIRK_SET_DTR(0x1199, 0x907b, 10)},/* Sierra Wireless EM74xx */
 	{QMI_QUIRK_SET_DTR(0x1199, 0x9091, 8)},	/* Sierra Wireless EM7565 */
+	{QMI_QUIRK_SET_DTR(0x1199, 0xc081, 8)},	/* Sierra Wireless EM7590 */
 	{QMI_FIXED_INTF(0x1bbb, 0x011e, 4)},	/* Telekom Speedstick LTE II (Alcatel One Touch L100V LTE) */
 	{QMI_FIXED_INTF(0x1bbb, 0x0203, 2)},	/* Alcatel L800MA */
 	{QMI_FIXED_INTF(0x2357, 0x0201, 4)},	/* TP-LINK HSUPA Modem MA180 */
@@ -1293,11 +1295,15 @@ static const struct usb_device_id products[] = {
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1031, 3)}, /* Telit LE910C1-EUX */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1040, 2)},	/* Telit LE922A */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1050, 2)},	/* Telit FN980 */
+	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1057, 2)},	/* Telit FN980 */
+	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1060, 2)},	/* Telit LN920 */
+	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1070, 2)},	/* Telit FN990 */
 	{QMI_FIXED_INTF(0x1bc7, 0x1100, 3)},	/* Telit ME910 */
 	{QMI_FIXED_INTF(0x1bc7, 0x1101, 3)},	/* Telit ME910 dual modem */
 	{QMI_FIXED_INTF(0x1bc7, 0x1200, 5)},	/* Telit LE920 */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1201, 2)},	/* Telit LE920, LE920A4 */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1230, 2)},	/* Telit LE910Cx */
+	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1250, 0)},	/* Telit LE910Cx */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1260, 2)},	/* Telit LE910Cx */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1261, 2)},	/* Telit LE910Cx */
 	{QMI_QUIRK_SET_DTR(0x1bc7, 0x1900, 1)},	/* Telit LN940 series */
@@ -1320,6 +1326,7 @@ static const struct usb_device_id products[] = {
 	{QMI_FIXED_INTF(0x1e2d, 0x0083, 4)},	/* Cinterion PHxx,PXxx (1 RmNet + USB Audio)*/
 	{QMI_QUIRK_SET_DTR(0x1e2d, 0x00b0, 4)},	/* Cinterion CLS8 */
 	{QMI_FIXED_INTF(0x1e2d, 0x00b7, 0)},	/* Cinterion MV31 RmNet */
+	{QMI_FIXED_INTF(0x1e2d, 0x00b9, 0)},	/* Cinterion MV31 RmNet based on new baseline */
 	{QMI_FIXED_INTF(0x413c, 0x81a2, 8)},	/* Dell Wireless 5806 Gobi(TM) 4G LTE Mobile Broadband Card */
 	{QMI_FIXED_INTF(0x413c, 0x81a3, 8)},	/* Dell Wireless 5570 HSPA+ (42Mbps) Mobile Broadband Card */
 	{QMI_FIXED_INTF(0x413c, 0x81a4, 8)},	/* Dell Wireless 5570e HSPA+ (42Mbps) Mobile Broadband Card */
@@ -1329,6 +1336,7 @@ static const struct usb_device_id products[] = {
 	{QMI_FIXED_INTF(0x413c, 0x81b3, 8)},	/* Dell Wireless 5809e Gobi(TM) 4G LTE Mobile Broadband Card (rev3) */
 	{QMI_FIXED_INTF(0x413c, 0x81b6, 8)},	/* Dell Wireless 5811e */
 	{QMI_FIXED_INTF(0x413c, 0x81b6, 10)},	/* Dell Wireless 5811e */
+	{QMI_FIXED_INTF(0x413c, 0x81c2, 8)},	/* Dell Wireless 5811e */
 	{QMI_FIXED_INTF(0x413c, 0x81cc, 8)},	/* Dell Wireless 5816e */
 	{QMI_FIXED_INTF(0x413c, 0x81d7, 0)},	/* Dell Wireless 5821e */
 	{QMI_FIXED_INTF(0x413c, 0x81d7, 1)},	/* Dell Wireless 5821e preproduction config */
@@ -1337,12 +1345,15 @@ static const struct usb_device_id products[] = {
 	{QMI_FIXED_INTF(0x413c, 0x81e6, 0)},	/* Dell Wireless 5829e */
 	{QMI_FIXED_INTF(0x03f0, 0x4e1d, 8)},	/* HP lt4111 LTE/EV-DO/HSPA+ Gobi 4G Module */
 	{QMI_FIXED_INTF(0x03f0, 0x9d1d, 1)},	/* HP lt4120 Snapdragon X5 LTE */
+	{QMI_QUIRK_SET_DTR(0x22de, 0x9051, 2)}, /* Hucom Wireless HM-211S/K */
 	{QMI_FIXED_INTF(0x22de, 0x9061, 3)},	/* WeTelecom WPD-600N */
 	{QMI_QUIRK_SET_DTR(0x1e0e, 0x9001, 5)},	/* SIMCom 7100E, 7230E, 7600E ++ */
+	{QMI_QUIRK_SET_DTR(0x2c7c, 0x0125, 4)},	/* Quectel EC25, EC20 R2.0  Mini PCIe */
 	{QMI_QUIRK_SET_DTR(0x2c7c, 0x0121, 4)},	/* Quectel EC21 Mini PCIe */
 	{QMI_QUIRK_SET_DTR(0x2c7c, 0x0191, 4)},	/* Quectel EG91 */
 	{QMI_QUIRK_SET_DTR(0x2c7c, 0x0195, 4)},	/* Quectel EG95 */
 	{QMI_FIXED_INTF(0x2c7c, 0x0296, 4)},	/* Quectel BG96 */
+	{QMI_QUIRK_SET_DTR(0x2c7c, 0x0306, 4)},	/* Quectel EG06/EP06/EM06 Mini PCIe */
 	{QMI_QUIRK_SET_DTR(0x2cb7, 0x0104, 4)},	/* Fibocom NL678 series */
 	{QMI_FIXED_INTF(0x0489, 0xe0b4, 0)},	/* Foxconn T77W968 LTE */
 	{QMI_FIXED_INTF(0x0489, 0xe0b5, 0)},	/* Foxconn T77W968 LTE with eSIM support*/
diff --git a/drivers/net/wireguard/timers.c b/drivers/net/wireguard/timers.c
index 91f5d6d2d4e2..d54d32ac9bc4 100644
--- a/drivers/net/wireguard/timers.c
+++ b/drivers/net/wireguard/timers.c
@@ -46,7 +46,7 @@ static void wg_expired_retransmit_handshake(struct timer_list *timer)
 	if (peer->timer_handshake_attempts > MAX_TIMER_HANDSHAKES) {
 		pr_debug("%s: Handshake for peer %llu (%pISpfsc) did not complete after %d attempts, giving up\n",
 			 peer->device->dev->name, peer->internal_id,
-			 &peer->endpoint.addr, (int)MAX_TIMER_HANDSHAKES + 2);
+			 &peer->endpoint.addr, MAX_TIMER_HANDSHAKES + 2);
 
 		del_timer(&peer->timer_send_keepalive);
 		/* We drop all packets without a keypair and don't try again,
@@ -64,7 +64,7 @@ static void wg_expired_retransmit_handshake(struct timer_list *timer)
 		++peer->timer_handshake_attempts;
 		pr_debug("%s: Handshake for peer %llu (%pISpfsc) did not complete after %d seconds, retrying (try %d)\n",
 			 peer->device->dev->name, peer->internal_id,
-			 &peer->endpoint.addr, (int)REKEY_TIMEOUT,
+			 &peer->endpoint.addr, REKEY_TIMEOUT,
 			 peer->timer_handshake_attempts + 1);
 
 		/* We clear the endpoint address src address, in case this is
@@ -94,7 +94,7 @@ static void wg_expired_new_handshake(struct timer_list *timer)
 
 	pr_debug("%s: Retrying handshake with peer %llu (%pISpfsc) because we stopped hearing back after %d seconds\n",
 		 peer->device->dev->name, peer->internal_id,
-		 &peer->endpoint.addr, (int)(KEEPALIVE_TIMEOUT + REKEY_TIMEOUT));
+		 &peer->endpoint.addr, KEEPALIVE_TIMEOUT + REKEY_TIMEOUT);
 	/* We clear the endpoint address src address, in case this is the cause
 	 * of trouble.
 	 */
@@ -126,7 +126,7 @@ static void wg_queued_expired_zero_key_material(struct work_struct *work)
 
 	pr_debug("%s: Zeroing out all keys for peer %llu (%pISpfsc), since we haven't received a new one in %d seconds\n",
 		 peer->device->dev->name, peer->internal_id,
-		 &peer->endpoint.addr, (int)REJECT_AFTER_TIME * 3);
+		 &peer->endpoint.addr, REJECT_AFTER_TIME * 3);
 	wg_noise_handshake_clear(&peer->handshake);
 	wg_noise_keypairs_clear(&peer->keypairs);
 	wg_peer_put(peer);
diff --git a/drivers/net/wireless/ath/ath6kl/Makefile b/drivers/net/wireless/ath/ath6kl/Makefile
index a75bfa9fd1cf..dc2b3b46781e 100644
--- a/drivers/net/wireless/ath/ath6kl/Makefile
+++ b/drivers/net/wireless/ath/ath6kl/Makefile
@@ -36,11 +36,6 @@ ath6kl_core-y += wmi.o
 ath6kl_core-y += core.o
 ath6kl_core-y += recovery.o
 
-# FIXME: temporarily silence -Wdangling-pointer on non W=1+ builds
-ifndef KBUILD_EXTRA_WARN
-CFLAGS_htc_mbox.o += $(call cc-disable-warning, dangling-pointer)
-endif
-
 ath6kl_core-$(CONFIG_NL80211_TESTMODE) += testmode.o
 ath6kl_core-$(CONFIG_ATH6KL_TRACING) += trace.o
 
diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
index 26ed12386871..24627dd35ee7 100644
--- a/drivers/pci/quirks.c
+++ b/drivers/pci/quirks.c
@@ -5783,6 +5783,67 @@ static void apex_pci_fixup_class(struct pci_dev *pdev)
 DECLARE_PCI_FIXUP_CLASS_HEADER(0x1ac1, 0x089a,
 			       PCI_CLASS_NOT_DEFINED, 8, apex_pci_fixup_class);
 
+
+/*
+ * Pericom PI7C9X2G404/PI7C9X2G304/PI7C9X2G303 switch errata E5 - ACS P2P Request
+ * Redirect is not functional
+ *
+ * When ACS P2P Request Redirect is enabled and bandwidth is not balanced
+ * between upstream and downstream ports, packets are queued in an internal
+ * buffer until CPLD packet. The workaround is to use the switch in store and
+ * forward mode.
+ */
+#define PI7C9X2Gxxx_MODE_REG		0x74
+#define PI7C9X2Gxxx_STORE_FORWARD_MODE	BIT(0)
+static void pci_fixup_pericom_acs_store_forward(struct pci_dev *pdev)
+{
+	struct pci_dev *upstream;
+	u16 val;
+
+	/* Downstream ports only */
+	if (pci_pcie_type(pdev) != PCI_EXP_TYPE_DOWNSTREAM)
+		return;
+
+	/* Check for ACS P2P Request Redirect use */
+	if (!pdev->acs_cap)
+		return;
+	pci_read_config_word(pdev, pdev->acs_cap + PCI_ACS_CTRL, &val);
+	if (!(val & PCI_ACS_RR))
+		return;
+
+	upstream = pci_upstream_bridge(pdev);
+	if (!upstream)
+		return;
+
+	pci_read_config_word(upstream, PI7C9X2Gxxx_MODE_REG, &val);
+	if (!(val & PI7C9X2Gxxx_STORE_FORWARD_MODE)) {
+		pci_info(upstream, "Setting PI7C9X2Gxxx store-forward mode\n");
+		/* Enable store-foward mode */
+		pci_write_config_word(upstream, PI7C9X2Gxxx_MODE_REG, val |
+				      PI7C9X2Gxxx_STORE_FORWARD_MODE);
+	}
+}
+/*
+ * Apply fixup on enable and on resume, in order to apply the fix up whenever
+ * ACS configuration changes or switch mode is reset
+ */
+DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2404,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2404,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2304,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2304,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2303,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2303,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_ENABLE(PCI_VENDOR_ID_PERICOM, 0x2608,
+			 pci_fixup_pericom_acs_store_forward);
+DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_PERICOM, 0x2608,
+			 pci_fixup_pericom_acs_store_forward);
+
 static void nvidia_ion_ahci_fixup(struct pci_dev *pdev)
 {
 	pdev->dev_flags |= PCI_DEV_FLAGS_HAS_MSI_MASKING;
diff --git a/drivers/tty/serial/8250/Kconfig b/drivers/tty/serial/8250/Kconfig
index 603137da4736..f33a556fa3e6 100644
--- a/drivers/tty/serial/8250/Kconfig
+++ b/drivers/tty/serial/8250/Kconfig
@@ -518,3 +518,8 @@ config SERIAL_OF_PLATFORM
 	  are probed through devicetree, including Open Firmware based
 	  PowerPC systems and embedded systems on architectures using the
 	  flattened device tree format.
+
+config SERIAL_8250_XR17V35X
+	tristate "XR17V35X PCIe UART IC driver"
+	help
+	  XR17V35X PCIe UART IC driver
diff --git a/drivers/tty/serial/8250/Makefile b/drivers/tty/serial/8250/Makefile
index a8bfb654d490..ce8e7f16ec2e 100644
--- a/drivers/tty/serial/8250/Makefile
+++ b/drivers/tty/serial/8250/Makefile
@@ -39,5 +39,6 @@ obj-$(CONFIG_SERIAL_8250_MID)		+= 8250_mid.o
 obj-$(CONFIG_SERIAL_8250_PXA)		+= 8250_pxa.o
 obj-$(CONFIG_SERIAL_8250_TEGRA)		+= 8250_tegra.o
 obj-$(CONFIG_SERIAL_OF_PLATFORM)	+= 8250_of.o
+obj-$(CONFIG_SERIAL_8250_XR17V35X)	+= xr17v35x.o
 
 CFLAGS_8250_ingenic.o += -I$(srctree)/scripts/dtc/libfdt
diff --git a/drivers/tty/serial/8250/xr17v35x.c b/drivers/tty/serial/8250/xr17v35x.c
new file mode 100644
index 000000000000..16c8aabaaf45
--- /dev/null
+++ b/drivers/tty/serial/8250/xr17v35x.c
@@ -0,0 +1,2540 @@
+/*****************************************************************************/
+/*
+*      xr17v35x.c  -- MaxLinear multiport serial driver.
+*
+*      
+*****************************************************************************
+*                                        Copyright (c) 2010, MaxLinear, Inc.
+*****************************************************************************
+*
+*      Based on Linux 2.6.37 Kernel's  drivers/serial/8250.c and /8250_pci.c
+*
+*      This program is free software; you can redistribute it and/or modify
+*      it under the terms of the GNU General Public License as published by
+*      the Free Software Foundation; either version 2 of the License, or
+*      (at your option) any later version.
+*
+*      This program is distributed in the hope that it will be useful,
+*      but WITHOUT ANY WARRANTY; without even the implied warranty of
+*      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+*      GNU General Public License for more details.
+*
+*      You should have received a copy of the GNU General Public License
+*      along with this program; if not, write to the Free Software
+*      Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
+*
+*
+*	   Multiport Serial Driver for MaxLinear's PCI Family of UARTs (XR17V258/254/252/358/354/352/8358/4358/8354)
+*								  (XR17D158/154/152)
+*       ChangeLog:
+*	   for    	: LINUX 2.6.32 and newer (Tested on various kernel versions from 2.6.32 to 4.15)
+*	   date   	: July 2019
+*	   version	: 2.6 
+*	 Note: XR_17v35x_UART_RHR was not defined. Fixed  
+*	Check Release Notes for information on what has changed in the new version.
+*
+*/
+
+#include <linux/module.h>
+#include <linux/tty.h>
+#include <linux/ioport.h>
+#include <linux/init.h>
+#include <linux/console.h>
+#include <linux/sysrq.h>
+#include <linux/delay.h>
+#include <linux/device.h>
+#include <linux/pci.h>
+#include <linux/sched.h>
+#include <linux/string.h>
+#include <linux/kernel.h>
+#include <linux/slab.h>
+
+#include <linux/export.h>
+#include <linux/kthread.h>
+#include <linux/mutex.h>
+#include <linux/sched.h>
+
+#include <linux/file.h>
+#include <linux/fs.h>
+#include <linux/uaccess.h>
+
+#include <linux/tty_flip.h>
+#include <linux/serial_reg.h>
+#include <linux/serial.h>
+#include <linux/serial_core.h>
+
+
+
+
+#include <asm/io.h>
+#include <asm/irq.h>
+#include <asm/irq.h>
+#include <asm/bitops.h>
+#include <asm/byteorder.h>
+#include <asm/serial.h>
+#include <asm/io.h>
+#include <asm/uaccess.h>
+
+
+#include "linux/version.h"
+
+#define _INLINE_ inline
+
+#if LINUX_VERSION_CODE > KERNEL_VERSION(3, 8, 0)
+#define __devinitdata
+#define __devinit
+#define __devexit
+#define __devexit_p
+#endif
+
+#if LINUX_VERSION_CODE > KERNEL_VERSION(3, 8, 0)
+struct serial_uart_config {
+	char	*name;
+	int	dfl_xmit_fifo_size;
+	int	flags;
+};
+#endif
+
+//void tty_flip_buffer_push(struct tty_port *port);
+
+/*
+ * Definitions for PCI support.
+ */
+#define FL_BASE_MASK		0x0007
+#define FL_BASE0		0x0000
+#define FL_GET_BASE(x)		(x & FL_BASE_MASK)
+
+#define NR_PORTS	256
+
+#define XR_MAJOR       30
+#define XR_MINOR       0
+/*	
+   Set this parameter to 1 to enable Debug mode
+   The Driver enables the internal loopback under debug mode
+   To disable internal loopback go to serialxr_set_termios
+*/
+#ifndef DEBUG
+#define DEBUG 		0
+#endif
+
+/*
+ * The special register set for XR17V35x UARTs.
+ */
+ 
+#define XR_17v35x_UART_RHR			0 
+#define XR_17v35x_UART_THR			0
+#define	XR_17V35X_UART_DLD	        2
+#define	XR_17V35X_UART_MSR	        6
+#define XR_17V35X_EXTENDED_FCTR		8
+#define XR_17V35X_EXTENDED_EFR		9
+#define XR_17V35X_TXFIFO_CNT		10
+#define XR_17V35X_EXTENDED_TXTRG	10
+#define XR_17V35X_RXFIFO_CNT		11
+#define XR_17V35X_EXTENDED_RXTRG	11
+#define XR_17V35X_UART_XOFF2      	13 
+#define XR_17V35X_UART_XOFF1 		0xC0
+#define XR_17V35X_UART_XON1			0xE0
+#define XR_17V35X_FCTR_RTS_8DELAY	0x03
+#define XR_17V35X_FCTR_TRGD			192
+#define XR_17V35x_FCTR_RS485	    0x20
+
+#define XR_17V35x_MPIOLVL_7_0       0x90
+#define XR_17V35x_MPIO3T_7_0        0x91
+#define XR_17V35x_MPIOSEL_7_0       0x93
+#define XR_17V35x_MPIOLVL_15_8       0x96
+#define XR_17V35x_MPIO3T_15_8        0x97
+#define XR_17V35x_MPIOSEL_15_8       0x99
+
+
+// Set this parameter to 1 to enable RS485 mode
+#define ENABLE_RS485		        0
+//Set this parameter to 1 to enable DTR RS-485 half duplex direction control
+#define USE_DTR_RS485                    0
+// Set this parameter to 1 to enabled internal loopback
+#define ENABLE_INTERNAL_LOOPBACK      0
+
+#define UART_17V35X_RX_OFFSET		0x100
+#define UART_17V35X_TX_OFFSET 		0x100
+
+#define	XR_17V35X_IER_RTSDTR	        0x40
+#define XR_17V35X_IER_CTSDSR	        0x80
+
+#define XR_17V35X_8XMODE	        0x88
+#define XR_17V35X_4XMODE	        0x89
+
+#define DIVISOR_CHANGED   0
+
+#define PCI_NUM_BAR_RESOURCES	6
+#define CAPTURE_SERIAL_INDEX    1
+
+struct serial_private {
+	struct pci_dev		*dev;
+	unsigned int		nr;
+	void __iomem		*remapped_bar[PCI_NUM_BAR_RESOURCES];
+	struct pci_serial_quirk	*quirk;
+	int    uart_index[NR_PORTS];
+	int			line[0];
+};
+
+struct pciserial_board {
+	unsigned int flags;
+	unsigned int num_ports;
+	unsigned int base_baud;
+	unsigned int uart_offset;
+	unsigned int reg_shift;
+	unsigned int first_offset;
+};
+
+/*
+ * init function returns:
+ *  > 0 - number of ports
+ *  = 0 - use board->num_ports
+ *  < 0 - error
+ */
+struct pci_serial_quirk {
+	u32	vendor;
+	u32	device;
+	u32	subvendor;
+	u32	subdevice;
+	int	(*init)(struct pci_dev *dev);
+	int	(*setup)(struct serial_private *, 
+			 const struct pciserial_board *,
+			 struct uart_port *, int);
+	void	(*exit)(struct pci_dev *dev);
+};
+
+/*
+ * This is the configuration table for all of the PCI serial boards
+ * which we support.  It is directly indexed by the xrpci_board_num_t enum
+ * value, which is encoded in the pci_device_id PCI probe table's
+ * driver_data member.
+ *
+ * The makeup of these names are:
+ *  pbn_bn{_bt}_n_baud
+ *
+ *  bn   = PCI BAR number
+ *  bt   = Index using PCI BARs
+ *  n    = number of serial ports
+ *  baud = baud rate
+ */
+enum xrpci_board_num_t {
+	xr_8port = 0,
+	xr_4port,
+	xr_2port,
+	xr_4354port,
+	xr_8354port,
+	xr_4358port,
+	xr_8358port,
+	xr_258port,
+	xr_254port,
+	xr_252port,
+	xr_158port,
+	xr_154port,
+	xr_152port,
+};
+
+static struct pciserial_board xrpciserial_boards[] __devinitdata = {
+	[xr_8port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 8,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	
+	[xr_4port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 4,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_2port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 2,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_4354port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 8,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_8354port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 12,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_4358port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 12,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_8358port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 16,
+		.base_baud	= 7812500*4,
+		.uart_offset	= 0x400,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_258port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 8,
+		.base_baud	= 1500000,
+		.uart_offset	= 0x200,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_254port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 4,
+		.base_baud	= 1500000,
+		.uart_offset	= 0x200,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_252port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 2,
+		.base_baud	= 1500000,
+		.uart_offset	= 0x200,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+    	[xr_158port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 8,
+		.base_baud	= 921600,
+		.uart_offset	= 0x200,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_154port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 4,
+		.base_baud	= 921600,
+		.uart_offset	= 0x200,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+	[xr_152port] = {
+		.flags		= FL_BASE0,
+		.num_ports	= 2,
+		.base_baud	= 921600,
+		.uart_offset	= 0x200,
+		.reg_shift	= 0,
+		.first_offset	= 0,
+	},
+
+};
+
+/*
+ * Configuration:
+ *   share_irqs - whether we pass SA_SHIRQ to request_irq().  This option
+ *                is unsafe when used on edge-triggered interrupts.
+ */
+#define SERIALEXAR_SHARE_IRQS 1 
+unsigned int share_irqs = SERIALEXAR_SHARE_IRQS;
+
+/*
+ * Debugging.
+ */
+#if 0
+#define DEBUG_AUTOCONF(fmt...)	printk(fmt)
+#else
+#define DEBUG_AUTOCONF(fmt...)	do { } while (0)
+#endif
+
+#if DEBUG
+#define DEBUG_INTR(fmt...)	printk(fmt)
+#else
+#define DEBUG_INTR(fmt...)	do { } while (0)
+#endif
+
+#define PASS_LIMIT	256
+
+/*
+ * We default to IRQ0 for the "no irq" hack.   Some
+ * machine types want others as well - they're free
+ * to redefine this in their header file.
+ */
+#define is_real_interrupt(irq)	((irq) != 0)
+#define MSR_SAVE_FLAGS UART_MSR_ANY_DELTA
+
+#define LSR_SAVE_FLAGS UART_LSR_BRK_ERROR_BITS
+struct uart_xr_port {
+	struct uart_port	port;
+	struct timer_list	timer;		/* "no irq" timer */
+	struct list_head	list;		/* ports on this IRQ */
+	unsigned short		capabilities;	/* port capabilities */
+	unsigned short		bugs;		/* port bugs */
+	unsigned int		tx_loadsz;	/* transmit fifo load size */
+	unsigned char		acr;
+	unsigned char		ier;
+	unsigned char		lcr;
+	unsigned char		mcr;
+	unsigned char		mcr_mask;	/* mask of user bits */
+	unsigned char		mcr_force;	/* mask of forced bits */
+
+	unsigned char		lsr_saved_flags;
+	unsigned char		msr_saved_flags;
+	
+	unsigned short 		deviceid;
+	unsigned char		channelnum;
+	unsigned char       multidrop_address;
+    unsigned char       multidrop_mode;
+    unsigned char       is_match_address;
+	/*
+	 * We provide a per-port pm hook.
+	 */
+	void			(*pm)(struct uart_port *port,
+					  unsigned int state, unsigned int old);
+};
+
+struct irq_info {
+	struct			hlist_node node;
+	int			irq;
+	spinlock_t		lock;	/* Protects list not the hash */
+	struct list_head	*head;
+};
+
+#define NR_IRQ_HASH		32	/* Can be adjusted later */
+static struct hlist_head irq_lists[NR_IRQ_HASH];
+static DEFINE_MUTEX(hash_mutex);	/* Used to walk the hash */
+
+/*
+ * Here we define the default xmit fifo size used for each type of UART.
+ */
+#define PORT_MAX_XR 2 
+#define XRPCIe_TYPE 1 // the second entry that is [1] in the array
+#define XRPCI25x_TYPE 2 // the third entry that is [2] in the array
+
+static const struct serial_uart_config uart_config[PORT_MAX_XR+1] = {
+	{ "Unknown",	1,	0 },
+	{ "XR17v35x",	256,	0 },
+	{ "XR17v25x",	64,	0 },
+};
+
+static int
+setup_port(struct serial_private *priv, struct uart_port *port,
+	   int bar, int offset, int regshift)
+{
+	struct pci_dev *dev = priv->dev;
+	unsigned long base, len;
+
+	if (bar >= PCI_NUM_BAR_RESOURCES)
+		return -EINVAL;
+
+	base = pci_resource_start(dev, bar);
+
+	if (pci_resource_flags(dev, bar) & IORESOURCE_MEM) {
+		len =  pci_resource_len(dev, bar);
+
+		if (!priv->remapped_bar[bar])
+			priv->remapped_bar[bar] = ioremap(base, len);
+		if (!priv->remapped_bar[bar])
+			return -ENOMEM;
+
+		port->iotype = UPIO_MEM;
+		port->iobase = 0;
+		port->mapbase = base + offset;
+		port->membase = priv->remapped_bar[bar] + offset;
+		port->regshift = regshift;
+	} else {
+		//Exar's got to be memory mapped. some hardware reading error?
+		return -EINVAL;
+	}
+	return 0;
+}
+
+
+static int
+pci_default_setup(struct serial_private *priv,
+		  const struct pciserial_board *board,
+		  struct uart_port *port, int idx)
+{
+	unsigned int bar, offset = board->first_offset;
+
+	bar = FL_GET_BASE(board->flags);	
+	offset += idx * board->uart_offset;
+	//printk(KERN_INFO "Exar PCIe device 0x%x\n", priv->dev->device);
+	if((priv->dev->device == 0x4354 || priv->dev->device == 0x8354) && (idx >= 4))
+	{
+	    offset += 0x1000; // the ports on expansion device for 0x(4/8)354 sit at bar0+0x2000 offset. 
+			      // So we need to add 0x1000 here as 4*0x400
+	}
+
+	return setup_port(priv, port, bar, offset, board->reg_shift);
+}
+
+/*
+ * Master list of serial port init/setup/exit quirks.
+ * This does not describe the general nature of the port.
+ * (ie, baud base, number and location of ports, etc)
+ *
+ * This list is ordered alphabetically by vendor then device.
+ * Specific entries must come before more generic entries.
+ */
+static struct pci_serial_quirk pci_serial_quirks[] = {	
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x358,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+	
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x354,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x352,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x4354,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x8354,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x4358,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x8358,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x258,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+	
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x254,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x252,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+		{
+		.vendor		= 0x13a8,
+		.device		= 0x158,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+	
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x154,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+	{
+		.vendor		= 0x13a8,
+		.device		= 0x152,
+		.subvendor	= PCI_ANY_ID,
+		.subdevice	= PCI_ANY_ID,
+		.setup		= pci_default_setup,	
+	},
+
+};
+
+static inline int quirk_id_matches(u32 quirk_id, u32 dev_id)
+{
+	return quirk_id == PCI_ANY_ID || quirk_id == dev_id;
+}
+
+static struct pci_serial_quirk *find_quirk(struct pci_dev *dev)
+{
+	struct pci_serial_quirk *quirk;
+
+	for (quirk = pci_serial_quirks; ; quirk++)
+		if (quirk_id_matches(quirk->vendor, dev->vendor) &&
+		    quirk_id_matches(quirk->device, dev->device))		    
+		 	break;
+	return quirk;
+}
+
+static _INLINE_ unsigned int serial_in(struct uart_xr_port *up, int offset)
+{
+	return readb(up->port.membase + offset);
+}
+
+static _INLINE_ void
+serial_out(struct uart_xr_port *up, int offset, int value)
+{
+	writeb(value, up->port.membase + offset);
+}
+
+static void serialxr_stop_tx(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	int lcr;
+
+	if (up->ier & UART_IER_THRI) {
+		up->ier &= ~UART_IER_THRI;
+		lcr = serial_in(up, UART_LCR);
+		if (lcr & 0x80) {			
+			printk(KERN_INFO "channelnum %d: serialxr stop tx - LCR = 0x%x", up->channelnum, lcr);
+			serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+		}
+		serial_out(up, UART_IER, up->ier);
+	}
+}
+
+static void serialxr_start_tx(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	int lcr;
+
+	if (!(up->ier & UART_IER_THRI)) {
+		up->ier |= UART_IER_THRI;
+		lcr = serial_in(up, UART_LCR);
+		if (lcr & 0x80) {
+			printk(KERN_INFO"channelnum %d: serialxr start tx - LCR = 0x%x", up->channelnum, lcr);
+			serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+		}
+		serial_out(up, UART_IER, up->ier);
+	}
+}
+
+static void serialxr_stop_rx(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	int lcr;
+
+	up->ier &= ~UART_IER_RLSI;
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr stop rx - LCR = 0x%x", up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	up->port.read_status_mask &= ~UART_LSR_DR;
+	serial_out(up, UART_IER, up->ier);
+}
+
+static void serialxr_enable_ms(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	int lcr;
+
+	up->ier |= UART_IER_MSI;
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr enable ms - LCR = 0x%x", up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_IER, up->ier);
+}
+
+static void
+receive_chars(struct uart_xr_port *up, unsigned int *status)
+{
+#if LINUX_VERSION_CODE > KERNEL_VERSION(3, 9, 0)	
+	struct uart_port *port = &up->port;
+#else
+	struct tty_struct *tty = up->port.state->port.tty;	
+#endif	
+	unsigned char ch[256], lsr = *status;
+	char flag;
+	int i, lcr, datasize_in_fifo, port_index;
+	unsigned char tmp;		
+	datasize_in_fifo = serial_in(up, XR_17V35X_RXFIFO_CNT);
+	while(datasize_in_fifo!=serial_in(up, XR_17V35X_RXFIFO_CNT))
+	/*Read Receive Fifo count until we get read same value twice*/
+		datasize_in_fifo=serial_in(up, XR_17V35X_RXFIFO_CNT);
+
+  	port_index = up->port.line;
+	flag = TTY_NORMAL;
+  
+	if (unlikely(lsr & (UART_LSR_BI | UART_LSR_PE | UART_LSR_FE | UART_LSR_OE))) 
+	{
+		/*
+		* Mask off conditions which should be ignored.
+		*/
+		lsr &= up->port.read_status_mask;
+        if (lsr & UART_LSR_OE) 
+		{
+			printk("OverRun Happen....");
+		} 
+		if (lsr & UART_LSR_BI) 
+		{
+			DEBUG_INTR("handling break....");
+			flag = TTY_BREAK;
+		} 
+		else if (lsr & UART_LSR_PE)
+		{
+			flag = TTY_PARITY;
+			
+			if(up->multidrop_mode == 1)
+			{
+				  //memcpy_fromio(ch, up->port.membase + UART_17V35X_RX_OFFSET, datasize_in_fifo);
+					for(i=0;i<datasize_in_fifo;i++)
+					{
+						lcr = serial_in(up, UART_LCR);
+						if (lcr & 0x80) {
+							printk(KERN_INFO"channelnum %d: receive chars (multidrop mode) - LCR = 0x%x", up->channelnum, lcr);
+							serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+						}
+					  ch[i]= serial_in(up, XR_17v35x_UART_RHR);
+					}
+					up->port.icount.rx+=datasize_in_fifo;
+		          //up->port.icount.rx+=datasize_in_fifo;
+				  DEBUG_INTR("Receive address byte:%02x\n",ch[0]);
+				  if(up->is_match_address == 0)
+				  {
+     				  if(ch[0] == up->multidrop_address)
+     				  {
+     				    DEBUG_INTR(" Enable the receiver\n");
+     					//set EFR[4] = 1; enable the shaded bits 
+     				    tmp = serial_in(up, XR_17V35X_EXTENDED_EFR);
+     				    tmp |=0x10;
+     				    serial_out(up, XR_17V35X_EXTENDED_EFR, tmp);
+     				    serial_out(up,XR_17V35X_UART_MSR, 0);//Enable the receiver 
+     				    //set EFR[4] = 0; disable the shaded bits 
+     				    tmp = serial_in(up, XR_17V35X_EXTENDED_EFR);
+     				    tmp &=~0x10;
+     				    serial_out(up, XR_17V35X_EXTENDED_EFR, tmp); 
+						up->is_match_address = 1;
+     				  }
+					  else
+					  {
+					    //do nothing
+					  }
+				  }
+				  else
+				  {
+     				  if(ch[0] == up->multidrop_address)
+     				  {
+     				    //do dothing
+     				  }
+					  else
+     				  {
+     				    DEBUG_INTR(" Disable the receiver\n");
+     					//set EFR[4] = 1; enable the shaded bits 
+     				    tmp = serial_in(up, XR_17V35X_EXTENDED_EFR);
+     				    tmp |=0x10;
+     				    serial_out(up, XR_17V35X_EXTENDED_EFR, tmp);
+     				    serial_out(up,XR_17V35X_UART_MSR, 0x04);//Disable the receiver 
+     				     //set EFR[4] = 0; disable the shaded bits 
+     				    tmp = serial_in(up, XR_17V35X_EXTENDED_EFR);
+     				    tmp &=~0x10;
+     				    serial_out(up, XR_17V35X_EXTENDED_EFR, tmp);
+						up->is_match_address = 0;
+     				  }
+				  }
+				  return;
+			}
+			if(up->multidrop_mode == 0)
+			{
+			    printk("handling port<%d> Parity error....(%d)\n",port_index,up->multidrop_mode);
+			}
+			
+		}
+		else if (lsr & UART_LSR_FE)
+		{
+		    DEBUG_INTR("handling Frame error....\n");	
+			flag = TTY_FRAME;
+		}
+	}
+	
+    //memcpy_fromio(ch, up->port.membase + UART_17V35X_RX_OFFSET, datasize_in_fifo);
+			
+	//print_hex_dump(KERN_DEBUG,"R:",DUMP_PREFIX_NONE,16,1,ch,datasize_in_fifo,1);
+    for(i=0;i<datasize_in_fifo;i++)
+    {
+		lcr = serial_in(up, UART_LCR);
+		if (lcr & 0x80) {
+			printk(KERN_INFO"channelnum %d: receive chars - LCR = 0x%x", up->channelnum, lcr);
+			serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+		}
+      ch[i]= serial_in(up, XR_17v35x_UART_RHR);
+    }
+	up->port.icount.rx+=datasize_in_fifo;
+	
+	for(i = 0; i < datasize_in_fifo; i++)
+	{
+		if (uart_handle_sysrq_char(&up->port, ch[i]))
+			continue;
+		uart_insert_char(&up->port, lsr, UART_LSR_OE, ch[i], flag);
+	}
+    spin_unlock(&up->port.lock);
+#if LINUX_VERSION_CODE > KERNEL_VERSION(3, 9, 0)
+	tty_flip_buffer_push(&port->state->port);
+#else
+	tty_flip_buffer_push(tty);
+#endif
+	spin_lock(&up->port.lock);
+
+	DEBUG_INTR(" LSR_DR...");
+}
+
+static void transmit_chars(struct uart_xr_port *up)
+{
+	struct circ_buf *xmit = &up->port.state->xmit;
+	int count, bytes_in_fifo, tmp;
+	int i, lcr;
+	unsigned char *ch;
+	if (up->port.x_char) {
+		serial_out(up, UART_TX, up->port.x_char);
+		up->port.icount.tx++;
+		up->port.x_char = 0;
+		return;
+	}
+	if (uart_tx_stopped(&up->port)) {
+		serialxr_stop_tx(&up->port);
+		return;
+	}
+	if (uart_circ_empty(xmit)) {
+		serialxr_stop_tx(&up->port);
+		return;
+	}
+
+	bytes_in_fifo = serial_in(up, XR_17V35X_TXFIFO_CNT);
+	// read the fifo count untill we get the same value twice
+	while (bytes_in_fifo != serial_in(up, XR_17V35X_TXFIFO_CNT))
+		bytes_in_fifo = serial_in(up, XR_17V35X_TXFIFO_CNT);
+
+	// how much buffer is availabe now to write?	
+	count = up->port.fifosize - bytes_in_fifo;
+	
+	if (uart_circ_chars_pending(xmit) < count)
+		count = uart_circ_chars_pending(xmit);
+		
+	do
+	{	
+		// if the count is more than (tail to end of the buffer), transmit only the rest here.
+		// tail+tmp&(UART_XMIT_SIZE-1) will reset the tail to the starting of the circular buffer
+		if( ((xmit->tail + count) & (UART_XMIT_SIZE-1)) < xmit->tail)
+		{			
+			tmp = UART_XMIT_SIZE - xmit->tail;
+			//memcpy_toio(up->port.membase + UART_17V35X_TX_OFFSET, &(xmit->buf[xmit->tail]), tmp);
+			ch = (unsigned char *)&(xmit->buf[xmit->tail]);
+			//print_hex_dump(KERN_DEBUG,"T:",DUMP_PREFIX_NONE,16,1,&(xmit->buf[xmit->tail]),tmp,1);
+			for(i=0;i<tmp;i++)
+			{
+				lcr = serial_in(up, UART_LCR);
+				if (lcr & 0x80) {
+					printk(KERN_INFO"channelnum %d: transmit_chars1 - LCR = 0x%x", up->channelnum, lcr);
+					serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+				}				
+			  serial_out(up, XR_17v35x_UART_THR, ch[i]);
+			}
+			xmit->tail += tmp;
+			xmit->tail &= (UART_XMIT_SIZE-1);
+			up->port.icount.tx += tmp;
+			count	-= tmp;
+		}
+		else
+		{	
+		    ch = (unsigned char *)&(xmit->buf[xmit->tail]);
+			//memcpy_toio(up->port.membase + UART_17V35X_TX_OFFSET, &(xmit->buf[xmit->tail]), count);	
+			for(i=0;i < count;i++)
+			{
+				lcr = serial_in(up, UART_LCR);
+				if (lcr & 0x80) {
+					printk(KERN_INFO"channelnum %d: transmit_chars2 - LCR = 0x%x", up->channelnum, lcr);
+					serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+				}
+			  serial_out(up, XR_17v35x_UART_THR, ch[i]);
+			}				    
+			xmit->tail += count;
+			xmit->tail &= UART_XMIT_SIZE - 1;
+			up->port.icount.tx += count;
+			count = 0;
+		}
+
+	}while (count > 0);
+   	
+	if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
+		uart_write_wakeup(&up->port);
+
+	DEBUG_INTR("THRE...");
+
+	if (uart_circ_empty(xmit))
+		serialxr_stop_tx(&up->port);
+}
+
+static unsigned int check_modem_status(struct uart_xr_port *up)
+{
+	unsigned int status = serial_in(up, UART_MSR);
+
+	status |= up->msr_saved_flags;
+	up->msr_saved_flags = 0;
+	if (status & UART_MSR_ANY_DELTA && up->ier & UART_IER_MSI &&
+	    up->port.state != NULL) {
+		if (status & UART_MSR_TERI)
+			up->port.icount.rng++;
+		if (status & UART_MSR_DDSR)
+			up->port.icount.dsr++;
+		if (status & UART_MSR_DDCD)
+			uart_handle_dcd_change(&up->port, status & UART_MSR_DCD);
+		if (status & UART_MSR_DCTS)
+			uart_handle_cts_change(&up->port, status & UART_MSR_CTS);
+
+		wake_up_interruptible(&up->port.state->port.delta_msr_wait);
+	}
+
+	return status;
+}
+
+/*
+ * This handles the interrupt from one port.
+ */
+static void serialxr_handle_port(struct uart_xr_port *up)
+{
+	unsigned int status;
+	unsigned long flags;
+
+	spin_lock_irqsave(&up->port.lock, flags);
+
+	status = serial_in(up, UART_LSR);
+
+	DEBUG_INTR("status = %x...", status);
+
+	if (status & (UART_LSR_DR | UART_LSR_BI))
+		receive_chars(up, &status);
+	check_modem_status(up);
+	if (status & UART_LSR_THRE)
+		transmit_chars(up);
+
+	spin_unlock_irqrestore(&up->port.lock, flags);
+}
+
+/*
+ * This is the serial driver's interrupt routine.
+ *
+ * Arjan thinks the old way was overly complex, so it got simplified.
+ * Alan disagrees, saying that need the complexity to handle the weird
+ * nature of ISA shared interrupts.  (This is a special exception.)
+ *
+ * In order to handle ISA shared interrupts properly, we need to check
+ * that all ports have been serviced, and therefore the ISA interrupt
+ * line has been de-asserted.
+ *
+ * This means we need to loop through all ports. checking that they
+ * don't have an interrupt pending.
+ */
+static irqreturn_t serialxr_interrupt(int irq, void *dev_id)
+{
+	struct irq_info *i = dev_id;
+	struct list_head *l, *end = NULL;
+	int pass_counter = 0, handled = 0;
+
+	DEBUG_INTR("serialxr_interrupt(%d)...", irq);
+
+	spin_lock(&i->lock);
+
+	l = i->head;
+	do {
+		struct uart_xr_port *up;
+		unsigned int iir, lcr;
+
+		up = list_entry(l, struct uart_xr_port, list);
+
+		lcr = serial_in(up, UART_LCR);  // store value of LCR
+		if (lcr & 0x80) {
+			printk(KERN_INFO"channelnum %d: serialxr interrupt - LCR = 0x%x", up->channelnum, lcr);
+			serial_out(up, UART_LCR, lcr & 0x7F); // ensure LCR bit-7=0 before reading UART_IIR
+		}		
+		iir = serial_in(up, UART_IIR);
+		if (!(iir & UART_IIR_NO_INT)) {
+			serialxr_handle_port(up);
+
+			handled = 1;
+
+			end = NULL;
+		} else if (end == NULL)
+			end = l;
+
+		serial_out(up, UART_LCR, lcr); // restore LCR
+		l = l->next;
+                /* add INT0 clear */
+                 serial_in(up,0x80);
+		if (l == i->head && pass_counter++ > 256) {
+			/* If we hit this, we're dead. */
+			printk(KERN_ERR "serialxr: too much work for "
+				"irq%d\n", irq);
+			break;
+		}
+	} while (l != end);
+
+	spin_unlock(&i->lock);
+
+	DEBUG_INTR("end.\n");
+	return IRQ_RETVAL(handled);
+}
+
+/*
+ * To support ISA shared interrupts, we need to have one interrupt
+ * handler that ensures that the IRQ line has been deasserted
+ * before returning.  Failing to do this will result in the IRQ
+ * line being stuck active, and, since ISA irqs are edge triggered,
+ * no more IRQs will be seen.
+ */
+static void serial_do_unlink(struct irq_info *i, struct uart_xr_port *up)
+{
+	spin_lock_irq(&i->lock);
+
+	if (!list_empty(i->head)) {
+		if (i->head == &up->list)
+			i->head = i->head->next;
+		list_del(&up->list);
+	} else {
+		BUG_ON(i->head != &up->list);
+		i->head = NULL;
+	}
+
+	spin_unlock_irq(&i->lock);
+
+	/* List empty so throw away the hash node */
+	if (i->head == NULL) {
+		hlist_del(&i->node);
+		kfree(i);
+	}
+}
+
+static int serial_link_irq_chain(struct uart_xr_port *up)
+{
+	struct hlist_head *h;
+	struct hlist_node *n;
+	struct irq_info *i;
+	int ret, irq_flags = up->port.flags & UPF_SHARE_IRQ ? IRQF_SHARED : 0;
+
+	mutex_lock(&hash_mutex);
+
+	h = &irq_lists[up->port.irq % NR_IRQ_HASH];
+
+	hlist_for_each(n, h) {
+		i = hlist_entry(n, struct irq_info, node);
+		if (i->irq == up->port.irq)
+			break;
+	}
+
+	if (n == NULL) {
+		i = kzalloc(sizeof(struct irq_info), GFP_KERNEL);
+		if (i == NULL) {
+			mutex_unlock(&hash_mutex);
+			return -ENOMEM;
+		}
+		spin_lock_init(&i->lock);
+		i->irq = up->port.irq;
+		hlist_add_head(&i->node, h);
+	}
+	mutex_unlock(&hash_mutex);
+
+	spin_lock_irq(&i->lock);
+
+	if (i->head) {
+		list_add_tail(&up->list, i->head);
+		spin_unlock_irq(&i->lock);
+
+		ret = 0;
+	} else {
+		INIT_LIST_HEAD(&up->list);
+		i->head = &up->list;
+		spin_unlock_irq(&i->lock);
+		irq_flags |= up->port.irqflags;
+		ret = request_irq(up->port.irq, serialxr_interrupt,
+				  irq_flags, "xrserial", i);
+		if (ret < 0)
+			serial_do_unlink(i, up);
+	}
+
+	return ret;
+}
+
+static void serial_unlink_irq_chain(struct uart_xr_port *up)
+{
+	struct irq_info *i;
+	struct hlist_node *n;
+	struct hlist_head *h;
+
+	mutex_lock(&hash_mutex);
+
+	h = &irq_lists[up->port.irq % NR_IRQ_HASH];
+
+	hlist_for_each(n, h) {
+		i = hlist_entry(n, struct irq_info, node);
+		if (i->irq == up->port.irq)
+			break;
+	}
+
+	BUG_ON(n == NULL);
+	BUG_ON(i->head == NULL);
+
+	if (list_empty(i->head))
+		free_irq(up->port.irq, i);
+
+	serial_do_unlink(i, up);
+	mutex_unlock(&hash_mutex);
+}
+
+static inline int poll_timeout(int timeout)
+{
+	return timeout > 6 ? (timeout / 2 - 2) : 1;
+}
+
+/*
+ * This function is used to handle ports that do not have an
+ * interrupt.  This doesn't work very well for 16450's, but gives
+ * barely passable results for a 16550A.  (Although at the expense
+ * of much CPU overhead).
+ */
+#if LINUX_VERSION_CODE >= KERNEL_VERSION(4,15,0)
+static void serialxr_timeout(struct timer_list *p_tl)
+#else
+static void serialxr_timeout(unsigned long data)
+#endif
+{
+	#if LINUX_VERSION_CODE >= KERNEL_VERSION(4,15,0)
+	struct uart_xr_port *up = from_timer(up, p_tl, timer);
+	#else
+	struct uart_xr_port *up = (struct uart_xr_port *)data;
+	#endif
+
+	unsigned int iir;
+	int lcr;
+
+	lcr = serial_in(up, UART_LCR);  // check value of LCR
+	if (lcr & 0x80) {
+		serial_out(up, UART_LCR, lcr & 0x7F);	// ensure LCR bit-7=0 before reading UART_IIR
+	}
+	iir = serial_in(up, UART_IIR);
+	if (!(iir & UART_IIR_NO_INT))
+		serialxr_handle_port(up);
+	mod_timer(&up->timer, jiffies + poll_timeout(up->port.timeout));
+}
+
+#define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
+
+static unsigned int serialxr_tx_empty(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	unsigned long flags;
+	unsigned int lsr;
+
+	spin_lock_irqsave(&up->port.lock, flags);
+	lsr = serial_in(up, UART_LSR);
+	up->lsr_saved_flags |= lsr & LSR_SAVE_FLAGS;
+	spin_unlock_irqrestore(&up->port.lock, flags);
+
+	return (lsr & BOTH_EMPTY) == BOTH_EMPTY ? TIOCSER_TEMT : 0;
+}
+
+static unsigned int serialxr_get_mctrl(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	unsigned int status;
+	unsigned int ret;
+
+	status = check_modem_status(up);
+
+	ret = 0;
+	if (status & UART_MSR_DCD)
+		ret |= TIOCM_CAR;
+	if (status & UART_MSR_RI)
+		ret |= TIOCM_RNG;
+	if (status & UART_MSR_DSR)
+		ret |= TIOCM_DSR;
+	if (status & UART_MSR_CTS)
+		ret |= TIOCM_CTS;
+	return ret;
+}
+
+static void serialxr_set_mctrl(struct uart_port *port, unsigned int mctrl)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	unsigned char mcr = 0, efr;
+
+	if (mctrl & TIOCM_RTS)
+		mcr |= UART_MCR_RTS;
+	if (mctrl & TIOCM_DTR)
+		mcr |= UART_MCR_DTR;
+	if (mctrl & TIOCM_OUT1)
+		mcr |= UART_MCR_OUT1;
+	if (mctrl & TIOCM_OUT2)
+		mcr |= UART_MCR_OUT2;
+	if (mctrl & TIOCM_LOOP)
+		mcr |= UART_MCR_LOOP;
+
+	mcr = (mcr & up->mcr_mask) | up->mcr_force | up->mcr;
+	
+	efr = serial_in(up, UART_EFR); 
+	efr = efr & 0xEF;	// clear access to shaded registers so that write to MCR does not change from using DTR to RTS for RS-485 control
+#if   USE_DTR_RS485
+       mcr |= 0x04;
+	printk(KERN_INFO "serialxr_set_mctrl mcr=%02x\n",mcr);
+#endif
+	serial_out(up, UART_EFR, efr);
+	serial_out(up, UART_MCR, mcr);
+}
+
+static void serialxr_break_ctl(struct uart_port *port, int break_state)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	unsigned long flags;
+
+	spin_lock_irqsave(&up->port.lock, flags);
+	if (break_state == -1)
+		up->lcr |= UART_LCR_SBC;
+	else
+		up->lcr &= ~UART_LCR_SBC;
+	serial_out(up, UART_LCR, up->lcr);
+	spin_unlock_irqrestore(&up->port.lock, flags);
+}
+
+static int serialxr_startup(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	unsigned long flags;
+	unsigned int fctr_reg=0;
+	int retval, lcr;
+		
+	up->capabilities = uart_config[up->port.type].flags;
+ 	serial_out(up, XR_17V35X_EXTENDED_EFR, UART_EFR_ECB);
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_IER, 0);
+
+	/* Set the RX/TX trigger levels */
+	/* These are some default values, the OEMs can change these values
+		* according to their best case scenarios */
+	
+	if(up->deviceid > 0x258) // PCIe device
+	{
+		serial_out(up, XR_17V35X_EXTENDED_RXTRG, 32);
+		serial_out(up, XR_17V35X_EXTENDED_TXTRG, 64);
+	}
+	else // for 25x
+	{
+		serial_out(up, XR_17V35X_EXTENDED_RXTRG, 32); // 25x
+		serial_out(up, XR_17V35X_EXTENDED_TXTRG, 32);
+	}
+
+	/* Hysteresis level of 8, Enable Auto RS-485 Mode */
+	fctr_reg=serial_in(up,XR_17V35X_EXTENDED_FCTR);
+	DEBUG_INTR(KERN_INFO "serialxr_startup: FCTR=0x%x",fctr_reg);
+#if ENABLE_RS485
+	serial_out(up, XR_17V35X_EXTENDED_FCTR, fctr_reg|XR_17V35X_FCTR_TRGD | XR_17V35X_FCTR_RTS_8DELAY | XR_17V35x_FCTR_RS485);
+#if USE_DTR_RS485	
+	serial_out(up, UART_MCR, 0x04);  //use DTR for Auto RS-485 Control
+#endif	
+#else
+	serial_out(up, XR_17V35X_EXTENDED_FCTR, (fctr_reg|XR_17V35X_FCTR_TRGD | XR_17V35X_FCTR_RTS_8DELAY)&0xDF);
+#endif
+	
+
+	serial_out(up, UART_LCR, 0);
+
+	/* Wake up and initialize UART */
+	serial_out(up, XR_17V35X_EXTENDED_EFR, UART_EFR_ECB | 0x10/*Enable Shaded bits access*/);
+	serial_out(up,XR_17V35X_UART_MSR, 0);
+	serial_out(up, UART_LCR, 0);	// Do LCR first to avoid LCR bit-7=1 before writing to IER
+	serial_out(up, UART_IER, 0);
+
+	/*
+	 * Clear the FIFO buffers and disable them.
+	 * (they will be reeanbled in set_termios())
+	 */
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
+			UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_FCR, 0);
+	
+	/*
+	 * Clear the interrupt registers.
+	 */
+	(void) serial_in(up, UART_LSR);
+	(void) serial_in(up, UART_RX);
+	(void) serial_in(up, UART_IIR);
+	(void) serial_in(up, UART_MSR);
+          /* add INT0 clear */
+        serial_in(up,0x80);
+if(port->irq) {
+	retval = serial_link_irq_chain(up);
+	if(retval)
+		return retval;
+}
+
+	/*
+	 * Now, initialize the UART
+	 */
+	serial_out(up, UART_LCR, UART_LCR_WLEN8);
+
+	spin_lock_irqsave(&up->port.lock, flags);
+		
+	/*
+	* Most PC uarts need OUT2 raised to enable interrupts.
+	*/
+	if (is_real_interrupt(up->port.irq))
+		up->port.mctrl |= TIOCM_OUT2;
+	//to enable intenal loop, uncomment the line below
+	//up->port.mctrl |= TIOCM_LOOP;
+
+	serialxr_set_mctrl(&up->port, up->port.mctrl);
+	spin_unlock_irqrestore(&up->port.lock, flags);
+
+	/*
+	 * Finally, enable interrupts.  Note: Modem status interrupts
+	 * are set via set_termios(), which will be occurring imminently
+	 * anyway, so we don't enable them here.
+	 */
+	up->ier = UART_IER_RLSI | UART_IER_RDI;
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr startup - LCR = 0x%x", up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_IER, up->ier);
+
+	/*
+	 * And clear the interrupt registers again for luck.
+	 */
+	(void) serial_in(up, UART_LSR);
+	(void) serial_in(up, UART_RX);
+	(void) serial_in(up, UART_IIR);
+	(void) serial_in(up, UART_MSR);
+         /* add INT0 clear */
+        serial_in(up,0x80); 
+	return 0;
+}
+
+static void serialxr_shutdown(struct uart_port *port)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	unsigned long flags;
+	unsigned char lsr;
+	int i = 0;
+	int lcr;
+	
+	while(1)
+	{
+	   i++;
+	   lsr = serial_in(up, UART_LSR);
+	   if((lsr&0x60) != 0x60)
+	      printk("serialxr_shutdown wait TXFIFO Empty %02x",lsr);
+	   else
+	   	  break;
+	   msleep(1);
+	   if(i>1000) break;
+	   
+	}  
+	
+	/*
+	 * Disable interrupts from this port
+	 */
+	up->ier = 0;
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr_shutdown1 - LCR = 0x%x",	up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_IER, 0);
+
+	spin_lock_irqsave(&up->port.lock, flags);
+	
+	up->port.mctrl &= ~TIOCM_OUT2;
+
+	serialxr_set_mctrl(&up->port, up->port.mctrl);
+	spin_unlock_irqrestore(&up->port.lock, flags);
+
+	/*
+	 * Disable break condition and FIFOs
+	 */
+	serial_out(up, UART_LCR, serial_in(up, UART_LCR) & (~UART_LCR_SBC) & 0x7f);
+	serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
+				  UART_FCR_CLEAR_RCVR |
+				  UART_FCR_CLEAR_XMIT);
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr_shutdown2 - LCR = 0x%x",	up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_FCR, 0);
+
+	/*
+	 * Read data port to reset things, and then unlink from
+	 * the IRQ chain.
+	 */
+	(void) serial_in(up, UART_RX);
+#if 1
+if (port->irq)
+	serial_unlink_irq_chain(up);
+#endif
+}
+
+static int quot_coeff = 16 ;
+static unsigned char low_baudrate_mode = 0;
+static unsigned int uart_get_divisor_exar(struct uart_port *port, unsigned int baud)
+{
+	unsigned int quot;
+
+	/*
+	 * Old custom speed handling.
+	 */
+	if (baud == 38400 && (port->flags & UPF_SPD_MASK) == UPF_SPD_CUST)
+		quot = port->custom_divisor;
+	else
+		{
+			if(low_baudrate_mode)
+			   quot = DIV_ROUND_CLOSEST(port->uartclk/4, quot_coeff * baud);
+			else
+			   quot = DIV_ROUND_CLOSEST(port->uartclk, quot_coeff * baud);	
+		}
+	
+	
+
+//	DEBUG_INTR(KERN_INFO "uart_get_divisor_exar:UartClk=%d QuotCoeff=0x%x",port->uartclk,quot_coeff);
+	return quot;
+}
+
+
+static unsigned int serialxr_get_divisor(struct uart_port *port, unsigned int baud)
+{
+	unsigned int quot;
+
+	quot = uart_get_divisor_exar(port, baud);
+
+	return quot;
+}
+
+static void
+serialxr_set_special_baudrate(struct uart_port *port,unsigned int special_baudrate)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	signed int baud, quot;
+    signed int quot_fraction = 0;
+	unsigned char val_4xmode;
+	unsigned char val_8xmode;
+	unsigned char lcr_bak;
+	unsigned int reg_read;
+	int port_index = up->channelnum;
+	printk(KERN_INFO "Enter in serialxr_set non-standard baudrate:%d channelnum:%d\n",special_baudrate,up->channelnum);
+	
+	baud = special_baudrate/*uart_get_baud_rate(port, termios, old, 0, port->uartclk/4)*/;
+    lcr_bak = serial_in(up, UART_LCR);
+	val_4xmode = serial_in(up, XR_17V35X_4XMODE);
+	val_8xmode = serial_in(up, XR_17V35X_8XMODE);
+	    	
+	if((port_index > 15)||(port_index < 0))
+	{
+	   return;
+	}
+
+	switch(up->deviceid)
+	{
+	  case 0x4354:
+	  case 0x8354:
+	  	if(port_index >= 4) port_index = port_index - 4;
+	  	break;
+	  case 0x4358:
+	  case 0x8358:
+	  	if(port_index >= 8) port_index = port_index - 8;
+	  	break;
+	 default:
+	 	//Do nothing
+	 	break;
+	}
+	
+		
+	if(baud < 12500000/16)
+	{//using the 16x mode
+	      val_4xmode &=~(1 << port_index);
+	      val_8xmode &=~(1 << port_index);	
+	      quot_coeff = 16;
+	      printk(KERN_INFO "Using the 16x Mode\n");
+	}
+	else if((baud >= 12500000/16)&&(baud < 12500000/4))
+	{//using the 8x mode
+	      val_4xmode &=~(1 << port_index);
+		  val_8xmode |=(1 << port_index);
+		  quot_coeff = 8;
+		  printk(KERN_INFO "Using the 8x Mode\n");
+	}
+	else 
+	{//using the 4x mode
+	   val_4xmode |=(1 << port_index);
+	   val_8xmode &=~(1 << port_index);
+	   quot_coeff = 4;
+	   printk(KERN_INFO "Using the 4x Mode\n");
+	}
+
+	serial_out(up, XR_17V35X_8XMODE, val_8xmode);
+	serial_out(up, XR_17V35X_4XMODE, val_4xmode);
+	
+	quot = serialxr_get_divisor(port, baud);
+	if(!((up->deviceid == 0x152)||(up->deviceid == 0x154)||(up->deviceid == 0x158)))
+	{
+	    unsigned int quot_16;
+	    DEBUG_INTR(KERN_INFO "XR_17V35X uartclk:%d Quot=0x%x\n",port->uartclk,quot);
+	    if(quot_coeff == 16)
+	    {
+	        quot_16 = DIV_ROUND_CLOSEST(port->uartclk, baud);
+		 quot_fraction = quot_16 & 0x0f;	
+		 quot = (quot_16 >>4);
+		
+	    }
+	    else if(quot_coeff == 8)
+	    {
+	         quot_16 = DIV_ROUND_CLOSEST(port->uartclk*2, baud);
+		  quot_fraction = quot_16 & 0x0f;	
+		  quot = (quot_16 >>4);
+	    }
+	    else if(quot_coeff == 4)
+	    {
+	         quot_16 = DIV_ROUND_CLOSEST(port->uartclk*4, baud);
+		  quot_fraction = quot_16 & 0x0f;	
+		  quot = (quot_16 >>4);
+	    }
+	    else
+	    {
+	       
+	    }
+       }
+    serial_out(up, UART_LCR, lcr_bak | UART_LCR_DLAB);/* set DLAB */
+    serial_out(up, UART_DLL, quot & 0xff);		/* LS of divisor */
+    serial_out(up, UART_DLM, quot >> 8);		/* MS of divisor */
+	//Fractional baud rate support
+	if((up->deviceid == 0x152)||(up->deviceid == 0x154)||(up->deviceid == 0x158))
+	{
+	   //nothing to do , because these devices do not have support for the DLD register.
+	}
+	else
+	{
+	    reg_read=(serial_in(up, XR_17V35X_UART_DLD)&0xF0);
+	    DEBUG_INTR(KERN_INFO "serialxr_set_special_baudrate: quot =0x%x quot_fraction=0x%x DLD_reg=0x%x\n",quot,quot_fraction,reg_read);		
+	    serial_out(up, XR_17V35X_UART_DLD, quot_fraction | reg_read);
+	    reg_read=serial_in(up, XR_17V35X_UART_DLD);
+	 }
+	 serial_out(up, UART_LCR, lcr_bak);		/* reset DLAB */
+
+}
+
+static void
+serialxr_set_termios(struct uart_port *port, struct ktermios *termios,
+		       struct ktermios *old)
+{
+struct uart_xr_port *up = (struct uart_xr_port *)port;
+unsigned char cval;
+unsigned long flags;
+signed int baud, quot;
+signed int quot_fraction = 0;
+unsigned char val_4xmode;
+unsigned char val_8xmode;
+unsigned int reg_read;
+unsigned char efr,mcr;
+int lcr;
+
+int port_index = up->channelnum;
+switch (termios->c_cflag & CSIZE) 
+{
+case CS5:
+		cval = 0x00;
+		break;
+case CS6:
+		cval = 0x01;
+		break;
+case CS7:
+		cval = 0x02;
+		break;
+default:
+case CS8:
+		cval = 0x03;
+		break;
+}
+
+if (termios->c_cflag & CSTOPB)
+		cval |= 0x04;
+if (termios->c_cflag & PARENB)
+		cval |= UART_LCR_PARITY;
+if (!(termios->c_cflag & PARODD))
+		cval |= UART_LCR_EPAR;
+#ifdef CMSPAR
+	if (termios->c_cflag & CMSPAR)
+		cval |= UART_LCR_SPAR;
+#endif
+
+	/*
+	 * Ask the core to calculate the divisor for us.
+	 */
+baud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/4);
+
+printk(KERN_INFO "\nserialxr_set_termios: Port Index:%d c_ispeed:%d c_ospeed:%d baud=%d",port_index,termios->c_ispeed,termios->c_ospeed,baud);
+
+val_4xmode = serial_in(up, XR_17V35X_4XMODE);
+val_8xmode = serial_in(up, XR_17V35X_8XMODE);
+    	
+if((port_index > 15)||(port_index < 0))
+{
+   return;
+}
+
+switch(up->deviceid)
+{
+  case 0x4354:
+  case 0x8354:
+	if(port_index >= 4) port_index = port_index - 4;
+	break;
+  case 0x4358:
+  case 0x8358:
+	if(port_index >= 8) port_index = port_index - 8;
+	break;
+ default:
+	//Do nothing
+	break;
+}
+
+
+if(baud < 120)
+{
+   //set EFR[4] = 1; enable the shaded bits 
+   efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+   serial_out(up, XR_17V35X_EXTENDED_EFR, efr | 0x10);
+   mcr=serial_in(up, UART_MCR);
+   serial_out(up, UART_MCR, mcr | 0x80 );//set the prescaler (MCR bit-7 = 1, requires EFR bit-4 = 1) to divide the clock by 4.  
+   //Restore the EFR Value
+   serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+   low_baudrate_mode = 1;
+}
+else
+{
+   //set EFR[4] = 1; enable the shaded bits 
+   efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+   serial_out(up, XR_17V35X_EXTENDED_EFR, efr | 0x10);
+   mcr=serial_in(up, UART_MCR);
+   serial_out(up, UART_MCR, mcr & 0x7f );//clr the prescaler (MCR bit-7 = 1, requires EFR bit-4 = 1) to divide the clock by 1.  
+   //Restore the EFR Value
+   serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+   low_baudrate_mode = 0;
+}
+
+	
+if(baud < 12500000/16)
+{//using the 16x mode
+      val_4xmode &=~(1 << port_index);
+      val_8xmode &=~(1 << port_index);	
+      quot_coeff = 16;
+      printk(KERN_INFO "Using the 16x Mode\n");
+}
+else if((baud >= 12500000/16)&&(baud < 12500000/4))
+{//using the 8x mode
+      val_4xmode &=~(1 << port_index);
+	  val_8xmode |=(1 << port_index);
+	  quot_coeff = 8;
+	  printk(KERN_INFO "Using the 8x Mode\n");
+}
+else 
+{//using the 4x mode
+   val_4xmode |=(1 << port_index);
+   val_8xmode &=~(1 << port_index);
+   quot_coeff = 4;
+   printk(KERN_INFO "Using the 4x Mode\n");
+}
+serial_out(up, XR_17V35X_8XMODE, val_8xmode);
+serial_out(up, XR_17V35X_4XMODE, val_4xmode);
+DEBUG_INTR(KERN_INFO "XR_17V35X_4XMODE:%d \n",serial_in(up, XR_17V35X_4XMODE));
+DEBUG_INTR(KERN_INFO "XR_17V35X_8XMODE:%d \n",serial_in(up, XR_17V35X_8XMODE));
+	
+	quot = serialxr_get_divisor(port, baud);
+	if(!((up->deviceid == 0x152)||(up->deviceid == 0x154)||(up->deviceid == 0x158)))
+	 {
+	    DEBUG_INTR(KERN_INFO "XR_17V35X uartclk:%d Quot=0x%x\n",port->uartclk,quot);
+	    //#ifdef DIVISOR_CHANGED
+	    if((port->uartclk/baud) > (quot_coeff*quot))
+	    {	
+		if(quot_coeff==16)  quot_fraction = ( (port->uartclk/baud) - (quot_coeff*quot));
+		else if(quot_coeff==8) quot_fraction = ( (port->uartclk/baud) - (quot_coeff*quot))*2;
+		else if(quot_coeff==4) quot_fraction = ( (port->uartclk/baud) - (quot_coeff*quot))*4;
+	    }
+	    else if(quot > 1)
+	    {	
+	       quot--;
+	       if(quot_coeff==16)  quot_fraction = ( (port->uartclk/baud) - (quot_coeff*quot));
+	       else if(quot_coeff==8) quot_fraction = ( (port->uartclk/baud) - (quot_coeff*quot))*2;
+	       else if(quot_coeff==4) quot_fraction = ( (port->uartclk/baud) - (quot_coeff*quot))*4;
+
+	    }
+	    else
+	    {
+		quot_fraction = 0;
+	    }
+
+	    if(quot_fraction>=0x10) quot_fraction=0x0f;
+	 }
+//#endif	
+	/*
+	 * Ok, we're now changing the port state.  Do it with
+	 * interrupts disabled.
+	 */
+	spin_lock_irqsave(&up->port.lock, flags);
+
+	/*
+	 * Update the per-port timeout.
+	 */
+	uart_update_timeout(port, termios->c_cflag, baud);
+
+	up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_PE | UART_LSR_DR;
+	if (termios->c_iflag & INPCK)
+		up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;
+	if (termios->c_iflag & (BRKINT | PARMRK))
+		up->port.read_status_mask |= UART_LSR_BI;
+
+	/*
+	 * Characteres to ignore
+	 */
+	up->port.ignore_status_mask = 0;
+	if (termios->c_iflag & IGNPAR)
+		up->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;
+	if (termios->c_iflag & IGNBRK) {
+		up->port.ignore_status_mask |= UART_LSR_BI;
+		/*
+		 * If we're ignoring parity and break indicators,
+		 * ignore overruns too (for real raw support).
+		 */
+		if (termios->c_iflag & IGNPAR)
+			up->port.ignore_status_mask |= UART_LSR_OE;
+	}
+
+	/*
+	 * ignore all characters if CREAD is not set
+	 */
+	if ((termios->c_cflag & CREAD) == 0)
+		up->port.ignore_status_mask |= UART_LSR_DR;
+
+	/*
+	 * CTS flow control flag and modem status interrupts
+	 */
+	up->ier &= ~UART_IER_MSI;
+	if (UART_ENABLE_MS(&up->port, termios->c_cflag))
+		up->ier |= UART_IER_MSI;
+
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr_set_termios1 - LCR = 0x%x",	up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_IER, up->ier);
+	reg_read=serial_in(up, XR_17V35X_EXTENDED_EFR);
+
+	if(termios->c_cflag & CRTSCTS)
+	{
+	    serial_out(up, XR_17V35X_EXTENDED_EFR, reg_read|0xC0);
+	    printk(KERN_INFO "Hardware Flow Control Enabled");	    
+	}
+	 else
+	 {
+	       serial_out(up, XR_17V35X_EXTENDED_EFR, reg_read & 0x3F);
+	       printk(KERN_INFO "Hardware Flow Control Disabled\n");	    
+	 }
+	
+	/*
+	*	Auto XON/XOFF software flow control flags
+	*/
+	
+	serial_out(up, XR_17V35X_UART_XON1,0x11); //Initializing XON1
+	serial_out(up, XR_17V35X_UART_XOFF1,0x13); //Initializing XOFF1
+
+	if(((termios->c_iflag) & IXOFF)&&((termios->c_iflag) & IXON))
+	{
+		serial_out(up, XR_17V35X_EXTENDED_EFR, (reg_read) | 0x0A );
+		printk(KERN_INFO "Software Flow Control Enabled\n");
+	}
+	else 
+	{
+		serial_out(up, XR_17V35X_EXTENDED_EFR, (reg_read) & 0xF0 );
+		printk(KERN_INFO "No Software Flow Control\n");
+	}
+	
+	reg_read=serial_in(up, XR_17V35X_EXTENDED_EFR);
+	
+	if((termios->c_iflag) & IXANY)
+	{
+		serial_out(up, XR_17V35X_EXTENDED_EFR, ((termios->c_iflag) & IXOFF)||((termios->c_iflag) & IXON)?((reg_read) | 0x1A):((reg_read) | 0x10));
+		reg_read=serial_in(up, UART_MCR);
+		serial_out(up, UART_MCR, (reg_read) | 0x20 );
+		serial_out(up, XR_17V35X_EXTENDED_EFR, (reg_read) & 0xEF );
+		printk(KERN_INFO "AUTO XANY Enabled\n");
+	}
+	else 
+	{
+		serial_out(up, XR_17V35X_EXTENDED_EFR, (reg_read) | 0x10 );
+		reg_read=serial_in(up, UART_MCR);
+		serial_out(up, UART_MCR, (reg_read) & 0xDF );
+		reg_read=serial_in(up,XR_17V35X_EXTENDED_EFR);
+		serial_out(up, XR_17V35X_EXTENDED_EFR, (reg_read) & 0xEF );
+		printk(KERN_INFO "AUTO XANY NOT Enabled\n");
+	}
+	
+//---------------------------------------------------------------------------//
+	
+	serial_out(up, UART_LCR, cval | UART_LCR_DLAB);/* set DLAB */
+	
+	serial_out(up, UART_DLL, quot & 0xff);		/* LS of divisor */
+	serial_out(up, UART_DLM, quot >> 8);		/* MS of divisor */
+	//Fractional baud rate support
+	if((up->deviceid == 0x152)||(up->deviceid == 0x154)||(up->deviceid == 0x158))
+	{
+		//nothing to do , because these devices do not have support for the DLD register.
+	}
+	else
+	{
+	  reg_read=(serial_in(up, XR_17V35X_UART_DLD)&0xF0);
+	  DEBUG_INTR(KERN_INFO "serialxr_set_termios: quot =0x%x quot_fraction=0x%x DLD_reg=0x%x\n",quot,quot_fraction,reg_read);		
+	  serial_out(up, XR_17V35X_UART_DLD, quot_fraction | reg_read);
+	  reg_read=serial_in(up, XR_17V35X_UART_DLD);
+	}
+	serial_out(up, UART_LCR, cval);		/* reset DLAB */
+	up->lcr = cval;						/* Save LCR */
+	
+	lcr = serial_in(up, UART_LCR);
+	if (lcr & 0x80) {
+		printk(KERN_INFO"channelnum %d: serialxr_set_termios2 - LCR = 0x%x", up->channelnum, lcr);
+		serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+	}
+	serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO);/* set fcr */
+	/*
+		Configuring MPIO as inputs
+	*/
+	if((up->deviceid == 0x354)||(up->deviceid == 0x4354)||(up->deviceid == 0x8354))
+	{
+		serial_out(up, XR_17V35x_MPIOSEL_7_0,0x0FF); //0x0ff= ALL INPUTS	
+	}
+	else if((up->deviceid == 0x358)||(up->deviceid == 0x4358)||(up->deviceid == 0x8358))
+	{
+		serial_out(up, XR_17V35x_MPIOSEL_7_0,0x0FF); //0x0ff= ALL INPUTS
+		serial_out(up, XR_17V35x_MPIOSEL_15_8,0x0FF); //0x0ff= ALL INPUTS
+	}
+	
+	serialxr_set_mctrl(&up->port, up->port.mctrl);
+#if ENABLE_INTERNAL_LOOPBACK
+	reg_read=serial_in(up, UART_MCR);
+	serial_out(up, UART_MCR, (reg_read) | 0x10);
+	printk(KERN_INFO "Enabling Internal Loopback\n");
+#endif
+	spin_unlock_irqrestore(&up->port.lock, flags);
+}
+
+/*
+ *      EXAR ioctls
+ */
+//#define 	FIOQSIZE		0x5460 
+#define		EXAR_READ_REG      	(FIOQSIZE + 1)
+#define 	EXAR_WRITE_REG     	(FIOQSIZE + 2)
+
+#define 	EXAR_SET_MULTIDROP_MODE_NORMAL   (FIOQSIZE + 3)
+#define 	EXAR_SET_MULTIDROP_MODE_AUTO     (FIOQSIZE + 4)
+#define 	EXAR_SET_REMOVE_MULTIDROP_MODE   (FIOQSIZE + 5)
+#define 	EXAR_SET_NON_STANDARD_BAUDRATE   (FIOQSIZE + 6)
+
+
+
+struct xrioctl_rw_reg {
+	unsigned char reg;
+	unsigned char regvalue;
+};
+/*
+ * This function is used to handle Exar Device specific ioctl calls
+ * The user level application should have defined the above ioctl
+ * commands with the above values to access these ioctls and the 
+ * input parameters for these ioctls should be struct xrioctl_rw_reg
+ * The Ioctl functioning is pretty much self explanatory here in the code,
+ * and the register values should be between 0 to XR_17V35X_EXTENDED_RXTRG
+ */
+
+static int
+serialxr_ioctl(struct uart_port *port, unsigned int cmd, unsigned long arg)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	int ret = -ENOIOCTLCMD;
+	struct xrioctl_rw_reg ioctlrwarg;
+    unsigned char address;
+	unsigned char tmp,lcr_bak,dld,efr;
+	unsigned int any_baudrate = 0;
+	switch (cmd)
+	{
+		case EXAR_READ_REG:
+		if (copy_from_user(&ioctlrwarg, (void *)arg, sizeof(ioctlrwarg)))
+			return -EFAULT;
+		ioctlrwarg.regvalue = serial_in(up, ioctlrwarg.reg);
+		if (copy_to_user((void *)arg, &ioctlrwarg, sizeof(ioctlrwarg)))
+			return -EFAULT;
+		DEBUG_INTR(KERN_INFO "serialxr_ioctl read reg[0x%02x]=0x%02x \n",ioctlrwarg.reg,ioctlrwarg.regvalue);
+		ret = 0;
+		break;
+		
+		case EXAR_WRITE_REG:
+		if (copy_from_user(&ioctlrwarg, (void *)arg, sizeof(ioctlrwarg)))
+			return -EFAULT;
+		serial_out(up, ioctlrwarg.reg, ioctlrwarg.regvalue);
+		DEBUG_INTR(KERN_INFO "serialxr_ioctl write reg[0x%02x]=0x%02x \n",ioctlrwarg.reg,ioctlrwarg.regvalue);
+		ret = 0;
+		break;
+		case EXAR_SET_MULTIDROP_MODE_NORMAL:
+		if (copy_from_user(&address, (void *)arg, 1))
+			return -EFAULT;
+		   
+		    up->multidrop_address = address;
+			//set EFR[4] = 1; enable the shaded bits 
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr |=0x10;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+			
+			serial_out(up,XR_17V35X_UART_MSR, 0x04);//Disable the receiver with mode=0
+            //set EFR[4] =0; disable the shaded bits 
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr &=~0x10;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr); 
+			
+			
+			lcr_bak = serial_in(up, UART_LCR);
+			tmp = 0x80 | lcr_bak | 0x38; //LCR[7]=1 for access DLD  LCR[5:3] = '111'  for Forced parity to space "0"
+			serial_out(up, UART_LCR, tmp);
+			//set the DLD[6] = 1 enable Multidrop mode
+			dld = serial_in(up, XR_17V35X_UART_DLD);
+			dld |= 0x40;
+			serial_out(up, XR_17V35X_UART_DLD, dld);
+			
+			//set EFR[5] = 0; disable the special char Select
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr &=~0x20;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+			
+		    lcr_bak = serial_in(up, UART_LCR);//set LCR[7]=0
+			lcr_bak &=~0x80;
+			serial_out(up, UART_LCR, lcr_bak);
+			
+			ret = 0;
+			up->multidrop_mode = 1;//for enable multidrop normal mode 
+			up->is_match_address = 0;
+			DEBUG_INTR(KERN_INFO "User request EXAR_SET_MULTIDROP_MODE_NORMAL addr:%d \n",up->multidrop_address);
+		    break;
+		
+		case EXAR_SET_MULTIDROP_MODE_AUTO:
+		if (copy_from_user(&address, (void *)arg, 1))
+			return -EFAULT;
+		    up->multidrop_address = address;
+			
+			serial_out(up, XR_17V35X_UART_XOFF2,address);
+			
+            //set EFR[4] = 1; enable the shaded bits 
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr |=0x10;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+			
+			serial_out(up,XR_17V35X_UART_MSR, 0x04);//Disable the receiver with mode=0
+			 //set EFR[4] =0; disable the shaded bits 
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr &=~0x10;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr); 
+			
+		    lcr_bak = serial_in(up, UART_LCR);
+			tmp = 0x80 | lcr_bak | 0x38; //LCR[7]=1 for access DLD  LCR[5:3] = '111'  for Forced parity to space "0"
+			serial_out(up, UART_LCR, tmp);
+			
+			//set the DLD[6] = 1 enable Multidrop mode
+			dld = serial_in(up, XR_17V35X_UART_DLD);
+			dld |= 0x40;
+			serial_out(up, XR_17V35X_UART_DLD, dld);
+			
+			//set EFR[5] = 1; enable the special char Select
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr |=0x20;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+			//printk(KERN_INFO "UART_EFR=0x%02x\n",serial_in(up, XR_17V35X_EXTENDED_EFR));
+						
+			up->multidrop_mode = 2;//for enable multidrop auto mode 
+
+			lcr_bak = serial_in(up, UART_LCR);//set LCR[7]=0
+			lcr_bak &=~0x80;
+			serial_out(up, UART_LCR, lcr_bak);
+			
+			DEBUG_INTR(KERN_INFO "User request EXAR_SET_MULTIDROP_MODE_AUTO addr:%d \n",up->multidrop_address);
+			ret = 0;	
+			break;
+		case EXAR_SET_REMOVE_MULTIDROP_MODE:
+			//set the DLD[6] = 0 disable Multidrop mode
+			lcr_bak = serial_in(up, UART_LCR);
+			tmp = 0x80 | lcr_bak; //LCR[7]=1 for access DLD
+			
+			dld = serial_in(up, XR_17V35X_UART_DLD);
+			dld &=~0x40;//Disable Multidrop mode
+			serial_out(up, XR_17V35X_UART_DLD, tmp);
+					
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr &=~0x20;//disable the special char select
+			efr |= 0x10; //enable the shaded bits 
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr);
+
+			
+			serial_out(up,XR_17V35X_UART_MSR, 0x00);//Enable the receiver with mode=0
+			
+             //set EFR[4] =0; disable the shaded bits 
+			efr = serial_in(up, XR_17V35X_EXTENDED_EFR);
+			efr &=~0x10;
+			serial_out(up, XR_17V35X_EXTENDED_EFR, efr);  
+			
+            lcr_bak &=~0x38;//LCR[5:3] = '000'  
+            lcr_bak &=~0x80;//Set LCR[7] = 0 
+			serial_out(up, UART_LCR, lcr_bak);
+			up->multidrop_mode = 0;
+			up->is_match_address = 0;
+		    ret = 0;	
+		   
+		break;
+		case EXAR_SET_NON_STANDARD_BAUDRATE:
+		if (copy_from_user(&any_baudrate, (void *)arg, sizeof(unsigned int)))
+		{
+		   return -EFAULT;	
+		}
+		serialxr_set_special_baudrate(port,any_baudrate);
+		break;
+		
+	}
+	
+	return ret;
+}
+	      
+static void
+serialxr_pm(struct uart_port *port, unsigned int state,
+	      unsigned int oldstate)
+{
+	int lcr;	
+	struct uart_xr_port *up = (struct uart_xr_port *)port;
+	if (state) {
+		/* sleep */
+		serial_out(up, XR_17V35X_EXTENDED_EFR, UART_EFR_ECB);
+		lcr = serial_in(up, UART_LCR);
+		if (lcr & 0x80) {
+			printk(KERN_INFO"channelnum %d: serialxr_pm sleep - LCR = 0x%x", up->channelnum, lcr);
+			serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+		}
+		serial_out(up, UART_IER, UART_IERX_SLEEP);
+		serial_out(up, XR_17V35X_EXTENDED_EFR, 0);
+	} else {
+		/* wake */
+		serial_out(up, XR_17V35X_EXTENDED_EFR, UART_EFR_ECB);
+		lcr = serial_in(up, UART_LCR);
+		if (lcr & 0x80) {
+			printk(KERN_INFO"channelnum %d: serialxr_pm wake - LCR = 0x%x", up->channelnum, lcr);
+			serial_out(up, UART_LCR, lcr & 0x7f);	// Set LCR bit-7=0 when accessing RHR/THR/IER/ISR to avoid incorrect register access
+		}
+		serial_out(up, UART_IER, 0);
+		serial_out(up, XR_17V35X_EXTENDED_EFR, 0);
+	}
+
+	if (up->pm)
+		up->pm(port, state, oldstate);
+}
+
+static void serialxr_release_port(struct uart_port *port)
+{	
+}
+
+static int serialxr_request_port(struct uart_port *port)
+{
+	return 0;
+}
+
+static void serialxr_config_port(struct uart_port *port, int flags)
+{
+	struct uart_xr_port *up = (struct uart_xr_port *)port;	
+
+	if (flags & UART_CONFIG_TYPE)
+	{	
+		if(up->deviceid > 0x258) // PCIe device
+		{
+			up->port.type = XRPCIe_TYPE;
+		}
+		else
+		{
+			up->port.type = XRPCI25x_TYPE;
+		}
+		up->port.fifosize = uart_config[up->port.type].dfl_xmit_fifo_size;
+		up->capabilities = uart_config[up->port.type].flags;	
+	}
+}
+
+static const char *
+serialxr_type(struct uart_port *port)
+{
+	int type = port->type;
+	
+	if (type >= ARRAY_SIZE(uart_config))
+		type = 0;
+	return uart_config[type].name;
+}
+
+static struct uart_ops serialxr_pops = {
+	.tx_empty	= serialxr_tx_empty,
+	.set_mctrl	= serialxr_set_mctrl,
+	.get_mctrl	= serialxr_get_mctrl,
+	.stop_tx	= serialxr_stop_tx,
+	.start_tx	= serialxr_start_tx,
+	.stop_rx	= serialxr_stop_rx,
+	.enable_ms	= serialxr_enable_ms,
+	.break_ctl	= serialxr_break_ctl,
+	.startup	= serialxr_startup,
+	.shutdown	= serialxr_shutdown,
+	.set_termios	= serialxr_set_termios,
+	.pm		= serialxr_pm,
+	.type		= serialxr_type,
+	.release_port	= serialxr_release_port,
+	.request_port	= serialxr_request_port,
+	.config_port	= serialxr_config_port,
+	.ioctl		= serialxr_ioctl,
+};
+
+static DEFINE_MUTEX(serial_mutex);
+
+static struct uart_xr_port serialxr_ports[NR_PORTS];
+
+#define SERIALXR_CONSOLE	NULL
+
+static struct uart_driver xr_uart_driver = {
+	.owner			= THIS_MODULE,
+	.driver_name		= "xrserial",
+	.dev_name		= "ttyXR",
+	.major			= XR_MAJOR,
+	.minor			= XR_MINOR,
+	.nr			= NR_PORTS,
+	.cons			= SERIALXR_CONSOLE,
+};
+
+static struct uart_xr_port *serialxr_find_match_or_unused(struct uart_port *port)
+{
+	int i;
+
+	/*
+	 * First, find a port entry which matches.
+	 */
+	for (i = 0; i < NR_PORTS; i++)
+		if (uart_match_port(&serialxr_ports[i].port, port))
+			return &serialxr_ports[i];
+
+	/*
+	 * We didn't find a matching entry, so look for the first
+	 * free entry.  We look for one which hasn't been previously
+	 * used (indicated by zero iobase).
+	 */
+	for (i = 0; i < NR_PORTS; i++)
+		if (serialxr_ports[i].port.type == PORT_UNKNOWN &&
+		    serialxr_ports[i].port.iobase == 0)
+		{
+			port->line = i;
+			return &serialxr_ports[i];
+		}
+
+	/*
+	 * That also failed.  Last resort is to find any entry which
+	 * doesn't have a real port associated with it.
+	 */
+	for (i = 0; i < NR_PORTS; i++)
+		if (serialxr_ports[i].port.type == PORT_UNKNOWN)
+			return &serialxr_ports[i];
+
+	return NULL;
+}
+
+
+/*
+ *	serialxr_register_port - register a serial port
+ *	@port: serial port template
+ *
+ *	Configure the serial port specified by the request. If the
+ *	port exists and is in use, it is hung up and unregistered
+ *	first.
+ *
+ *	The port is then probed and if necessary the IRQ is autodetected
+ *	If this fails an error is returned.
+ *
+ *	On success the port is ready to use and the line number is returned.
+ */
+int serialxr_register_port(struct uart_port *port, unsigned short deviceid, unsigned char channelnum)
+{
+	struct uart_xr_port *uart;
+	int ret = -ENOSPC;
+
+	if (port->uartclk == 0)
+		return -EINVAL;
+
+	mutex_lock(&serial_mutex);
+	uart = serialxr_find_match_or_unused(port);
+	if (uart) {
+		uart->port.iobase   = port->iobase;
+		uart->port.membase  = port->membase;
+		uart->port.irq      = port->irq;
+		uart->port.uartclk  = port->uartclk;
+		uart->port.fifosize = port->fifosize;
+		uart->port.regshift = port->regshift;
+		uart->port.iotype   = port->iotype;
+		uart->port.flags    = port->flags | UPF_BOOT_AUTOCONF;
+		uart->port.mapbase  = port->mapbase;
+		if (port->dev)
+			uart->port.dev = port->dev;
+
+		uart->deviceid = deviceid;
+		uart->channelnum = channelnum;
+		uart->port.line = port->line;
+		spin_lock_init(&uart->port.lock);
+
+		#if LINUX_VERSION_CODE >= KERNEL_VERSION(4,15,0)
+		timer_setup(&uart->timer, serialxr_timeout, 0);
+		#else
+		init_timer(&uart->timer);
+		uart->timer.function = serialxr_timeout;
+		#endif
+
+		/*
+		 * ALPHA_KLUDGE_MCR needs to be killed.
+		 */
+		uart->mcr_mask = ~(0x0); //~ALPHA_KLUDGE_MCR;
+		uart->mcr_force = 0; // ALPHA_KLUDGE_MCR;
+
+		uart->port.ops = &serialxr_pops;		
+		
+		ret = uart_add_one_port(&xr_uart_driver, &uart->port);
+#if 0
+		if (ret == 0)
+		{
+			ret = uart->port.line;
+
+			if (is_real_interrupt(uart->port.irq)) {
+				serial_link_irq_chain(uart);
+			}
+		}
+#endif
+	}
+	mutex_unlock(&serial_mutex);
+
+	return ret;
+}
+
+/*
+ * Probe one serial board.  Unfortunately, there is no rhyme nor reason
+ * to the arrangement of serial ports on a PCI card.
+ */
+static int __devinit
+init_one_xrpciserialcard(struct pci_dev *dev, const struct pci_device_id *ent)
+{
+	struct serial_private *priv;
+	struct pciserial_board *board;
+	struct pci_serial_quirk *quirk;
+	struct uart_port serial_port;
+	int rc, nr_ports, i;
+			
+	if (ent->driver_data >= ARRAY_SIZE(xrpciserial_boards)) {
+		printk(KERN_INFO "pci_init_one: invalid driver_data: %ld\n",
+			ent->driver_data);
+		return -EINVAL;
+	}
+
+	board = &xrpciserial_boards[ent->driver_data];
+
+	rc = pci_enable_device(dev);
+	if (rc)
+		return rc;
+	
+	nr_ports = board->num_ports;
+
+	/*
+	 * Find an init and setup quirks.
+	 */
+	quirk = find_quirk(dev);
+
+	/*
+	 * Run the new-style initialization function.
+	 * The initialization function returns:
+	 *  <0  - error
+	 *   0  - use board->num_ports
+	 *  >0  - number of ports
+	 */
+	if (quirk->init) {
+		rc = quirk->init(dev);
+		if (rc < 0)
+			goto disable;
+		if (rc)
+			nr_ports = rc;
+	}
+
+	priv = kmalloc(sizeof(struct serial_private) +
+		       sizeof(unsigned int) * nr_ports,
+		       GFP_KERNEL);
+	if (!priv) {
+		rc = -ENOMEM;
+		goto deinit;
+	}
+
+	memset(priv, 0, sizeof(struct serial_private) +
+			sizeof(unsigned int) * nr_ports);
+
+	priv->dev = dev;
+	priv->quirk = quirk;
+
+	memset(&serial_port, 0, sizeof(struct uart_port));
+	serial_port.flags = UPF_SKIP_TEST | UPF_BOOT_AUTOCONF | UPF_SHARE_IRQ;
+
+	if((priv->dev->device == 0x152)	||(priv->dev->device == 0x154)||(priv->dev->device == 0x158))
+		serial_port.uartclk = board->base_baud * 16;
+	else
+		serial_port.uartclk = board->base_baud * 4;
+	serial_port.irq = dev->irq;
+	serial_port.dev = &dev->dev;
+	for (i = 0; i < nr_ports; i++) {
+		if (quirk->setup(priv, board, &serial_port, i))
+			break;
+
+		// setup the uartclock for the devices on expansion slot
+		switch(priv->dev->device)
+		{
+		    case 0x4354:	      
+		    case 0x8354:
+		      if(i >= 4)
+			serial_port.uartclk = 62500000; // half the clock speed of the main chip (which is 125MHz)
+		      break;
+
+		    case 0x4358:	      
+		    case 0x8358:
+		      if(i >= 8) // epansions slot ports
+			serial_port.uartclk = 62500000; // half the clock speed of the main chip (which is 125MHz)
+		      break;
+
+		    default: //0x358/354/352/258/254/252
+		    break;
+		}
+
+		rc = serialxr_register_port(&serial_port, dev->device,i);
+		if (rc < 0) {
+			printk(KERN_WARNING "Couldn't register serial port %s: %d\n", pci_name(dev), i);
+			break;
+		}
+				
+		printk(KERN_WARNING "init_one_xrpciserialcard line:%d\n",serial_port.line);
+		priv->uart_index[i] = serial_port.line;
+		priv->line[i] = rc;
+		
+		
+	}
+
+	priv->nr = i;
+
+	if (!IS_ERR(priv)) {
+		pci_set_drvdata(dev, priv);
+		return 0;
+	}
+
+ deinit:
+	if (quirk->exit)
+		quirk->exit(dev);
+ disable:
+	pci_disable_device(dev);
+	return rc;
+}
+
+/*
+ *	serialxr_unregister_port - remove a serial port at runtime
+ *	@line: serial line number
+ *
+ *	Remove one serial port.  This may not be called from interrupt
+ *	context.  We hand the port back to the our control.
+ */
+void serialxr_unregister_port(int line)
+{
+	struct uart_xr_port *uart = &serialxr_ports[line];
+
+	mutex_lock(&serial_mutex);
+#if 0
+	if (is_real_interrupt(uart->port.irq))
+	  serial_unlink_irq_chain(uart);
+#endif
+	uart_remove_one_port(&xr_uart_driver, &uart->port);
+	uart->port.dev = NULL;	
+	mutex_unlock(&serial_mutex);
+}
+
+void pciserial_remove_ports_xr17v35x(struct serial_private *priv)
+{
+	struct pci_serial_quirk *quirk;
+	int i;
+
+	for (i = 0; i < priv->nr; i++)
+	{
+	  	printk(KERN_WARNING "pciserial_remove_ports dev:%p port_num:%d\n",priv->dev,priv->uart_index[i]);
+		//serialxr_unregister_port(priv->line[i]);
+		serialxr_unregister_port(priv->uart_index[i]);
+		
+	}	
+
+	for (i = 0; i < PCI_NUM_BAR_RESOURCES; i++) {
+		if (priv->remapped_bar[i])
+			iounmap(priv->remapped_bar[i]);
+		priv->remapped_bar[i] = NULL;
+	}
+
+	/*
+	 * Find the exit quirks.
+	 */
+	quirk = find_quirk(priv->dev);
+	if (quirk->exit)
+		quirk->exit(priv->dev);
+
+	kfree(priv);
+}
+
+static void __devexit remove_one_xrpciserialcard(struct pci_dev *dev)
+{
+	struct serial_private *priv = pci_get_drvdata(dev);
+
+	pci_set_drvdata(dev, NULL);
+
+	pciserial_remove_ports_xr17v35x(priv);
+
+	pci_disable_device(dev);
+}
+
+
+static struct pci_device_id xrserial_pci_tbl[] = {
+	{	0x13a8, 0x358,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_8port },
+	{	0x13a8, 0x354,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_4port },
+	{	0x13a8, 0x352,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_2port },
+	{	0x13a8, 0x4354,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_4354port },
+	{	0x13a8, 0x8354,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_8354port },
+	{	0x13a8, 0x4358,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_4358port },
+	{	0x13a8, 0x8358,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_8358port },
+	{	0x13a8, 0x258,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_258port },
+	{	0x13a8, 0x254,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_254port },
+	{	0x13a8, 0x252,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_252port },
+	{	0x13a8, 0x158,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_158port },
+	{	0x13a8, 0x154,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_154port },
+	{	0x13a8, 0x152,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0, xr_152port },
+
+	{ 0, }
+};
+
+static struct pci_driver xrserial_pci_driver = {
+	.name		= "xrserial",
+	.probe		= init_one_xrpciserialcard,
+	.remove		= __devexit_p(remove_one_xrpciserialcard),
+	.id_table	= xrserial_pci_tbl,
+};
+
+static int __init serialxr_init(void)
+{
+	int ret;
+
+	printk(KERN_INFO "Exar PCIe (XR17V35x) serial driver Revision: 2.6\n");
+
+	ret = uart_register_driver(&xr_uart_driver);
+	if (ret)
+		return ret;
+
+	ret = pci_register_driver(&xrserial_pci_driver);
+
+	if (ret < 0)
+		uart_unregister_driver(&xr_uart_driver);
+
+	return ret;	
+}
+
+static void __exit serialxr_exit(void)
+{
+	pci_unregister_driver(&xrserial_pci_driver);
+	uart_unregister_driver(&xr_uart_driver);
+}
+
+module_init(serialxr_init);
+module_exit(serialxr_exit);
+
+MODULE_LICENSE("GPL");
+MODULE_DESCRIPTION("Exar PCIe specific serial driver for XR17V35x- Revision: 2.6");
diff --git a/drivers/tty/vt/conmakehash.c b/drivers/tty/vt/conmakehash.c
index 789659dde520..cddd789fe46e 100644
--- a/drivers/tty/vt/conmakehash.c
+++ b/drivers/tty/vt/conmakehash.c
@@ -246,14 +246,14 @@ int main(int argc, char *argv[])
 /*\n\
  * Do not edit this file; it was automatically generated by\n\
  *\n\
- * conmakehash\n\
+ * conmakehash %s > [this file]\n\
  *\n\
  */\n\
 \n\
 #include <linux/types.h>\n\
 \n\
 u8 dfont_unicount[%d] = \n\
-{\n\t", fontlen);
+{\n\t", argv[1], fontlen);
 
   for ( i = 0 ; i < fontlen ; i++ )
     {
diff --git a/drivers/usb/serial/option.c b/drivers/usb/serial/option.c
index 2eb4083c5b45..21623499015e 100644
--- a/drivers/usb/serial/option.c
+++ b/drivers/usb/serial/option.c
@@ -252,10 +252,14 @@ static void option_instat_callback(struct urb *urb);
 #define QUECTEL_PRODUCT_EG95			0x0195
 #define QUECTEL_PRODUCT_BG96			0x0296
 #define QUECTEL_PRODUCT_EP06			0x0306
+#define QUECTEL_PRODUCT_EM05G			0x030a
+#define QUECTEL_PRODUCT_EM060K			0x030b
 #define QUECTEL_PRODUCT_EM12			0x0512
 #define QUECTEL_PRODUCT_RM500Q			0x0800
+#define QUECTEL_PRODUCT_RM520N			0x0801
 #define QUECTEL_PRODUCT_EC200S_CN		0x6002
 #define QUECTEL_PRODUCT_EC200T			0x6026
+#define QUECTEL_PRODUCT_RM500K			0x7001
 
 #define CMOTECH_VENDOR_ID			0x16d8
 #define CMOTECH_PRODUCT_6001			0x6001
@@ -350,6 +354,7 @@ static void option_instat_callback(struct urb *urb);
 #define TOSHIBA_PRODUCT_G450			0x0d45
 
 #define ALINK_VENDOR_ID				0x1e0e
+#define SIMCOM_VENDOR_ID			0x1e0e
 #define SIMCOM_PRODUCT_SIM7100E			0x9001 /* Yes, ALINK_VENDOR_ID */
 #define ALINK_PRODUCT_PH300			0x9100
 #define ALINK_PRODUCT_3GU			0x9200
@@ -432,8 +437,12 @@ static void option_instat_callback(struct urb *urb);
 #define CINTERION_PRODUCT_CLS8			0x00b0
 #define CINTERION_PRODUCT_MV31_MBIM		0x00b3
 #define CINTERION_PRODUCT_MV31_RMNET		0x00b7
+#define CINTERION_PRODUCT_MV31_2_MBIM		0x00b8
+#define CINTERION_PRODUCT_MV31_2_RMNET		0x00b9
 #define CINTERION_PRODUCT_MV32_WA		0x00f1
 #define CINTERION_PRODUCT_MV32_WB		0x00f2
+#define CINTERION_PRODUCT_MV32_WA_RMNET		0x00f3
+#define CINTERION_PRODUCT_MV32_WB_RMNET		0x00f4
 
 /* Olivetti products */
 #define OLIVETTI_VENDOR_ID			0x0b3c
@@ -569,6 +578,10 @@ static void option_instat_callback(struct urb *urb);
 #define WETELECOM_PRODUCT_6802			0x6802
 #define WETELECOM_PRODUCT_WMD300		0x6803
 
+/* OPPO products */
+#define OPPO_VENDOR_ID				0x22d9
+#define OPPO_PRODUCT_R11			0x276c
+
 
 /* Device flags */
 
@@ -1127,22 +1140,35 @@ static const struct usb_device_id option_ids[] = {
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EG95, 0xff, 0xff, 0xff),
 	  .driver_info = NUMEP2 },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EG95, 0xff, 0, 0) },
+	{ USB_DEVICE_INTERFACE_CLASS(QUECTEL_VENDOR_ID, 0x0203, 0xff), /* BG95-M3 */
+	  .driver_info = ZLP },
 	{ USB_DEVICE(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_BG96),
 	  .driver_info = RSVD(4) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EP06, 0xff, 0xff, 0xff),
 	  .driver_info = RSVD(1) | RSVD(2) | RSVD(3) | RSVD(4) | NUMEP2 },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EP06, 0xff, 0, 0) },
+	{ USB_DEVICE_INTERFACE_CLASS(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EM05G, 0xff),
+	  .driver_info = RSVD(6) | ZLP },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EM060K, 0xff, 0x00, 0x40) },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EM060K, 0xff, 0xff, 0x30) },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EM060K, 0xff, 0xff, 0x40) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EM12, 0xff, 0xff, 0xff),
 	  .driver_info = RSVD(1) | RSVD(2) | RSVD(3) | RSVD(4) | NUMEP2 },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EM12, 0xff, 0, 0) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, 0x0620, 0xff, 0xff, 0x30) },	/* EM160R-GL */
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, 0x0620, 0xff, 0, 0) },
+	{ USB_DEVICE_INTERFACE_CLASS(QUECTEL_VENDOR_ID, 0x0700, 0xff), /* BG95 */
+	  .driver_info = RSVD(3) | ZLP },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM500Q, 0xff, 0xff, 0x30) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM500Q, 0xff, 0, 0) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM500Q, 0xff, 0xff, 0x10),
 	  .driver_info = ZLP },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM520N, 0xff, 0xff, 0x30) },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM520N, 0xff, 0, 0x40) },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM520N, 0xff, 0, 0) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EC200S_CN, 0xff, 0, 0) },
 	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_EC200T, 0xff, 0, 0) },
+	{ USB_DEVICE_AND_INTERFACE_INFO(QUECTEL_VENDOR_ID, QUECTEL_PRODUCT_RM500K, 0xff, 0x00, 0x00) },
 
 	{ USB_DEVICE(CMOTECH_VENDOR_ID, CMOTECH_PRODUCT_6001) },
 	{ USB_DEVICE(CMOTECH_VENDOR_ID, CMOTECH_PRODUCT_CMU_300) },
@@ -1275,6 +1301,7 @@ static const struct usb_device_id option_ids[] = {
 	  .driver_info = NCTRL(0) | RSVD(1) | RSVD(2) },
 	{ USB_DEVICE_INTERFACE_CLASS(TELIT_VENDOR_ID, 0x1231, 0xff),	/* Telit LE910Cx (RNDIS) */
 	  .driver_info = NCTRL(2) | RSVD(3) },
+	{ USB_DEVICE_AND_INTERFACE_INFO(TELIT_VENDOR_ID, 0x1250, 0xff, 0x00, 0x00) },	/* Telit LE910Cx (rmnet) */
 	{ USB_DEVICE(TELIT_VENDOR_ID, 0x1260),
 	  .driver_info = NCTRL(0) | RSVD(1) | RSVD(2) },
 	{ USB_DEVICE(TELIT_VENDOR_ID, 0x1261),
@@ -1898,7 +1925,7 @@ static const struct usb_device_id option_ids[] = {
 	{ USB_DEVICE(ALINK_VENDOR_ID, SIMCOM_PRODUCT_SIM7100E),
 	  .driver_info = RSVD(5) | RSVD(6) },
 	{ USB_DEVICE_INTERFACE_CLASS(0x1e0e, 0x9003, 0xff) },	/* Simcom SIM7500/SIM7600 MBIM mode */
-	{ USB_DEVICE_INTERFACE_CLASS(0x1e0e, 0x9011, 0xff),	/* Simcom SIM7500/SIM7600 RNDIS mode */
+	{ USB_DEVICE_INTERFACE_CLASS(0x1e0e, 0x9011, 0xff),	/* Simcom SIM7500/SIM7600 RNDIS mode */ /* Simcom SIM8200 RNDIS mode, Reserved the interface for ADB */
 	  .driver_info = RSVD(7) },
 	{ USB_DEVICE_INTERFACE_CLASS(0x1e0e, 0x9205, 0xff) },	/* Simcom SIM7070/SIM7080/SIM7090 AT+ECM mode */
 	{ USB_DEVICE_INTERFACE_CLASS(0x1e0e, 0x9206, 0xff) },	/* Simcom SIM7070/SIM7080/SIM7090 AT-only mode */
@@ -1977,10 +2004,18 @@ static const struct usb_device_id option_ids[] = {
 	  .driver_info = RSVD(3)},
 	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV31_RMNET, 0xff),
 	  .driver_info = RSVD(0)},
+	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV31_2_MBIM, 0xff),
+	  .driver_info = RSVD(3)},
+	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV31_2_RMNET, 0xff),
+	  .driver_info = RSVD(0)},
 	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV32_WA, 0xff),
 	  .driver_info = RSVD(3)},
+	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV32_WA_RMNET, 0xff),
+	  .driver_info = RSVD(0) },
 	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV32_WB, 0xff),
 	  .driver_info = RSVD(3)},
+	{ USB_DEVICE_INTERFACE_CLASS(CINTERION_VENDOR_ID, CINTERION_PRODUCT_MV32_WB_RMNET, 0xff),
+	  .driver_info = RSVD(0) },
 	{ USB_DEVICE(OLIVETTI_VENDOR_ID, OLIVETTI_PRODUCT_OLICARD100),
 	  .driver_info = RSVD(4) },
 	{ USB_DEVICE(OLIVETTI_VENDOR_ID, OLIVETTI_PRODUCT_OLICARD120),
@@ -2141,6 +2176,7 @@ static const struct usb_device_id option_ids[] = {
 	{ USB_DEVICE_INTERFACE_CLASS(0x305a, 0x1404, 0xff) },			/* GosunCn GM500 RNDIS */
 	{ USB_DEVICE_INTERFACE_CLASS(0x305a, 0x1405, 0xff) },			/* GosunCn GM500 MBIM */
 	{ USB_DEVICE_INTERFACE_CLASS(0x305a, 0x1406, 0xff) },			/* GosunCn GM500 ECM/NCM */
+	{ USB_DEVICE_AND_INTERFACE_INFO(OPPO_VENDOR_ID, OPPO_PRODUCT_R11, 0xff, 0xff, 0x30) },
 	{ } /* Terminating entry */
 };
 MODULE_DEVICE_TABLE(usb, option_ids);
diff --git a/drivers/video/tegra/host/nvhost_events_json.h b/drivers/video/tegra/host/nvhost_events_json.h
new file mode 100644
index 000000000000..ba75deaff118
--- /dev/null
+++ b/drivers/video/tegra/host/nvhost_events_json.h
@@ -0,0 +1,2376 @@
+unsigned char nvhost_events_json[] = {
+  0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x70, 0x79, 0x72,
+  0x69, 0x67, 0x68, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x43, 0x6f, 0x70, 0x79,
+  0x72, 0x69, 0x67, 0x68, 0x74, 0x20, 0x28, 0x63, 0x29, 0x20, 0x32, 0x30,
+  0x31, 0x37, 0x2d, 0x32, 0x30, 0x32, 0x32, 0x2c, 0x20, 0x4e, 0x56, 0x49,
+  0x44, 0x49, 0x41, 0x20, 0x43, 0x6f, 0x72, 0x70, 0x6f, 0x72, 0x61, 0x74,
+  0x69, 0x6f, 0x6e, 0x2e, 0x20, 0x20, 0x41, 0x6c, 0x6c, 0x20, 0x72, 0x69,
+  0x67, 0x68, 0x74, 0x73, 0x20, 0x72, 0x65, 0x73, 0x65, 0x72, 0x76, 0x65,
+  0x64, 0x2e, 0x22, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x45, 0x76,
+  0x65, 0x6e, 0x74, 0x50, 0x72, 0x6f, 0x76, 0x69, 0x64, 0x65, 0x72, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x22, 0x56, 0x65, 0x72, 0x73, 0x69,
+  0x6f, 0x6e, 0x22, 0x3a, 0x20, 0x22, 0x32, 0x22, 0x2c, 0x0a, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x45, 0x76, 0x65, 0x6e, 0x74, 0x50, 0x72, 0x6f,
+  0x76, 0x69, 0x64, 0x65, 0x72, 0x44, 0x6f, 0x6d, 0x61, 0x69, 0x6e, 0x22,
+  0x3a, 0x20, 0x22, 0x4e, 0x76, 0x4d, 0x65, 0x64, 0x69, 0x61, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x22, 0x45, 0x76, 0x65, 0x6e, 0x74, 0x50,
+  0x72, 0x6f, 0x76, 0x69, 0x64, 0x65, 0x72, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x6d, 0x6d, 0x5f, 0x6e, 0x76, 0x68, 0x6f, 0x73, 0x74,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x22, 0x53, 0x74, 0x72, 0x75,
+  0x63, 0x74, 0x50, 0x72, 0x65, 0x66, 0x69, 0x78, 0x22, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x3a, 0x20, 0x22, 0x6e, 0x76, 0x5f, 0x6d, 0x6d, 0x5f, 0x6e,
+  0x76, 0x68, 0x6f, 0x73, 0x74, 0x5f, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x4d, 0x61, 0x63, 0x72, 0x6f, 0x50, 0x72, 0x65, 0x66, 0x69,
+  0x78, 0x22, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x4e,
+  0x56, 0x5f, 0x4d, 0x4d, 0x5f, 0x4e, 0x56, 0x48, 0x4f, 0x53, 0x54, 0x5f,
+  0x22, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x22, 0x45, 0x76, 0x65,
+  0x6e, 0x74, 0x54, 0x79, 0x70, 0x65, 0x73, 0x22, 0x3a, 0x20, 0x5b, 0x0a,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x74,
+  0x61, 0x73, 0x6b, 0x5f, 0x73, 0x75, 0x62, 0x6d, 0x69, 0x74, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x4d, 0x61, 0x72, 0x6b, 0x73, 0x20, 0x74, 0x68, 0x61, 0x74, 0x20,
+  0x74, 0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x69, 0x73, 0x20,
+  0x73, 0x75, 0x62, 0x6d, 0x69, 0x74, 0x74, 0x65, 0x64, 0x20, 0x74, 0x6f,
+  0x20, 0x68, 0x61, 0x72, 0x64, 0x77, 0x61, 0x72, 0x65, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e,
+  0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79,
+  0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e,
+  0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65,
+  0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73,
+  0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73,
+  0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x68, 0x61,
+  0x6e, 0x6e, 0x65, 0x6c, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x43, 0x68, 0x61, 0x6e, 0x6e, 0x65, 0x6c, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x74, 0x61, 0x73, 0x6b, 0x5f, 0x62,
+  0x65, 0x67, 0x69, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x4d, 0x61, 0x72, 0x6b, 0x73,
+  0x20, 0x74, 0x68, 0x61, 0x74, 0x20, 0x74, 0x68, 0x65, 0x20, 0x74, 0x61,
+  0x73, 0x6b, 0x20, 0x69, 0x73, 0x20, 0x6d, 0x6f, 0x76, 0x69, 0x6e, 0x67,
+  0x20, 0x74, 0x6f, 0x20, 0x65, 0x78, 0x65, 0x63, 0x75, 0x74, 0x69, 0x6f,
+  0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22,
+  0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61,
+  0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63,
+  0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f,
+  0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22,
+  0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54,
+  0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72,
+  0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65,
+  0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x63, 0x68, 0x61, 0x6e, 0x6e, 0x65, 0x6c, 0x5f, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x43, 0x68, 0x61, 0x6e, 0x6e,
+  0x65, 0x6c, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x74, 0x61,
+  0x73, 0x6b, 0x5f, 0x65, 0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x4d, 0x61, 0x72,
+  0x6b, 0x73, 0x20, 0x74, 0x68, 0x61, 0x74, 0x20, 0x74, 0x68, 0x65, 0x20,
+  0x74, 0x61, 0x73, 0x6b, 0x20, 0x69, 0x73, 0x20, 0x63, 0x6f, 0x6d, 0x70,
+  0x6c, 0x65, 0x74, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65,
+  0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e,
+  0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64,
+  0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f,
+  0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x68, 0x61, 0x6e, 0x6e, 0x65, 0x6c,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x43,
+  0x68, 0x61, 0x6e, 0x6e, 0x65, 0x6c, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a,
+  0x20, 0x22, 0x74, 0x61, 0x73, 0x6b, 0x5f, 0x66, 0x65, 0x6e, 0x63, 0x65,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x4d, 0x61, 0x72, 0x6b, 0x73, 0x20, 0x74, 0x68, 0x61,
+  0x74, 0x20, 0x74, 0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77,
+  0x61, 0x69, 0x74, 0x73, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x70, 0x72, 0x65,
+  0x66, 0x65, 0x6e, 0x63, 0x65, 0x20, 0x6f, 0x72, 0x20, 0x65, 0x6d, 0x69,
+  0x74, 0x73, 0x20, 0x70, 0x6f, 0x73, 0x74, 0x66, 0x65, 0x6e, 0x63, 0x65,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20,
+  0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x6b, 0x69, 0x6e, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x46, 0x65, 0x6e, 0x63, 0x65,
+  0x20, 0x6b, 0x69, 0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x66, 0x65, 0x6e, 0x63, 0x65, 0x5f, 0x74, 0x79, 0x70, 0x65,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x46, 0x65, 0x6e, 0x63,
+  0x65, 0x20, 0x74, 0x79, 0x70, 0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e,
+  0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74,
+  0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x74, 0x68,
+  0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x74, 0x61, 0x73, 0x6b, 0x5f, 0x73, 0x79, 0x6e,
+  0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x61,
+  0x73, 0x6b, 0x20, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74,
+  0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x74, 0x61, 0x73, 0x6b, 0x5f, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f,
+  0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x61, 0x73,
+  0x6b, 0x20, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20,
+  0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x5f, 0x66,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x66, 0x69,
+  0x6c, 0x65, 0x20, 0x64, 0x65, 0x73, 0x63, 0x72, 0x69, 0x70, 0x74, 0x6f,
+  0x72, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x65,
+  0x6d, 0x61, 0x70, 0x68, 0x6f, 0x72, 0x65, 0x5f, 0x68, 0x61, 0x6e, 0x64,
+  0x6c, 0x65, 0x22, 0x2c, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69,
+  0x6e, 0x74, 0x20, 0x73, 0x65, 0x6d, 0x61, 0x70, 0x68, 0x6f, 0x72, 0x65,
+  0x20, 0x68, 0x61, 0x6e, 0x64, 0x6c, 0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x73, 0x65, 0x6d, 0x61, 0x70, 0x68, 0x6f, 0x72,
+  0x65, 0x5f, 0x6f, 0x66, 0x66, 0x73, 0x65, 0x74, 0x22, 0x2c, 0x20, 0x22,
+  0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53,
+  0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x73, 0x65, 0x6d,
+  0x61, 0x70, 0x68, 0x6f, 0x72, 0x65, 0x20, 0x6f, 0x66, 0x66, 0x73, 0x65,
+  0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x65,
+  0x6d, 0x61, 0x70, 0x68, 0x6f, 0x72, 0x65, 0x5f, 0x76, 0x61, 0x6c, 0x75,
+  0x65, 0x22, 0x2c, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e,
+  0x74, 0x20, 0x73, 0x65, 0x6d, 0x61, 0x70, 0x68, 0x6f, 0x72, 0x65, 0x20,
+  0x76, 0x61, 0x6c, 0x75, 0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x76, 0x70, 0x75, 0x5f,
+  0x70, 0x65, 0x72, 0x66, 0x5f, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x65, 0x72,
+  0x5f, 0x62, 0x65, 0x67, 0x69, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x65, 0x72, 0x66, 0x6f,
+  0x72, 0x6d, 0x61, 0x6e, 0x63, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74,
+  0x65, 0x72, 0x73, 0x20, 0x66, 0x72, 0x6f, 0x6d, 0x20, 0x56, 0x69, 0x73,
+  0x69, 0x6f, 0x6e, 0x20, 0x50, 0x72, 0x6f, 0x63, 0x65, 0x73, 0x73, 0x69,
+  0x6e, 0x67, 0x20, 0x55, 0x6e, 0x69, 0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63,
+  0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f,
+  0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73,
+  0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f,
+  0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20,
+  0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x6f, 0x70, 0x65, 0x72, 0x61, 0x74, 0x69, 0x6f, 0x6e,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x56, 0x50, 0x55,
+  0x20, 0x4f, 0x70, 0x65, 0x72, 0x61, 0x74, 0x69, 0x6f, 0x6e, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x61, 0x67, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x4e, 0x75, 0x6d, 0x65, 0x72, 0x69, 0x63, 0x20, 0x74, 0x61, 0x67, 0x20,
+  0x66, 0x6f, 0x72, 0x20, 0x70, 0x65, 0x72, 0x66, 0x6f, 0x72, 0x6d, 0x61,
+  0x6e, 0x63, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x65, 0x72, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x48, 0x69,
+  0x74, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x61, 0x76, 0x65, 0x72, 0x61, 0x67, 0x65, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x41, 0x76, 0x65, 0x72, 0x61, 0x67,
+  0x65, 0x20, 0x63, 0x79, 0x63, 0x6c, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e,
+  0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x76, 0x61, 0x72, 0x69, 0x61, 0x6e,
+  0x63, 0x65, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x56, 0x61, 0x72, 0x69, 0x61, 0x6e, 0x63, 0x65, 0x20, 0x6f, 0x66, 0x20,
+  0x63, 0x79, 0x63, 0x6c, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36, 0x34, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x6c, 0x6c, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x6d, 0x69, 0x6e, 0x69, 0x6d, 0x75,
+  0x6d, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x42, 0x65, 0x73, 0x74, 0x20, 0x63, 0x61, 0x73, 0x65, 0x20, 0x28, 0x6d,
+  0x69, 0x6e, 0x69, 0x6d, 0x75, 0x6d, 0x20, 0x56, 0x50, 0x55, 0x20, 0x63,
+  0x79, 0x63, 0x6c, 0x65, 0x73, 0x29, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x6d,
+  0x61, 0x78, 0x69, 0x6d, 0x75, 0x6d, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x57, 0x6f, 0x72, 0x73, 0x74, 0x20, 0x63,
+  0x61, 0x73, 0x65, 0x20, 0x28, 0x6d, 0x61, 0x78, 0x69, 0x6d, 0x75, 0x6d,
+  0x20, 0x56, 0x50, 0x55, 0x20, 0x63, 0x79, 0x63, 0x6c, 0x65, 0x73, 0x29,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22,
+  0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x76, 0x70, 0x75, 0x5f, 0x70,
+  0x65, 0x72, 0x66, 0x5f, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x65, 0x72, 0x5f,
+  0x65, 0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x50, 0x65, 0x72, 0x66, 0x6f, 0x72, 0x6d, 0x61,
+  0x6e, 0x63, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x65, 0x72, 0x73,
+  0x20, 0x66, 0x72, 0x6f, 0x6d, 0x20, 0x56, 0x69, 0x73, 0x69, 0x6f, 0x6e,
+  0x20, 0x50, 0x72, 0x6f, 0x63, 0x65, 0x73, 0x73, 0x69, 0x6e, 0x67, 0x20,
+  0x55, 0x6e, 0x69, 0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73,
+  0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74,
+  0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e,
+  0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74,
+  0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63,
+  0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20,
+  0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d,
+  0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x6f, 0x70, 0x65, 0x72, 0x61, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x56, 0x50, 0x55, 0x20, 0x4f, 0x70,
+  0x65, 0x72, 0x61, 0x74, 0x69, 0x6f, 0x6e, 0x20, 0x49, 0x44, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x74, 0x61, 0x67, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x4e, 0x75, 0x6d,
+  0x65, 0x72, 0x69, 0x63, 0x20, 0x74, 0x61, 0x67, 0x20, 0x66, 0x6f, 0x72,
+  0x20, 0x70, 0x65, 0x72, 0x66, 0x6f, 0x72, 0x6d, 0x61, 0x6e, 0x63, 0x65,
+  0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x65, 0x72, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x48, 0x69, 0x74, 0x20, 0x63,
+  0x6f, 0x75, 0x6e, 0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74,
+  0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x61, 0x76, 0x65,
+  0x72, 0x61, 0x67, 0x65, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x41, 0x76, 0x65, 0x72, 0x61, 0x67, 0x65, 0x20, 0x63,
+  0x79, 0x63, 0x6c, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x76, 0x61, 0x72, 0x69, 0x61, 0x6e, 0x63, 0x65, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x56, 0x61, 0x72,
+  0x69, 0x61, 0x6e, 0x63, 0x65, 0x20, 0x6f, 0x66, 0x20, 0x63, 0x79, 0x63,
+  0x6c, 0x65, 0x20, 0x63, 0x6f, 0x75, 0x6e, 0x74, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x36, 0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x6c, 0x6c, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x6d, 0x69, 0x6e, 0x69, 0x6d, 0x75, 0x6d, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x42, 0x65, 0x73,
+  0x74, 0x20, 0x63, 0x61, 0x73, 0x65, 0x20, 0x28, 0x6d, 0x69, 0x6e, 0x69,
+  0x6d, 0x75, 0x6d, 0x20, 0x56, 0x50, 0x55, 0x20, 0x63, 0x79, 0x63, 0x6c,
+  0x65, 0x73, 0x29, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x6d, 0x61, 0x78, 0x69,
+  0x6d, 0x75, 0x6d, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x57, 0x6f, 0x72, 0x73, 0x74, 0x20, 0x63, 0x61, 0x73, 0x65,
+  0x20, 0x28, 0x6d, 0x61, 0x78, 0x69, 0x6d, 0x75, 0x6d, 0x20, 0x56, 0x50,
+  0x55, 0x20, 0x63, 0x79, 0x63, 0x6c, 0x65, 0x73, 0x29, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a,
+  0x20, 0x22, 0x70, 0x76, 0x61, 0x5f, 0x71, 0x75, 0x65, 0x75, 0x65, 0x5f,
+  0x62, 0x65, 0x67, 0x69, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x54, 0x61, 0x73, 0x6b, 0x20, 0x69, 0x73, 0x20,
+  0x70, 0x6c, 0x61, 0x63, 0x65, 0x64, 0x20, 0x69, 0x6e, 0x20, 0x52, 0x35,
+  0x20, 0x71, 0x75, 0x65, 0x75, 0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73,
+  0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45,
+  0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20,
+  0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e,
+  0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79,
+  0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c,
+  0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63,
+  0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x76, 0x70,
+  0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68,
+  0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69,
+  0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20,
+  0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72, 0x20, 0x31, 0x2e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x71, 0x75, 0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66,
+  0x20, 0x74, 0x68, 0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75,
+  0x65, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20,
+  0x72, 0x75, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f,
+  0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36, 0x34, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x6c, 0x6c,
+  0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20,
+  0x20, 0x20, 0x3a, 0x20, 0x22, 0x70, 0x76, 0x61, 0x5f, 0x71, 0x75, 0x65,
+  0x75, 0x65, 0x5f, 0x65, 0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x61, 0x73, 0x6b, 0x20, 0x69, 0x73,
+  0x20, 0x64, 0x65, 0x71, 0x75, 0x65, 0x64, 0x20, 0x66, 0x72, 0x6f, 0x6d,
+  0x20, 0x52, 0x35, 0x20, 0x71, 0x75, 0x65, 0x75, 0x65, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61,
+  0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65,
+  0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73,
+  0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73,
+  0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x76, 0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66,
+  0x20, 0x74, 0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20,
+  0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77,
+  0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72,
+  0x20, 0x31, 0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x71, 0x75, 0x65, 0x75, 0x65, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44,
+  0x20, 0x6f, 0x66, 0x20, 0x74, 0x68, 0x65, 0x20, 0x46, 0x57, 0x20, 0x51,
+  0x75, 0x65, 0x75, 0x65, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63,
+  0x68, 0x20, 0x74, 0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77,
+  0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74,
+  0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36, 0x34,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70, 0x76, 0x61, 0x5f,
+  0x70, 0x72, 0x65, 0x70, 0x61, 0x72, 0x65, 0x5f, 0x62, 0x65, 0x67, 0x69,
+  0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x54, 0x61, 0x73, 0x6b, 0x20, 0x69, 0x73, 0x20, 0x70, 0x72, 0x65, 0x70,
+  0x61, 0x72, 0x65, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x56, 0x50, 0x55,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61,
+  0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e,
+  0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74,
+  0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f,
+  0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c,
+  0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x76, 0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f,
+  0x66, 0x20, 0x74, 0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e,
+  0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20,
+  0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f,
+  0x72, 0x20, 0x31, 0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x71, 0x75, 0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66,
+  0x20, 0x74, 0x68, 0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75,
+  0x65, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20,
+  0x72, 0x75, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x36, 0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70,
+  0x76, 0x61, 0x5f, 0x70, 0x72, 0x65, 0x70, 0x61, 0x72, 0x65, 0x5f, 0x65,
+  0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x54, 0x61, 0x73, 0x6b, 0x20, 0x70, 0x72, 0x65, 0x70, 0x61, 0x72,
+  0x61, 0x74, 0x69, 0x6f, 0x6e, 0x20, 0x69, 0x73, 0x20, 0x64, 0x6f, 0x6e,
+  0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63,
+  0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79,
+  0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70,
+  0x74, 0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66,
+  0x6f, 0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70,
+  0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x76, 0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20,
+  0x6f, 0x66, 0x20, 0x74, 0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f,
+  0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b,
+  0x20, 0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20,
+  0x6f, 0x72, 0x20, 0x31, 0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x71, 0x75, 0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f,
+  0x66, 0x20, 0x74, 0x68, 0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65,
+  0x75, 0x65, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20,
+  0x74, 0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73,
+  0x20, 0x72, 0x75, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x36, 0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22,
+  0x70, 0x76, 0x61, 0x5f, 0x76, 0x70, 0x75, 0x30, 0x5f, 0x62, 0x65, 0x67,
+  0x69, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x53, 0x74, 0x61, 0x72, 0x74, 0x20, 0x65, 0x78, 0x65, 0x63, 0x75,
+  0x74, 0x69, 0x6f, 0x6e, 0x20, 0x6f, 0x6e, 0x20, 0x56, 0x50, 0x55, 0x30,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61,
+  0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e,
+  0x63, 0x70, 0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74,
+  0x5f, 0x74, 0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x54, 0x68, 0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f,
+  0x72, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c,
+  0x65, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x76, 0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f,
+  0x66, 0x20, 0x74, 0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e,
+  0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20,
+  0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f,
+  0x72, 0x20, 0x31, 0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x71, 0x75, 0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66,
+  0x20, 0x74, 0x68, 0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75,
+  0x65, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20,
+  0x72, 0x75, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x36, 0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70,
+  0x76, 0x61, 0x5f, 0x76, 0x70, 0x75, 0x30, 0x5f, 0x65, 0x6e, 0x64, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x46, 0x69,
+  0x6e, 0x69, 0x73, 0x68, 0x20, 0x65, 0x78, 0x65, 0x63, 0x75, 0x74, 0x69,
+  0x6f, 0x6e, 0x20, 0x6f, 0x6e, 0x20, 0x56, 0x50, 0x55, 0x30, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69,
+  0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70,
+  0x6f, 0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74,
+  0x68, 0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68,
+  0x72, 0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20,
+  0x74, 0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74,
+  0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x76, 0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20,
+  0x74, 0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20, 0x77,
+  0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61,
+  0x73, 0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72, 0x20,
+  0x31, 0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x71,
+  0x75, 0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75, 0x65, 0x20,
+  0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x68, 0x65,
+  0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72, 0x75,
+  0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f,
+  0x56, 0x41, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74,
+  0x36, 0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70, 0x76, 0x61,
+  0x5f, 0x76, 0x70, 0x75, 0x31, 0x5f, 0x62, 0x65, 0x67, 0x69, 0x6e, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x74,
+  0x61, 0x72, 0x74, 0x20, 0x65, 0x78, 0x65, 0x63, 0x75, 0x74, 0x69, 0x6f,
+  0x6e, 0x20, 0x6f, 0x6e, 0x20, 0x56, 0x50, 0x55, 0x31, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f,
+  0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73,
+  0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f,
+  0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68,
+  0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72,
+  0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74,
+  0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69,
+  0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x76,
+  0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68,
+  0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73,
+  0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72, 0x20, 0x31,
+  0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x71, 0x75,
+  0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68,
+  0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75, 0x65, 0x20, 0x6f,
+  0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x68, 0x65, 0x20,
+  0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56,
+  0x41, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36,
+  0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70, 0x76, 0x61, 0x5f,
+  0x76, 0x70, 0x75, 0x31, 0x5f, 0x65, 0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x46, 0x69, 0x6e, 0x69, 0x73,
+  0x68, 0x20, 0x65, 0x78, 0x65, 0x63, 0x75, 0x74, 0x69, 0x6f, 0x6e, 0x20,
+  0x6f, 0x6e, 0x20, 0x56, 0x50, 0x55, 0x31, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64,
+  0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e,
+  0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79,
+  0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e,
+  0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65,
+  0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73,
+  0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73,
+  0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x76, 0x70, 0x75,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68, 0x65,
+  0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63,
+  0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72,
+  0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72, 0x20, 0x31, 0x2e, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x71, 0x75, 0x65, 0x75,
+  0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68, 0x65, 0x20,
+  0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75, 0x65, 0x20, 0x6f, 0x6e, 0x20,
+  0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x68, 0x65, 0x20, 0x74, 0x61,
+  0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36, 0x34, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x6c,
+  0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c,
+  0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70, 0x76, 0x61, 0x5f, 0x70, 0x6f,
+  0x73, 0x74, 0x5f, 0x62, 0x65, 0x67, 0x69, 0x6e, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x6f, 0x73, 0x74, 0x20,
+  0x61, 0x63, 0x74, 0x69, 0x6f, 0x6e, 0x73, 0x20, 0x6f, 0x66, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x6b, 0x65, 0x72, 0x6e, 0x65, 0x6c, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f,
+  0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73,
+  0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f,
+  0x69, 0x6e, 0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79,
+  0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32,
+  0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25,
+  0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68,
+  0x72, 0x65, 0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72,
+  0x65, 0x73, 0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74,
+  0x61, 0x73, 0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69,
+  0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72,
+  0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x76,
+  0x70, 0x75, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74,
+  0x68, 0x65, 0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68,
+  0x69, 0x63, 0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73,
+  0x20, 0x72, 0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72, 0x20, 0x31,
+  0x2e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x71, 0x75,
+  0x65, 0x75, 0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68,
+  0x65, 0x20, 0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75, 0x65, 0x20, 0x6f,
+  0x6e, 0x20, 0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x68, 0x65, 0x20,
+  0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56,
+  0x41, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36,
+  0x34, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x6c, 0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x70, 0x76, 0x61, 0x5f,
+  0x70, 0x6f, 0x73, 0x74, 0x5f, 0x65, 0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x61, 0x73, 0x6b, 0x20,
+  0x69, 0x73, 0x20, 0x64, 0x6f, 0x6e, 0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64,
+  0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e,
+  0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x73, 0x79,
+  0x6e, 0x63, 0x70, 0x74, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x53, 0x79, 0x6e, 0x63, 0x70, 0x6f, 0x69, 0x6e,
+  0x74, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22,
+  0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x73, 0x79, 0x6e, 0x63, 0x70, 0x74, 0x5f, 0x74, 0x68, 0x72, 0x65,
+  0x73, 0x68, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x72, 0x65, 0x73,
+  0x68, 0x6f, 0x6c, 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x74, 0x61, 0x73,
+  0x6b, 0x20, 0x63, 0x6f, 0x6d, 0x70, 0x6c, 0x65, 0x74, 0x69, 0x6f, 0x6e,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x76, 0x70, 0x75,
+  0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68, 0x65,
+  0x20, 0x56, 0x50, 0x55, 0x20, 0x6f, 0x6e, 0x20, 0x77, 0x68, 0x69, 0x63,
+  0x68, 0x20, 0x74, 0x61, 0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72,
+  0x75, 0x6e, 0x2e, 0x20, 0x30, 0x20, 0x6f, 0x72, 0x20, 0x31, 0x2e, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x71, 0x75, 0x65, 0x75,
+  0x65, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x49, 0x44, 0x20, 0x6f, 0x66, 0x20, 0x74, 0x68, 0x65, 0x20,
+  0x46, 0x57, 0x20, 0x51, 0x75, 0x65, 0x75, 0x65, 0x20, 0x6f, 0x6e, 0x20,
+  0x77, 0x68, 0x69, 0x63, 0x68, 0x20, 0x74, 0x68, 0x65, 0x20, 0x74, 0x61,
+  0x73, 0x6b, 0x20, 0x77, 0x61, 0x73, 0x20, 0x72, 0x75, 0x6e, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69,
+  0x6e, 0x74, 0x38, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x49, 0x4f, 0x56, 0x41, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x49, 0x4f, 0x56, 0x41, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x36, 0x34, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x6c,
+  0x6c, 0x78, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c,
+  0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22,
+  0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73,
+  0x65, 0x74, 0x75, 0x70, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x76,
+  0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65,
+  0x74, 0x75, 0x70, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63,
+  0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65,
+  0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a,
+  0x20, 0x22, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65,
+  0x5f, 0x72, 0x65, 0x73, 0x65, 0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65,
+  0x20, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f,
+  0x72, 0x65, 0x73, 0x65, 0x74, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75,
+  0x72, 0x65, 0x5f, 0x72, 0x65, 0x6c, 0x65, 0x61, 0x73, 0x65, 0x22, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20,
+  0x22, 0x54, 0x68, 0x65, 0x20, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x6c, 0x65, 0x61, 0x73, 0x65, 0x20,
+  0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65,
+  0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22,
+  0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61,
+  0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x76, 0x69,
+  0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x67, 0x65, 0x74,
+  0x5f, 0x69, 0x6e, 0x66, 0x6f, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20,
+  0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x67,
+  0x65, 0x74, 0x5f, 0x69, 0x6e, 0x66, 0x6f, 0x20, 0x41, 0x50, 0x49, 0x20,
+  0x69, 0x73, 0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e,
+  0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70,
+  0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f, 0x63, 0x6f, 0x6e,
+  0x66, 0x69, 0x67, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x76, 0x69,
+  0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74,
+  0x5f, 0x63, 0x6f, 0x6e, 0x66, 0x69, 0x67, 0x20, 0x41, 0x50, 0x49, 0x20,
+  0x69, 0x73, 0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e,
+  0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70,
+  0x74, 0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x71, 0x75, 0x65, 0x73, 0x74,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x76, 0x69, 0x5f, 0x63, 0x61,
+  0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x71, 0x75, 0x65, 0x73,
+  0x74, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63, 0x61, 0x6c,
+  0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64,
+  0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63,
+  0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c,
+  0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22,
+  0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73,
+  0x74, 0x61, 0x74, 0x75, 0x73, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20,
+  0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73,
+  0x74, 0x61, 0x74, 0x75, 0x73, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75,
+  0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f, 0x63, 0x6f, 0x6d, 0x70, 0x61,
+  0x6e, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e,
+  0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x76, 0x69, 0x5f,
+  0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f,
+  0x63, 0x6f, 0x6d, 0x70, 0x61, 0x6e, 0x64, 0x20, 0x41, 0x50, 0x49, 0x20,
+  0x69, 0x73, 0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64,
+  0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e,
+  0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22,
+  0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x76, 0x69, 0x5f, 0x63, 0x61, 0x70,
+  0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f, 0x70, 0x72, 0x6f,
+  0x67, 0x72, 0x65, 0x73, 0x73, 0x5f, 0x73, 0x74, 0x61, 0x74, 0x75, 0x73,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x76, 0x69, 0x5f, 0x63, 0x61,
+  0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f, 0x70, 0x72,
+  0x6f, 0x67, 0x72, 0x65, 0x73, 0x73, 0x5f, 0x73, 0x74, 0x61, 0x74, 0x75,
+  0x73, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63, 0x61, 0x6c,
+  0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64,
+  0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63,
+  0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c,
+  0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22,
+  0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f,
+  0x73, 0x65, 0x74, 0x75, 0x70, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20,
+  0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f,
+  0x73, 0x65, 0x74, 0x75, 0x70, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x73, 0x65, 0x74, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x54, 0x68, 0x65, 0x20, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x73, 0x65, 0x74, 0x20, 0x41, 0x50,
+  0x49, 0x20, 0x69, 0x73, 0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a,
+  0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f,
+  0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73,
+  0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x70, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d,
+  0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x69, 0x73, 0x70, 0x5f,
+  0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x6c, 0x65,
+  0x61, 0x73, 0x65, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x69, 0x73,
+  0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x72, 0x65,
+  0x6c, 0x65, 0x61, 0x73, 0x65, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x67, 0x65, 0x74, 0x5f, 0x69, 0x6e, 0x66, 0x6f,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x69, 0x73, 0x70, 0x5f, 0x63,
+  0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x67, 0x65, 0x74, 0x5f, 0x69,
+  0x6e, 0x66, 0x6f, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63,
+  0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65,
+  0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a,
+  0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72,
+  0x65, 0x5f, 0x72, 0x65, 0x71, 0x75, 0x65, 0x73, 0x74, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x54, 0x68, 0x65, 0x20, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x71, 0x75, 0x65, 0x73, 0x74, 0x20,
+  0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65,
+  0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64, 0x73, 0x22,
+  0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c, 0x61, 0x73,
+  0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61,
+  0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x4e,
+  0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22, 0x69, 0x73,
+  0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x74,
+  0x61, 0x74, 0x75, 0x73, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d,
+  0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x69,
+  0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73,
+  0x74, 0x61, 0x74, 0x75, 0x73, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x70, 0x72, 0x6f, 0x67, 0x72, 0x61, 0x6d, 0x5f,
+  0x72, 0x65, 0x71, 0x75, 0x65, 0x73, 0x74, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68,
+  0x65, 0x20, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72,
+  0x65, 0x5f, 0x70, 0x72, 0x6f, 0x67, 0x72, 0x61, 0x6d, 0x5f, 0x72, 0x65,
+  0x71, 0x75, 0x65, 0x73, 0x74, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x70, 0x72, 0x6f, 0x67, 0x72, 0x61, 0x6d, 0x5f,
+  0x73, 0x74, 0x61, 0x74, 0x75, 0x73, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f,
+  0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x68, 0x65,
+  0x20, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72, 0x65,
+  0x5f, 0x70, 0x72, 0x6f, 0x67, 0x72, 0x61, 0x6d, 0x5f, 0x73, 0x74, 0x61,
+  0x74, 0x75, 0x73, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63,
+  0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65,
+  0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a,
+  0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74, 0x75, 0x72,
+  0x65, 0x5f, 0x72, 0x65, 0x71, 0x75, 0x65, 0x73, 0x74, 0x5f, 0x65, 0x78,
+  0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22,
+  0x3a, 0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x69, 0x73, 0x70, 0x5f, 0x63,
+  0x61, 0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x72, 0x65, 0x71, 0x75, 0x65,
+  0x73, 0x74, 0x5f, 0x65, 0x78, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73,
+  0x20, 0x63, 0x61, 0x6c, 0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46,
+  0x69, 0x65, 0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69,
+  0x6e, 0x65, 0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78,
+  0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22,
+  0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75,
+  0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a,
+  0x20, 0x22, 0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d,
+  0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70,
+  0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f,
+  0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75,
+  0x22, 0x20, 0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7d, 0x2c, 0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20,
+  0x20, 0x3a, 0x20, 0x22, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61, 0x70, 0x74,
+  0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f, 0x70, 0x72, 0x6f, 0x67,
+  0x72, 0x65, 0x73, 0x73, 0x5f, 0x73, 0x74, 0x61, 0x74, 0x75, 0x73, 0x22,
+  0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x54, 0x68, 0x65, 0x20, 0x69, 0x73, 0x70, 0x5f, 0x63, 0x61,
+  0x70, 0x74, 0x75, 0x72, 0x65, 0x5f, 0x73, 0x65, 0x74, 0x5f, 0x70, 0x72,
+  0x6f, 0x67, 0x72, 0x65, 0x73, 0x73, 0x5f, 0x73, 0x74, 0x61, 0x74, 0x75,
+  0x73, 0x20, 0x41, 0x50, 0x49, 0x20, 0x69, 0x73, 0x20, 0x63, 0x61, 0x6c,
+  0x6c, 0x65, 0x64, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65, 0x6c, 0x64,
+  0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x63, 0x6c,
+  0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65, 0x20, 0x63,
+  0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20, 0x7d, 0x2c,
+  0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65,
+  0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43,
+  0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50, 0x49,
+  0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54,
+  0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33,
+  0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b,
+  0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x74, 0x69,
+  0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74,
+  0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20,
+  0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d,
+  0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x2c,
+  0x0a, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x20, 0x20, 0x20, 0x3a, 0x20, 0x22,
+  0x74, 0x61, 0x73, 0x6b, 0x5f, 0x6c, 0x6f, 0x67, 0x22, 0x2c, 0x0a, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22,
+  0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x50,
+  0x6c, 0x61, 0x63, 0x65, 0x68, 0x6f, 0x6c, 0x64, 0x65, 0x72, 0x20, 0x74,
+  0x6f, 0x20, 0x67, 0x65, 0x6e, 0x65, 0x72, 0x61, 0x74, 0x65, 0x20, 0x61,
+  0x20, 0x67, 0x65, 0x6e, 0x65, 0x72, 0x69, 0x63, 0x20, 0x66, 0x75, 0x6e,
+  0x63, 0x74, 0x69, 0x6f, 0x6e, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x69, 0x65,
+  0x6c, 0x64, 0x73, 0x22, 0x20, 0x3a, 0x20, 0x5b, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x63, 0x6c, 0x61, 0x73, 0x73, 0x5f, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x45, 0x6e, 0x67, 0x69, 0x6e, 0x65,
+  0x20, 0x63, 0x6c, 0x61, 0x73, 0x73, 0x20, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x78, 0x22, 0x20,
+  0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61,
+  0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x70, 0x69, 0x64, 0x22, 0x2c, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65, 0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22,
+  0x50, 0x49, 0x44, 0x22, 0x2c, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x22, 0x54, 0x79, 0x70, 0x65, 0x22, 0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e,
+  0x74, 0x33, 0x32, 0x5f, 0x74, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x22, 0x46, 0x6f, 0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a,
+  0x20, 0x22, 0x25, 0x75, 0x22, 0x20, 0x7d, 0x2c, 0x0a, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x7b, 0x20, 0x22, 0x4e, 0x61, 0x6d, 0x65, 0x22, 0x3a, 0x20, 0x22,
+  0x74, 0x69, 0x64, 0x22, 0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x43, 0x6f, 0x6d, 0x6d, 0x65,
+  0x6e, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x54, 0x49, 0x44, 0x22, 0x2c, 0x0a,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x54, 0x79, 0x70, 0x65, 0x22,
+  0x3a, 0x20, 0x22, 0x75, 0x69, 0x6e, 0x74, 0x33, 0x32, 0x5f, 0x74, 0x22,
+  0x2c, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x22, 0x46, 0x6f,
+  0x72, 0x6d, 0x61, 0x74, 0x22, 0x3a, 0x20, 0x22, 0x25, 0x75, 0x22, 0x20,
+  0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x20, 0x20, 0x5d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
+  0x7d, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x5d, 0x2c, 0x0a, 0x0a, 0x20, 0x20,
+  0x20, 0x20, 0x22, 0x46, 0x69, 0x6c, 0x74, 0x65, 0x72, 0x69, 0x6e, 0x67,
+  0x22, 0x3a, 0x20, 0x7b, 0x0a, 0x20, 0x20, 0x20, 0x20, 0x7d, 0x0a, 0x7d,
+  0x0a
+};
+unsigned int nvhost_events_json_len = 28465;
diff --git a/include/linux/nodemask.h b/include/linux/nodemask.h
index 843678bfc364..ac398e143c9a 100644
--- a/include/linux/nodemask.h
+++ b/include/linux/nodemask.h
@@ -375,13 +375,14 @@ static inline void __nodes_fold(nodemask_t *dstp, const nodemask_t *origp,
 }
 
 #if MAX_NUMNODES > 1
-#define for_each_node_mask(node, mask)				    \
-	for ((node) = first_node(mask);				    \
-	     (node >= 0) && (node) < MAX_NUMNODES;		    \
-	     (node) = next_node((node), (mask)))
+#define for_each_node_mask(node, mask)			\
+	for ((node) = first_node(mask);			\
+		(node) < MAX_NUMNODES;			\
+		(node) = next_node((node), (mask)))
 #else /* MAX_NUMNODES == 1 */
-#define for_each_node_mask(node, mask)                                  \
-	for ((node) = 0; (node) < 1 && !nodes_empty(mask); (node)++)
+#define for_each_node_mask(node, mask)			\
+	if (!nodes_empty(mask))				\
+		for ((node) = 0; (node) < 1; (node)++)
 #endif /* MAX_NUMNODES */
 
 /*
diff --git a/lib/build_OID_registry b/lib/build_OID_registry
index 06f242202036..d7fc32ea8ac2 100755
--- a/lib/build_OID_registry
+++ b/lib/build_OID_registry
@@ -35,7 +35,7 @@ close IN_FILE || die;
 #
 open C_FILE, ">$ARGV[1]" or die;
 print C_FILE "/*\n";
-print C_FILE " * Automatically generated by build_OID_registry.  Do not edit\n";
+print C_FILE " * Automatically generated by ", $0, ".  Do not edit\n";
 print C_FILE " */\n";
 
 #
diff --git a/nvidia/drivers/crypto/tegra-se-nvhost.c b/nvidia/drivers/crypto/tegra-se-nvhost.c
index bd3c9c18287b..c077db70a073 100644
--- a/nvidia/drivers/crypto/tegra-se-nvhost.c
+++ b/nvidia/drivers/crypto/tegra-se-nvhost.c
@@ -6394,7 +6394,7 @@ static struct aead_alg aead_algs[] = {
 		.base = {
 			.cra_name	= "ccm(aes)",
 			.cra_driver_name = "ccm-aes-tegra",
-			.cra_priority	= 1,
+			.cra_priority	= 1000,
 			.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
 			.cra_ctxsize	= sizeof(struct tegra_se_aes_ccm_ctx),
 			.cra_module	= THIS_MODULE,
@@ -6412,7 +6412,7 @@ static struct aead_alg aead_algs[] = {
 		.base = {
 			.cra_name	= "gcm(aes)",
 			.cra_driver_name = "gcm-aes-tegra",
-			.cra_priority	= 1,
+			.cra_priority	= 1000,
 			.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
 			.cra_ctxsize	= sizeof(struct tegra_se_aes_gcm_ctx),
 			.cra_module	= THIS_MODULE,
@@ -6430,7 +6430,7 @@ static struct kpp_alg dh_algs[] = {
 	.base = {
 		.cra_name = "dh",
 		.cra_driver_name = "tegra-se-dh",
-		.cra_priority = 1,
+		.cra_priority = 300,
 		.cra_module = THIS_MODULE,
 		.cra_ctxsize = sizeof(struct tegra_se_dh_context),
 		}
@@ -6445,7 +6445,7 @@ static struct rng_alg rng_algs[] = {
 		.base = {
 			.cra_name = "rng_drbg",
 			.cra_driver_name = "rng_drbg-aes-tegra",
-			.cra_priority = 1,
+			.cra_priority = 100,
 			.cra_flags = CRYPTO_ALG_TYPE_RNG,
 			.cra_ctxsize = sizeof(struct tegra_se_rng_context),
 			.cra_module = THIS_MODULE,
@@ -6459,7 +6459,7 @@ static struct skcipher_alg aes_algs[] = {
 	{
 		.base.cra_name		= "xts(aes)",
 		.base.cra_driver_name	= "xts-aes-tegra",
-		.base.cra_priority	= 1,
+		.base.cra_priority	= 500,
 		.base.cra_flags		= CRYPTO_ALG_TYPE_SKCIPHER |
 					  CRYPTO_ALG_ASYNC,
 		.base.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
@@ -6478,7 +6478,7 @@ static struct skcipher_alg aes_algs[] = {
 	{
 		.base.cra_name		= "cbc(aes)",
 		.base.cra_driver_name	= "cbc-aes-tegra",
-		.base.cra_priority	= 1,
+		.base.cra_priority	= 500,
 		.base.cra_flags		= CRYPTO_ALG_TYPE_SKCIPHER |
 					  CRYPTO_ALG_ASYNC,
 		.base.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
@@ -6497,7 +6497,7 @@ static struct skcipher_alg aes_algs[] = {
 	{
 		.base.cra_name		= "ecb(aes)",
 		.base.cra_driver_name	= "ecb-aes-tegra",
-		.base.cra_priority	= 1,
+		.base.cra_priority	= 500,
 		.base.cra_flags		= CRYPTO_ALG_TYPE_SKCIPHER |
 					  CRYPTO_ALG_ASYNC,
 		.base.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
@@ -6516,7 +6516,7 @@ static struct skcipher_alg aes_algs[] = {
 	{
 		.base.cra_name		= "ctr(aes)",
 		.base.cra_driver_name	= "ctr-aes-tegra",
-		.base.cra_priority	= 1,
+		.base.cra_priority	= 500,
 		.base.cra_flags		= CRYPTO_ALG_TYPE_SKCIPHER |
 					  CRYPTO_ALG_ASYNC,
 		.base.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
@@ -6535,7 +6535,7 @@ static struct skcipher_alg aes_algs[] = {
 	{
 		.base.cra_name		= "ofb(aes)",
 		.base.cra_driver_name	= "ofb-aes-tegra",
-		.base.cra_priority	= 1,
+		.base.cra_priority	= 500,
 		.base.cra_flags		= CRYPTO_ALG_TYPE_SKCIPHER |
 					  CRYPTO_ALG_ASYNC,
 		.base.cra_blocksize	= TEGRA_SE_AES_BLOCK_SIZE,
@@ -6568,7 +6568,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "cmac(aes)",
 			.cra_driver_name = "tegra-se-cmac(aes)",
-			.cra_priority = 1,
+			.cra_priority = 500,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = TEGRA_SE_AES_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_aes_cmac_context),
@@ -6590,7 +6590,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha1",
 			.cra_driver_name = "tegra-se-sha1",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA1_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6612,7 +6612,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha224",
 			.cra_driver_name = "tegra-se-sha224",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA224_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6634,7 +6634,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha256",
 			.cra_driver_name = "tegra-se-sha256",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA256_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6656,7 +6656,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha384",
 			.cra_driver_name = "tegra-se-sha384",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA384_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6678,7 +6678,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha512",
 			.cra_driver_name = "tegra-se-sha512",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA512_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6700,7 +6700,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha3-224",
 			.cra_driver_name = "tegra-se-sha3-224",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA3_224_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6722,7 +6722,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha3-256",
 			.cra_driver_name = "tegra-se-sha3-256",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA3_256_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6744,7 +6744,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha3-384",
 			.cra_driver_name = "tegra-se-sha3-384",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA3_384_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6766,7 +6766,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "sha3-512",
 			.cra_driver_name = "tegra-se-sha3-512",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA3_512_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6788,7 +6788,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "shake128",
 			.cra_driver_name = "tegra-se-shake128",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA3_512_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6810,7 +6810,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "shake256",
 			.cra_driver_name = "tegra-se-shake256",
-			.cra_priority = 1,
+			.cra_priority = 300,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA3_512_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6833,7 +6833,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "hmac(sha224)",
 			.cra_driver_name = "tegra-se-hmac-sha224",
-			.cra_priority = 1,
+			.cra_priority = 500,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA224_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6856,7 +6856,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "hmac(sha256)",
 			.cra_driver_name = "tegra-se-hmac-sha256",
-			.cra_priority = 1,
+			.cra_priority = 500,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA256_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6879,7 +6879,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "hmac(sha384)",
 			.cra_driver_name = "tegra-se-hmac-sha384",
-			.cra_priority = 1,
+			.cra_priority = 500,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA384_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6902,7 +6902,7 @@ static struct ahash_alg hash_algs[] = {
 		.halg.base = {
 			.cra_name = "hmac(sha512)",
 			.cra_driver_name = "tegra-se-hmac-sha512",
-			.cra_priority = 1,
+			.cra_priority = 500,
 			.cra_flags = CRYPTO_ALG_TYPE_AHASH,
 			.cra_blocksize = SHA512_BLOCK_SIZE,
 			.cra_ctxsize = sizeof(struct tegra_se_sha_context),
@@ -6926,7 +6926,7 @@ static struct akcipher_alg rsa_alg = {
 	.base = {
 		.cra_name = "rsa-pka0",
 		.cra_driver_name = "tegra-se-pka0-rsa",
-		.cra_priority = 1,
+		.cra_priority = 300,
 		.cra_ctxsize = sizeof(struct tegra_se_aes_rsa_context),
 		.cra_module = THIS_MODULE,
 	}
diff --git a/nvidia/drivers/video/tegra/host/Makefile b/nvidia/drivers/video/tegra/host/Makefile
index c5a60789c031..169b46acccdb 100644
--- a/nvidia/drivers/video/tegra/host/Makefile
+++ b/nvidia/drivers/video/tegra/host/Makefile
@@ -80,7 +80,8 @@ ifdef CONFIG_EVENTLIB
 $(obj)/bus_client.o: $(obj)/nvhost_events_json.h
 
 $(obj)/nvhost_events_json.h: $(src)/nvhost_events.json
-	od -tx1 -v $< | sed -r -e's,^[0-9a-f]+, ,' -e's! ([0-9a-f][0-9a-f])! 0x\1,!g' | head -c -4 > $@
+	xxd -i $< $@
+	sed -i 's/\(.*\) \(.*\)nvhost_events_json\(.*\)/\1 nvhost_events_json\3/g' $@
 
 clean-files := nvhost_events_json.h
 
diff --git a/nvidia/drivers/video/tegra/host/bus_client.c b/nvidia/drivers/video/tegra/host/bus_client.c
index 281f1eda26e6..1d923f3e8d85 100644
--- a/nvidia/drivers/video/tegra/host/bus_client.c
+++ b/nvidia/drivers/video/tegra/host/bus_client.c
@@ -45,10 +45,7 @@
 
 #ifdef CONFIG_EVENTLIB
 #include <linux/keventlib.h>
-static const char nvhost_events_json[] = {
 #include "nvhost_events_json.h"
-};
-static size_t nvhost_events_json_len = sizeof(nvhost_events_json);
 #endif
 
 #include "debug.h"
diff --git a/nvidia/nvgpu/drivers/gpu/nvgpu/Makefile.linux.configs b/nvidia/nvgpu/drivers/gpu/nvgpu/Makefile.linux.configs
index 821b908178d4..431e947f1983 100644
--- a/nvidia/nvgpu/drivers/gpu/nvgpu/Makefile.linux.configs
+++ b/nvidia/nvgpu/drivers/gpu/nvgpu/Makefile.linux.configs
@@ -62,9 +62,9 @@ CONFIG_NVGPU_REMAP := y
 CONFIG_NVGPU_GSP_SCHEDULER := y
 
 #Enable stress test for GSP
-#ifeq ($(CONFIG_NVGPU_GSP_SCHEDULER),y)
-#CONFIG_NVGPU_GSP_STRESS_TEST := y
-#endif
+ifeq ($(CONFIG_NVGPU_GSP_SCHEDULER),y)
+CONFIG_NVGPU_GSP_STRESS_TEST := y
+endif
 
 ifeq ($(CONFIG_COMMON_CLK),y)
 ifeq ($(CONFIG_PM_DEVFREQ),y)
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/Makefile b/nvidia/platform/t19x/galen-industrial/kernel-dts/Makefile
index d85a973cd03d..4ead5d54eb1d 100644
--- a/nvidia/platform/t19x/galen-industrial/kernel-dts/Makefile
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/Makefile
@@ -19,6 +19,12 @@ dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-p2822-0000-maxn.dtb
 dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-p2822-0000-noecc.dtb
 dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-p2822-0000-safety.dtb
 dtbo-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-p2822-0000-overlay.dtbo
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-dsboard-xv-0000.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-dsboard-xv2-0000.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-dsboard-xv2-0000-expansion.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-dsboard-xv2-0000-imx477.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-milboard-agx-0000.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0008-milboard-xv-0000.dtb
 
 ifneq ($(dtb-y),)
 dtb-y := $(addprefix $(makefile-path)/,$(dtb-y))
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv-0000.dts b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv-0000.dts
new file mode 100644
index 000000000000..396d3016c43b
--- /dev/null
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv-0000.dts
@@ -0,0 +1,46 @@
+/*
+ * Top level DTS file for CVM:P2888-0008 and CVB:DSBOARD-XV
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "../../galen/kernel-dts/tegra194-p2888-0001-dsboard-xv-0000.dts"
+#include "common/tegra194-p2888-0008-p2822-0000.dtsi"
+#include "common/tegra194-thermal-p2888-0008.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,jetson-xavier-industrial", "nvidia,tegra194";
+	model = "Jetson AGXi for DSBOARD-XV";
+
+	psci {
+		nvidia,system-lp0-disable;
+	};
+
+	/*
+	bpmp {
+		i2c {
+			spmic@3c {
+				backup-battery {
+					status = "okay";
+					backup-battery-charging-current = <800>;
+					backup-battery-charging-voltage = <3000000>;
+					backup-battery-output-resister = <100>;
+				};
+			};
+		};
+	};
+	*/
+
+};
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000-expansion.dts b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000-expansion.dts
new file mode 100644
index 000000000000..784c9c824a09
--- /dev/null
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000-expansion.dts
@@ -0,0 +1,46 @@
+/*
+ * Top level DTS file for CVM:P2888-0008 and CVB:DSBOARD-XV2
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "../../galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-expansion.dts"
+#include "common/tegra194-p2888-0008-p2822-0000.dtsi"
+#include "common/tegra194-thermal-p2888-0008.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,jetson-xavier-industrial", "nvidia,tegra194";
+	model = "AGXi for DSBOARD-XV2 with xv2-expansionboard";
+
+	psci {
+		nvidia,system-lp0-disable;
+	};
+
+	/*
+	bpmp {
+		i2c {
+			spmic@3c {
+				backup-battery {
+					status = "okay";
+					backup-battery-charging-current = <800>;
+					backup-battery-charging-voltage = <3000000>;
+					backup-battery-output-resister = <100>;
+				};
+			};
+		};
+	};
+	*/
+
+};
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000-imx477.dts b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000-imx477.dts
new file mode 100644
index 000000000000..debf5559d8ea
--- /dev/null
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000-imx477.dts
@@ -0,0 +1,46 @@
+/*
+ * Top level DTS file for CVM:P2888-0008 and CVB:DSBOARD-XV2
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "../../galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-imx477.dts"
+#include "common/tegra194-p2888-0008-p2822-0000.dtsi"
+#include "common/tegra194-thermal-p2888-0008.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,jetson-xavier-industrial", "nvidia,tegra194";
+	model = "Jetson AGXi for DSBOARD-XV2";
+
+	psci {
+		nvidia,system-lp0-disable;
+	};
+
+	/*
+	bpmp {
+		i2c {
+			spmic@3c {
+				backup-battery {
+					status = "okay";
+					backup-battery-charging-current = <800>;
+					backup-battery-charging-voltage = <3000000>;
+					backup-battery-output-resister = <100>;
+				};
+			};
+		};
+	};
+	*/
+
+};
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000.dts b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000.dts
new file mode 100644
index 000000000000..89ea6dfdffc4
--- /dev/null
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-dsboard-xv2-0000.dts
@@ -0,0 +1,46 @@
+/*
+ * Top level DTS file for CVM:P2888-0008 and CVB:DSBOARD-XV2
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "../../galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000.dts"
+#include "common/tegra194-p2888-0008-p2822-0000.dtsi"
+#include "common/tegra194-thermal-p2888-0008.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,jetson-xavier-industrial", "nvidia,tegra194";
+	model = "Jetson AGXi for DSBOARD-XV2";
+
+	psci {
+		nvidia,system-lp0-disable;
+	};
+
+	/*
+	bpmp {
+		i2c {
+			spmic@3c {
+				backup-battery {
+					status = "okay";
+					backup-battery-charging-current = <800>;
+					backup-battery-charging-voltage = <3000000>;
+					backup-battery-output-resister = <100>;
+				};
+			};
+		};
+	};
+	*/
+
+};
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-milboard-agx-0000.dts b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-milboard-agx-0000.dts
new file mode 100644
index 000000000000..fc88ca01ee16
--- /dev/null
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-milboard-agx-0000.dts
@@ -0,0 +1,46 @@
+/*
+ * Top level DTS file for CVM:P2888-0008 and CVB:MILBOARD-AGX
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "../../galen/kernel-dts/tegra194-p2888-0001-milboard-agx-0000.dts"
+#include "common/tegra194-p2888-0008-p2822-0000.dtsi"
+#include "common/tegra194-thermal-p2888-0008.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,jetson-xavier-industrial", "nvidia,tegra194";
+	model = "Jetson AGXi for MILBOARD-AGX";
+
+	psci {
+		nvidia,system-lp0-disable;
+	};
+
+	/*
+	bpmp {
+		i2c {
+			spmic@3c {
+				backup-battery {
+					status = "okay";
+					backup-battery-charging-current = <800>;
+					backup-battery-charging-voltage = <3000000>;
+					backup-battery-output-resister = <100>;
+				};
+			};
+		};
+	};
+	*/
+
+};
diff --git a/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-milboard-xv-0000.dts b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-milboard-xv-0000.dts
new file mode 100644
index 000000000000..923737f35259
--- /dev/null
+++ b/nvidia/platform/t19x/galen-industrial/kernel-dts/tegra194-p2888-0008-milboard-xv-0000.dts
@@ -0,0 +1,46 @@
+/*
+ * Top level DTS file for CVM:P2888-0008 and CVB:MILBOARD-XV
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "../../galen/kernel-dts/tegra194-p2888-0001-milboard-xv-0000.dts"
+#include "common/tegra194-p2888-0008-p2822-0000.dtsi"
+#include "common/tegra194-thermal-p2888-0008.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,jetson-xavier-industrial", "nvidia,tegra194";
+	model = "Jetson AGXi for MILBOARD-XV";
+
+	psci {
+		nvidia,system-lp0-disable;
+	};
+
+	/*
+	bpmp {
+		i2c {
+			spmic@3c {
+				backup-battery {
+					status = "okay";
+					backup-battery-charging-current = <800>;
+					backup-battery-charging-voltage = <3000000>;
+					backup-battery-output-resister = <100>;
+				};
+			};
+		};
+	};
+	*/
+
+};
diff --git a/nvidia/platform/t19x/galen/kernel-dts/Makefile b/nvidia/platform/t19x/galen/kernel-dts/Makefile
index 31b1854aa3dd..9ca7bc1ad95c 100644
--- a/nvidia/platform/t19x/galen/kernel-dts/Makefile
+++ b/nvidia/platform/t19x/galen/kernel-dts/Makefile
@@ -37,6 +37,12 @@ dtbo-$(BUILD_19x_ENABLE) += tegra194-p2822-camera-e3333-overlay.dtbo
 dtbo-$(BUILD_19x_ENABLE) += tegra194-p2822-camera-imx390-overlay.dtbo
 dtbo-$(BUILD_19x_ENABLE) += tegra194-p2822-camera-e2832-overlay.dtbo
 dtbo-$(BUILD_19x_ENABLE) += tegra194-p2822-camera-eCAM130A_CUXVR-overlay.dtbo
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0001-dsboard-xv-0000.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0001-dsboard-xv2-0000.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0001-dsboard-xv2-0000-expansion.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0001-dsboard-xv2-0000-imx477.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0001-milboard-agx-0000.dtb
+dtb-$(BUILD_19x_ENABLE) += tegra194-p2888-0001-milboard-xv-0000.dtb
 
 
 ifneq ($(dtb-y),)
diff --git a/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-camera-dsboard-xv2-a00-imx477.dtsi b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-camera-dsboard-xv2-a00-imx477.dtsi
new file mode 100644
index 000000000000..a34dea46b12a
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-camera-dsboard-xv2-a00-imx477.dtsi
@@ -0,0 +1,1594 @@
+/*
+ * Copyright (c) 2015-2019, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	tegra-capture-vi {
+		num-channels = <6>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				dsboard_xv2_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				dsboard_xv2_vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				dsboard_xv2_vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				dsboard_xv2_vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out3>;
+				};
+			};
+			port@4 {
+				status = "okay";
+				reg = <4>;
+				dsboard_xv2_vi_in4: endpoint {
+					status = "okay";
+					port-index = <4>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out4>;
+				};
+			};
+			port@5 {
+				status="okay";
+				reg = <5>;
+				dsboard_xv2_vi_in5: endpoint {
+					status="okay";
+					port-index = <5>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out5>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <6>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx477_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx477_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx477_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx477_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in3>;
+						};
+					};
+				};
+			};
+			channel@4 {
+				status = "okay";
+				reg = <4>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in4: endpoint@8 {
+							status = "okay";
+							port-index = <4>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx477_out4>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out4: endpoint@9 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in4>;
+						};
+					};
+				};
+			};
+			channel@5 { //in next board revision, the port-index should be updated to 6-G.
+				status="okay";
+				reg = <5>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status="okay";
+						reg = <0>;
+						dsboard_xv2_csi_in5: endpoint@10 {
+							status="okay";
+							port-index = <6>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx477_out5>;
+						};
+					};
+					port@1 {
+						status="okay";
+						reg = <1>;
+						dsboard_xv2_csi_out5: endpoint@11 {
+							status="okay";
+							remote-endpoint = <&dsboard_xv2_vi_in5>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		tca9548@70 {
+			i2c@0 {
+				status = "okay";
+
+				imx477_a@1a {
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							dsboard_xv2_imx477_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in0>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				imx477_b@1a {
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx477_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in1>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				imx477_c@1a {
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx477_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in2>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				imx477_d@1a {
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx477_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in3>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@4 {
+				imx477_e@1a {
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video4";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx477_out4: endpoint {
+								port-index = <4>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in4>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@5 {
+				imx477_g@1a {
+					status="okay";
+
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video5";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx477_out5: endpoint {
+								port-index = <5>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in5>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+
+	dsboard_xv2_lens_imx477@P5V27C {
+		min_focus_distance = "0.0";
+		hyper_focal = "0.0";
+		focal_length = "3.04";
+		f_number = "2.0";
+		aperture = "0.0";
+	};
+
+
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		* Set this to the highest pix_clk_hz out of all available modes.
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <12>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <7500000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		* The general guideline for naming badge_info contains 3 parts, and is as follows,
+		* The first part is the camera_board_id for the module; if the module is in a FFD
+		* platform, then use the platform name for this part.
+		* The second part contains the position of the module, ex. “rear” or “front”.
+		* The third part contains the last 6 characters of a part number which is found
+		* in the module's specsheet from the vender.
+		*/
+		modules {
+			module0 {
+				status = "okay";
+				badge = "dsboard_xv2_bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 30-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@0/imx477_a@1a";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx477@P5V27C/";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "dsboard_xv2_centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 31-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@1/imx477_b@1a";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx477@P5V27C/";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "dsboard_xv2_centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 32-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@2/imx477_c@1a";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx477@P5V27C/";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "dsboard_xv2_topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 33-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@3/imx477_d@1a";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx477@P5V27C/";
+				};
+			};
+			module4 {
+				status = "okay";
+				badge = "dsboard_xv2_bottomright";
+				position = "bottomright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 34-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@4/imx477_e@1a";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx477@P5V27C/";
+				};
+			};
+			module5 {
+				status = "okay";
+				badge = "dsboard_xv2_topright";
+				position = "topright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 35-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@5/imx477_g@1a";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx477@P5V27C/";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-camera-dsboard-xv2-a00.dtsi b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-camera-dsboard-xv2-a00.dtsi
new file mode 100644
index 000000000000..3caa52523393
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-camera-dsboard-xv2-a00.dtsi
@@ -0,0 +1,2322 @@
+/*
+ * Copyright (c) 2015-2019, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	tegra-capture-vi {
+		num-channels = <6>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				dsboard_xv2_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				dsboard_xv2_vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				dsboard_xv2_vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				dsboard_xv2_vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out3>;
+				};
+			};
+			port@4 {
+				status = "okay";
+				reg = <4>;
+				dsboard_xv2_vi_in4: endpoint {
+					status = "okay";
+					port-index = <4>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out4>;
+				};
+			};
+			port@5 {
+				status="okay";
+				reg = <5>;
+				dsboard_xv2_vi_in5: endpoint {
+					status="okay";
+					port-index = <5>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out5>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <6>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in3>;
+						};
+					};
+				};
+			};
+			channel@4 {
+				status = "okay";
+				reg = <4>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in4: endpoint@8 {
+							status = "okay";
+							port-index = <4>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out4>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out4: endpoint@9 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in4>;
+						};
+					};
+				};
+			};
+			channel@5 { //in next board revision, the port-index should be updated to 6-G.
+				status="okay";
+				reg = <5>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status="okay";
+						reg = <0>;
+						dsboard_xv2_csi_in5: endpoint@10 {
+							status="okay";
+							port-index = <6>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out5>;
+						};
+					};
+					port@1 {
+						status="okay";
+						reg = <1>;
+						dsboard_xv2_csi_out5: endpoint@11 {
+							status="okay";
+							remote-endpoint = <&dsboard_xv2_vi_in5>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		tca9548@70 {
+			i2c@0 {
+				status = "okay";
+				imx219_a@10 {
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							dsboard_xv2_imx219_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in0>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				imx219_b@10 {
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in1>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				imx219_c@10 {
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in2>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				imx219_d@10 {
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in3>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@4 {
+				imx219_e@10 {
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video4";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out4: endpoint {
+								port-index = <4>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in4>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@5 {
+				imx219_g@10 {
+					//status="disabled";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video5";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out5: endpoint {
+								port-index = <5>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in5>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+
+	dsboard_xv2_lens_imx219@P5V27C {
+		min_focus_distance = "0.0";
+		hyper_focal = "0.0";
+		focal_length = "3.04";
+		f_number = "2.0";
+		aperture = "0.0";
+	};
+
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		* Set this to the highest pix_clk_hz out of all available modes.
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <12>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <240000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		* The general guideline for naming badge_info contains 3 parts, and is as follows,
+		* The first part is the camera_board_id for the module; if the module is in a FFD
+		* platform, then use the platform name for this part.
+		* The second part contains the position of the module, ex. “rear” or “front”.
+		* The third part contains the last 6 characters of a part number which is found
+		* in the module's specsheet from the vender.
+		*/
+		modules {
+			module0 {
+				status = "okay";
+				badge = "dsboard_xv2_bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 30-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@0/imx219_a@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "dsboard_xv2_centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 31-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@1/imx219_b@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "dsboard_xv2_centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 32-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@2/imx219_c@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "dsboard_xv2_topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 33-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@3/imx219_d@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module4 {
+				status = "okay";
+				badge = "dsboard_xv2_bottomright";
+				position = "bottomright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 34-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@4/imx219_e@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module5 {
+				status = "okay";
+				badge = "dsboard_xv2_topright";
+				position = "topright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 35-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@5/imx219_g@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-0000-camera-dsboard-xv2-a00-imx477.dtsi b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-0000-camera-dsboard-xv2-a00-imx477.dtsi
new file mode 100644
index 000000000000..0333f3308c78
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-0000-camera-dsboard-xv2-a00-imx477.dtsi
@@ -0,0 +1,130 @@
+/*
+ * Copyright (c) 2015-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include "tegra194-camera-dsboard-xv2-a00-imx477.dtsi"
+#include "dt-bindings/clock/tegra194-clock.h"
+
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+
+	i2c@3180000 {
+		tca9548_70: tca9548@70 {
+			status = "okay";
+			compatible = "nxp,pca9548";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p2822_vdd_1v8_cvb>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_a@1a {
+					reset-gpios = <&tca6408_38 0 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_b@1a {
+					reset-gpios = <&tca6408_38 1 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+			i2c@2 {
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_c@1a {
+					reset-gpios = <&tca6408_38 2 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_d@1a {
+					reset-gpios = <&tca6408_38 3 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@4 {
+				reg = <4>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_e@1a {
+					reset-gpios = <&tca6408_38 4 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@5 {
+				reg = <5>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_g@1a {
+					reset-gpios = <&tca6408_38 5 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+
+			i2c@6 {
+				reg = <6>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tca6408_38: tca6408@38 {
+					compatible = "nxp,pcf8574a";
+					reg = <0x38>;
+					gpio-controller;
+					#gpio-cells = <2>;
+					tca6408_38_outlow {
+						/*
+						 * GPIO-0 : PWDN_CAM0
+						 * GPIO-1 : PWDN_CAM1
+						 * GPIO-2 : PWDN_CAM2
+						 * GPIO-3 : PWDN_CAM3
+						 * GPIO-4 : PWDN_CAM4
+						 * GPIO-5 : PWDN_CAM5
+						 * GPIO-6 : 
+						 * GPIO-7 : 
+						 */
+						gpio-hog;
+						gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+						output-low;
+						label = "tca6408_38_outlow_0",
+							"tca6408_38_outlow_1",
+							"tca6408_38_outlow_2",
+							"tca6408_38_outlow_3",
+							"tca6408_38_outlow_4",
+							"tca6408_38_outlow_5",
+							"tca6408_38_outlow_6",
+							"tca6408_38_outlow_7";
+					};
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-0000-camera-dsboard-xv2-a00.dtsi b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-0000-camera-dsboard-xv2-a00.dtsi
new file mode 100644
index 000000000000..93eaf7eef11e
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-0000-camera-dsboard-xv2-a00.dtsi
@@ -0,0 +1,127 @@
+/*
+ * Copyright (c) 2015-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include "tegra194-camera-dsboard-xv2-a00.dtsi"
+#include "dt-bindings/clock/tegra194-clock.h"
+
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+
+	i2c@3180000 {
+		tca9548_70: tca9548@70 {
+			status = "okay";
+			compatible = "nxp,pca9548";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p2822_vdd_1v8_cvb>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_a@10 {
+					reset-gpios = <&tca6408_38 0 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_b@10 {
+					reset-gpios = <&tca6408_38 1 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@2 {
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_c@10 {
+					reset-gpios = <&tca6408_38 2 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_d@10 {
+					reset-gpios = <&tca6408_38 3 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@4 {
+				reg = <4>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_e@10 {
+					reset-gpios = <&tca6408_38 4 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@5 {
+				//status="disabled";
+				reg = <5>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_g@10 {
+					reset-gpios = <&tca6408_38 5 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+			i2c@6 {
+				reg = <6>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tca6408_38: tca6408@38 {
+					compatible = "nxp,pcf8574a";
+					reg = <0x38>;
+					gpio-controller;
+					#gpio-cells = <2>;
+					tca6408_38_outlow {
+						/*
+						 * GPIO-0 : PWDN_CAM0
+						 * GPIO-1 : PWDN_CAM1
+						 * GPIO-2 : PWDN_CAM2
+						 * GPIO-3 : PWDN_CAM3
+						 * GPIO-4 : PWDN_CAM4
+						 * GPIO-5 : PWDN_CAM5
+						 * GPIO-6 : 
+						 * GPIO-7 : 
+						 */
+						gpio-hog;
+						gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+						output-low;
+						label = "tca6408_38_outlow_0",
+							"tca6408_38_outlow_1",
+							"tca6408_38_outlow_2",
+							"tca6408_38_outlow_3",
+							"tca6408_38_outlow_4",
+							"tca6408_38_outlow_5",
+							"tca6408_38_outlow_6",
+							"tca6408_38_outlow_7";
+					};
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-camera-modules.dtsi b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-camera-modules.dtsi
index 989f56e5902e..fc0531237050 100644
--- a/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-camera-modules.dtsi
+++ b/nvidia/platform/t19x/galen/kernel-dts/common/tegra194-p2822-camera-modules.dtsi
@@ -320,7 +320,7 @@ imx274_cam1: imx274_c@1a {
 			};
 		};
 		tca9548@70 {
-			status = "disbaled";
+			status = "disabled";
 			i2c@0 {
 				status = "disabled";
 				ar1335_a@42 {
diff --git a/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv-0000.dts b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv-0000.dts
new file mode 100644
index 000000000000..00f0b89d38a5
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv-0000.dts
@@ -0,0 +1,162 @@
+/*
+ * Top level DTS file for CVM:P2888-0001 and CVB:DSBOARD-XV.
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
+#include "common/tegra194-p2822-camera-modules.dtsi"
+#include "common/tegra194-audio-p2822-0000.dtsi"
+
+#if defined(LINUX_VERSION) && LINUX_VERSION >= 419
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Xavier for DSBOARD-XV";
+
+	ether_qos@2490000 {
+		mdio {
+			compatible = "nvidia,eqos-mdio";
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			ethernet-phy@0 {
+				reg = <0x0>;
+				interrupt-parent = <0x13>;
+				interrupts = <0x34 0x8>;
+				/delete-property/  marvell,copper-mode;
+				/delete-property/  marvell,reg-init;
+				ti,rx-internal-delay = <0x5>;
+				ti,tx-internal-delay = <0x5>;
+				ti,fifo-depth = <0x3>;
+				max-speed = <0x64>;
+				linux,phandle = <0x1b>;
+				phandle = <0x1b>;
+			};
+		};
+	};
+	
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+		};
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	host1x@13e00000 {
+		display-hub@15200000 {
+
+			display@15200000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15210000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15220000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+		};
+
+		sor {
+			/delete-property/  nvidia,typec-port;
+		};
+
+		sor1 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+		sor2 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			hdmi-display {
+				status = "disabled";
+			};
+		};
+	};
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ usb_cd;
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+	/* FIXME: K5.4 overrides */
+	bpmp {
+		i2c {
+			spmic@3c {
+				interrupt-parent = <&intc>;
+				interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
+			};
+		};
+	};
+
+	hda@3510000 {
+		power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+		resets = <&bpmp TEGRA194_RESET_HDA>,
+		         <&bpmp TEGRA194_RESET_HDA2CODEC_2X>,
+		         <&bpmp TEGRA194_RESET_HDA2HDMICODEC>;
+		reset-names = "hda", "hda2codec_2x", "hda2hdmi";
+	};
+
+	serial@3100000 {
+		compatible = "nvidia,tegra194-hsuart";
+	};
+
+	tegra-cache {
+		status = "okay";
+	};
+};
+
+#endif
diff --git a/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-expansion.dts b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-expansion.dts
new file mode 100644
index 000000000000..e48c200851f4
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-expansion.dts
@@ -0,0 +1,216 @@
+/*
+ * Top level DTS file for CVM:P2888-0001 and CVB:DSBOARD-XV2.
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
+#include "common/tegra194-p2822-0000-camera-dsboard-xv2-a00.dtsi"
+#include "common/tegra194-audio-p2822-0000.dtsi"
+
+#if defined(LINUX_VERSION) && LINUX_VERSION >= 419
+
+/*
+ * t194 galen mfg uses 3 display heads out of the 4 available on t194:
+ *	fb0: Head0->SOR2->DPIM->HDMI
+ *	fb1: Head1->SOR0->DPIM->DP0
+ *	fb2: Head2->SOR1->DPIM->DP1
+ * Each display head is assigned two windows each.
+ */
+
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "AGX Xavier for DSBOARD-XV2 with xv2-expansionboard";
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+		};
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/*
+			pcf8574a_outlow {
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+			};
+			*/
+		};
+	};
+
+	i2c@c250000 {
+		rt5659.7-001a@1a {
+			status = "disabled";
+		};
+	};
+
+	pcie@141a0000 { // C5 - PCIE0 (NVHS0)
+		status = "okay";
+	};
+	pcie_ep@141a0000 {
+		status = "disabled";
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	host1x@13e00000 {
+		display-hub@15200000 {
+
+			display@15200000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+
+				status="okay";
+			};
+
+			display@15210000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+
+				status="okay";
+
+				/delete-property/  vdd-edp-sec-mode-supply;
+				/delete-property/  vdd-dp-pad-supply;
+			};
+
+			display@15220000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+
+				status="disabled";
+			};
+
+		};
+
+		sor {
+			/delete-property/  nvidia,typec-port;
+
+			status = "okay";
+			nvidia,active-panel = <&sor0_hdmi_display>;
+			nvidia,xbar-ctrl = <0x0 0x1 0x2 0x3 0x4>;
+
+			hdmi-display {
+				status = "okay";
+
+				disp-default-out {
+					nvidia,out-flags = <TEGRA_DC_OUT_HOTPLUG_LOW>;
+				};
+			};
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+		sor1 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+	};
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ usb_cd;
+	
+	fixed-regulators {
+		regulator@114 {
+			/delete-property/	gpio;
+			/delete-property/	enable-active-high;
+		};
+
+		regulator@0 {
+			/delete-property/	regulator-always-on;
+			gpio = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Z, 1) 0x0>;
+			enable-active-high;
+		};
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+	/* FIXME: K5.4 overrides */
+	bpmp {
+		i2c {
+			spmic@3c {
+				interrupt-parent = <&intc>;
+				interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
+			};
+		};
+	};
+
+	hda@3510000 {
+		power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+		resets = <&bpmp TEGRA194_RESET_HDA>,
+		         <&bpmp TEGRA194_RESET_HDA2CODEC_2X>,
+		         <&bpmp TEGRA194_RESET_HDA2HDMICODEC>;
+		reset-names = "hda", "hda2codec_2x", "hda2hdmi";
+	};
+
+	serial@3100000 {
+		compatible = "nvidia,tegra194-hsuart";
+	};
+
+	tegra-cache {
+		status = "okay";
+	};
+};
+
+#endif
diff --git a/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-imx477.dts b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-imx477.dts
new file mode 100644
index 000000000000..477b7a1800d0
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000-imx477.dts
@@ -0,0 +1,186 @@
+/*
+ * Top level DTS file for CVM:P2888-0001 and CVB:DSBOARD-XV2.
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
+#include "common/tegra194-p2822-0000-camera-dsboard-xv2-a00-imx477.dtsi"
+#include "common/tegra194-audio-p2822-0000.dtsi"
+
+#if defined(LINUX_VERSION) && LINUX_VERSION >= 419
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Xavier for DSBOARD-XV2";
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+		};
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/*
+			pcf8574a_outlow {
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+			};
+			*/
+		};
+	};
+
+	i2c@c250000 {
+		rt5659.7-001a@1a {
+			status = "disabled";
+		};
+	};
+
+	pcie@141a0000 {
+		status = "disabled";
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	host1x@13e00000 {
+		display-hub@15200000 {
+
+			display@15200000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15210000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+				status="disabled";
+			};
+
+			display@15220000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+				status="disabled";
+			};
+
+		};
+
+		sor {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+		sor1 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+	};
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ usb_cd;
+	
+	fixed-regulators {
+		regulator@114 {
+			/delete-property/	gpio;
+			/delete-property/	enable-active-high;
+		};
+
+		regulator@0 {
+			/delete-property/	regulator-always-on;
+			gpio = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Z, 1) 0x0>;
+			enable-active-high;
+		};
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+	/* FIXME: K5.4 overrides */
+	bpmp {
+		i2c {
+			spmic@3c {
+				interrupt-parent = <&intc>;
+				interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
+			};
+		};
+	};
+
+	hda@3510000 {
+		power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+		resets = <&bpmp TEGRA194_RESET_HDA>,
+		         <&bpmp TEGRA194_RESET_HDA2CODEC_2X>,
+		         <&bpmp TEGRA194_RESET_HDA2HDMICODEC>;
+		reset-names = "hda", "hda2codec_2x", "hda2hdmi";
+	};
+
+	serial@3100000 {
+		compatible = "nvidia,tegra194-hsuart";
+	};
+
+	tegra-cache {
+		status = "okay";
+	};
+};
+
+#endif
diff --git a/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000.dts b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000.dts
new file mode 100644
index 000000000000..9e2870443cfc
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-dsboard-xv2-0000.dts
@@ -0,0 +1,186 @@
+/*
+ * Top level DTS file for CVM:P2888-0001 and CVB:DSBOARD-XV2.
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
+#include "common/tegra194-p2822-0000-camera-dsboard-xv2-a00.dtsi"
+#include "common/tegra194-audio-p2822-0000.dtsi"
+
+#if defined(LINUX_VERSION) && LINUX_VERSION >= 419
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Xavier for DSBOARD-XV2";
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+		};
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/*
+			pcf8574a_outlow {
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+			};
+			*/
+		};
+	};
+
+	i2c@c250000 {
+		rt5659.7-001a@1a {
+			status = "disabled";
+		};
+	};
+
+	pcie@141a0000 {
+		status = "disabled";
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	host1x@13e00000 {
+		display-hub@15200000 {
+
+			display@15200000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15210000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+				status="disabled";
+			};
+
+			display@15220000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+				status="disabled";
+			};
+
+		};
+
+		sor {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+		sor1 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+	};
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ usb_cd;
+	
+	fixed-regulators {
+		regulator@114 {
+			/delete-property/	gpio;
+			/delete-property/	enable-active-high;
+		};
+
+		regulator@0 {
+			/delete-property/	regulator-always-on;
+			gpio = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Z, 1) 0x0>;
+			enable-active-high;
+		};
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+	/* FIXME: K5.4 overrides */
+	bpmp {
+		i2c {
+			spmic@3c {
+				interrupt-parent = <&intc>;
+				interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
+			};
+		};
+	};
+
+	hda@3510000 {
+		power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+		resets = <&bpmp TEGRA194_RESET_HDA>,
+		         <&bpmp TEGRA194_RESET_HDA2CODEC_2X>,
+		         <&bpmp TEGRA194_RESET_HDA2HDMICODEC>;
+		reset-names = "hda", "hda2codec_2x", "hda2hdmi";
+	};
+
+	serial@3100000 {
+		compatible = "nvidia,tegra194-hsuart";
+	};
+
+	tegra-cache {
+		status = "okay";
+	};
+};
+
+#endif
diff --git a/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-milboard-agx-0000.dts b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-milboard-agx-0000.dts
new file mode 100644
index 000000000000..db2148343a87
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-milboard-agx-0000.dts
@@ -0,0 +1,226 @@
+/*
+ * Top level DTS file for CVM:P2888-0001 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
+//#include "common/tegra194-p2822-camera-modules.dtsi"
+#include "common/tegra194-audio-p2822-0000.dtsi"
+
+#if defined(LINUX_VERSION) && LINUX_VERSION >= 419
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Xavier for MILBOARD-AGX";
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+		};
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	i2c@c250000 {
+		rt5659.7-001a@1a {
+			status = "disabled";
+		};
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	host1x@13e00000 {
+		display-hub@15200000 {
+
+			display@15200000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15210000 {
+				status="disabled";
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15220000 {
+				status="disabled";
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+		};
+
+		sor {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+		sor1 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+			dp-display {
+				status = "disabled";
+			};
+		};
+	};
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ usb_cd;
+	
+	fixed-regulators {
+		regulator@114 {
+			/delete-property/	gpio;
+			/delete-property/	enable-active-high;
+		};
+
+		regulator@0 {
+			/delete-property/	regulator-always-on;
+			gpio = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Z, 1) 0x0>;
+			enable-active-high;
+		};
+	};
+
+	pcie@14180000 { // PCIe x4 (C0)
+		nvidia,max-speed = <3>;
+	};
+
+	pcie@14100000 { // PCIe x1 (C1)
+		status = "okay";
+	};
+
+	pcie@14140000 { // PCIe x1 (C3)
+		nvidia,max-speed = <3>;
+	};
+
+	pcie@14160000 { // PCIe x2 (C4)
+		status = "okay";
+		nvidia,max-speed = <3>;
+
+		vddio-pex-ctl-supply = <&p2888_spmic_sd3>;
+		nvidia,disable-aspm-states = <0xf>;
+		nvidia,enable-power-down;
+		nvidia,disable-clock-request;
+
+		phys = <&p2u_hsio_8>, <&p2u_hsio_9>;
+		phy-names = "p2u-0", "p2u-1";
+	};
+
+	pcie@141a0000 { // PCIe x8 (C5)
+		nvidia,max-speed = <2>;
+	};
+
+	pcie_ep@141a0000 {
+		status = "disabled";
+		nvidia,max-speed = <2>;
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+	i2c@3180000 { // Goes to panelboard
+		status = "okay";
+	};
+
+	spi@c260000 { // Goes to panelboard
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	/* FIXME: K5.4 overrides */
+	bpmp {
+		i2c {
+			spmic@3c {
+				interrupt-parent = <&intc>;
+				interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
+			};
+		};
+	};
+
+	hda@3510000 {
+		power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+		resets = <&bpmp TEGRA194_RESET_HDA>,
+		         <&bpmp TEGRA194_RESET_HDA2CODEC_2X>,
+		         <&bpmp TEGRA194_RESET_HDA2HDMICODEC>;
+		reset-names = "hda", "hda2codec_2x", "hda2hdmi";
+	};
+
+	serial@3100000 {
+		compatible = "nvidia,tegra194-hsuart";
+	};
+
+	tegra-cache {
+		status = "okay";
+	};
+};
+
+#endif
diff --git a/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-milboard-xv-0000.dts b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-milboard-xv-0000.dts
new file mode 100644
index 000000000000..49ef9bb7edb9
--- /dev/null
+++ b/nvidia/platform/t19x/galen/kernel-dts/tegra194-p2888-0001-milboard-xv-0000.dts
@@ -0,0 +1,204 @@
+/*
+ * Top level DTS file for CVM:P2888-0001 and CVB:MILBOARD-XV.
+ *
+ * Copyright (c) 2020-2022, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
+//#include "common/tegra194-p2822-camera-modules.dtsi"
+#include "common/tegra194-audio-p2822-0000.dtsi"
+
+#if defined(LINUX_VERSION) && LINUX_VERSION >= 419
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Xavier for MILBOARD-XV";
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+		};
+	};
+
+	i2c@c250000 {
+		rt5659.7-001a@1a {
+			status = "disabled";
+		};
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	host1x@13e00000 {
+		display-hub@15200000 {
+
+			display@15200000 {
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15210000 {
+				status="disabled";
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+			display@15220000 {
+				status="disabled";
+				/delete-property/  extcon-cables;
+				/delete-property/  extcon-cable-names;
+				/delete-property/  #extcon-cells;
+			};
+
+		};
+
+		sor {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+			dp-display {
+				status = "disabled";
+			};
+		};
+
+		sor1 {
+			status = "disabled";
+			/delete-property/  nvidia,typec-port;
+			dp-display {
+				status = "disabled";
+			};
+		};
+	};
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ usb_cd;
+	
+	fixed-regulators {
+		regulator@114 {
+			/delete-property/	gpio;
+			/delete-property/	enable-active-high;
+		};
+
+		regulator@0 {
+			/delete-property/	regulator-always-on;
+			gpio = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Z, 1) 0x0>;
+			enable-active-high;
+		};
+	};
+
+	pcie@14180000 {
+		nvidia,max-speed = <3>;
+	};
+
+	pcie@14140000 {
+		nvidia,max-speed = <3>;
+	};
+
+	pcie@141a0000 {
+		nvidia,max-speed = <2>;
+	};
+
+	pcie_ep@141a0000 {
+		status = "disabled";
+		nvidia,max-speed = <2>;
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+	i2c@3180000 { // Goes to panelboard
+		status = "okay";
+	};
+
+	spi@c260000 { // Goes to panelboard
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	/* FIXME: K5.4 overrides */
+	bpmp {
+		i2c {
+			spmic@3c {
+				interrupt-parent = <&intc>;
+				interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>;
+			};
+		};
+	};
+
+	hda@3510000 {
+		power-domains = <&bpmp TEGRA194_POWER_DOMAIN_DISP>;
+		resets = <&bpmp TEGRA194_RESET_HDA>,
+		         <&bpmp TEGRA194_RESET_HDA2CODEC_2X>,
+		         <&bpmp TEGRA194_RESET_HDA2HDMICODEC>;
+		reset-names = "hda", "hda2codec_2x", "hda2hdmi";
+	};
+
+	serial@3100000 {
+		compatible = "nvidia,tegra194-hsuart";
+	};
+
+	tegra-cache {
+		status = "okay";
+	};
+};
+
+#endif
diff --git a/nvidia/platform/t19x/jakku/kernel-dts/Makefile b/nvidia/platform/t19x/jakku/kernel-dts/Makefile
index 925e46f55615..0383ba3dc545 100644
--- a/nvidia/platform/t19x/jakku/kernel-dts/Makefile
+++ b/nvidia/platform/t19x/jakku/kernel-dts/Makefile
@@ -24,6 +24,11 @@ dtbo-$(BUILD_ENABLE) += tegra194-p3668-all-p3509-0000-camera-imx477-imx219.dtbo
 dtbo-$(BUILD_ENABLE) += tegra194-p3668-all-p3509-0000-camera-imx477-dual.dtbo
 dtbo-$(BUILD_ENABLE) += tegra194-p3668-all-p3509-0000-camera-imx219-dual.dtbo
 dtbo-$(BUILD_ENABLE) += tegra194-p3668-p3509-overlay.dtbo
+dtb-$(BUILD_ENABLE) += tegra194-p3668-dsboard-nx2-0000.dtb
+dtb-$(BUILD_ENABLE) += tegra194-p3668-dsboard-nx2-0000-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra194-p3668-dsboard-nx2-0000-rev121.dtb
+dtb-$(BUILD_ENABLE) += tegra194-p3668-dsboard-nx2-0000-rev121-imx477.dtb
+
 
 ifneq ($(dtb-y),)
 dtb-y := $(addprefix $(makefile-path)/,$(dtb-y))
diff --git a/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-imx477.dts b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-imx477.dts
new file mode 100644
index 000000000000..8fd257693050
--- /dev/null
+++ b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-imx477.dts
@@ -0,0 +1,211 @@
+/*
+ * Top level DTS file for CVM:P3668-0001 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2020-2021, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "common/tegra194-p3668-common.dtsi"
+#include "common/tegra194-p3509-0000-a00.dtsi"
+
+#undef CAM_I2C_MUX
+#define CAM_I2C_MUX TEGRA194_MAIN_GPIO(Q, 6)
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson Xavier NX for DSBOARD-NX2";
+
+	compatible = "nvidia,p3449-0000+p3668-0000", "nvidia,p3449-0000+p3668-0001", "nvidia,p3509-0000+p3668-0000", "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";
+
+	i2c@31e0000 {
+		pcf8574a: gpio@38 {
+			status = "okay";
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			//interrupt-parent = <&irqpin2>;
+			//interrupts = <3 0>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			//interrupt-controller;
+			//#interrupt-cells = <2>;
+		};
+	};
+
+	pcie@141a0000{
+		nvidia,max-speed = <2>;
+	};
+
+	cam_i2cmux{
+		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
+	};
+
+	sdhci@3440000 {
+		status = "okay";
+		nvidia,vmmc-always-on;
+		disable-wp;
+	};
+
+	sdhci@3400000 {
+		status = "disabled";
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+#if TEGRA_PCIE_VERSION < DT_VERSION_2
+	gpio@c2f0000 {
+		w-disable1 {
+			gpio-hog;
+			output-high;
+			gpios = <TEGRA194_AON_GPIO(CC, 2) GPIO_ACTIVE_LOW>;
+			label = "w-disable1";
+			status = "disabled";
+		};
+	};
+#endif
+
+	spi@3210000{
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	/* IMX477 dual sensor module begin */
+	cam_i2cmux {
+		i2c@0 {
+			rbpcv3_imx477_a@1a {
+				status = "okay";
+			};
+			rbpcv2_imx219_a@10 {
+                        	status = "disabled";
+			};
+		};
+		i2c@1 {
+			rbpcv3_imx477_c@1a {
+				status = "okay";
+			};
+			rbpcv2_imx219_c@10 {
+                        	status = "disabled";
+			};
+		};
+	};
+
+	tegra-camera-platform {
+		modules {
+			module0 {
+				status = "okay";
+				badge = "jakku_front_RBPCV3";
+				position = "front";
+				orientation = "1";
+
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 9-001a";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@0/rbpcv3_imx477_a@1a";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "jakku_rear_RBPCV3";
+				position = "rear";
+				orientation = "1";
+
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 10-001a";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@1/rbpcv3_imx477_c@1a";
+				};
+			};
+		};
+	};
+
+	tegra-capture-vi {
+		ports {
+			port@0 {
+				endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv3_imx477_csi_out0>;
+				};
+			};
+			port@1 {
+				endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv3_imx477_csi_out1>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			channel@0 {
+				ports {
+					port@0 {
+						endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv3_imx477_out0>;
+						};
+					};
+					port@1 {
+						endpoint@1 {
+							status = "okay";
+						};
+					};
+				};
+			};
+			channel@1 {
+				ports {
+					port@2 {
+						endpoint@2 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv3_imx477_out1>;
+						};
+					};
+					port@3 {
+						endpoint@3 {
+							status = "okay";
+						};
+					};
+				};
+			};
+		};
+	};
+	/* IMX477 dual sensor module end */
+
+
+};
+
diff --git a/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-rev121-imx477.dts b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-rev121-imx477.dts
new file mode 100644
index 000000000000..e6842435fc31
--- /dev/null
+++ b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-rev121-imx477.dts
@@ -0,0 +1,216 @@
+/*
+ * Top level DTS file for CVM:P3668-0001 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2020-2021, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "common/tegra194-p3668-common.dtsi"
+#include "common/tegra194-p3509-0000-a00.dtsi"
+
+#undef CAM_I2C_MUX
+#define CAM_I2C_MUX TEGRA194_MAIN_GPIO(Q, 6)
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson Xavier NX for DSBOARD-NX2 (rev-1.21; 1.1 & 1.0)";
+
+	compatible = "nvidia,p3449-0000+p3668-0000", "nvidia,p3449-0000+p3668-0001", "nvidia,p3509-0000+p3668-0000", "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";
+
+	i2c@31e0000 {
+		pcf8574a: gpio@38 {
+			status = "okay";
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			//interrupt-parent = <&irqpin2>;
+			//interrupts = <3 0>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			//interrupt-controller;
+			//#interrupt-cells = <2>;
+		};
+	};
+
+	pcie@141a0000{
+		nvidia,max-speed = <2>;
+	};
+
+	cam_i2cmux{
+		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
+	};
+
+	sdhci@3440000 {
+		status = "okay";
+		cd-gpios = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Q, 2) 0>;
+		nvidia,vmmc-always-on;
+		disable-wp;
+	};
+
+	sdhci@3400000 {
+		status = "disabled";
+	};
+
+	pwm-fan {
+		status = "disabled";
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+#if TEGRA_PCIE_VERSION < DT_VERSION_2
+	gpio@c2f0000 {
+		w-disable1 {
+			gpio-hog;
+			output-high;
+			gpios = <TEGRA194_AON_GPIO(CC, 2) GPIO_ACTIVE_LOW>;
+			label = "w-disable1";
+			status = "disabled";
+		};
+	};
+#endif
+
+	spi@3210000{
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	/* IMX477 dual sensor module begin */
+	cam_i2cmux {
+		i2c@0 {
+			rbpcv3_imx477_a@1a {
+				status = "okay";
+			};
+			rbpcv2_imx219_a@10 {
+                        	status = "disabled";
+			};
+		};
+		i2c@1 {
+			rbpcv3_imx477_c@1a {
+				status = "okay";
+			};
+			rbpcv2_imx219_c@10 {
+                        	status = "disabled";
+			};
+		};
+	};
+
+	tegra-camera-platform {
+		modules {
+			module0 {
+				status = "okay";
+				badge = "jakku_front_RBPCV3";
+				position = "front";
+				orientation = "1";
+
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 9-001a";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@0/rbpcv3_imx477_a@1a";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "jakku_rear_RBPCV3";
+				position = "rear";
+				orientation = "1";
+
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 10-001a";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@1/rbpcv3_imx477_c@1a";
+				};
+			};
+		};
+	};
+
+	tegra-capture-vi {
+		ports {
+			port@0 {
+				endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv3_imx477_csi_out0>;
+				};
+			};
+			port@1 {
+				endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv3_imx477_csi_out1>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			channel@0 {
+				ports {
+					port@0 {
+						endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv3_imx477_out0>;
+						};
+					};
+					port@1 {
+						endpoint@1 {
+							status = "okay";
+						};
+					};
+				};
+			};
+			channel@1 {
+				ports {
+					port@2 {
+						endpoint@2 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv3_imx477_out1>;
+						};
+					};
+					port@3 {
+						endpoint@3 {
+							status = "okay";
+						};
+					};
+				};
+			};
+		};
+	};
+	/* IMX477 dual sensor module end */
+
+
+};
+
diff --git a/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-rev121.dts b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-rev121.dts
new file mode 100644
index 000000000000..4d5bb0cf4420
--- /dev/null
+++ b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000-rev121.dts
@@ -0,0 +1,103 @@
+/*
+ * Top level DTS file for CVM:P3668-0001 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2020-2021, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "common/tegra194-p3668-common.dtsi"
+#include "common/tegra194-p3509-0000-a00.dtsi"
+
+#undef CAM_I2C_MUX
+#define CAM_I2C_MUX TEGRA194_MAIN_GPIO(Q, 6)
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson Xavier NX for DSBOARD-NX2 (rev-1.21; 1.1 & 1.0)";
+
+	compatible = "nvidia,p3449-0000+p3668-0000", "nvidia,p3449-0000+p3668-0001", "nvidia,p3509-0000+p3668-0000", "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";
+
+	i2c@31e0000 {
+		pcf8574a: gpio@38 {
+			status = "okay";
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			//interrupt-parent = <&irqpin2>;
+			//interrupts = <3 0>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			//interrupt-controller;
+			//#interrupt-cells = <2>;
+		};
+	};
+
+	pcie@141a0000{
+		nvidia,max-speed = <2>;
+	};
+
+	cam_i2cmux{
+		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
+	};
+
+	sdhci@3440000 {
+		status = "okay";
+		cd-gpios = <&tegra_main_gpio TEGRA194_MAIN_GPIO(Q, 2) 0>;
+		nvidia,vmmc-always-on;
+		disable-wp;
+	};
+
+	sdhci@3400000 {
+		status = "disabled";
+	};
+
+	pwm-fan {
+		status = "disabled";
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+#if TEGRA_PCIE_VERSION < DT_VERSION_2
+	gpio@c2f0000 {
+		w-disable1 {
+			gpio-hog;
+			output-high;
+			gpios = <TEGRA194_AON_GPIO(CC, 2) GPIO_ACTIVE_LOW>;
+			label = "w-disable1";
+			status = "disabled";
+		};
+	};
+#endif
+
+	spi@3210000{
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+};
+
diff --git a/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000.dts b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000.dts
new file mode 100644
index 000000000000..efee341d2a21
--- /dev/null
+++ b/nvidia/platform/t19x/jakku/kernel-dts/tegra194-p3668-dsboard-nx2-0000.dts
@@ -0,0 +1,98 @@
+/*
+ * Top level DTS file for CVM:P3668-0001 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2020-2021, Mist Elektronik Biyomedikal Ltd. Şti.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "common/tegra194-p3668-common.dtsi"
+#include "common/tegra194-p3509-0000-a00.dtsi"
+
+#undef CAM_I2C_MUX
+#define CAM_I2C_MUX TEGRA194_MAIN_GPIO(Q, 6)
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson Xavier NX for DSBOARD-NX2";
+
+	compatible = "nvidia,p3449-0000+p3668-0000", "nvidia,p3449-0000+p3668-0001", "nvidia,p3509-0000+p3668-0000", "nvidia,p3509-0000+p3668-0001", "nvidia,tegra194";
+
+	i2c@31e0000 {
+		pcf8574a: gpio@38 {
+			status = "okay";
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			//interrupt-parent = <&irqpin2>;
+			//interrupts = <3 0>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			//interrupt-controller;
+			//#interrupt-cells = <2>;
+		};
+	};
+
+	pcie@141a0000{
+		nvidia,max-speed = <2>;
+	};
+
+	cam_i2cmux{
+		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
+	};
+
+	sdhci@3440000 {
+		status = "okay";
+		nvidia,vmmc-always-on;
+		disable-wp;
+	};
+
+	sdhci@3400000 {
+		status = "disabled";
+	};
+
+	clocks-init {
+		disable {
+			/delete-property/ clocks;
+		};
+	};
+
+#if TEGRA_PCIE_VERSION < DT_VERSION_2
+	gpio@c2f0000 {
+		w-disable1 {
+			gpio-hog;
+			output-high;
+			gpios = <TEGRA194_AON_GPIO(CC, 2) GPIO_ACTIVE_LOW>;
+			label = "w-disable1";
+			status = "disabled";
+		};
+	};
+#endif
+
+	spi@3210000{
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+};
+
diff --git a/nvidia/platform/t23x/common/kernel-dts/t234-common-modules/tegra234-camera-imx185-a00.dtsi b/nvidia/platform/t23x/common/kernel-dts/t234-common-modules/tegra234-camera-imx185-a00.dtsi
index df9bc95530a0..9e7e7edbbbb5 100644
--- a/nvidia/platform/t23x/common/kernel-dts/t234-common-modules/tegra234-camera-imx185-a00.dtsi
+++ b/nvidia/platform/t23x/common/kernel-dts/t234-common-modules/tegra234-camera-imx185-a00.dtsi
@@ -16,7 +16,7 @@
 
 / {
 	tegra-capture-vi {
-		num-channels = <1>;
+		num-channels = <4>;
 		ports {
 			#address-cells = <1>;
 			#size-cells = <0>;
@@ -28,46 +28,1153 @@ liimx185_vi_in0: endpoint {
 					remote-endpoint = <&liimx185_csi_out0>;
 				};
 			};
+			port@1 {
+				reg = <1>;
+				liimx185_vi_in1: endpoint {
+					port-index = <2>;
+					bus-width = <4>;
+					remote-endpoint = <&liimx185_csi_out1>;
+				};
+			};
+			port@2 {
+				reg = <2>;
+				liimx185_vi_in2: endpoint {
+					port-index = <4>;
+					bus-width = <4>;
+					remote-endpoint = <&liimx185_csi_out2>;
+				};
+			};
+			port@3 {
+				reg = <3>;
+				liimx185_vi_in3: endpoint {
+					port-index = <5>;
+					bus-width = <4>;
+					remote-endpoint = <&liimx185_csi_out3>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			channel@0 {
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						liimx185_csi_in0: endpoint@0 {
+							port-index = <0>;
+							bus-width = <4>;
+							remote-endpoint = <&liimx185_imx185_out0>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						liimx185_csi_out0: endpoint@1 {
+							remote-endpoint = <&liimx185_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						liimx185_csi_in1: endpoint@2 {
+							port-index = <2>;
+							bus-width = <4>;
+							remote-endpoint = <&liimx185_imx185_out1>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						liimx185_csi_out1: endpoint@3 {
+							remote-endpoint = <&liimx185_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						liimx185_csi_in2: endpoint@3 {
+							port-index = <4>;
+							bus-width = <4>;
+							remote-endpoint = <&liimx185_imx185_out2>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						liimx185_csi_out2: endpoint@4 {
+							remote-endpoint = <&liimx185_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						liimx185_csi_in3: endpoint@5 {
+							port-index = <6>;
+							bus-width = <4>;
+							remote-endpoint = <&liimx185_imx185_out3>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						liimx185_csi_out3: endpoint@6 {
+							remote-endpoint = <&liimx185_vi_in3>;
+						};
+					};
+				};
+			};
 		};
 	};
 
-	host1x@13e00000 {
-		nvcsi@15a00000 {
-			num-channels = <1>;
-			#address-cells = <1>;
-			#size-cells = <0>;
-			channel@0 {
-				reg = <0>;
+	i2c@3180000 {
+		tca9546@70 {
+			i2c@0 {
+			imx185_a@1a {
+				compatible = "sony,imx185";
+
+				reg = <0x1a>;
+				devnode = "video0";
+
+				/* Physical dimensions of sensor */
+				physical_w = "15.0";
+				physical_h = "12.5";
+
+				sensor_model ="imx185";
+				/* Define any required hw resources needed by driver */
+				/* ie. clocks, io pins, power sources */
+
+				/* Defines number of frames to be dropped by driver internally after applying */
+				/* sensor crop settings. Some sensors send corrupt frames after applying */
+				/* crop co-ordinates */
+				post_crop_frame_drop = "0";
+
+				/* Convert Gain to unit of dB (decibel) befor passing to kernel driver */
+				use_decibel_gain = "true";
+
+				/* if true, delay gain setting by one frame to be in sync with exposure */
+				delayed_gain = "true";
+
+				/* enable CID_SENSOR_MODE_ID for sensor modes selection */
+				use_sensor_mode_id = "true";
+
+				/* WAR to prevent banding by reducing analog gain. Bug 2229902 */
+				limit_analog_gain = "true";
+
+				/**
+				* ==== Modes ====
+				* A modeX node is required to support v4l2 driver
+				* implementation with NVIDIA camera software stack
+				*
+				* == Signal properties ==
+				*
+				* phy_mode = "";
+				* PHY mode used by the MIPI lanes for this device
+				*
+				* tegra_sinterface = "";
+				* CSI Serial interface connected to tegra
+				* Incase of virtual HW devices, use virtual
+				* For SW emulated devices, use host
+				*
+				* pix_clk_hz = "";
+				* Sensor pixel clock used for calculations like exposure and framerate
+				*
+				* readout_orientation = "0";
+				* Based on camera module orientation.
+				* Only change readout_orientation if you specifically
+				* Program a different readout order for this mode
+				*
+				* == Image format Properties ==
+				*
+				* active_w = "";
+				* Pixel active region width
+				*
+				* active_h = "";
+				* Pixel active region height
+				*
+				* pixel_t = "";
+				* The sensor readout pixel pattern
+				*
+				* line_length = "";
+				* Pixel line length (width) for sensor mode.
+				*
+				* == Source Control Settings ==
+				*
+				* Gain factor used to convert fixed point integer to float
+				* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+				* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+				* Default gain [Default gain to be initialized for the control.
+				*     use min_gain_val as default for optimal results]
+				* Framerate factor used to convert fixed point integer to float
+				* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+				* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+				* Default Framerate [Default framerate to be initialized for the control.
+				*     use max_framerate to get required performance]
+				* Exposure factor used to convert fixed point integer to float
+				* For convenience use 1 sec = 1000000us as conversion factor
+				* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+				* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+				* Default Exposure Time [Default exposure to be initialized for the control.
+				*     Set default exposure based on the default_framerate for optimal exposure settings]
+				*
+				* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_gain_val = ""; (ceil to integer)
+				* max_gain_val = ""; (ceil to integer)
+				* step_gain_val = ""; (ceil to integer)
+				* default_gain = ""; (ceil to integer)
+				* Gain limits for mode
+				*
+				* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_exp_time = ""; (ceil to integer)
+				* max_exp_time = ""; (ceil to integer)
+				* step_exp_time = ""; (ceil to integer)
+				* default_exp_time = ""; (ceil to integer)
+				* Exposure Time limits for mode (sec)
+				*
+				* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_framerate = ""; (ceil to integer)
+				* max_framerate = ""; (ceil to integer)
+				* step_framerate = ""; (ceil to integer)
+				* default_framerate = ""; (ceil to integer)
+				* Framerate limits for mode (fps)
+				*
+				* embedded_metadata_height = "";
+				* Sensor embedded metadata height in units of rows.
+				* If sensor does not support embedded metadata value should be 0.
+				*/
+				mode0 {/*mode IMX185_MODE_1920X1080_CROP_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_a";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "12";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "2";
+					pix_clk_hz = "74250000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+				};
+				mode1 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_a";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "10";
+					csi_pixel_bit_depth = "10";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2640";
+					inherent_gain = "1";
+					mclk_multiplier = "2.4";
+					pix_clk_hz = "89100000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+				};
+
+				mode2 {/*mode IMX185_MODE_1920X1080_CROP_60FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_a";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "12";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "4";
+					pix_clk_hz = "148500000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "60000000"; /* 60 */
+					step_framerate = "1";
+					default_framerate= "60000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "16667";/* us */
+					embedded_metadata_height = "1";
+				};
+
+				mode3 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_60FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_a";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "10";
+					csi_pixel_bit_depth = "10";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2640";
+					inherent_gain = "1";
+					mclk_multiplier = "4.8";
+					pix_clk_hz = "178200000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "60000000"; /* 60 */
+					step_framerate = "1";
+					default_framerate= "60000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "16667";/* us */
+					embedded_metadata_height = "1";
+				};
+				mode4 {/*mode IMX185_MODE_1920X1080_CROP_HDR_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_a";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "16";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer_wdr_pwl";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "2";
+					pix_clk_hz = "74250000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "120"; /* 12dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "16";
+					max_hdr_ratio = "16";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "2433"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+
+					/* WDR related settings */
+					num_control_point = "4";
+					control_point_x_0 = "0";
+					control_point_x_1 = "2048";
+					control_point_x_2 = "16384";
+					control_point_x_3 = "65536";
+					control_point_y_0 = "0";
+					control_point_y_1 = "2048";
+					control_point_y_2 = "2944";
+					control_point_y_3 = "3712";
+				};
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						liimx185_imx185_out0: endpoint {
+							port-index = <0>;
+							bus-width = <4>;
+							remote-endpoint = <&liimx185_csi_in0>;
+							};
+						};
+					};
+				};
+			};
+			i2c@1 {
+			imx185_c@1a {
+				compatible = "sony,imx185";
+
+				reg = <0x1a>;
+				devnode = "video1";
+
+				/* Physical dimensions of sensor */
+				physical_w = "15.0";
+				physical_h = "12.5";
+
+				sensor_model ="imx185";
+				/* Define any required hw resources needed by driver */
+				/* ie. clocks, io pins, power sources */
+
+				/* Defines number of frames to be dropped by driver internally after applying */
+				/* sensor crop settings. Some sensors send corrupt frames after applying */
+				/* crop co-ordinates */
+				post_crop_frame_drop = "0";
+
+				/* Convert Gain to unit of dB (decibel) befor passing to kernel driver */
+				use_decibel_gain = "true";
+
+				/* if true, delay gain setting by one frame to be in sync with exposure */
+				delayed_gain = "true";
+
+				/* enable CID_SENSOR_MODE_ID for sensor modes selection */
+				use_sensor_mode_id = "true";
+
+				/* WAR to prevent banding by reducing analog gain. Bug 2229902 */
+				limit_analog_gain = "true";
+
+				/**
+				* ==== Modes ====
+				* A modeX node is required to support v4l2 driver
+				* implementation with NVIDIA camera software stack
+				*
+				* == Signal properties ==
+				*
+				* phy_mode = "";
+				* PHY mode used by the MIPI lanes for this device
+				*
+				* tegra_sinterface = "";
+				* CSI Serial interface connected to tegra
+				* Incase of virtual HW devices, use virtual
+				* For SW emulated devices, use host
+				*
+				* pix_clk_hz = "";
+				* Sensor pixel clock used for calculations like exposure and framerate
+				*
+				* readout_orientation = "0";
+				* Based on camera module orientation.
+				* Only change readout_orientation if you specifically
+				* Program a different readout order for this mode
+				*
+				* == Image format Properties ==
+				*
+				* active_w = "";
+				* Pixel active region width
+				*
+				* active_h = "";
+				* Pixel active region height
+				*
+				* pixel_t = "";
+				* The sensor readout pixel pattern
+				*
+				* line_length = "";
+				* Pixel line length (width) for sensor mode.
+				*
+				* == Source Control Settings ==
+				*
+				* Gain factor used to convert fixed point integer to float
+				* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+				* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+				* Default gain [Default gain to be initialized for the control.
+				*     use min_gain_val as default for optimal results]
+				* Framerate factor used to convert fixed point integer to float
+				* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+				* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+				* Default Framerate [Default framerate to be initialized for the control.
+				*     use max_framerate to get required performance]
+				* Exposure factor used to convert fixed point integer to float
+				* For convenience use 1 sec = 1000000us as conversion factor
+				* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+				* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+				* Default Exposure Time [Default exposure to be initialized for the control.
+				*     Set default exposure based on the default_framerate for optimal exposure settings]
+				*
+				* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_gain_val = ""; (ceil to integer)
+				* max_gain_val = ""; (ceil to integer)
+				* step_gain_val = ""; (ceil to integer)
+				* default_gain = ""; (ceil to integer)
+				* Gain limits for mode
+				*
+				* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_exp_time = ""; (ceil to integer)
+				* max_exp_time = ""; (ceil to integer)
+				* step_exp_time = ""; (ceil to integer)
+				* default_exp_time = ""; (ceil to integer)
+				* Exposure Time limits for mode (sec)
+				*
+				* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_framerate = ""; (ceil to integer)
+				* max_framerate = ""; (ceil to integer)
+				* step_framerate = ""; (ceil to integer)
+				* default_framerate = ""; (ceil to integer)
+				* Framerate limits for mode (fps)
+				*
+				* embedded_metadata_height = "";
+				* Sensor embedded metadata height in units of rows.
+				* If sensor does not support embedded metadata value should be 0.
+				*/
+				mode0 {/*mode IMX185_MODE_1920X1080_CROP_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_c";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "12";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "2";
+					pix_clk_hz = "74250000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+				};
+				mode1 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_c";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "10";
+					csi_pixel_bit_depth = "10";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2640";
+					inherent_gain = "1";
+					mclk_multiplier = "2.4";
+					pix_clk_hz = "89100000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+				};
+
+				mode2 {/*mode IMX185_MODE_1920X1080_CROP_60FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_c";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "12";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "4";
+					pix_clk_hz = "148500000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "60000000"; /* 60 */
+					step_framerate = "1";
+					default_framerate= "60000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "16667";/* us */
+					embedded_metadata_height = "1";
+				};
+
+				mode3 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_60FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_c";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "10";
+					csi_pixel_bit_depth = "10";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2640";
+					inherent_gain = "1";
+					mclk_multiplier = "4.8";
+					pix_clk_hz = "178200000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "60000000"; /* 60 */
+					step_framerate = "1";
+					default_framerate= "60000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "16667";/* us */
+					embedded_metadata_height = "1";
+				};
+				mode4 {/*mode IMX185_MODE_1920X1080_CROP_HDR_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_c";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "16";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer_wdr_pwl";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "2";
+					pix_clk_hz = "74250000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "120"; /* 12dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "16";
+					max_hdr_ratio = "16";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "2433"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+
+					/* WDR related settings */
+					num_control_point = "4";
+					control_point_x_0 = "0";
+					control_point_x_1 = "2048";
+					control_point_x_2 = "16384";
+					control_point_x_3 = "65536";
+					control_point_y_0 = "0";
+					control_point_y_1 = "2048";
+					control_point_y_2 = "2944";
+					control_point_y_3 = "3712";
+				};
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						liimx185_imx185_out1: endpoint {
+							port-index = <2>;
+							bus-width = <4>;
+							remote-endpoint = <&liimx185_csi_in1>;
+							};
+						};
+					};
+				};
+			};
+			i2c@2 {
+			imx185_e@1a {
+				compatible = "sony,imx185";
+
+				reg = <0x1a>;
+				devnode = "video2";
+
+				/* Physical dimensions of sensor */
+				physical_w = "15.0";
+				physical_h = "12.5";
+
+				sensor_model ="imx185";
+				/* Define any required hw resources needed by driver */
+				/* ie. clocks, io pins, power sources */
+
+				/* Defines number of frames to be dropped by driver internally after applying */
+				/* sensor crop settings. Some sensors send corrupt frames after applying */
+				/* crop co-ordinates */
+				post_crop_frame_drop = "0";
+
+				/* Convert Gain to unit of dB (decibel) befor passing to kernel driver */
+				use_decibel_gain = "true";
+
+				/* if true, delay gain setting by one frame to be in sync with exposure */
+				delayed_gain = "true";
+
+				/* enable CID_SENSOR_MODE_ID for sensor modes selection */
+				use_sensor_mode_id = "true";
+
+				/* WAR to prevent banding by reducing analog gain. Bug 2229902 */
+				limit_analog_gain = "true";
+
+				/**
+				* ==== Modes ====
+				* A modeX node is required to support v4l2 driver
+				* implementation with NVIDIA camera software stack
+				*
+				* == Signal properties ==
+				*
+				* phy_mode = "";
+				* PHY mode used by the MIPI lanes for this device
+				*
+				* tegra_sinterface = "";
+				* CSI Serial interface connected to tegra
+				* Incase of virtual HW devices, use virtual
+				* For SW emulated devices, use host
+				*
+				* pix_clk_hz = "";
+				* Sensor pixel clock used for calculations like exposure and framerate
+				*
+				* readout_orientation = "0";
+				* Based on camera module orientation.
+				* Only change readout_orientation if you specifically
+				* Program a different readout order for this mode
+				*
+				* == Image format Properties ==
+				*
+				* active_w = "";
+				* Pixel active region width
+				*
+				* active_h = "";
+				* Pixel active region height
+				*
+				* pixel_t = "";
+				* The sensor readout pixel pattern
+				*
+				* line_length = "";
+				* Pixel line length (width) for sensor mode.
+				*
+				* == Source Control Settings ==
+				*
+				* Gain factor used to convert fixed point integer to float
+				* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+				* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+				* Default gain [Default gain to be initialized for the control.
+				*     use min_gain_val as default for optimal results]
+				* Framerate factor used to convert fixed point integer to float
+				* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+				* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+				* Default Framerate [Default framerate to be initialized for the control.
+				*     use max_framerate to get required performance]
+				* Exposure factor used to convert fixed point integer to float
+				* For convenience use 1 sec = 1000000us as conversion factor
+				* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+				* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+				* Default Exposure Time [Default exposure to be initialized for the control.
+				*     Set default exposure based on the default_framerate for optimal exposure settings]
+				*
+				* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_gain_val = ""; (ceil to integer)
+				* max_gain_val = ""; (ceil to integer)
+				* step_gain_val = ""; (ceil to integer)
+				* default_gain = ""; (ceil to integer)
+				* Gain limits for mode
+				*
+				* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_exp_time = ""; (ceil to integer)
+				* max_exp_time = ""; (ceil to integer)
+				* step_exp_time = ""; (ceil to integer)
+				* default_exp_time = ""; (ceil to integer)
+				* Exposure Time limits for mode (sec)
+				*
+				* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+				* min_framerate = ""; (ceil to integer)
+				* max_framerate = ""; (ceil to integer)
+				* step_framerate = ""; (ceil to integer)
+				* default_framerate = ""; (ceil to integer)
+				* Framerate limits for mode (fps)
+				*
+				* embedded_metadata_height = "";
+				* Sensor embedded metadata height in units of rows.
+				* If sensor does not support embedded metadata value should be 0.
+				*/
+				mode0 {/*mode IMX185_MODE_1920X1080_CROP_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_e";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "12";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "2";
+					pix_clk_hz = "74250000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+				};
+				mode1 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_e";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "10";
+					csi_pixel_bit_depth = "10";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2640";
+					inherent_gain = "1";
+					mclk_multiplier = "2.4";
+					pix_clk_hz = "89100000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+				};
+
+				mode2 {/*mode IMX185_MODE_1920X1080_CROP_60FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_e";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "12";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "4";
+					pix_clk_hz = "148500000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "60000000"; /* 60 */
+					step_framerate = "1";
+					default_framerate= "60000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "16667";/* us */
+					embedded_metadata_height = "1";
+				};
+
+				mode3 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_60FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_e";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "10";
+					csi_pixel_bit_depth = "10";
+					mode_type = "bayer";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2640";
+					inherent_gain = "1";
+					mclk_multiplier = "4.8";
+					pix_clk_hz = "178200000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "480"; /* 48dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "1";
+					max_hdr_ratio = "1";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "60000000"; /* 60 */
+					step_framerate = "1";
+					default_framerate= "60000000";
+					exposure_factor = "1000000";
+					min_exp_time = "30"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "16667";/* us */
+					embedded_metadata_height = "1";
+				};
+				mode4 {/*mode IMX185_MODE_1920X1080_CROP_HDR_30FPS*/
+					mclk_khz = "37125";
+					num_lanes = "4";
+					tegra_sinterface = "serial_e";
+					phy_mode = "DPHY";
+					discontinuous_clk = "no";
+					dpcm_enable = "false";
+					cil_settletime = "0";
+					dynamic_pixel_bit_depth = "16";
+					csi_pixel_bit_depth = "12";
+					mode_type = "bayer_wdr_pwl";
+					pixel_phase = "rggb";
+
+					active_w = "1920";
+					active_h = "1080";
+					readout_orientation = "0";
+					line_length = "2200";
+					inherent_gain = "1";
+					mclk_multiplier = "2";
+					pix_clk_hz = "74250000";
+
+					gain_factor = "10";
+					min_gain_val = "0"; /* 0dB */
+					max_gain_val = "120"; /* 12dB */
+					step_gain_val = "3"; /* 0.3 */
+					default_gain = "0";
+					min_hdr_ratio = "16";
+					max_hdr_ratio = "16";
+					framerate_factor = "1000000";
+					min_framerate = "1500000"; /* 1.5 */
+					max_framerate = "30000000"; /* 30 */
+					step_framerate = "1";
+					default_framerate= "30000000";
+					exposure_factor = "1000000";
+					min_exp_time = "2433"; /* us */
+					max_exp_time = "660000"; /* us */
+					step_exp_time = "1";
+					default_exp_time = "33334";/* us */
+					embedded_metadata_height = "1";
+
+					/* WDR related settings */
+					num_control_point = "4";
+					control_point_x_0 = "0";
+					control_point_x_1 = "2048";
+					control_point_x_2 = "16384";
+					control_point_x_3 = "65536";
+					control_point_y_0 = "0";
+					control_point_y_1 = "2048";
+					control_point_y_2 = "2944";
+					control_point_y_3 = "3712";
+				};
 				ports {
 					#address-cells = <1>;
 					#size-cells = <0>;
 					port@0 {
 						reg = <0>;
-						liimx185_csi_in0: endpoint@0 {
-							port-index = <0>;
+						liimx185_imx185_out2: endpoint {
+							port-index = <4>;
 							bus-width = <4>;
-							remote-endpoint = <&liimx185_imx185_out0>;
-						};
-					};
-					port@1 {
-						reg = <1>;
-						liimx185_csi_out0: endpoint@1 {
-							remote-endpoint = <&liimx185_vi_in0>;
+							remote-endpoint = <&liimx185_csi_in2>;
+							};
 						};
 					};
 				};
 			};
-		};
-	};
-
-	i2c@3180000 {
-		tca9546@70 {
-			i2c@0 {
-			imx185_a@1a {
+			i2c@3 {
+			imx185_g@1a {
 				compatible = "sony,imx185";
 
 				reg = <0x1a>;
-				devnode = "video0";
+				devnode = "video3";
 
 				/* Physical dimensions of sensor */
 				physical_w = "15.0";
@@ -178,7 +1285,7 @@ imx185_a@1a {
 				mode0 {/*mode IMX185_MODE_1920X1080_CROP_30FPS*/
 					mclk_khz = "37125";
 					num_lanes = "4";
-					tegra_sinterface = "serial_a";
+					tegra_sinterface = "serial_g";
 					phy_mode = "DPHY";
 					discontinuous_clk = "no";
 					dpcm_enable = "false";
@@ -218,7 +1325,7 @@ mode0 {/*mode IMX185_MODE_1920X1080_CROP_30FPS*/
 				mode1 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_30FPS*/
 					mclk_khz = "37125";
 					num_lanes = "4";
-					tegra_sinterface = "serial_a";
+					tegra_sinterface = "serial_g";
 					phy_mode = "DPHY";
 					discontinuous_clk = "no";
 					dpcm_enable = "false";
@@ -259,7 +1366,7 @@ mode1 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_30FPS*/
 				mode2 {/*mode IMX185_MODE_1920X1080_CROP_60FPS*/
 					mclk_khz = "37125";
 					num_lanes = "4";
-					tegra_sinterface = "serial_a";
+					tegra_sinterface = "serial_g";
 					phy_mode = "DPHY";
 					discontinuous_clk = "no";
 					dpcm_enable = "false";
@@ -300,7 +1407,7 @@ mode2 {/*mode IMX185_MODE_1920X1080_CROP_60FPS*/
 				mode3 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_60FPS*/
 					mclk_khz = "37125";
 					num_lanes = "4";
-					tegra_sinterface = "serial_a";
+					tegra_sinterface = "serial_g";
 					phy_mode = "DPHY";
 					discontinuous_clk = "no";
 					dpcm_enable = "false";
@@ -340,7 +1447,7 @@ mode3 {/*mode IMX185_MODE_1920X1080_CROP_10BIT_60FPS*/
 				mode4 {/*mode IMX185_MODE_1920X1080_CROP_HDR_30FPS*/
 					mclk_khz = "37125";
 					num_lanes = "4";
-					tegra_sinterface = "serial_a";
+					tegra_sinterface = "serial_g";
 					phy_mode = "DPHY";
 					discontinuous_clk = "no";
 					dpcm_enable = "false";
@@ -393,10 +1500,10 @@ ports {
 					#size-cells = <0>;
 					port@0 {
 						reg = <0>;
-						liimx185_imx185_out0: endpoint {
-							port-index = <0>;
+						liimx185_imx185_out3: endpoint {
+							port-index = <6>;
 							bus-width = <4>;
-							remote-endpoint = <&liimx185_csi_in0>;
+							remote-endpoint = <&liimx185_csi_in3>;
 							};
 						};
 					};
@@ -437,7 +1544,7 @@ tegra-camera-platform {
 		* isp_bw_margin_pct = <>;
 		* Isp bandwidth margin in percentage
 		*/
-		num_csi_lanes = <4>;
+		num_csi_lanes = <16>;
 		max_lane_speed = <1500000>;
 		min_bits_per_pixel = <10>;
 		vi_peak_byte_per_pixel = <2>;
@@ -455,8 +1562,8 @@ tegra-camera-platform {
 		 */
 		modules {
 			module0 {
-				badge = "imx185_bottom_liimx185";
-				position = "bottom";
+				badge = "imx185_bottomleft_liimx185";
+				position = "bottomleft";
 				orientation = "0";
 				drivernode0 {
 					/* Declare PCL support driver (classically known as guid)  */
@@ -467,6 +1574,45 @@ drivernode0 {
 					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@0/imx185_a@1a";
 				};
 			};
+			module1 {
+				badge = "imx185_bottomright_liimx185";
+				position = "bottomright";
+				orientation = "0";
+				drivernode0 {
+					/* Declare PCL support driver (classically known as guid)  */
+					pcl_id = "v4l2_sensor";
+					/* Driver v4l2 device name */
+					devname = "imx185 31-001a";
+					/* Declare the device-tree hierarchy to driver instance */
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@1/imx185_c@1a";
+				};
+			};
+			module2 {
+				badge = "imx185_centerleft_liimx185";
+				position = "centerleft";
+				orientation = "0";
+				drivernode0 {
+					/* Declare PCL support driver (classically known as guid)  */
+					pcl_id = "v4l2_sensor";
+					/* Driver v4l2 device name */
+					devname = "imx185 32-001a";
+					/* Declare the device-tree hierarchy to driver instance */
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@2/imx185_e@1a";
+				};
+			};
+			module3 {
+				badge = "imx185_centerright_liimx185";
+				position = "centerright";
+				orientation = "0";
+				drivernode0 {
+					/* Declare PCL support driver (classically known as guid)  */
+					pcl_id = "v4l2_sensor";
+					/* Driver v4l2 device name */
+					devname = "imx185 33-001a";
+					/* Declare the device-tree hierarchy to driver instance */
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9546@70/i2c@3/imx185_g@1a";
+				};
+			};
 		};
 	};
 };
diff --git a/nvidia/platform/t23x/concord/kernel-dts/Makefile b/nvidia/platform/t23x/concord/kernel-dts/Makefile
index 3f64d6e380f2..8507f77ca194 100644
--- a/nvidia/platform/t23x/concord/kernel-dts/Makefile
+++ b/nvidia/platform/t23x/concord/kernel-dts/Makefile
@@ -43,6 +43,36 @@ dtbo-$(BUILD_ENABLE) += tegra234-p3737-camera-imx390-overlay.dtbo
 dtbo-$(BUILD_ENABLE) += tegra234-p3737-camera-hawk-owl-overlay.dtbo
 dtbo-$(BUILD_ENABLE) += tegra234-p3701-overlay.dtbo
 dtbo-$(BUILD_ENABLE) += tegra234-p3737-camera-dual-hawk-ar0234-e3653-overlay.dtbo
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-dsboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-dsboard-xv2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-milboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-milboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3737-0000-milboard-xv.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-dsboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-dsboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-dsboard-agxmax.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-dsboard-agxmax-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-dsboard-xv2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-milboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-milboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0004-p3737-0000-milboard-xv.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-dsboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-dsboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-dsboard-agxmax.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-dsboard-agxmax-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-dsboard-xv2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-milboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-milboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0005-p3737-0000-milboard-xv.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3737-0000-dsboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3737-0000-dsboard-agx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3737-0000-dsboard-agxmax.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3737-0000-dsboard-agxmax-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3737-0000-milboard-agx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3737-0000-milboard-agx-base.dtb
 
 ifneq ($(dtb-y),)
 dtb-y := $(addprefix $(makefile-path)/,$(dtb-y))
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-camera-dsboard-xv2-a00.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-camera-dsboard-xv2-a00.dtsi
new file mode 100644
index 000000000000..a66d78372330
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-camera-dsboard-xv2-a00.dtsi
@@ -0,0 +1,2332 @@
+/*
+ * Copyright (c) 2015-2019, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	tegra-capture-vi {
+		num-channels = <6>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				dsboard_xv2_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				dsboard_xv2_vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				dsboard_xv2_vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				dsboard_xv2_vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out3>;
+				};
+			};
+			port@4 {
+				status = "okay";
+				reg = <4>;
+				dsboard_xv2_vi_in4: endpoint {
+					status = "okay";
+					port-index = <4>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out4>;
+				};
+			};
+			port@5 {
+				status="disabled";
+				reg = <5>;
+				dsboard_xv2_vi_in5: endpoint {
+					status="disabled";
+					port-index = <5>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_xv2_csi_out5>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <6>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in3>;
+						};
+					};
+				};
+			};
+			channel@4 {
+				status = "okay";
+				reg = <4>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_xv2_csi_in4: endpoint@8 {
+							status = "okay";
+							port-index = <4>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out4>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_xv2_csi_out4: endpoint@9 {
+							status = "okay";
+							remote-endpoint = <&dsboard_xv2_vi_in4>;
+						};
+					};
+				};
+			};
+			channel@5 { //in next board revision, the port-index should be updated to 6-G.
+				status="disabled";
+				reg = <5>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status="disabled";
+						reg = <0>;
+						dsboard_xv2_csi_in5: endpoint@10 {
+							status="disabled";
+							port-index = <5>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_xv2_imx219_out5>;
+						};
+					};
+					port@1 {
+						status="disabled";
+						reg = <1>;
+						dsboard_xv2_csi_out5: endpoint@11 {
+							status="disabled";
+							remote-endpoint = <&dsboard_xv2_vi_in5>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		tca9548@70 {
+			i2c@0 {
+				status = "okay";
+				imx219_a@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							dsboard_xv2_imx219_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in0>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				status = "okay";
+				imx219_b@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in1>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				status = "okay";
+				imx219_c@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in2>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				status = "okay";
+				imx219_d@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in3>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@4 {
+				status = "okay";
+				imx219_e@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video4";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out4: endpoint {
+								port-index = <4>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in4>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@5 {
+				status = "disabled";
+				imx219_f@10 {
+					status="disabled";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video5";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_f";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_f";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_f";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_f";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_f";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_xv2_imx219_out5: endpoint {
+								port-index = <5>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_xv2_csi_in5>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+
+	dsboard_xv2_lens_imx219@P5V27C {
+		min_focus_distance = "0.0";
+		hyper_focal = "0.0";
+		focal_length = "3.04";
+		f_number = "2.0";
+		aperture = "0.0";
+	};
+
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		* Set this to the highest pix_clk_hz out of all available modes.
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <10>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <240000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		* The general guideline for naming badge_info contains 3 parts, and is as follows,
+		* The first part is the camera_board_id for the module; if the module is in a FFD
+		* platform, then use the platform name for this part.
+		* The second part contains the position of the module, ex. “rear” or “front”.
+		* The third part contains the last 6 characters of a part number which is found
+		* in the module's specsheet from the vender.
+		*/
+		modules {
+			module0 {
+				status = "okay";
+				badge = "dsboard_xv2_bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 30-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@0/imx219_a@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "dsboard_xv2_centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 31-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@1/imx219_b@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "dsboard_xv2_centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 32-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@2/imx219_c@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "dsboard_xv2_topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 33-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@3/imx219_d@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module4 {
+				status = "okay";
+				badge = "dsboard_xv2_bottomright";
+				position = "bottomright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 34-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@4/imx219_e@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+			module5 {
+				status = "disabled";
+				badge = "dsboard_xv2_topright";
+				position = "topright";
+				orientation = "1";
+				drivernode0 {
+					status = "disabled";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 35-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@5/imx219_f@10";
+				};
+				drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_xv2_lens_imx219@P5V27C/";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-camera-expansion-forecr-a00.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-camera-expansion-forecr-a00.dtsi
new file mode 100644
index 000000000000..10880432590e
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-camera-expansion-forecr-a00.dtsi
@@ -0,0 +1,1927 @@
+/*
+ * Copyright (c) 2015-2019, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	tegra-capture-vi {
+		num-channels = <6>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out3>;
+				};
+			};
+			port@4 {
+				status = "okay";
+				reg = <4>;
+				vi_in4: endpoint {
+					status = "okay";
+					port-index = <4>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out4>;
+				};
+			};
+			port@5 {
+				status="okay";
+				reg = <5>;
+				vi_in5: endpoint {
+					status="okay";
+					port-index = <5>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out5>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <6>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&imx219_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&imx219_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&imx219_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&imx219_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&vi_in3>;
+						};
+					};
+				};
+			};
+			channel@4 {
+				status = "okay";
+				reg = <4>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						csi_in4: endpoint@8 {
+							status = "okay";
+							port-index = <4>;
+							bus-width = <2>;
+							remote-endpoint = <&imx219_out4>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						csi_out4: endpoint@9 {
+							status = "okay";
+							remote-endpoint = <&vi_in4>;
+						};
+					};
+				};
+			};
+			channel@5 {
+				status="okay";
+				reg = <5>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status="okay";
+						reg = <0>;
+						csi_in5: endpoint@10 {
+							status="okay";
+							port-index = <6>;
+							bus-width = <2>;
+							remote-endpoint = <&imx219_out5>;
+						};
+					};
+					port@1 {
+						status="okay";
+						reg = <1>;
+						csi_out5: endpoint@11 {
+							status="okay";
+							remote-endpoint = <&vi_in5>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		tca9548@70 {
+			i2c@0 {
+				status = "okay";
+				imx219_a@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							imx219_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in0>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				status = "okay";
+				imx219_b@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							imx219_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in1>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				status = "okay";
+				imx219_c@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							imx219_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in2>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				status = "okay";
+				imx219_d@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							imx219_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in3>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@4 {
+				status = "okay";
+				imx219_e@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video4";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_e";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							imx219_out4: endpoint {
+								port-index = <4>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in4>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@5 {
+				status = "okay";
+				imx219_g@10 {
+					status = "okay";
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video5";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_g";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							imx219_out5: endpoint {
+								port-index = <5>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in5>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+
+	lens_imx219@P5V27C {
+		min_focus_distance = "0.0";
+		hyper_focal = "0.0";
+		focal_length = "3.04";
+		f_number = "2.0";
+		aperture = "0.0";
+	};
+
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		* Set this to the highest pix_clk_hz out of all available modes.
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <16>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <240000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		* The general guideline for naming badge_info contains 3 parts, and is as follows,
+		* The first part is the camera_board_id for the module; if the module is in a FFD
+		* platform, then use the platform name for this part.
+		* The second part contains the position of the module, ex. “rear” or “front”.
+		* The third part contains the last 6 characters of a part number which is found
+		* in the module's specsheet from the vender.
+		*/
+		modules {
+			module0 {
+				status = "okay";
+				badge = "bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 30-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@0/imx219_a@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/lens_imx219@P5V27C/";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 31-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@1/imx219_b@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/lens_imx219@P5V27C/";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 32-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@2/imx219_c@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/lens_imx219@P5V27C/";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 33-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@3/imx219_d@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/lens_imx219@P5V27C/";
+				};
+			};
+			module4 {
+				status = "okay";
+				badge = "bottomright";
+				position = "bottomright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 34-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@4/imx219_e@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/lens_imx219@P5V27C/";
+				};
+			};
+			module5 {
+				status = "okay";
+				badge = "topright";
+				position = "topright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 35-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/tca9548@70/i2c@5/imx219_g@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/lens_imx219@P5V27C/";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-ethernet-3737-0000-switch.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-ethernet-3737-0000-switch.dtsi
new file mode 100644
index 000000000000..62607a8efef1
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-ethernet-3737-0000-switch.dtsi
@@ -0,0 +1,48 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include <dt-bindings/gpio/tegra234-gpio.h>
+
+/ {
+	chosen {
+		nvidia,ether-mac0 = "48:B0:2D:68:C9:1B";
+		nvidia,ether-mac1 = "48:B0:2D:68:C9:1C";
+	};
+
+	/* MGBE - A */
+	ethernet@6810000 {
+		status = "okay";
+		nvidia,mac-addr-idx = <1>;
+
+		/* 1=enable, 0=disable */
+		nvidia,pause_frames = <1>;
+		phy-mode = "10gbase-r";
+
+		local-mac-address = [1a 2b 3c 4d 5e 6e];
+		nvidia,phy-reset-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Y, 1) 0>;
+
+		/* 1:10G, 0:5G */
+		nvidia,uphy-gbe-mode = <1>;
+		/* 0:XFI 10G, 1:XFI 5G, 2:USXGMII 10G, 3:USXGMII 5G */
+		nvidia,phy-iface-mode = <0>;
+		nvidia,max-platform-mtu = <16383>;
+
+		fixed-link {
+			speed = <10000>;
+			full-duplex;
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi
index 4ff5f3d12253..da65e0c1bac3 100644
--- a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-a04.dtsi
@@ -15,7 +15,7 @@
 #include "tegra234-pwm-fan.dtsi"
 #include "tegra234-p3737-audio.dtsi"
 #include "tegra234-p3737-fixed-regulator.dtsi"
-#include "tegra234-ethernet-3737-0000.dtsi"
+#include "tegra234-ethernet-3737-0000-switch.dtsi"
 #include "tegra234-p3737-pcie.dtsi"
 #include "tegra234-p3737-super-module-e2614.dtsi"
 
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-dsboard-xv2-a00.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-dsboard-xv2-a00.dtsi
new file mode 100644
index 000000000000..1e16e6444550
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-dsboard-xv2-a00.dtsi
@@ -0,0 +1,152 @@
+/*
+ * Copyright (c) 2015-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include "tegra234-camera-dsboard-xv2-a00.dtsi"
+#include "dt-bindings/clock/tegra234-clock.h"
+
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+	tegra-camera-platform {
+		/**
+		* tpg_max_iso = <>;
+		* Max iso bw for 6 streams of tpg
+		* streams * nvcsi_freq * PG_bitrate / RG10 * BPP
+		* 6 * 102Mhz * 32 bits/ 10 bits * 2 Bps
+		* = 3916.8 MBps
+		*/
+		tpg_max_iso = <3916800>;
+	};
+
+	i2c@3180000 {
+		tca9548_70: tca9548@70 {
+			status = "okay";
+			compatible = "nxp,pca9548";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			skip_mux_detect;
+			vif-supply = <&p3737_vdd_1v8_sys>;
+			vcc-supply = <&p3737_vdd_1v8_sys>;
+			vcc-pullup-supply = <&battery_reg>;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				status = "okay";
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_a@10 {
+					status = "okay";
+					reset-gpios = <&tca6408_38 0 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@1 {
+				status = "okay";
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_b@10 {
+					status = "okay";
+					reset-gpios = <&tca6408_38 1 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@2 {
+				status = "okay";
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_c@10 {
+					status = "okay";
+					reset-gpios = <&tca6408_38 2 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@3 {
+				status = "okay";
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_d@10 {
+					status = "okay";
+					reset-gpios = <&tca6408_38 3 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@4 {
+				status = "okay";
+				reg = <4>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_e@10 {
+					status = "okay";
+					reset-gpios = <&tca6408_38 4 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@5 {
+				status="disabled";
+				reg = <5>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_f@10 {
+					status = "disabled";
+					reset-gpios = <&tca6408_38 5 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+			i2c@6 {
+				status = "okay";
+				reg = <6>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				tca6408_38: tca6408@38 {
+					status = "okay";
+					compatible = "nxp,pcf8574a";
+					reg = <0x38>;
+					gpio-controller;
+					#gpio-cells = <2>;
+					tca6408_38_outlow {
+						/*
+						 * GPIO-0 : PWDN_CAM0
+						 * GPIO-1 : PWDN_CAM1
+						 * GPIO-2 : PWDN_CAM2
+						 * GPIO-3 : PWDN_CAM3
+						 * GPIO-4 : PWDN_CAM4
+						 * GPIO-5 : PWDN_CAM5
+						 * GPIO-6 : 
+						 * GPIO-7 : 
+						 */
+						gpio-hog;
+						gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+						output-low;
+						label = "tca6408_38_outlow_0",
+							"tca6408_38_outlow_1",
+							"tca6408_38_outlow_2",
+							"tca6408_38_outlow_3",
+							"tca6408_38_outlow_4",
+							"tca6408_38_outlow_5",
+							"tca6408_38_outlow_6",
+							"tca6408_38_outlow_7";
+					};
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-expansion-forecr-a00.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-expansion-forecr-a00.dtsi
new file mode 100644
index 000000000000..cb87d6dd635d
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-expansion-forecr-a00.dtsi
@@ -0,0 +1,152 @@
+/*
+ * Copyright (c) 2015-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include "tegra234-camera-expansion-forecr-a00.dtsi"
+#include "dt-bindings/clock/tegra234-clock.h"
+
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+	tegra-camera-platform {
+		/**
+		* tpg_max_iso = <>;
+		* Max iso bw for 6 streams of tpg
+		* streams * nvcsi_freq * PG_bitrate / RG10 * BPP
+		* 6 * 102Mhz * 32 bits/ 10 bits * 2 Bps
+		* = 3916.8 MBps
+		*/
+		tpg_max_iso = <3916800>;
+	};
+
+	i2c@3180000 {
+		tca9548_70: tca9548@70 {
+			status = "okay";
+			compatible = "nxp,pca9548";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			skip_mux_detect;
+			vif-supply = <&p3737_vdd_1v8_sys>;
+			vcc-supply = <&p3737_vdd_1v8_sys>;
+			vcc-pullup-supply = <&battery_reg>;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				status = "okay";
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_a@10 {
+					status = "okay";
+					reset-gpios = <&pcf8574a_38 0 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@1 {
+				status = "okay";
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_b@10 {
+					status = "okay";
+					reset-gpios = <&pcf8574a_38 1 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@2 {
+				status = "okay";
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_c@10 {
+					status = "okay";
+					reset-gpios = <&pcf8574a_38 2 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@3 {
+				status = "okay";
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_d@10 {
+					status = "okay";
+					reset-gpios = <&pcf8574a_38 3 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@4 {
+				status = "okay";
+				reg = <4>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_e@10 {
+					status = "okay";
+					reset-gpios = <&pcf8574a_38 4 GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@5 {
+				status="okay";
+				reg = <5>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_g@10 {
+					status = "okay";
+					reset-gpios = <&pcf8574a_38 5 GPIO_ACTIVE_HIGH>;
+				};
+			};
+
+			i2c@6 {
+				status = "okay";
+				reg = <6>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				pcf8574a_38: pcf8574a@38 {
+					status = "okay";
+					compatible = "nxp,pcf8574a";
+					reg = <0x38>;
+					gpio-controller;
+					#gpio-cells = <2>;
+					pcf8574a_38_outlow {
+						/*
+						 * GPIO-0 : PWDN_CAM0
+						 * GPIO-1 : PWDN_CAM1
+						 * GPIO-2 : PWDN_CAM2
+						 * GPIO-3 : PWDN_CAM3
+						 * GPIO-4 : PWDN_CAM4
+						 * GPIO-5 : PWDN_CAM5
+						 * GPIO-6 : 
+						 * GPIO-7 : 
+						 */
+						gpio-hog;
+						gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+						output-low;
+						label = "pcf8574a_38_outlow_0",
+							"pcf8574a_38_outlow_1",
+							"pcf8574a_38_outlow_2",
+							"pcf8574a_38_outlow_3",
+							"pcf8574a_38_outlow_4",
+							"pcf8574a_38_outlow_5",
+							"pcf8574a_38_outlow_6",
+							"pcf8574a_38_outlow_7";
+					};
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-imx185-a00.dtsi b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-imx185-a00.dtsi
index ba7e453c83eb..3e166314a24b 100644
--- a/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-imx185-a00.dtsi
+++ b/nvidia/platform/t23x/concord/kernel-dts/cvb/tegra234-p3737-0000-camera-imx185-a00.dtsi
@@ -17,6 +17,9 @@
 #include "dt-bindings/clock/tegra234-clock.h"
 
 #define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 2)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
 #define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
 
 /* camera control gpio definitions */
@@ -64,6 +67,72 @@ imx185_a@1a {
 					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
 				};
 			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				pca9570_c@24 {
+					compatible = "nxp,pca9570";
+					reg = <0x24>;
+					channel = "c";
+					drive_ic = "DRV8838";
+				};
+
+				imx185_c@1a {
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@2 {
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				pca9570_e@24 {
+					compatible = "nxp,pca9570";
+					reg = <0x24>;
+					channel = "e";
+					drive_ic = "DRV8838";
+				};
+
+				imx185_e@1a {
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				pca9570_g@24 {
+					compatible = "nxp,pca9570";
+					reg = <0x24>;
+					channel = "g";
+					drive_ic = "DRV8838";
+				};
+
+				imx185_g@1a {
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
 		};
 	};
 };
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi b/nvidia/platform/t23x/concord/kernel-dts/tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi
new file mode 100644
index 000000000000..8253af2b7ea2
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi
@@ -0,0 +1,560 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/ {
+	display@13800000 {
+		nvidia,dcb-image = [
+			55 aa 16 00 00 37 34 30 30 e9 4c 19 77 cc 56 49
+			44 45 4f 20 0d 00 00 00 70 01 00 00 00 00 49 42
+			4d 20 56 47 41 20 43 6f 6d 70 61 74 69 62 6c 65
+			01 00 00 00 10 00 82 18 30 34 2f 32 35 2f 32 32
+			00 00 00 00 00 00 00 00 21 18 50 00 e1 2b 00 00
+			50 4d 49 44 00 00 00 00 00 00 00 a0 00 b0 00 b8
+			00 c0 00 0e 47 41 31 30 42 20 56 47 41 20 42 49
+			4f 53 0d 0a 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 56 65 72 73 69 6f 6e 20 39 34 2e
+			30 42 2e 30 30 2e 30 30 2e 32 31 20 0d 0a 00 43
+			6f 70 79 72 69 67 68 74 20 28 43 29 20 31 39 39
+			36 2d 32 30 32 32 20 4e 56 49 44 49 41 20 43 6f
+			72 70 2e 0d 0a 00 00 00 ff ff 00 00 00 00 ff ff
+			47 50 55 20 42 6f 61 72 64 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 43 68 69 70 20 52 65 76 20 20 20 00 00
+			00 00 00 00 00 00 00 ba 91 98 96 91 9a 9a 8d 96
+			91 98 df ad 9a 93 9a 9e 8c 9a df d2 df b1 90 8b
+			df b9 90 8d df af 8d 90 9b 8a 9c 8b 96 90 91 df
+			aa 8c 9a f2 f5 ff 00 00 00 00 00 00 00 00 00 00
+			50 43 49 52 de 10 94 22 00 00 18 00 00 00 00 03
+			16 00 01 00 00 80 00 00 2e 8b c0 2e 8b c0 8b c0
+			4e 50 44 45 01 01 14 00 16 00 00 01 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			ff b8 42 49 54 00 00 01 0c 06 13 44 32 01 04 00
+			3e 02 42 02 25 00 4a 02 43 02 2c 00 6f 02 44 01
+			04 00 9b 02 49 01 24 00 9f 02 4d 02 29 00 c3 02
+			4e 00 00 00 00 00 50 02 fc 00 ec 02 53 02 18 00
+			e8 03 54 01 02 00 00 04 55 01 05 00 0a 04 56 01
+			06 00 0f 04 78 01 08 00 15 04 64 01 02 00 1d 04
+			70 02 04 00 1f 04 75 01 11 00 23 04 69 02 6e 00
+			34 04 45 01 04 00 02 04 73 01 04 00 06 04 00 00
+			a2 04 a2 04 e9 21 f0 21 e0 2b 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 0b 94 21 00
+			00 00 00 00 a8 07 00 00 00 00 00 00 00 00 02 00
+			5c 5c 2e 02 00 00 42 02 04 00 10 00 00 00 00 e9
+			0e 00 00 00 00 00 00 39 44 00 00 e7 2d 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 92 30 00 00 e5
+			44 00 00 23 45 00 00 4a 45 00 00 00 00 00 00 f6
+			04 00 00 00 00 fa 04 00 00 66 08 fa 04 16 2b 66
+			08 18 2b a2 04 ef 09 04 22 d4 09 c2 21 18 2b 90
+			00 9b 22 01 68 08 56 09 f4 43 00 00 fe 43 00 00
+			f7 0f 00 00 f0 21 00 00 fc 21 00 00 54 4a 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 d5 33 00 00
+			bb 36 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 b3 3c 00 00
+			00 00 00 00 ed 3c 00 00 12 43 00 00 00 00 00 00
+			00 00 00 00 df 33 00 00 32 3d 00 00 a0 43 00 00
+			ad 36 00 00 00 00 00 00 00 00 00 00 c2 43 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 61 0b 00 00 dd 0a 00 00 77 0b 00 00
+			11 3c 00 00 17 3c 00 00 1c 3c 00 00 20 3c 00 00
+			2a 3c 00 00 31 3c 00 00 3f 3c 00 00 81 3c 00 00
+			00 00 00 00 00 00 00 00 96 3c 00 00 f0 45 00 00
+			96 47 00 00 0b 48 00 00 91 49 00 00 80 4b 00 00
+			bc 4b 00 00 e6 49 00 00 9c 3c 00 00 79 3c 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ec 4d 00 00
+			a0 3c 00 00 a9 3c 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 64 00 50 b5 00 19 cf 00
+			28 91 0e 14 a5 0e 23 00 01 23 23 01 14 00 00 00
+			0c 11 00 00 00 00 83 17 00 00 c8 0e 01 00 00 0d
+			0e df 0c 00 00 00 00 01 01 00 00 00 00 af 1d 31
+			4e 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			b2 2d 00 00 00 00 0b 94 21 00 00 b3 ef dc 01 58
+			03 00 00 30 34 2f 32 35 2f 32 32 00 00 00 00 00
+			00 00 00 00 00 00 00 21 01 10 00 00 00 80 01 00
+			00 00 00 00 30 30 30 30 30 30 30 30 30 30 30 30
+			00 00 00 00 00 00 00 00 03 42 00 00 62 5a 08 00
+			ad c1 45 18 8a 1c 7f 9f 7f fa 3e 96 54 33 00 00
+			00 00 00 00 c9 4c 00 00 00 00 00 00 00 00 97 4e
+			00 00 01 00 10 00 bf 09 30 00 02 00 94 22 00 00
+			00 00 01 00 44 00 6b 09 00 00 a2 04 00 00 56 09
+			00 00 fa 04 00 00 00 00 00 00 66 08 00 00 78 08
+			00 00 61 0b 00 00 dd 0a 00 00 77 0b 00 00 8d 0b
+			00 00 0d 0e 00 00 df 0c 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 2c 22 00 00 30 c0 61 40 00 00
+			00 10 00 00 00 00 08 23 61 00 80 00 00 00 80 00
+			00 00 88 23 61 00 80 00 00 00 80 00 00 00 08 24
+			61 00 80 00 00 00 80 00 00 00 88 24 61 00 80 00
+			00 00 80 00 00 00 08 25 61 00 80 00 00 00 80 00
+			00 00 88 25 61 00 80 00 00 00 80 00 00 00 08 26
+			61 00 80 00 00 00 80 00 00 00 00 2a 13 00 00 00
+			04 00 00 00 04 00 00 2a 13 00 00 00 01 00 00 00
+			01 00 00 6e 13 00 00 00 04 00 00 00 04 00 00 6e
+			13 00 00 00 01 00 00 00 01 00 4c 00 12 00 3f 00
+			00 00 00 00 00 00 0c 24 02 00 01 00 00 00 00 00
+			00 00 e4 05 02 00 7c 00 00 00 00 00 00 00 e4 05
+			02 00 7c 00 00 00 18 00 00 00 e4 05 02 00 7c 00
+			00 00 0c 00 00 00 e4 05 02 00 7c 00 00 00 04 00
+			00 00 e4 05 02 00 7c 00 00 00 08 00 00 00 e4 05
+			02 00 7c 00 00 00 14 00 00 00 20 0e 9a 00 00 00
+			02 00 00 00 02 00 00 0e 9a 00 00 00 02 00 00 00
+			02 00 00 0e 9a 00 01 00 00 00 01 00 00 00 34 c0
+			61 40 00 00 00 80 00 00 00 00 00 0c 82 00 ff ff
+			ff ff 00 00 00 00 00 0c 82 00 01 00 00 00 00 00
+			00 00 00 0c 82 00 02 00 00 00 00 00 00 00 00 0c
+			82 00 04 00 00 00 00 00 00 00 00 0c 82 00 08 00
+			00 00 00 00 00 00 00 0c 82 00 10 00 00 00 00 00
+			00 00 00 0c 82 00 20 00 00 00 00 00 00 00 90 02
+			82 00 01 00 00 00 00 00 00 00 88 02 82 00 ff 00
+			00 00 00 00 00 00 c0 04 82 00 07 00 00 00 00 00
+			00 00 00 0a 00 00 00 00 f0 1f 00 00 00 00 88 80
+			08 00 00 00 0f 00 00 00 01 00 40 c0 08 00 00 00
+			0c 00 00 00 0c 00 40 c0 08 00 1f 00 00 00 00 00
+			00 00 00 0a 00 00 00 00 f0 1f 00 00 00 00 74 09
+			9a 00 0f 00 00 00 00 00 00 00 e8 73 13 00 01 00
+			00 00 01 00 00 00 0c 06 9a 00 40 00 00 00 40 00
+			00 00 64 00 12 00 40 00 00 00 40 00 00 00 04 14
+			00 00 04 00 00 00 00 00 00 00 04 14 00 00 08 00
+			00 00 08 00 00 00 14 38 82 00 00 00 01 00 00 00
+			01 00 00 0a 00 00 00 00 f0 1f 00 00 00 00 0c 14
+			00 00 01 00 00 00 01 00 00 00 0c 14 00 00 02 00
+			00 00 01 00 00 00 88 54 62 00 00 00 01 00 00 00
+			00 00 88 54 62 00 00 00 02 00 00 00 00 00 88 54
+			62 00 00 00 04 00 00 00 00 00 9c 8b 11 00 00 00
+			00 80 00 00 00 00 14 0c 82 00 01 00 00 00 00 00
+			00 00 14 0c 82 00 02 00 00 00 00 00 00 00 14 0c
+			82 00 04 00 00 00 00 00 00 00 14 0c 82 00 08 00
+			00 00 00 00 00 00 14 0c 82 00 10 00 00 00 00 00
+			00 00 14 0c 82 00 20 00 00 00 00 00 00 00 9c 8b
+			11 00 00 00 00 80 00 00 00 00 10 01 82 00 01 00
+			00 00 00 00 00 00 d4 06 82 00 ff 03 00 00 00 00
+			00 00 14 0c 82 00 3f 00 00 00 01 00 00 00 00 14
+			00 00 02 00 00 00 00 00 00 00 44 c1 61 60 01 00
+			00 00 01 00 00 00 20 87 08 00 04 00 00 00 00 00
+			00 00 40 00 82 00 01 00 00 00 00 00 00 00 54 9b
+			41 00 ff 00 00 00 00 00 00 00 68 9b 41 00 03 00
+			00 00 00 00 00 00 40 80 11 00 02 00 00 00 00 00
+			00 00 04 0c 82 00 01 00 00 00 00 00 00 00 04 14
+			00 00 00 04 00 00 00 00 00 00 34 04 82 00 01 00
+			00 00 00 00 00 00 68 08 00 01 02 03 04 05 06 07
+			00 01 02 03 04 05 06 07 41 06 24 06 00 00 00 07
+			00 02 bf 00 01 51 00 04 bf 00 02 5e 00 01 bf 00
+			03 52 00 03 bf 00 84 19 00 00 4f 00 85 7b 59 98
+			4f 00 06 ff 00 00 4f 00 07 ff 00 00 ef 00 08 ff
+			00 00 ef 00 09 ff 00 00 ef 00 0a ff 00 00 ef 00
+			0b ff 00 00 ef 00 0c ff 00 00 ef 00 0d ff 00 00
+			ef 00 0e ff 00 00 ef 00 0f ff 00 00 ef 00 10 42
+			50 11 e4 00 11 41 42 0b e2 00 12 40 41 0a e1 00
+			13 70 51 12 e5 00 14 ff 00 00 ef 00 15 ff 00 00
+			ef 00 16 ff 00 00 ef 00 17 ff 00 00 ef 00 18 ff
+			00 00 ef 00 19 ff 00 00 ef 00 1a ff 00 00 ef 00
+			1b ff 00 00 ef 00 1c ff 00 00 ef 00 1d ff 00 00
+			ef 00 1e ff 00 00 ef 00 1f ff 00 00 ef 00 00 ff
+			00 00 0f 00 00 ff 00 00 0f 00 00 ff 00 00 0f 00
+			00 ff 00 00 0f 00 10 07 16 10 00 bd 0a 01 f0 10
+			03 00 00 00 00 ff ff ff 00 ff ff 00 10 00 00 00
+			00 00 00 1f 01 00 00 00 00 00 00 ff ff ff 00 ff
+			ff 00 10 00 00 00 00 00 00 2f 02 00 00 00 00 00
+			00 ff ff ff 00 ff ff 00 10 00 00 00 00 00 00 3f
+			03 00 00 00 00 00 00 ff ff ff 00 ff ff 00 10 00
+			00 00 00 00 00 4f 04 00 00 00 00 00 00 ff ff ff
+			00 ff ff 00 10 00 00 00 00 00 00 5f 05 00 00 00
+			00 00 00 ff ff ff 00 ff ff 00 10 00 00 00 00 00
+			00 6f 06 00 00 00 00 00 00 ff ff ff 00 ff ff 00
+			10 00 00 00 00 00 00 7f 07 00 00 00 00 00 00 ff
+			ff ff 00 ff ff 00 10 00 00 00 00 00 00 8f 00 00
+			00 00 00 00 00 ff ff ff 00 ff ff 00 10 00 00 00
+			00 00 00 9f 01 00 00 00 00 00 00 ff ff ff 00 ff
+			ff 00 10 00 00 00 00 00 00 af 02 00 00 00 00 00
+			00 ff ff ff 00 ff ff 00 10 00 00 00 00 00 00 bf
+			03 00 00 00 00 00 00 ff ff ff 00 ff ff 00 10 00
+			00 00 00 00 00 cf 04 00 00 00 00 00 00 ff ff ff
+			00 ff ff 00 10 00 00 00 00 00 00 df 05 00 00 00
+			00 00 00 ff ff ff 00 ff ff 00 10 00 00 00 00 00
+			00 ef 06 00 00 00 00 00 00 ff ff ff 00 ff ff 00
+			10 00 00 00 00 00 00 ff 07 00 00 00 00 00 00 ff
+			ff ff 00 ff ff 00 10 00 00 00 00 00 00 00 01 02
+			03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f 10 11 12
+			13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f 10 04 20
+			04 00 00 80 00 b8 4c 0a ff e0 93 04 00 20 d6 13
+			00 e0 93 04 01 20 d6 13 00 ff 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 ff 00 00 00 00 00 00 00
+			00 00 00 00 01 00 00 00 00 ff 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 ff 00 00 00 00 00 00 00
+			00 00 00 00 01 00 00 00 00 ff 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 ff 00 00 00 00 00 00 00
+			00 00 00 00 01 00 00 00 00 ff 00 00 00 00 00 00
+			00 20 05 11 01 00 00 35 0c 00 ff ff ff ff ff ff
+			ff ff ff 00 00 00 00 10 05 11 01 00 00 00 00 ff
+			ff 00 00 00 00 00 00 00 00 00 00 00 00 30 08 10
+			01 14 01 15 0e 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10
+			0d 17 34 b0 8f 11 00 00 00 00 00 00 00 00 00 34
+			a8 04 82 00 00 00 00 00 00 00 00 00 34 a0 04 82
+			00 00 00 00 00 00 00 00 00 34 d4 02 82 00 00 00
+			00 00 00 00 00 00 34 a4 04 82 00 00 00 00 00 00
+			00 00 00 34 7c 14 00 00 00 00 00 00 00 00 00 00
+			34 08 0e 82 00 00 00 00 00 00 00 00 00 34 0c 0e
+			82 00 00 00 00 00 00 00 00 00 34 a8 83 11 00 00
+			00 00 00 00 00 00 00 34 78 01 82 00 00 00 00 00
+			00 00 00 00 34 78 01 82 00 00 00 00 00 00 00 00
+			00 34 ac 04 82 00 00 00 00 00 00 00 00 00 34 94
+			10 82 00 00 00 00 00 00 00 00 00 34 88 10 82 00
+			00 00 00 00 00 00 00 00 34 8c 10 82 00 00 00 00
+			00 00 00 00 00 34 90 10 82 00 00 00 00 00 00 00
+			00 00 34 ac 83 11 00 00 00 00 00 00 00 00 00 34
+			78 01 82 00 00 00 00 00 00 00 00 00 34 d4 02 82
+			00 00 00 00 00 00 00 00 00 34 78 05 82 00 00 00
+			00 00 00 00 00 00 34 b0 04 82 00 00 00 00 00 00
+			00 00 00 34 78 01 82 00 00 00 00 00 00 00 00 00
+			34 7c 07 82 00 00 00 00 00 00 00 00 00 10 03 1b
+			05 80 00 07 60 05 08 40 08 09 60 0d 0a 40 10 0d
+			f0 17 0c e0 15 0e 60 18 0f 40 1c 10 e0 23 15 80
+			24 16 26 29 17 60 2d 18 40 30 19 60 35 1a 60 39
+			1b 60 3d 1d e0 43 1e a5 44 1f 60 49 20 60 4d 21
+			60 51 22 fc 47 23 a0 58 24 66 59 25 2c 5a 26 f2
+			5a 68 74 e1 61 8d e9 54 da de d0 33 c4 0d 30 30
+			cb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 4e 56 49 44 49 41 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 4e 56 49 44 49 41 20 43 6f 72 70
+			6f 72 61 74 69 6f 6e 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 22 05 02 0e 0c 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 50 04 13 0e 07 95 01
+			95 01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32 ff 01 3f
+			08 95 01 95 01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32
+			ff 01 3f 0b 95 01 95 01 d0 07 a0 0f 1b 00 1b 00
+			0f 0f 32 ff 01 3f 04 e1 00 13 01 94 11 28 23 e1
+			00 13 01 01 01 14 ff 01 02 0c 1b 00 1b 00 40 06
+			80 0c 1b 00 1b 00 01 01 28 ff 01 3f 41 1b 00 1b
+			00 40 06 8c 0a 1b 00 28 00 01 ff 28 ff 03 3f 42
+			1b 00 1b 00 40 06 8c 0a 1b 00 28 00 01 ff 28 ff
+			03 3f 80 1b 00 1b 00 20 03 54 06 1b 00 1b 00 01
+			01 14 ff 01 3f 81 1b 00 1b 00 20 03 54 06 1b 00
+			1b 00 01 01 14 ff 01 3f 82 1b 00 1b 00 20 03 54
+			06 1b 00 1b 00 01 01 14 ff 01 3f 83 1b 00 1b 00
+			20 03 54 06 1b 00 1b 00 01 01 14 ff 01 3f 0d 1b
+			00 1b 00 20 03 54 06 1b 00 1b 00 01 01 14 ff 01
+			3f 0e 1b 00 1b 00 e8 03 d0 07 0d 00 1b 00 01 ff
+			28 ff 01 1f 0f 95 01 95 01 d0 07 a0 0f 1b 00 1b
+			00 0f 0f 32 ff 01 3f 10 04 02 06 00 00 00 07 00
+			07 00 07 00 07 00 07 10 05 04 10 04 0f 0f 0f 0f
+			2f 2f 2f 2f 1c 1c 1c 1c 0f 46 40 00 0f 0f 0f 0f
+			2f 2f 2f 2f 1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f
+			2f 2f 2f 2f 1e 1e 1e 1e 0f 46 40 00 0f 0f 0f 0f
+			2f 2f 2f 2f 1f 1f 1f 1f 0f 46 40 00 0f 0f 0f 0f
+			2d 2d 2d 2d 19 19 19 19 0f 46 40 00 0f 0f 0f 0f
+			2c 2c 2c 2c 1b 1b 1b 1b 0f 46 40 00 0f 0f 0f 0f
+			2b 2b 2b 2b 1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f
+			2a 2a 2a 2a 1f 1f 1f 1f 0f 46 40 00 0e 0e 0e 0e
+			29 29 29 29 18 18 18 18 0f 46 40 00 0e 0e 0e 0e
+			28 28 28 28 1a 1a 1a 1a 0f 46 40 00 0e 0e 0e 0e
+			27 27 27 27 1c 1c 1c 1c 0f 46 40 00 0e 0e 0e 0e
+			26 26 26 26 1e 1e 1e 1e 0f 46 40 00 0f 0f 0f 0f
+			2d 2d 2d 2d 19 19 19 19 0f 46 40 00 0f 0f 0f 0f
+			2c 2c 2c 2c 1b 1b 1b 1b 0f 46 40 00 0f 0f 0f 0f
+			2b 2b 2b 2b 1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f
+			2a 2a 2a 2a 1f 1f 1f 1f 0f 46 40 00 20 19 04 00
+			00 50 32 74 40 e8 80 e4 57 01 04 04 06 31 1a 00
+			00 07 10 00 00 3d 11 00 00 3b 12 00 00 39 13 00
+			00 37 14 00 00 35 15 00 00 33 16 00 00 10 08 0e
+			05 00 2c 04 04 d1 84 00 00 00 00 0a 05 00 06 00
+			00 00 00 00 38 3d 3e 3f 3a 00 00 00 00 05 05 05
+			05 00 00 00 00 00 00 00 00 88 58 24 00 00 00 00
+			00 75 40 00 00 00 00 0a 05 00 06 00 00 00 00 00
+			38 3d 3e 3f 3a 3f 3f 3f 3f 05 05 05 05 0a 0a 0a
+			0a 00 00 00 00 88 58 24 00 00 00 00 00 65 19 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 48 3a 3a 3a
+			3a 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00
+			00 f8 5a 24 00 00 00 00 00 00 00 00 00 00 00 0a
+			0a 00 06 00 00 00 00 00 58 3a 3a 3a 3a 3a 3a 3a
+			3a 00 00 00 00 00 00 00 00 00 00 00 00 f8 5a 24
+			00 00 00 00 00 03 00 00 01 0a 05 0f 46 40 00 00
+			03 00 44 06 00 00 01 0a 08 0f 46 40 00 00 03 00
+			44 08 00 00 01 0a 05 0f 46 40 00 00 03 00 44 0a
+			00 00 01 0a 05 0f 46 40 00 00 03 00 44 0c 00 00
+			01 0a 08 0f 46 40 00 00 03 00 44 10 08 0e 05 00
+			2c 04 04 d1 84 00 00 00 00 0a 05 00 06 00 00 00
+			00 00 38 3d 3e 3f 3a 00 00 00 00 05 05 05 05 00
+			00 00 00 00 00 00 00 88 58 24 00 00 00 00 00 75
+			40 00 00 00 00 0a 05 00 06 00 00 00 00 00 38 3d
+			3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00 00 00
+			00 00 00 88 58 24 00 00 00 00 00 65 19 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 48 3a 3a 3a 3a 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 f8
+			5a 24 00 00 00 00 00 00 00 00 00 00 00 0a 0a 00
+			06 00 00 00 00 00 58 3a 3a 3a 3a 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 f8 5a 24 00 00
+			00 00 00 0c 00 00 01 0a 05 0f 46 40 00 00 03 00
+			44 0d 00 00 01 0a 08 0f 46 40 00 00 03 00 44 0e
+			00 00 01 0a 05 0f 46 40 00 00 03 00 44 0f 01 00
+			01 0a 05 0f 46 40 00 00 03 00 44 10 01 00 01 0a
+			08 0f 46 40 00 00 03 00 44 10 08 0e 05 00 2c 04
+			04 d1 84 00 00 00 00 0a 05 00 06 00 00 00 00 00
+			38 3d 3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00
+			00 00 00 00 00 88 58 24 00 00 00 00 00 75 40 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f
+			3a 3f 3f 3f 3f 05 05 05 05 05 05 05 05 00 00 00
+			00 88 58 24 00 00 00 00 00 65 19 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 48 3a 3a 3a 3a 3a 3a 3a
+			3a 00 00 00 00 00 00 00 00 00 00 00 00 f8 5a 24
+			00 00 00 00 00 00 00 00 00 00 00 0a 0a 00 06 00
+			00 00 00 00 58 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00
+			00 00 00 00 00 00 00 00 00 f8 5a 24 00 00 00 00
+			00 0c 01 00 01 0a 05 0f 46 40 00 00 03 00 44 0d
+			01 00 01 0a 08 0f 46 40 00 00 03 00 44 0e 02 00
+			01 0a 05 0f 46 40 00 00 03 00 44 0f 02 00 01 0a
+			05 0f 46 40 00 00 03 00 44 10 02 00 01 0a 08 0f
+			46 40 00 00 03 00 44 10 08 0e 05 00 2c 04 04 d1
+			84 00 00 00 00 0a 05 00 06 00 00 00 00 00 38 3d
+			3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00 00 00
+			00 00 00 88 58 24 00 00 00 00 00 75 40 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00
+			00 00 00 05 05 05 05 00 00 00 00 00 00 00 00 88
+			58 24 00 00 00 00 00 65 19 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 48 3a 3a 3a 3a 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 f8 5a 24 00 00
+			00 00 00 00 00 00 00 00 00 0a 0a 00 06 00 00 00
+			00 00 58 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 f8 5a 24 00 00 00 00 00 0c
+			00 00 01 0a 05 0f 46 40 00 00 03 00 44 0d 00 00
+			01 0a 08 0f 46 40 00 00 03 00 44 0e 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0f 01 00 01 0a 05 0f
+			46 40 00 00 03 00 44 10 01 00 01 0a 08 0f 46 40
+			00 00 03 00 44 10 08 0e 05 00 2c 04 04 d1 84 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f
+			3a 00 00 00 00 05 05 05 05 00 00 00 00 00 00 00
+			00 88 58 24 00 00 00 00 00 75 40 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 3f 3f 3f
+			3f 05 05 05 05 08 08 08 08 00 00 00 00 88 58 24
+			00 00 00 00 00 65 19 00 00 00 00 0a 05 00 06 00
+			00 00 00 00 48 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00
+			00 00 00 00 00 00 00 00 00 f8 5a 24 00 00 00 00
+			00 00 00 00 00 00 00 0a 0a 00 06 00 00 00 00 00
+			58 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00 00 00 00 00
+			00 00 00 00 00 f8 5a 24 00 00 00 00 00 0c 01 00
+			01 0a 05 0f 46 40 00 00 03 00 44 0d 01 00 01 0a
+			08 0f 46 40 00 00 03 00 44 0e 02 00 01 0a 05 0f
+			46 40 00 00 03 00 44 0f 02 00 01 0a 05 0f 46 40
+			00 00 03 00 44 10 02 00 01 0a 08 0f 46 40 00 00
+			03 00 44 10 08 0e 05 00 2c 04 04 d1 84 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00
+			00 00 00 05 05 05 05 00 00 00 00 00 00 00 00 88
+			58 24 00 00 00 00 00 75 40 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00 00 05
+			05 05 05 00 00 00 00 00 00 00 00 88 58 24 00 00
+			00 00 00 65 19 00 00 00 00 0a 05 00 06 00 00 00
+			00 00 48 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 f8 5a 24 00 00 00 00 00 00
+			00 00 00 00 00 0a 0a 00 06 00 00 00 00 00 58 3a
+			3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 f8 5a 24 00 00 00 00 00 0c 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0d 00 00 01 0a 08 0f
+			46 40 00 00 03 00 44 0e 00 00 01 0a 05 0f 46 40
+			00 00 03 00 44 0f 01 00 01 0a 05 0f 46 40 00 00
+			03 00 44 10 01 00 01 0a 08 0f 46 40 00 00 03 00
+			44 7a 14 c0 61 40 01 00 c2 0d 74 05 00 6e 14 c0
+			61 40 ff ff bf ff 00 00 00 00 6e e4 c5 61 40 fe
+			ff ff ff 00 00 00 00 71 5b b0 1a 71 5b 63 17 5b
+			68 17 71 56 00 ff 72 71 6e 0c c1 61 40 fe ff ff
+			ff 00 00 00 00 6e 40 65 61 80 fe ff ff ff 00 00
+			00 00 71 10 07 01 60 01 60 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 6e 00 23 61 40 ff
+			ff 80 fc 00 00 23 00 71 6e 00 23 61 40 ff ff 80
+			fc 00 00 27 00 71 6e 00 23 61 40 ff ff 80 fc 00
+			00 2b 00 71 6e 00 23 61 40 ff ff 80 fc 00 00 2f
+			00 71 41 23 10 08 25 19 cb bd dc 4e 78 08 00 00
+			00 00 00 00 67 19 ec 19 c1 00 00 00 00 00 00 00
+			00 00 00 00 00 02 03 80 01 10 00 62 04 0e 03 80
+			01 10 00 02 04 0e 11 02 01 10 00 02 00 2e 32 03
+			02 10 00 02 00 fe 40 04 00 00 00 00 00 0f 00 00
+			00 00 00 00 00 0f 00 00 00 00 00 00 00 0f 00 00
+			00 00 00 00 00 0f 00 00 00 00 00 00 00 0f 00 00
+			00 00 00 00 00 0f 00 00 00 00 00 00 00 0f 00 00
+			00 00 00 00 00 0f 00 00 00 00 00 00 00 0f 00 00
+			00 00 00 00 00 0f 00 00 00 00 00 00 00 0f 00 00
+			00 00 00 00 00 41 06 0f 04 02 0f 06 00 00 10 ff
+			03 00 80 ff 03 00 80 ff 03 00 10 ff 03 00 10 ff
+			03 00 10 ff 03 00 10 ff 03 00 10 ff 03 00 10 ff
+			03 00 10 ff 03 00 00 ff 03 00 00 ff 03 00 00 ff
+			03 00 00 ff 03 00 00 40 05 20 04 01 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00
+			ff 00 00 00 ff 00 00 00 ff 00 00 00 40 05 10 04
+			00 61 10 00 00 ff 01 00 00 ff 02 00 00 ff 03 00
+			00 ff 04 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 10 05 40 01 00 00 00 0b 03 00 00 0a 02 00 00
+			08 02 00 20 04 02 00 80 00 00 00 80 00 00 00 80
+			00 00 00 80 00 00 00 20 00 00 00 20 00 03 00 00
+			0c 03 00 00 0a 03 00 80 0b 03 00 80 0b 03 00 80
+			0b 03 00 80 0b 03 71 71 6e 14 c0 61 40 ff ff 3f
+			fa 00 00 c0 01 74 05 00 6e 14 c0 61 40 f7 ff ff
+			ff 08 00 00 00 6e b8 c1 61 40 ff ff 3f 81 00 03
+			00 08 6e 00 23 61 40 ff ff 83 fc 00 00 00 00 71
+			58 40 c0 61 40 10 00 00 0a 1d 00 00 0a 04 00 00
+			08 04 00 20 04 04 00 80 00 00 00 80 00 00 00 80
+			00 00 00 80 00 00 00 20 00 00 00 20 00 1d 00 00
+			0c 1d 00 00 0a 1d 00 80 0a 1d 00 80 0a 1d 00 80
+			0a 1d 00 80 0a 1d 71 6e 00 23 61 40 ff ff fc fc
+			00 00 02 03 71 7a 14 c0 61 40 14 00 c2 0d 74 05
+			00 6e 14 c0 61 40 ff ff bf ff 00 00 00 00 74 14
+			00 71 6e 14 c0 61 40 ff ff ff f2 00 00 00 00 74
+			0a 00 6e 00 23 61 40 ff ff fc ff 00 00 01 00 6e
+			0c c1 61 60 ff bf ff ff 00 40 00 00 6e 14 c0 61
+			40 ff ff 7f ff 00 00 00 00 6e 30 c1 61 60 f0 ff
+			ff ff 0f 00 00 00 6e 34 c0 61 40 ff ff ee 7f 00
+			00 00 80 56 17 ff 6e 0c c1 61 60 fc ff ff ff 01
+			00 00 00 6e 30 c1 61 60 0f ff ff ff f0 00 00 00
+			74 0a 00 6e 30 c1 61 60 0f ff ff ff 00 00 00 00
+			6e 10 c1 61 40 e0 e0 e0 e0 00 00 00 00 6e 2c c1
+			61 40 e0 e0 e0 e0 00 00 00 00 3a 05 15 6e 40 c1
+			61 60 fd ff ff ff 02 00 00 00 98 0a 01 00 00 01
+			fe 01 71 98 02 01 00 00 01 d0 00 6e 10 c1 61 40
+			e0 e0 e0 e0 10 10 10 10 6e 2c c1 61 40 e0 e0 e0
+			e0 10 10 10 10 71 5f 0c c1 61 60 00 01 40 ff 40
+			00 00 00 00 40 65 61 80 fe bf 00 bf 3a 00 03 5b
+			14 1c 72 71 3a 07 01 38 6e 40 c1 61 60 fe ff ff
+			ff 01 00 00 00 72 5b 68 1d 52 e8 df 00 71 71 6e
+			0c c1 61 60 fe ff 00 ff 00 00 00 00 6e 30 c1 61
+			40 f0 ff ff ff 00 00 00 00 6e b0 c1 61 40 f0 ff
+			ff ff 00 00 00 00 6e 34 c0 61 40 ff ff ee 7f 00
+			00 11 80 56 17 ff 6e 14 c0 61 40 ff ff 7f ff 00
+			00 80 00 6e 00 23 61 40 ff ff fc ff 00 00 02 00
+			74 05 00 6e 14 c0 61 40 ff ff ff f2 00 00 00 0d
+			74 05 00 6e 14 c0 61 40 ff ff bf ff 00 00 40 00
+			74 05 00 6e 14 c0 61 40 f7 ff ff ff 08 00 00 00
+			6e 0c c0 61 40 ff f0 f0 f0 00 03 05 05 6e b8 c1
+			61 40 ff ff ff 81 00 03 00 08 6e 00 23 61 40 ff
+			ff 83 fc 00 00 00 00 6e 40 c1 61 60 fe ff ff ff
+			00 00 00 00 71 6e 0c c1 61 60 fd ff ff ff 02 00
+			00 00 6e 30 c1 61 60 ff ff bf ff 00 00 40 00 71
+			10 05 40 01 01 00 00 00 00 0a 10 00 00 00 a0 40
+			00 00 80 40 00 00 80 40 00 00 80 40 00 00 80 40
+			00 00 80 40 00 00 20 00 00 32 10 80 00 0a 90 80
+			00 00 80 80 00 00 80 80 00 00 80 80 00 00 80 80
+			00 00 80 80 00 71 71 6e 40 65 61 80 fe ff ff ff
+			00 00 00 00 71 71 98 07 01 00 00 01 ef 10 71 98
+			07 01 00 00 01 ef 00 71 58 40 c0 61 40 10 00 00
+			00 00 32 10 00 00 00 a0 40 00 00 80 40 00 00 80
+			40 00 00 80 40 00 00 80 40 00 00 80 40 00 00 20
+			00 00 32 10 80 00 96 90 80 00 00 80 80 00 00 80
+			80 00 00 80 80 00 00 80 80 00 00 80 80 00 71 42
+			15 02 07 13 04 03 0a 04 28 23 28 23 01 04 04 06
+			00 1d 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 14 00 02 19 0a 03 1e 14 04 2b 28 06 1e 00
+			03 25 0f 04 2f 21 06 28 00 04 32 14 06 3c 00 06
+			14 00 02 19 0a 03 1e 14 04 2b 28 06 1e 00 03 25
+			0f 04 2f 21 06 28 00 04 32 14 06 3c 00 06 14 00
+			02 19 0a 03 1e 14 04 2b 28 06 1e 00 03 25 0f 04
+			2f 21 06 28 00 04 32 14 06 3c 00 06 0f 00 02 16
+			09 03 1d 0e 04 27 12 06 17 00 03 21 09 04 27 0e
+			06 1f 00 04 27 09 06 27 00 06 62 1e 00 00 f2 1e
+			00 00 82 1f 00 00 12 20 00 00 a2 20 00 00 32 21
+			00 00 10 08 00 00 00 11 08 00 1e 00 00 00 00 01
+			05 05 00 40 00 00 00 00 00 30 00 14 00 00 00 00
+			01 05 05 00 40 00 00 00 00 00 30 00 10 00 00 00
+			00 01 05 05 00 40 00 00 00 00 00 30 00 0c 00 00
+			00 00 01 05 05 00 40 00 00 00 00 00 30 00 0a 00
+			00 00 00 01 05 05 00 40 00 00 00 00 00 30 00 09
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 00
+			08 00 00 00 00 01 05 05 00 40 00 00 00 00 00 30
+			00 06 00 00 00 00 01 05 05 00 40 00 00 00 00 00
+			30 00 10 08 00 00 00 11 08 00 1e 00 00 00 00 00
+			05 05 00 00 00 00 00 00 00 00 00 14 00 00 00 00
+			00 05 05 00 00 00 00 00 00 00 00 00 10 00 00 00
+			00 03 00 01 00 50 00 00 00 00 00 00 00 0c 00 00
+			00 00 03 00 01 00 50 00 00 00 00 00 00 00 0a 00
+			00 00 00 00 05 05 00 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 00
+			08 00 00 00 00 03 00 01 00 40 00 00 00 00 00 00
+			00 06 00 00 00 00 00 05 05 00 00 00 00 00 00 00
+			00 00 10 08 00 00 00 11 08 00 1e 00 00 00 00 00
+			05 05 00 00 00 00 00 00 00 00 00 14 00 00 00 00
+			00 05 05 00 00 00 00 00 00 00 00 00 10 00 00 00
+			00 03 00 01 00 50 00 00 00 00 00 00 00 0c 00 00
+			00 00 03 00 01 00 50 00 00 00 00 00 00 00 0a 00
+			00 00 00 00 05 05 00 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 00
+			08 00 00 00 00 03 00 01 00 40 00 00 00 00 00 00
+			00 06 00 00 00 00 00 05 05 00 00 00 00 00 00 00
+			00 00 10 08 00 00 00 11 08 00 1e 00 00 00 00 00
+			05 05 00 00 00 00 00 00 00 00 00 14 00 00 00 00
+			00 05 05 00 00 00 00 00 00 00 00 00 10 00 00 00
+			00 03 00 01 00 50 00 00 00 00 00 00 00 0c 00 00
+			00 00 03 00 01 00 50 00 00 00 00 00 00 00 0a 00
+			00 00 00 00 05 05 00 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 00
+			08 00 00 00 00 03 00 01 00 40 00 00 00 00 00 00
+			00 06 00 00 00 00 00 05 05 00 00 00 00 00 00 00
+			00 00 10 08 00 00 00 11 08 00 1e 00 00 00 00 00
+			05 05 00 00 00 00 00 00 00 00 00 14 00 00 00 00
+			00 05 05 00 00 00 00 00 00 00 00 00 10 00 00 00
+			00 03 00 01 00 50 00 00 00 00 00 00 00 0c 00 00
+			00 00 03 00 01 00 50 00 00 00 00 00 00 00 0a 00
+			00 00 00 00 05 05 00 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 00
+			08 00 00 00 00 03 00 01 00 40 00 00 00 00 00 00
+			00 06 00 00 00 00 00 05 05 00 00 00 00 00 00 00
+			00 00 10 08 00 00 00 11 08 00 1e 00 00 00 00 00
+			05 05 00 00 00 00 00 00 00 00 00 14 00 00 00 00
+			00 05 05 00 00 00 00 00 00 00 00 00 10 00 00 00
+			00 03 00 01 00 50 00 00 00 00 00 00 00 0c 00 00
+			00 00 03 00 01 00 50 00 00 00 00 00 00 00 0a 00
+			00 00 00 00 05 05 00 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 00
+			08 00 00 00 00 03 00 01 00 40 00 00 00 00 00 00
+			00 06 00 00 00 00 00 05 05 00 00 00 00 00 00 00
+			00 00 ];
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts
new file mode 100644
index 000000000000..faad049cd411
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts
@@ -0,0 +1,400 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0000-prod.dtsi"
+#include "cvm/tegra234-p3701-0000.dtsi"
+#include "cvb/tegra234-p3737-0000-a04.dtsi"
+#include "tegra234-power-tree-p3701-0000-p3737-0000.dtsi"
+#include "tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+//#include "cvb/tegra234-p3737-camera-modules.dtsi"
+#include "cvb/tegra234-p3737-0000-camera-imx185-a00.dtsi"
+#include <t234-common-cvb/tegra234-pwm.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Orin for DSBOARD-AGX";
+
+	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+
+	fixed-regulators {
+		p3737_vdd_3v3_pcie: regulator@105 {
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(H, 4) 0>;
+			/delete-property/ regulator-boot-on;
+		};
+		p3737_vdd_12v_pcie: regulator@114 {
+			/delete-property/ regulator-boot-on;
+			/delete-property/ gpio;
+			/delete-property/ enable-active-low;
+			regulator-always-on;
+		};
+	};
+
+	serial@3140000 { //for RS232-422-485 communication
+		status = "okay";
+	};
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+
+			connector@1 {
+				/delete-node/ port;
+			};
+		};
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/*
+			pcf8574a_outlow {
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+			};
+			*/
+		};
+	};
+
+	serial@3110000 {
+		status = "okay";
+	};
+
+	/* PCIe x8 (C7) */
+	pcie@141e0000 { 
+		status = "okay";
+		num-lanes = <8>;
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>, <&p2u_gbe_3>,
+		       <&p2u_gbe_4>, <&p2u_gbe_5>, <&p2u_gbe_6>, <&p2u_gbe_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	ethernet@6810000 {
+		status = "disabled";
+	};
+
+	ethernet@6910000 {
+		status = "disabled";
+	};
+
+	ethernet@6A10000 {
+		status = "disabled";
+	};
+
+	ethernet@6B10000 {
+		status = "disabled";
+	};
+
+        /* EQOS */
+	ethernet@2310000 {
+		status = "okay";
+
+		nvidia,mac-addr-idx = <0>;
+		nvidia,pause_frames = <1>;
+		local-mac-address = [1a 2b 3c 4d 5e 6f];
+		nvidia,phy-reset-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 5) 0>;
+		phy-mode = "rgmii-id";
+		phy-handle = <&phy>;
+		nvidia,max-platform-mtu = <16383>; //8000
+
+		mdio {
+			compatible = "nvidia,eqos-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			phy: phy@0 {
+				reg = <0>; //<1>;
+				nvidia,phy-rst-pdelay-msec = <224>; /* msec */
+				nvidia,phy-rst-duration-usec = <10000>; /* usec */
+				interrupt-parent = <&tegra_main_gpio>;
+				interrupts = <TEGRA234_MAIN_GPIO(G, 4) IRQ_TYPE_LEVEL_LOW>;
+				marvell,copper-mode;
+				/* Setup LED[2] as interrupt pin (active low) */
+				marvell,reg-init = <0x03 0x12 0x7fff 0x880>;
+			};
+		};
+	};
+
+	fixed-regulators {
+		regulator@3 {
+			regulator-boot-on;
+		};
+	};
+
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "otg";
+				usb-role-switch;
+				/delete-node/ port;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+					label = "micro-USB";
+					type = "micro";
+					vbus-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+				};
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+			usb3-0 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <3>;
+				status = "okay";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ tegra_usb_cd;
+
+	i2c@c250000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	nvsciipc-kernel {
+		compatible = "nvidia,nvsciipc";
+		status = "okay";
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			first_stage_delay = "1";
+			system_root_blkdev = "/dev/mmcblk0p1";
+			fstab {
+				compatible = "android,fstab";
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/platform/3460000.sdhci/by-name/vendor";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+			};
+		};
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	bpmp {
+		i2c {
+			tegra_tmp451: temp-sensor@4c {
+				vdd-supply = <&p3737_vdd_1v8_sys>;
+
+				ext {
+					shutdown-limit = <107>;
+				};
+			};
+
+			vrs11_1@20 {
+				compatible = "nvidia,vrs11";
+				reg = <0x20>;
+				rail-name-loopA = "GPU";
+				rail-name-loopB = "CPU";
+				status = "okay";
+			};
+
+			vrs11_2@22 {
+				compatible = "nvidia,vrs11";
+				reg = <0x22>;
+				rail-name-loopA = "SOC";
+				rail-name-loopB = "CV";
+				status = "okay";
+			};
+		};
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	tegra_soc_hwpm {
+                status = "okay";
+        };
+
+	tegra-hsp@3d00000 {
+		status = "okay";
+	};
+
+	aon@c000000 {
+		status = "okay";
+	};
+
+	cpu_alert: cpu-throttle-alert {
+		status = "okay";
+	};
+
+	gpu_alert: gpu-throttle-alert {
+		status = "okay";
+	};
+
+	cv0_alert: cv0-throttle-alert {
+		status = "okay";
+	};
+
+	cv1_alert: cv1-throttle-alert {
+		status = "okay";
+	};
+
+	cv2_alert: cv2-throttle-alert {
+		status = "okay";
+	};
+
+	soc0_alert: soc0-throttle-alert {
+		status = "okay";
+	};
+
+	soc1_alert: soc1-throttle-alert {
+		status = "okay";
+	};
+
+	soc2_alert: soc2-throttle-alert {
+		status = "okay";
+	};
+
+	hot_surface_alert: hot-surface-alert {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+
+	serial@31d0000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agx.dts
new file mode 100644
index 000000000000..b767689dfd6f
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agx.dts
@@ -0,0 +1,37 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+		};
+	};
+
+	xudc@3550000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts
new file mode 100644
index 000000000000..b4ea728e3c62
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts
@@ -0,0 +1,386 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0000-prod.dtsi"
+#include "cvm/tegra234-p3701-0000.dtsi"
+#include "cvb/tegra234-p3737-0000-a04.dtsi"
+#include "tegra234-power-tree-p3701-0000-p3737-0000.dtsi"
+#include "tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+//#include "cvb/tegra234-p3737-camera-modules.dtsi"
+#include "cvb/tegra234-p3737-0000-camera-imx185-a00.dtsi"
+#include <t234-common-cvb/tegra234-pwm.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Orin for DSBOARD-AGXMAX";
+
+	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+
+	fixed-regulators {
+		p3737_vdd_3v3_pcie: regulator@105 {
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(H, 4) 0>;
+			/delete-property/ regulator-boot-on;
+		};
+		p3737_vdd_12v_pcie: regulator@114 {
+			/delete-property/ regulator-boot-on;
+			/delete-property/ gpio;
+			/delete-property/ enable-active-low;
+			regulator-always-on;
+		};
+	};
+
+	serial@3140000 { //for RS232-422-485 communication
+		status = "okay";
+	};
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+
+			connector@1 {
+				/delete-node/ port;
+			};
+		};
+	};
+
+	i2c@3190000 {
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+
+			pcf8574a_outlow {
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+			};
+		};
+	};
+
+	serial@3110000 {
+		status = "okay";
+	};
+
+	/* PCIe x8 (C7) */
+	pcie@141e0000 { 
+		status = "disabled";
+	};
+
+	/* MGBE - A */
+	ethernet@6810000 {
+		status = "okay";
+	};
+
+	ethernet@6910000 {
+		status = "disabled";
+	};
+
+	ethernet@6A10000 {
+		status = "disabled";
+	};
+
+	ethernet@6B10000 {
+		status = "disabled";
+	};
+
+        /* EQOS */
+	ethernet@2310000 {
+		status = "okay";
+
+		nvidia,mac-addr-idx = <0>;
+		nvidia,pause_frames = <1>;
+		local-mac-address = [1a 2b 3c 4d 5e 6f];
+		nvidia,phy-reset-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 5) 0>;
+		phy-mode = "rgmii-id";
+		phy-handle = <&phy>;
+		nvidia,max-platform-mtu = <16383>; //8000
+
+		mdio {
+			compatible = "nvidia,eqos-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			phy: phy@0 {
+				reg = <0>; //<1>;
+				nvidia,phy-rst-pdelay-msec = <224>; /* msec */
+				nvidia,phy-rst-duration-usec = <10000>; /* usec */
+				interrupt-parent = <&tegra_main_gpio>;
+				interrupts = <TEGRA234_MAIN_GPIO(G, 4) IRQ_TYPE_LEVEL_LOW>;
+				marvell,copper-mode;
+				/* Setup LED[2] as interrupt pin (active low) */
+				marvell,reg-init = <0x03 0x12 0x7fff 0x880>;
+			};
+		};
+	};
+
+	fixed-regulators {
+		regulator@3 {
+			regulator-boot-on;
+		};
+	};
+
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "otg";
+				usb-role-switch;
+				/delete-node/ port;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+					label = "micro-USB";
+					type = "micro";
+					vbus-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+				};
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ tegra_usb_cd;
+
+	i2c@c250000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	nvsciipc-kernel {
+		compatible = "nvidia,nvsciipc";
+		status = "okay";
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			first_stage_delay = "1";
+			system_root_blkdev = "/dev/mmcblk0p1";
+			fstab {
+				compatible = "android,fstab";
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/platform/3460000.sdhci/by-name/vendor";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+			};
+		};
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	bpmp {
+		i2c {
+			tegra_tmp451: temp-sensor@4c {
+				vdd-supply = <&p3737_vdd_1v8_sys>;
+
+				ext {
+					shutdown-limit = <107>;
+				};
+			};
+
+			vrs11_1@20 {
+				compatible = "nvidia,vrs11";
+				reg = <0x20>;
+				rail-name-loopA = "GPU";
+				rail-name-loopB = "CPU";
+				status = "okay";
+			};
+
+			vrs11_2@22 {
+				compatible = "nvidia,vrs11";
+				reg = <0x22>;
+				rail-name-loopA = "SOC";
+				rail-name-loopB = "CV";
+				status = "okay";
+			};
+		};
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	tegra_soc_hwpm {
+                status = "okay";
+        };
+
+	tegra-hsp@3d00000 {
+		status = "okay";
+	};
+
+	aon@c000000 {
+		status = "okay";
+	};
+
+	cpu_alert: cpu-throttle-alert {
+		status = "okay";
+	};
+
+	gpu_alert: gpu-throttle-alert {
+		status = "okay";
+	};
+
+	cv0_alert: cv0-throttle-alert {
+		status = "okay";
+	};
+
+	cv1_alert: cv1-throttle-alert {
+		status = "okay";
+	};
+
+	cv2_alert: cv2-throttle-alert {
+		status = "okay";
+	};
+
+	soc0_alert: soc0-throttle-alert {
+		status = "okay";
+	};
+
+	soc1_alert: soc1-throttle-alert {
+		status = "okay";
+	};
+
+	soc2_alert: soc2-throttle-alert {
+		status = "okay";
+	};
+
+	hot_surface_alert: hot-surface-alert {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+
+	serial@31d0000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dts
new file mode 100644
index 000000000000..62e09cef817c
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dts
@@ -0,0 +1,39 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+		};
+	};
+
+	xudc@3550000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-xv2.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-xv2.dts
new file mode 100644
index 000000000000..be444e358a04
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-dsboard-xv2.dts
@@ -0,0 +1,376 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:DSBOARD-XV2.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0000-prod.dtsi"
+#include "cvm/tegra234-p3701-0000.dtsi"
+#include "cvb/tegra234-p3737-0000-a04.dtsi"
+#include "tegra234-power-tree-p3701-0000-p3737-0000.dtsi"
+#include "tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+//#include "cvb/tegra234-p3737-camera-modules.dtsi"
+#include "cvb/tegra234-p3737-0000-camera-dsboard-xv2-a00.dtsi"
+#include <t234-common-cvb/tegra234-pwm.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Orin for DSBOARD-XV2";
+
+	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+	fixed-regulators {
+		p3737_vdd_3v3_pcie: regulator@105 {
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(H, 4) 0>;
+			/delete-property/ regulator-boot-on;
+		};
+		p3737_vdd_12v_pcie: regulator@114 {
+			/delete-property/ regulator-boot-on;
+		};
+	};
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+
+			connector@1 {
+				/delete-node/ port;
+			};
+		};
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/*
+			pcf8574a_outlow {
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+			};
+			*/
+		};
+	};
+
+	serial@3110000 {
+		status = "okay";
+	};
+
+	/* PCIe x8 (C7) */
+	pcie@141e0000 { 
+		status = "okay";
+		num-lanes = <8>;
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>, <&p2u_gbe_3>,
+		       <&p2u_gbe_4>, <&p2u_gbe_5>, <&p2u_gbe_6>, <&p2u_gbe_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	ethernet@6810000 {
+		status = "disabled";
+	};
+
+	ethernet@6910000 {
+		status = "disabled";
+	};
+
+	ethernet@6A10000 {
+		status = "disabled";
+	};
+
+	ethernet@6B10000 {
+		status = "disabled";
+	};
+
+        /* EQOS */
+	ethernet@2310000 {
+		status = "okay";
+
+		nvidia,mac-addr-idx = <0>;
+		nvidia,pause_frames = <1>;
+		local-mac-address = [1a 2b 3c 4d 5e 6f];
+		nvidia,phy-reset-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 5) 0>;
+		phy-mode = "rgmii-id";
+		phy-handle = <&phy>;
+		nvidia,max-platform-mtu = <16383>; //8000
+
+		mdio {
+			compatible = "nvidia,eqos-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			phy: phy@0 {
+				reg = <0>; //<1>;
+				nvidia,phy-rst-pdelay-msec = <224>; /* msec */
+				nvidia,phy-rst-duration-usec = <10000>; /* usec */
+				interrupt-parent = <&tegra_main_gpio>;
+				interrupts = <TEGRA234_MAIN_GPIO(G, 4) IRQ_TYPE_LEVEL_LOW>;
+				marvell,copper-mode;
+				/* Setup LED[2] as interrupt pin (active low) */
+				marvell,reg-init = <0x03 0x12 0x7fff 0x880>;
+			};
+		};
+	};
+
+	fixed-regulators {
+		regulator@3 {
+			regulator-boot-on;
+		};
+	};
+
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ tegra_usb_cd;
+
+	nvsciipc-kernel {
+		compatible = "nvidia,nvsciipc";
+		status = "okay";
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			first_stage_delay = "1";
+			system_root_blkdev = "/dev/mmcblk0p1";
+			fstab {
+				compatible = "android,fstab";
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/platform/3460000.sdhci/by-name/vendor";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+			};
+		};
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	bpmp {
+		i2c {
+			tegra_tmp451: temp-sensor@4c {
+				vdd-supply = <&p3737_vdd_1v8_sys>;
+
+				ext {
+					shutdown-limit = <107>;
+				};
+			};
+
+			vrs11_1@20 {
+				compatible = "nvidia,vrs11";
+				reg = <0x20>;
+				rail-name-loopA = "GPU";
+				rail-name-loopB = "CPU";
+				status = "okay";
+			};
+
+			vrs11_2@22 {
+				compatible = "nvidia,vrs11";
+				reg = <0x22>;
+				rail-name-loopA = "SOC";
+				rail-name-loopB = "CV";
+				status = "okay";
+			};
+		};
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	tegra_soc_hwpm {
+                status = "okay";
+        };
+
+	tegra-hsp@3d00000 {
+		status = "okay";
+	};
+
+	aon@c000000 {
+		status = "okay";
+	};
+
+	cpu_alert: cpu-throttle-alert {
+		status = "okay";
+	};
+
+	gpu_alert: gpu-throttle-alert {
+		status = "okay";
+	};
+
+	cv0_alert: cv0-throttle-alert {
+		status = "okay";
+	};
+
+	cv1_alert: cv1-throttle-alert {
+		status = "okay";
+	};
+
+	cv2_alert: cv2-throttle-alert {
+		status = "okay";
+	};
+
+	soc0_alert: soc0-throttle-alert {
+		status = "okay";
+	};
+
+	soc1_alert: soc1-throttle-alert {
+		status = "okay";
+	};
+
+	soc2_alert: soc2-throttle-alert {
+		status = "okay";
+	};
+
+	hot_surface_alert: hot-surface-alert {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+
+	serial@31d0000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts
new file mode 100644
index 000000000000..bc9a68a6961a
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts
@@ -0,0 +1,415 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0000-prod.dtsi"
+#include "cvm/tegra234-p3701-0000.dtsi"
+#include "cvb/tegra234-p3737-0000-a04.dtsi"
+#include "tegra234-power-tree-p3701-0000-p3737-0000.dtsi"
+#include "tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvb/tegra234-pwm.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Orin for MILBOARD-AGX";
+
+	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+	fixed-regulators {
+		p3737_vdd_3v3_pcie: regulator@105 {
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(H, 4) 0>;
+			/delete-property/ regulator-boot-on;
+		};
+		p3737_vdd_12v_pcie: regulator@114 {
+			/delete-property/ regulator-boot-on;
+		};
+	};
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+
+			connector@1 {
+				/delete-node/ port;
+			};
+		};
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	pcie@14180000 { // PCIe x1 (C0)
+		status = "okay";
+		phys = <&p2u_hsio_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@14100000 { // PCIe x1 (C1)
+		status = "okay";
+		//nvidia,disable-clock-request; // no CLKREQ signal route from i210 to C1
+		nvidia,max-speed = <2>; // i210 is GEN2
+	};
+
+	pcie@14160000 { //* PCIe x4 (C4)
+		status = "okay";
+	};
+
+	pcie@141a0000 { // PCIe x8 (C5)
+		status = "okay";
+		nvidia,max-speed = <2>;
+		/delete-property/ vpcie3v3-supply;
+		/delete-property/ vpcie12v-supply;
+	};
+
+	pcie_ep@141a0000 {
+		status = "disabled";
+		nvidia,max-speed = <2>;
+	};
+
+	pcie@141e0000 { // PCIe x8 (C7)
+		status = "okay";
+		num-lanes = <8>;
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>, <&p2u_gbe_3>,
+		       <&p2u_gbe_4>, <&p2u_gbe_5>, <&p2u_gbe_6>, <&p2u_gbe_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	/delete-node/ ethernet@6810000;
+
+	ethernet@6810000 {
+		status = "disabled";
+	};
+
+	ethernet@6910000 {
+		status = "disabled";
+	};
+
+	ethernet@6A10000 {
+		status = "disabled";
+	};
+
+	ethernet@6B10000 {
+		status = "disabled";
+	};
+
+        /* EQOS */
+	ethernet@2310000 {
+		status = "okay";
+
+		nvidia,mac-addr-idx = <0>;
+		nvidia,pause_frames = <1>;
+		local-mac-address = [1a 2b 3c 4d 5e 6f];
+		nvidia,phy-reset-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 5) 0>;
+		phy-mode = "rgmii-id";
+		phy-handle = <&phy>;
+		nvidia,max-platform-mtu = <16383>; //8000
+
+		mdio {
+			compatible = "nvidia,eqos-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			phy: phy@0 {
+				reg = <0>; //<1>;
+				nvidia,phy-rst-pdelay-msec = <224>; /* msec */
+				nvidia,phy-rst-duration-usec = <10000>; /* usec */
+				interrupt-parent = <&tegra_main_gpio>;
+				interrupts = <TEGRA234_MAIN_GPIO(G, 4) IRQ_TYPE_LEVEL_LOW>;
+				marvell,copper-mode;
+				/* Setup LED[2] as interrupt pin (active low) */
+				marvell,reg-init = <0x03 0x12 0x7fff 0x880>;
+			};
+		};
+	};
+
+	fixed-regulators {
+		regulator@3 {
+			regulator-boot-on;
+		};
+	};
+
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "otg";
+				usb-role-switch;
+				/delete-node/ port;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+					label = "micro-USB";
+					type = "micro";
+					vbus-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+				};
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ tegra_usb_cd;
+
+	i2c@3180000 { // Goes to panelboard
+		status = "okay";
+	};
+
+	fixed-regulators {
+		regulator@116 {
+			//gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 2) 0>; //CAM_INT3, GPIO_ACTIVE_HIGH == 0
+			gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(AA, 5) 0>;
+		};
+	};
+
+	spi@c260000 { // Goes to panelboard
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	nvsciipc-kernel {
+		compatible = "nvidia,nvsciipc";
+		status = "okay";
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			first_stage_delay = "1";
+			system_root_blkdev = "/dev/mmcblk0p1";
+			fstab {
+				compatible = "android,fstab";
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/platform/3460000.sdhci/by-name/vendor";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+			};
+		};
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	bpmp {
+		i2c {
+			tegra_tmp451: temp-sensor@4c {
+				vdd-supply = <&p3737_vdd_1v8_sys>;
+
+				ext {
+					shutdown-limit = <107>;
+				};
+			};
+
+			vrs11_1@20 {
+				compatible = "nvidia,vrs11";
+				reg = <0x20>;
+				rail-name-loopA = "GPU";
+				rail-name-loopB = "CPU";
+				status = "okay";
+			};
+
+			vrs11_2@22 {
+				compatible = "nvidia,vrs11";
+				reg = <0x22>;
+				rail-name-loopA = "SOC";
+				rail-name-loopB = "CV";
+				status = "okay";
+			};
+		};
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	tegra_soc_hwpm {
+                status = "okay";
+        };
+
+	tegra-hsp@3d00000 {
+		status = "okay";
+	};
+
+	aon@c000000 {
+		status = "okay";
+	};
+
+	cpu_alert: cpu-throttle-alert {
+		status = "okay";
+	};
+
+	gpu_alert: gpu-throttle-alert {
+		status = "okay";
+	};
+
+	cv0_alert: cv0-throttle-alert {
+		status = "okay";
+	};
+
+	cv1_alert: cv1-throttle-alert {
+		status = "okay";
+	};
+
+	cv2_alert: cv2-throttle-alert {
+		status = "okay";
+	};
+
+	soc0_alert: soc0-throttle-alert {
+		status = "okay";
+	};
+
+	soc1_alert: soc1-throttle-alert {
+		status = "okay";
+	};
+
+	soc2_alert: soc2-throttle-alert {
+		status = "okay";
+	};
+
+	hot_surface_alert: hot-surface-alert {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+
+	serial@31d0000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-agx.dts
new file mode 100644
index 000000000000..c9a16ed1e1ef
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-agx.dts
@@ -0,0 +1,37 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+		};
+	};
+
+	xudc@3550000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-xv.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-xv.dts
new file mode 100644
index 000000000000..8a45b36a04d0
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0000-p3737-0000-milboard-xv.dts
@@ -0,0 +1,399 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:MILBOARD-XV.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0000-prod.dtsi"
+#include "cvm/tegra234-p3701-0000.dtsi"
+#include "cvb/tegra234-p3737-0000-a04.dtsi"
+#include "tegra234-power-tree-p3701-0000-p3737-0000.dtsi"
+#include "tegra234-dcb-p3701-0000-a02-p3737-0000-a01_hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvb/tegra234-pwm.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	model = "Jetson AGX Orin for MILBOARD-XV";
+
+	compatible = "nvidia,p3737-0000+p3701-0000", "nvidia,p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+	fixed-regulators {
+		p3737_vdd_3v3_pcie: regulator@105 {
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(H, 4) 0>;
+			/delete-property/ regulator-boot-on;
+		};
+		p3737_vdd_12v_pcie: regulator@114 {
+			/delete-property/ regulator-boot-on;
+		};
+	};
+
+	i2c@c240000 {
+		ucsi_ccg@8 {
+			status = "disabled";
+			connector@0 {
+				/delete-node/ port;
+			};
+
+			connector@1 {
+				/delete-node/ port;
+			};
+		};
+	};
+
+	pcie@14180000 { /* PCIe x1 (C0) */
+		status = "okay";
+		phys = <&p2u_hsio_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@141a0000 {
+		nvidia,max-speed = <2>;
+	};
+
+	pcie_ep@141a0000 {
+		nvidia,max-speed = <2>;
+	};
+
+	/* PCIe x8 (C7) */
+	pcie@141e0000 { 
+		status = "okay";
+		num-lanes = <8>;
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>, <&p2u_gbe_3>,
+		       <&p2u_gbe_4>, <&p2u_gbe_5>, <&p2u_gbe_6>, <&p2u_gbe_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	ethernet@6810000 {
+		status = "disabled";
+	};
+
+	ethernet@6910000 {
+		status = "disabled";
+	};
+
+	ethernet@6A10000 {
+		status = "disabled";
+	};
+
+	ethernet@6B10000 {
+		status = "disabled";
+	};
+
+        /* EQOS */
+	ethernet@2310000 {
+		status = "okay";
+
+		nvidia,mac-addr-idx = <0>;
+		nvidia,pause_frames = <1>;
+		local-mac-address = [1a 2b 3c 4d 5e 6f];
+		nvidia,phy-reset-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 5) 0>;
+		phy-mode = "rgmii-id";
+		phy-handle = <&phy>;
+		nvidia,max-platform-mtu = <16383>; //8000
+
+		mdio {
+			compatible = "nvidia,eqos-mdio";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			phy: phy@0 {
+				reg = <0>; //<1>;
+				nvidia,phy-rst-pdelay-msec = <224>; /* msec */
+				nvidia,phy-rst-duration-usec = <10000>; /* usec */
+				interrupt-parent = <&tegra_main_gpio>;
+				interrupts = <TEGRA234_MAIN_GPIO(G, 4) IRQ_TYPE_LEVEL_LOW>;
+				marvell,copper-mode;
+				/* Setup LED[2] as interrupt pin (active low) */
+				marvell,reg-init = <0x03 0x12 0x7fff 0x880>;
+			};
+		};
+	};
+
+	fixed-regulators {
+		regulator@3 {
+			regulator-boot-on;
+		};
+	};
+
+
+	xusb_padctl@3520000 {
+
+		ports {
+			usb2-0 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ port;
+			};
+			usb2-3 {
+				status = "okay";
+				vbus-supply = <&battery_reg>;
+				mode = "host";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		phy-names = "usb2", "usb3";
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	xhci@3610000 {
+		/delete-property/  extcon-cables;
+		/delete-property/  extcon-cable-names;
+		/delete-property/  #extcon-cells;
+	};
+
+	/delete-node/ tegra_usb_cd;
+
+	i2c@3180000 { // Goes to panelboard
+		status = "okay";
+	};
+
+	fixed-regulators {
+		regulator@116 {
+			//gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 2) 0>; //CAM_INT3, GPIO_ACTIVE_HIGH == 0
+			gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(AA, 5) 0>;
+		};
+	};
+
+	spi@c260000 { // Goes to panelboard
+		status = "okay";
+
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	nvsciipc-kernel {
+		compatible = "nvidia,nvsciipc";
+		status = "okay";
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			first_stage_delay = "1";
+			system_root_blkdev = "/dev/mmcblk0p1";
+			fstab {
+				compatible = "android,fstab";
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/platform/3460000.sdhci/by-name/vendor";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+			};
+		};
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	bpmp {
+		i2c {
+			tegra_tmp451: temp-sensor@4c {
+				vdd-supply = <&p3737_vdd_1v8_sys>;
+
+				ext {
+					shutdown-limit = <107>;
+				};
+			};
+
+			vrs11_1@20 {
+				compatible = "nvidia,vrs11";
+				reg = <0x20>;
+				rail-name-loopA = "GPU";
+				rail-name-loopB = "CPU";
+				status = "okay";
+			};
+
+			vrs11_2@22 {
+				compatible = "nvidia,vrs11";
+				reg = <0x22>;
+				rail-name-loopA = "SOC";
+				rail-name-loopB = "CV";
+				status = "okay";
+			};
+		};
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	tegra_soc_hwpm {
+                status = "okay";
+        };
+
+	tegra-hsp@3d00000 {
+		status = "okay";
+	};
+
+	aon@c000000 {
+		status = "okay";
+	};
+
+	cpu_alert: cpu-throttle-alert {
+		status = "okay";
+	};
+
+	gpu_alert: gpu-throttle-alert {
+		status = "okay";
+	};
+
+	cv0_alert: cv0-throttle-alert {
+		status = "okay";
+	};
+
+	cv1_alert: cv1-throttle-alert {
+		status = "okay";
+	};
+
+	cv2_alert: cv2-throttle-alert {
+		status = "okay";
+	};
+
+	soc0_alert: soc0-throttle-alert {
+		status = "okay";
+	};
+
+	soc1_alert: soc1-throttle-alert {
+		status = "okay";
+	};
+
+	soc2_alert: soc2-throttle-alert {
+		status = "okay";
+	};
+
+	hot_surface_alert: hot-surface-alert {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+
+	serial@31d0000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agx-base.dts
new file mode 100644
index 000000000000..7f9799ad68f3
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agx-base.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agx.dts
new file mode 100644
index 000000000000..961b3bb121b1
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agx.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agxmax-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agxmax-base.dts
new file mode 100644
index 000000000000..ae97e9440ba6
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agxmax-base.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agxmax.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agxmax.dts
new file mode 100644
index 000000000000..5a6e9ed8db84
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-agxmax.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-xv2.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-xv2.dts
new file mode 100644
index 000000000000..aeb4c870e2bf
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-dsboard-xv2.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:DSBOARD-XV2.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-xv2.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-agx-base.dts
new file mode 100644
index 000000000000..6e942dd55126
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-agx-base.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-agx.dts
new file mode 100644
index 000000000000..7002a9c204ff
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-agx.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-xv.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-xv.dts
new file mode 100644
index 000000000000..3fbbcc35a9c7
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0004-p3737-0000-milboard-xv.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0004 and CVB:MILBOARD-XV.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-xv.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0004", "nvidia,p3701-0004", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agx-base.dts
new file mode 100644
index 000000000000..738f6d87a2e0
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agx-base.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agx.dts
new file mode 100644
index 000000000000..8f2955793121
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agx.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agxmax-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agxmax-base.dts
new file mode 100644
index 000000000000..6d5b3ddf2a35
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agxmax-base.dts
@@ -0,0 +1,40 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma { /* Needed for nvgpu comptags */
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0x20000000>; /* 512MB */
+			alignment = <0x0 0x10000>;
+			linux,cma-default;
+			status = "okay";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agxmax.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agxmax.dts
new file mode 100644
index 000000000000..dbd9f57f16a3
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-agxmax.dts
@@ -0,0 +1,40 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma { /* Needed for nvgpu comptags */
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0x20000000>; /* 512MB */
+			alignment = <0x0 0x10000>;
+			linux,cma-default;
+			status = "okay";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-xv2.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-xv2.dts
new file mode 100644
index 000000000000..d2500b6cb4d6
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-dsboard-xv2.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:DSBOARD-XV2.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-xv2.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-agx-base.dts
new file mode 100644
index 000000000000..d254af56a716
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-agx-base.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-agx.dts
new file mode 100644
index 000000000000..f3e5a64ba9d1
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-agx.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-xv.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-xv.dts
new file mode 100644
index 000000000000..3ad0cd5ec73a
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0005-p3737-0000-milboard-xv.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3701-0005 and CVB:MILBOARD-XV.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-xv.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0005", "nvidia,p3701-0005", "nvidia,tegra234", "nvidia,tegra23x";
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agx-base.dts
new file mode 100644
index 000000000000..2334a3041521
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agx-base.dts
@@ -0,0 +1,141 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx-base.dts"
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0008", "nvidia,p3701-0008", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "AGX Orin Industrial for DSBOARD-AGX";
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agx.dts
new file mode 100644
index 000000000000..7f67599162af
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agx.dts
@@ -0,0 +1,141 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:DSBOARD-AGX.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agx.dts"
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0008", "nvidia,p3701-0008", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "AGX Orin Industrial for DSBOARD-AGX";
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agxmax-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agxmax-base.dts
new file mode 100644
index 000000000000..7647ad3e1f3c
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agxmax-base.dts
@@ -0,0 +1,156 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax-base.dts"
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0008", "nvidia,p3701-0008", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "AGX Orin Industrial for DSBOARD-AGXMAX";
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma { /* Needed for nvgpu comptags */
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0x20000000>; /* 512MB */
+			alignment = <0x0 0x10000>;
+			linux,cma-default;
+			status = "okay";
+		};
+	};
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agxmax.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agxmax.dts
new file mode 100644
index 000000000000..31cda80bbaef
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-dsboard-agxmax.dts
@@ -0,0 +1,156 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:DSBOARD-AGXMAX.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-dsboard-agxmax.dts"
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0008", "nvidia,p3701-0008", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "AGX Orin Industrial for DSBOARD-AGXMAX";
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma { /* Needed for nvgpu comptags */
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0 0x20000000>; /* 512MB */
+			alignment = <0x0 0x10000>;
+			linux,cma-default;
+			status = "okay";
+		};
+	};
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-milboard-agx-base.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-milboard-agx-base.dts
new file mode 100644
index 000000000000..1ff2c2cd664d
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-milboard-agx-base.dts
@@ -0,0 +1,141 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx-base.dts"
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0008", "nvidia,p3701-0008", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "AGX Orin Industrial for MILBOARD-AGX";
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-milboard-agx.dts b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-milboard-agx.dts
new file mode 100644
index 000000000000..8555a9c21701
--- /dev/null
+++ b/nvidia/platform/t23x/concord/kernel-dts/tegra234-p3701-0008-p3737-0000-milboard-agx.dts
@@ -0,0 +1,141 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:MILBOARD-AGX.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3701-0000-p3737-0000-milboard-agx.dts"
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3737-0000+p3701-0008", "nvidia,p3701-0008", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "AGX Orin Industrial for MILBOARD-AGX";
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/Makefile b/nvidia/platform/t23x/mandalore/kernel-dts/Makefile
new file mode 100644
index 000000000000..c241e3d7bc9d
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/Makefile
@@ -0,0 +1,22 @@
+old-dtb := $(dtb-y)
+old-dtbo := $(dtbo-y)
+dtb-y :=
+dtbo-y :=
+makefile-path := platform/t23x/mandalore/kernel-dts
+
+BUILD_ENABLE=n
+ifneq ($(filter y,$(CONFIG_ARCH_TEGRA_23x_SOC)),)
+BUILD_ENABLE=y
+endif
+
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0002-p3711-0000.dtb
+
+ifneq ($(dtb-y),)
+dtb-y := $(addprefix $(makefile-path)/,$(dtb-y))
+endif
+ifneq ($(dtbo-y),)
+dtbo-y := $(addprefix $(makefile-path)/,$(dtbo-y))
+endif
+
+dtb-y += $(old-dtb)
+dtbo-y += $(old-dtbo)
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-camera-p3715.dtsi b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-camera-p3715.dtsi
new file mode 100644
index 000000000000..6f4640a2a72e
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-camera-p3715.dtsi
@@ -0,0 +1,397 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	tegra-capture-vi {
+		nvidia,vi-mapping =
+			<0 0>,
+			<1 0>,
+			<2 0>,
+			<3 0>,
+			<4 1>,
+			<5 1>;
+		num-channels = <1>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				reg = <0>;
+				p3715_vi_in0: endpoint {
+					port-index = <0>;
+					bus-width = <8>;
+					remote-endpoint = <&p3715_csi_out0>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			channel@0 {
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						p3715_csi_in0: endpoint@0 {
+							port-index = <0>;
+							bus-width = <8>;
+							remote-endpoint = <&p3715_out0>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						p3715_csi_out0: endpoint@1 {
+							remote-endpoint = <&p3715_vi_in0>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		p3715@56 {
+			compatible = "nvidia,lt6911uxc";
+			/* I2C device address */
+			reg = <0x56>;
+
+			/* V4L2 device node location */
+			devnode = "video0";
+
+			/* Physical dimensions of sensor */
+			physical_w = "3.674";
+			physical_h = "2.738";
+
+			sensor_model = "p3715";
+
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources
+			avdd-reg = "vana";
+			iovdd-reg = "vif";
+			dvdd-reg = "vdig";*/
+
+			/* Defines number of frames to be dropped by driver internally after applying */
+			/* sensor crop settings. Some sensors send corrupt frames after applying */
+			/* crop co-ordinates */
+			/*post_crop_frame_drop = "0";*/
+
+			/**
+			* ==== Modes ====
+			* A modeX node is required to support v4l2 driver
+			* implementation with NVIDIA camera software stack
+			*
+			* == Signal properties ==
+			*
+			* phy_mode = "";
+			* PHY mode used by the MIPI lanes for this device
+			*
+			* tegra_sinterface = "";
+			* CSI Serial interface connected to tegra
+			* Incase of virtual HW devices, use virtual
+			* For SW emulated devices, use host
+			*
+			* pix_clk_hz = "";
+			* Sensor pixel clock used for calculations like exposure and framerate
+			*
+			* readout_orientation = "0";
+			* Based on camera module orientation.
+			* Only change readout_orientation if you specifically
+			* Program a different readout order for this mode
+			*
+			* == Image format Properties ==
+			*
+			* active_w = "";
+			* Pixel active region width
+			*
+			* active_h = "";
+			* Pixel active region height
+			*
+			* pixel_t = "";
+			* The sensor readout pixel pattern
+			*
+			* line_length = "";
+			* Pixel line length (width) for sensor mode.
+			*
+			* == Source Control Settings ==
+			*
+			* Gain factor used to convert fixed point integer to float
+			* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+			* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+			* Default gain [Default gain to be initialized for the control.
+				     *     use min_gain_val as default for optimal results]
+			* Framerate factor used to convert fixed point integer to float
+			* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+			* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+			* Default Framerate [Default framerate to be initialized for the control.
+				     *     use max_framerate to get required performance]
+			* Exposure factor used to convert fixed point integer to float
+			* For convenience use 1 sec = 1000000us as conversion factor
+			* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+			* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+			* Default Exposure Time [Default exposure to be initialized for the control.
+				     *     Set default exposure based on the default_framerate for optimal exposure settings]
+			* For convenience use 1 sec = 1000000us as conversion factor
+			*
+			* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+			* min_gain_val = ""; (ceil to integer)
+			* max_gain_val = ""; (ceil to integer)
+			* step_gain_val = ""; (ceil to integer)
+			* default_gain = ""; (ceil to integer)
+			* Gain limits for mode
+			*
+			* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+			* min_exp_time = ""; (ceil to integer)
+			* max_exp_time = ""; (ceil to integer)
+			* step_exp_time = ""; (ceil to integer)
+			* default_exp_time = ""; (ceil to integer)
+			* Exposure Time limits for mode (sec)
+			*
+			* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+			* min_framerate = ""; (ceil to integer)
+			* max_framerate = ""; (ceil to integer)
+			* step_framerate = ""; (ceil to integer)
+			* default_framerate = ""; (ceil to integer)
+			* Framerate limits for mode (fps)
+			*
+			* embedded_metadata_height = "";
+			* Sensor embedded metadata height in units of rows.
+			* If sensor does not support embedded metadata value should be 0.
+
+			* num_of_exposure = "";
+			* Digital overlap(Dol) frames
+			*
+			* num_of_ignored_lines = "";
+			* Used for cropping, eg. OB lines + Ignored area of effective pixel lines
+			*
+			* num_of_lines_offset_0 = "";
+			* Used for cropping, vertical blanking in front of short exposure data
+			* If more Dol frames are used, it can be extended, eg. num_of_lines_offset_1
+			*
+			* num_of_ignored_pixels = "";
+			* Used for cropping, The length of line info(pixels)
+			*
+			* num_of_left_margin_pixels = "";
+			* Used for cropping, the size of the left edge margin before
+			* the active pixel area (after ignored pixels)
+			*
+			* num_of_right_margin_pixels = "";
+			* Used for cropping, the size of the right edge margin after
+			* the active pixel area
+			*
+			*/
+			mode0 { // E2832_1920x1080_60Fps
+				mclk_khz = "24000";
+				num_lanes = "4";
+				tegra_sinterface = "serial_a";
+				phy_mode = "DPHY";
+				discontinuous_clk = "yes";
+				dpcm_enable = "false";
+				cil_settletime = "0";
+
+				active_w = "1920";
+				active_h = "1080";
+				mode_type = "rgb";
+				pixel_phase = "rgb888";
+				csi_pixel_bit_depth = "24";
+				readout_orientation = "0";
+				line_length = "1920";
+				inherent_gain = "1";
+				mclk_multiplier = "24";
+				pix_clk_hz = "250000000";
+
+				gain_factor = "16";
+				framerate_factor = "1000000";
+				exposure_factor = "1000000";
+				min_gain_val = "16"; /* 1.00x */
+				max_gain_val = "170"; /* 10.66x */
+				step_gain_val = "1";
+				default_gain = "16"; /* 1.00x */
+				min_hdr_ratio = "1";
+				max_hdr_ratio = "1";
+				min_framerate = "2000000"; /* 2.0 fps */
+				max_framerate = "60000000"; /* 60.0 fps */
+				step_framerate = "1";
+				default_framerate = "60000000"; /* 60.0 fps */
+				min_exp_time = "13"; /* us */
+				max_exp_time = "683709"; /* us */
+				step_exp_time = "1";
+				default_exp_time = "16667"; /* us  */
+			};
+			mode1 { // E2832_3840x2160
+				mclk_khz = "24000";
+				num_lanes = "8";
+				tegra_sinterface = "serial_a";
+				phy_mode = "DPHY";
+				discontinuous_clk = "yes";
+				dpcm_enable = "false";
+				cil_settletime = "0";
+
+				active_w = "3840";
+				active_h = "2160";
+				mode_type = "rgb";
+				pixel_phase = "rgb888";
+				csi_pixel_bit_depth = "24";
+				readout_orientation = "0";
+				line_length = "3840";
+				inherent_gain = "1";
+				mclk_multiplier = "24";
+				pix_clk_hz = "500000000";
+
+				gain_factor = "16";
+				framerate_factor = "1000000";
+				exposure_factor = "1000000";
+				min_gain_val = "16"; /* 1.00x */
+				max_gain_val = "170"; /* 10.66x */
+				step_gain_val = "1";
+				default_gain = "16"; /* 1.00x */
+				min_hdr_ratio = "1";
+				max_hdr_ratio = "1";
+				min_framerate = "2000000"; /* 2.0 fps */
+				max_framerate = "60000000"; /* 60.0 fps */
+				step_framerate = "1";
+				default_framerate = "60000000"; /* 60.0 fps */
+				min_exp_time = "13"; /* us */
+				max_exp_time = "683709"; /* us */
+				step_exp_time = "1";
+				default_exp_time = "16667"; /* us  */
+			};
+
+			mode2 { // E2832_1280x720_60Fps
+				mclk_khz = "24000";
+				num_lanes = "4";
+				tegra_sinterface = "serial_a";
+				phy_mode = "DPHY";
+				discontinuous_clk = "yes";
+				dpcm_enable = "false";
+				cil_settletime = "0";
+
+				active_w = "1280";
+				active_h = "720";
+				mode_type = "rgb";
+				pixel_phase = "rgb888";
+				csi_pixel_bit_depth = "24";
+				readout_orientation = "0";
+				line_length = "1280";
+				inherent_gain = "1";
+				mclk_multiplier = "24";
+				pix_clk_hz = "250000000";
+
+				gain_factor = "16";
+				framerate_factor = "1000000";
+				exposure_factor = "1000000";
+				min_gain_val = "16"; /* 1.00x */
+				max_gain_val = "170"; /* 10.66x */
+				step_gain_val = "1";
+				default_gain = "16"; /* 1.00x */
+				min_hdr_ratio = "1";
+				max_hdr_ratio = "1";
+				min_framerate = "2000000"; /* 2.0 fps */
+				max_framerate = "60000000"; /* 60.0 fps */
+				step_framerate = "1";
+				default_framerate = "60000000"; /* 60.0 fps */
+				min_exp_time = "13"; /* us */
+				max_exp_time = "683709"; /* us */
+				step_exp_time = "1";
+				default_exp_time = "16667"; /* us  */
+			};
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				port@0 {
+					reg = <0>;
+					p3715_out0: endpoint {
+						port-index = <0>;
+						bus-width = <8>;
+						remote-endpoint = <&p3715_csi_in0>;
+					};
+				};
+			};
+		};
+	};
+};
+
+/ {
+
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <4>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <750000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
+		 * The first part is the camera_board_id for the module; if the module is in a FFD
+		 * platform, then use the platform name for this part.
+		 * The second part contains the position of the module, ex. "rear" or "front".
+		 * The third part contains the last 6 characters of a part number which is found
+		 * in the module's specsheet from the vender.
+		 */
+		modules {
+			module0 {
+				badge = "p3715_ltx6911";
+				position = "bottom";
+				orientation = "1";
+				drivernode0 {
+					/* Declare PCL support driver (classically known as guid)  */
+					pcl_id = "v4l2_sensor";
+					/* Driver v4l2 device name */
+					devname = "p3715 2-0056";
+					/* Declare the device-tree hierarchy to driver instance */
+					proc-device-tree = "/proc/device-tree/i2c@3180000/p3715@56";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-0000-a01.dtsi b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-0000-a01.dtsi
new file mode 100644
index 000000000000..e3af74df167c
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-0000-a01.dtsi
@@ -0,0 +1,147 @@
+// SPDX-License-Identifier: GPL-2.0-only
+/*
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
+ *
+ */
+
+#include <t234-common-cvb/tegra234-p3711-common.dtsi>
+#include <t234-common-cvb/tegra234-p3711-audio.dtsi>
+#include "tegra234-p3711-camera-p3715.dtsi"
+#include "tegra234-p3711-pcie-p3712.dtsi"
+
+/ {
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	pwm@3280000 {
+		status = "okay";
+	};
+
+	pwm@32a0000 {
+		status = "okay";
+	};
+
+	tachometer@39b0000 {
+		status = "okay";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+	};
+
+	/* Update sound card names based on the platform model */
+	hda@3510000 {
+		nvidia,model = "NVIDIA Holoscan HDA";
+		status = "okay";
+	};
+
+	sound {
+		nvidia-audio-card,name = "NVIDIA Holoscan APE";
+		status = "okay";
+	};
+
+	i2c@31c0000 {
+		ioexpander@74 {
+			/* set BMC_DBG_MUX_SEL high to select BMC PCIe lanes in mux U6 */
+			bmc_dbg_mux_sel {
+				gpio-hog;
+				output-high;
+				gpios = <6 0>;
+				label = "bmc_pcie_mux_sel";
+				status = "okay";
+			};
+		};
+	};
+
+	sdhci@3400000 {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-camera-p3715.dtsi b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-camera-p3715.dtsi
new file mode 100644
index 000000000000..74058f327405
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-camera-p3715.dtsi
@@ -0,0 +1,42 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "tegra234-camera-p3715.dtsi"
+
+#define CAM0_PWDN	TEGRA234_AON_GPIO(AA, 4)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+
+	i2c@3180000 {
+		p3715@56 {
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+				<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			reset-gpios = <&tegra_aon_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			vana-supply = <&p3711_vdd_3v3_cvb>;
+			vdig-supply = <&p3711_vdd_3v3_cvb>;
+		};
+	};
+	gpio@c2f0000 {
+		camera-control-output-high {
+			gpio-hog;
+			output-high;
+			gpios = <CAM0_PWDN 0>;
+			label = "cam0-pwdn";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-pcie-p3712.dtsi b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-pcie-p3712.dtsi
new file mode 100644
index 000000000000..44bb68101ad0
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/cvb/tegra234-p3711-pcie-p3712.dtsi
@@ -0,0 +1,61 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+
+/ {
+	/* C1 - M.2 Key-E */
+	pcie@14100000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_3>;
+		phy-names = "p2u-0";
+	};
+
+	/* C4 - M.2 Key-M */
+	pcie@14160000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_4>, <&p2u_hsio_5>, <&p2u_hsio_6>,
+		       <&p2u_hsio_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	/* C7 - PCIe switch */
+	pcie@141e0000 {
+		status = "okay";
+
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>, <&p2u_gbe_3>,
+		       <&p2u_gbe_4>, <&p2u_gbe_5>, <&p2u_gbe_6>, <&p2u_gbe_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	/* C0 - BMC PCIe UPHY0, Mux with USB recovery */
+	pcie@14180000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_0>;
+		phy-names = "p2u-0";
+	};
+
+	/* C5 - P3712 NPM x8 lanes, ODMDATA for C5 x8 is nvhs-uphy-config-0 */
+	pcie@141a0000 {
+		status = "okay";
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/cvm/tegra234-p3701-0002.dtsi b/nvidia/platform/t23x/mandalore/kernel-dts/cvm/tegra234-p3701-0002.dtsi
new file mode 100644
index 000000000000..f84312137e5e
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/cvm/tegra234-p3701-0002.dtsi
@@ -0,0 +1,22 @@
+/*
+ * Common include DTS file for CVM:P3701-0002 and CVB:P3711-0000 variants.
+ *
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <t234-common-cvm/tegra234-cvm-p3701.dtsi>
+
+/ {
+	nvidia,fastboot-usb-vid = <0x0955>;
+	nvidia,fastboot-usb-pid = <0xee1e>;
+	model = "Nvidia Jetson Clara Developer Kit";
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/tegra234-dcb-p3701-0002-a02-p3711-0000-a01-p3710-sku00.dtsi b/nvidia/platform/t23x/mandalore/kernel-dts/tegra234-dcb-p3701-0002-a02-p3711-0000-a01-p3710-sku00.dtsi
new file mode 100644
index 000000000000..8b64b6ba0bdc
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/tegra234-dcb-p3701-0002-a02-p3711-0000-a01-p3710-sku00.dtsi
@@ -0,0 +1,545 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/ {
+	display@13800000 {
+		nvidia,dcb-image = [
+			55 aa 16 00 00 37 34 30 30 e9 4c 19 77 cc 56 49
+			44 45 4f 20 0d 00 00 00 70 01 00 00 00 00 49 42
+			4d 20 56 47 41 20 43 6f 6d 70 61 74 69 62 6c 65
+			01 00 00 00 10 00 c7 17 31 31 2f 31 38 2f 32 31
+			00 00 00 00 00 00 00 00 21 18 50 00 f1 2a 00 00
+			50 4d 49 44 00 00 00 00 00 00 00 a0 00 b0 00 b8
+			00 c0 00 0e 47 41 31 30 42 20 56 47 41 20 42 49
+			4f 53 0d 0a 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 56 65 72 73 69 6f 6e 20 39 34 2e
+			30 42 2e 30 30 2e 30 30 2e 32 30 20 0d 0a 00 43
+			6f 70 79 72 69 67 68 74 20 28 43 29 20 31 39 39
+			36 2d 32 30 32 31 20 4e 56 49 44 49 41 20 43 6f
+			72 70 2e 0d 0a 00 00 00 ff ff 00 00 00 00 ff ff
+			47 50 55 20 42 6f 61 72 64 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 43 68 69 70 20 52 65 76 20 20 20 00 00
+			00 00 00 00 00 00 00 ba 91 98 96 91 9a 9a 8d 96
+			91 98 df ad 9a 93 9a 9e 8c 9a df d2 df b1 90 8b
+			df b9 90 8d df af 8d 90 9b 8a 9c 8b 96 90 91 df
+			aa 8c 9a f2 f5 ff 00 00 00 00 00 00 00 00 00 00
+			50 43 49 52 de 10 94 22 00 00 18 00 00 00 00 03
+			16 00 01 00 00 80 00 00 2e 8b c0 2e 8b c0 8b c0
+			4e 50 44 45 01 01 14 00 16 00 00 01 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			ff b8 42 49 54 00 00 01 0c 06 12 45 32 01 04 00
+			38 02 42 02 25 00 44 02 43 02 2c 00 69 02 44 01
+			04 00 95 02 49 01 24 00 99 02 4d 02 29 00 bd 02
+			4e 00 00 00 00 00 50 02 e8 00 e6 02 53 02 18 00
+			ce 03 54 01 02 00 e6 03 55 01 05 00 ec 03 56 01
+			06 00 f1 03 78 01 08 00 f7 03 64 01 02 00 ff 03
+			70 02 04 00 01 04 75 01 11 00 05 04 69 02 6e 00
+			18 04 45 01 04 00 e8 03 00 00 86 04 86 04 fe 20
+			00 21 f0 2a 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 0b 94 20 00 00 00 00 00 a8 07
+			00 00 00 00 00 00 00 00 02 00 5c 5c 28 02 00 00
+			3c 02 04 00 10 00 00 00 00 f5 0e 00 00 00 00 00
+			00 35 44 00 00 c7 2d 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 72 30 00 00 e1 44 00 00 1f 45 00
+			00 46 45 00 00 00 00 00 00 da 04 00 00 00 00 de
+			04 00 00 4a 08 de 04 26 2a 4a 08 28 2a 86 04 ef
+			09 14 21 d4 09 d7 20 28 2a 90 00 ab 21 01 4c 08
+			3a 09 f0 43 00 00 fa 43 00 00 03 10 00 00 00 21
+			00 00 0c 21 00 00 50 4a 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 d5 33 00 00 bb 36 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 af 3c 00 00 00 00 00 00 e9 3c
+			00 00 0e 43 00 00 00 00 00 00 00 00 00 00 df 33
+			00 00 2e 3d 00 00 9c 43 00 00 ad 36 00 00 00 00
+			00 00 00 00 00 00 be 43 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 45 0b
+			00 00 c1 0a 00 00 5b 0b 00 00 11 3c 00 00 17 3c
+			00 00 1c 3c 00 00 20 3c 00 00 2a 3c 00 00 31 3c
+			00 00 3f 3c 00 00 81 3c 00 00 00 00 00 00 00 00
+			00 00 92 3c 00 00 ec 45 00 00 92 47 00 00 07 48
+			00 00 8d 49 00 00 7c 4b 00 00 b8 4b 00 00 e2 49
+			00 00 98 3c 00 00 79 3c 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 e8 4d 00 00 9c 3c 00 00 a5 3c
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 00
+			50 b5 00 19 cf 00 28 75 0e 14 89 0e 23 00 01 23
+			23 01 14 ac 0e 28 18 11 00 00 00 00 d4 0e 01 00
+			00 f1 0d c3 0c 00 00 00 00 01 01 00 00 00 00 f4
+			1c 2d 4e 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 92 2d 00 00 00 00 00 00 0b 94 20 00 00 c0
+			0d d4 01 55 03 00 00 31 31 2f 31 38 2f 32 31 00
+			00 00 00 00 00 00 00 00 00 00 00 21 01 10 00 00
+			00 80 01 00 00 00 00 00 30 30 30 30 30 30 30 30
+			30 30 30 30 00 00 00 00 00 00 00 00 03 42 00 00
+			19 ca 8e 0e d5 da 47 03 89 40 83 6c 2f ff 44 4c
+			54 33 00 00 00 00 00 00 c5 4c 00 00 00 00 00 00
+			00 00 93 4e 00 00 01 00 10 00 bf 09 30 00 02 00
+			94 22 00 00 00 00 01 00 44 00 6b 09 00 00 86 04
+			00 00 3a 09 00 00 de 04 00 00 00 00 00 00 4a 08
+			00 00 5c 08 00 00 45 0b 00 00 c1 0a 00 00 5b 0b
+			00 00 71 0b 00 00 f1 0d 00 00 c3 0c 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 3c 21 00 00 30 c0
+			61 40 00 00 00 10 00 00 00 00 08 23 61 00 80 00
+			00 00 80 00 00 00 88 23 61 00 80 00 00 00 80 00
+			00 00 08 24 61 00 80 00 00 00 80 00 00 00 88 24
+			61 00 80 00 00 00 80 00 00 00 08 25 61 00 80 00
+			00 00 80 00 00 00 88 25 61 00 80 00 00 00 80 00
+			00 00 08 26 61 00 80 00 00 00 80 00 00 00 00 2a
+			13 00 00 00 04 00 00 00 04 00 00 2a 13 00 00 00
+			01 00 00 00 01 00 00 6e 13 00 00 00 04 00 00 00
+			04 00 00 6e 13 00 00 00 01 00 00 00 01 00 4c 00
+			12 00 3f 00 00 00 00 00 00 00 0c 24 02 00 01 00
+			00 00 00 00 00 00 e4 05 02 00 7c 00 00 00 00 00
+			00 00 e4 05 02 00 7c 00 00 00 18 00 00 00 e4 05
+			02 00 7c 00 00 00 0c 00 00 00 e4 05 02 00 7c 00
+			00 00 04 00 00 00 e4 05 02 00 7c 00 00 00 08 00
+			00 00 e4 05 02 00 7c 00 00 00 14 00 00 00 20 0e
+			9a 00 00 00 02 00 00 00 02 00 00 0e 9a 00 00 00
+			02 00 00 00 02 00 00 0e 9a 00 01 00 00 00 01 00
+			00 00 34 c0 61 40 00 00 00 80 00 00 00 00 00 0c
+			82 00 ff ff ff ff 00 00 00 00 00 0c 82 00 01 00
+			00 00 00 00 00 00 00 0c 82 00 02 00 00 00 00 00
+			00 00 00 0c 82 00 04 00 00 00 00 00 00 00 00 0c
+			82 00 08 00 00 00 00 00 00 00 00 0c 82 00 10 00
+			00 00 00 00 00 00 00 0c 82 00 20 00 00 00 00 00
+			00 00 90 02 82 00 01 00 00 00 00 00 00 00 88 02
+			82 00 ff 00 00 00 00 00 00 00 c0 04 82 00 07 00
+			00 00 00 00 00 00 00 0a 00 00 00 00 f0 1f 00 00
+			00 00 88 80 08 00 00 00 0f 00 00 00 01 00 40 c0
+			08 00 00 00 0c 00 00 00 0c 00 40 c0 08 00 1f 00
+			00 00 00 00 00 00 00 0a 00 00 00 00 f0 1f 00 00
+			00 00 74 09 9a 00 0f 00 00 00 00 00 00 00 e8 73
+			13 00 01 00 00 00 01 00 00 00 0c 06 9a 00 40 00
+			00 00 40 00 00 00 64 00 12 00 40 00 00 00 40 00
+			00 00 04 14 00 00 04 00 00 00 00 00 00 00 04 14
+			00 00 08 00 00 00 08 00 00 00 14 38 82 00 00 00
+			01 00 00 00 01 00 00 0a 00 00 00 00 f0 1f 00 00
+			00 00 0c 14 00 00 01 00 00 00 01 00 00 00 0c 14
+			00 00 02 00 00 00 01 00 00 00 88 54 62 00 00 00
+			01 00 00 00 00 00 88 54 62 00 00 00 02 00 00 00
+			00 00 88 54 62 00 00 00 04 00 00 00 00 00 9c 8b
+			11 00 00 00 00 80 00 00 00 00 14 0c 82 00 01 00
+			00 00 00 00 00 00 14 0c 82 00 02 00 00 00 00 00
+			00 00 14 0c 82 00 04 00 00 00 00 00 00 00 14 0c
+			82 00 08 00 00 00 00 00 00 00 14 0c 82 00 10 00
+			00 00 00 00 00 00 14 0c 82 00 20 00 00 00 00 00
+			00 00 9c 8b 11 00 00 00 00 80 00 00 00 00 10 01
+			82 00 01 00 00 00 00 00 00 00 d4 06 82 00 ff 03
+			00 00 00 00 00 00 14 0c 82 00 3f 00 00 00 01 00
+			00 00 00 14 00 00 02 00 00 00 00 00 00 00 44 c1
+			61 60 01 00 00 00 01 00 00 00 20 87 08 00 04 00
+			00 00 00 00 00 00 40 00 82 00 01 00 00 00 00 00
+			00 00 54 9b 41 00 ff 00 00 00 00 00 00 00 68 9b
+			41 00 03 00 00 00 00 00 00 00 40 80 11 00 02 00
+			00 00 00 00 00 00 04 0c 82 00 01 00 00 00 00 00
+			00 00 04 14 00 00 00 04 00 00 00 00 00 00 34 04
+			82 00 01 00 00 00 00 00 00 00 4c 08 00 01 02 03
+			04 05 06 07 00 01 02 03 04 05 06 07 41 06 24 06
+			00 00 00 07 00 02 bf 00 01 51 00 04 bf 00 02 5e
+			00 01 bf 00 03 52 00 03 bf 00 84 19 00 00 4f 00
+			85 7b 59 98 4f 00 06 ff 00 00 4f 00 07 ff 00 00
+			ef 00 08 ff 00 00 ef 00 09 ff 00 00 ef 00 0a ff
+			00 00 ef 00 0b ff 00 00 ef 00 0c ff 00 00 ef 00
+			0d ff 00 00 ef 00 0e ff 00 00 ef 00 0f ff 00 00
+			ef 00 10 42 50 11 e4 00 11 41 42 0b e2 00 12 40
+			41 0a e1 00 13 70 51 12 e5 00 14 ff 00 00 ef 00
+			15 ff 00 00 ef 00 16 ff 00 00 ef 00 17 ff 00 00
+			ef 00 18 ff 00 00 ef 00 19 ff 00 00 ef 00 1a ff
+			00 00 ef 00 1b ff 00 00 ef 00 1c ff 00 00 ef 00
+			1d ff 00 00 ef 00 1e ff 00 00 ef 00 1f ff 00 00
+			ef 00 00 ff 00 00 0f 00 00 ff 00 00 0f 00 00 ff
+			00 00 0f 00 00 ff 00 00 0f 00 10 07 16 10 00 a1
+			0a 01 f0 10 03 00 00 00 00 ff ff ff 00 ff ff 00
+			10 00 00 00 00 00 00 1f 01 00 00 00 00 00 00 ff
+			ff ff 00 ff ff 00 10 00 00 00 00 00 00 2f 02 00
+			00 00 00 00 00 ff ff ff 00 ff ff 00 10 00 00 00
+			00 00 00 3f 03 00 00 00 00 00 00 ff ff ff 00 ff
+			ff 00 10 00 00 00 00 00 00 4f 04 00 00 00 00 00
+			00 ff ff ff 00 ff ff 00 10 00 00 00 00 00 00 5f
+			05 00 00 00 00 00 00 ff ff ff 00 ff ff 00 10 00
+			00 00 00 00 00 6f 06 00 00 00 00 00 00 ff ff ff
+			00 ff ff 00 10 00 00 00 00 00 00 7f 07 00 00 00
+			00 00 00 ff ff ff 00 ff ff 00 10 00 00 00 00 00
+			00 8f 00 00 00 00 00 00 00 ff ff ff 00 ff ff 00
+			10 00 00 00 00 00 00 9f 01 00 00 00 00 00 00 ff
+			ff ff 00 ff ff 00 10 00 00 00 00 00 00 af 02 00
+			00 00 00 00 00 ff ff ff 00 ff ff 00 10 00 00 00
+			00 00 00 bf 03 00 00 00 00 00 00 ff ff ff 00 ff
+			ff 00 10 00 00 00 00 00 00 cf 04 00 00 00 00 00
+			00 ff ff ff 00 ff ff 00 10 00 00 00 00 00 00 df
+			05 00 00 00 00 00 00 ff ff ff 00 ff ff 00 10 00
+			00 00 00 00 00 ef 06 00 00 00 00 00 00 ff ff ff
+			00 ff ff 00 10 00 00 00 00 00 00 ff 07 00 00 00
+			00 00 00 ff ff ff 00 ff ff 00 10 00 00 00 00 00
+			00 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e
+			0f 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e
+			1f 10 04 20 04 00 00 80 00 b8 4c 0a ff e0 93 04
+			00 20 d6 13 00 e0 93 04 01 20 d6 13 00 ff 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ff 00 00 00
+			00 00 00 00 00 00 00 00 01 00 00 00 00 ff 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ff 00 00 00
+			00 00 00 00 00 00 00 00 01 00 00 00 00 ff 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ff 00 00 00
+			00 00 00 00 00 00 00 00 01 00 00 00 00 ff 00 00
+			00 00 00 00 00 20 05 11 01 00 00 35 0c 00 ff ff
+			ff ff ff ff ff ff ff 00 00 00 00 10 05 11 01 00
+			00 00 00 ff ff 00 00 00 00 00 00 00 00 00 00 00
+			00 30 08 10 01 14 01 15 0e 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 10 0d 17 34 b0 8f 11 00 00 00 00 00 00
+			00 00 00 34 a8 04 82 00 00 00 00 00 00 00 00 00
+			34 a0 04 82 00 00 00 00 00 00 00 00 00 34 d4 02
+			82 00 00 00 00 00 00 00 00 00 34 a4 04 82 00 00
+			00 00 00 00 00 00 00 34 7c 14 00 00 00 00 00 00
+			00 00 00 00 34 08 0e 82 00 00 00 00 00 00 00 00
+			00 34 0c 0e 82 00 00 00 00 00 00 00 00 00 34 a8
+			83 11 00 00 00 00 00 00 00 00 00 34 78 01 82 00
+			00 00 00 00 00 00 00 00 34 78 01 82 00 00 00 00
+			00 00 00 00 00 34 ac 04 82 00 00 00 00 00 00 00
+			00 00 34 94 10 82 00 00 00 00 00 00 00 00 00 34
+			88 10 82 00 00 00 00 00 00 00 00 00 34 8c 10 82
+			00 00 00 00 00 00 00 00 00 34 90 10 82 00 00 00
+			00 00 00 00 00 00 34 ac 83 11 00 00 00 00 00 00
+			00 00 00 34 78 01 82 00 00 00 00 00 00 00 00 00
+			34 d4 02 82 00 00 00 00 00 00 00 00 00 34 78 05
+			82 00 00 00 00 00 00 00 00 00 34 b0 04 82 00 00
+			00 00 00 00 00 00 00 34 78 01 82 00 00 00 00 00
+			00 00 00 00 34 7c 07 82 00 00 00 00 00 00 00 00
+			00 10 03 1b 05 80 00 07 60 05 08 40 08 09 60 0d
+			0a 40 10 0d f0 17 0c e0 15 0e 60 18 0f 40 1c 10
+			e0 23 15 80 24 16 26 29 17 60 2d 18 40 30 19 60
+			35 1a 60 39 1b 60 3d 1d e0 43 1e a5 44 1f 60 49
+			20 60 4d 21 60 51 22 fc 47 23 a0 58 24 66 59 25
+			2c 5a 26 f2 5a ff 7d f4 ed 1f 18 7c a3 82 dc b6
+			81 88 d5 6f da 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 4e 56 49 44 49 41 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 4e 56 49 44 49 41 20
+			43 6f 72 70 6f 72 61 74 69 6f 6e 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 42 49 4f 53
+			20 43 65 72 74 69 66 69 63 61 74 65 20 43 68 65
+			63 6b 20 46 61 69 6c 65 64 21 21 21 0d 0a 00 00
+			00 00 00 00 22 05 02 0e 0c 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 50 04 13 0e 07 95 01 95 01 d0 07
+			a0 0f 1b 00 1b 00 0f 0f 32 ff 01 3f 08 95 01 95
+			01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32 ff 01 3f 0b
+			95 01 95 01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32 ff
+			01 3f 04 e1 00 13 01 94 11 28 23 e1 00 13 01 01
+			01 14 ff 01 02 0c 1b 00 1b 00 40 06 80 0c 1b 00
+			1b 00 01 01 28 ff 01 3f 41 1b 00 1b 00 40 06 8c
+			0a 1b 00 28 00 01 ff 28 ff 03 3f 42 1b 00 1b 00
+			40 06 8c 0a 1b 00 28 00 01 ff 28 ff 03 3f 80 1b
+			00 1b 00 20 03 54 06 1b 00 1b 00 01 01 14 ff 01
+			3f 81 1b 00 1b 00 20 03 54 06 1b 00 1b 00 01 01
+			14 ff 01 3f 82 1b 00 1b 00 20 03 54 06 1b 00 1b
+			00 01 01 14 ff 01 3f 83 1b 00 1b 00 20 03 54 06
+			1b 00 1b 00 01 01 14 ff 01 3f 0d 1b 00 1b 00 20
+			03 54 06 1b 00 1b 00 01 01 14 ff 01 3f 0e 1b 00
+			1b 00 e8 03 d0 07 0d 00 1b 00 01 ff 28 ff 01 1f
+			0f 95 01 95 01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32
+			ff 01 3f 10 04 02 06 00 00 00 07 00 07 00 07 00
+			07 00 07 10 05 04 10 04 0f 0f 0f 0f 2f 2f 2f 2f
+			1c 1c 1c 1c 0f 46 40 00 0f 0f 0f 0f 2f 2f 2f 2f
+			1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f 2f 2f 2f 2f
+			1e 1e 1e 1e 0f 46 40 00 0f 0f 0f 0f 2f 2f 2f 2f
+			1f 1f 1f 1f 0f 46 40 00 0f 0f 0f 0f 2d 2d 2d 2d
+			19 19 19 19 0f 46 40 00 0f 0f 0f 0f 2c 2c 2c 2c
+			1b 1b 1b 1b 0f 46 40 00 0f 0f 0f 0f 2b 2b 2b 2b
+			1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f 2a 2a 2a 2a
+			1f 1f 1f 1f 0f 46 40 00 0e 0e 0e 0e 29 29 29 29
+			18 18 18 18 0f 46 40 00 0e 0e 0e 0e 28 28 28 28
+			1a 1a 1a 1a 0f 46 40 00 0e 0e 0e 0e 27 27 27 27
+			1c 1c 1c 1c 0f 46 40 00 0e 0e 0e 0e 26 26 26 26
+			1e 1e 1e 1e 0f 46 40 00 0f 0f 0f 0f 2d 2d 2d 2d
+			19 19 19 19 0f 46 40 00 0f 0f 0f 0f 2c 2c 2c 2c
+			1b 1b 1b 1b 0f 46 40 00 0f 0f 0f 0f 2b 2b 2b 2b
+			1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f 2a 2a 2a 2a
+			1f 1f 1f 1f 0f 46 40 00 20 19 04 00 00 50 32 74
+			40 e8 80 e4 57 01 04 04 06 76 19 00 00 13 10 00
+			00 49 11 00 00 47 12 00 00 45 13 00 00 43 14 00
+			00 41 15 00 00 3f 16 00 00 10 08 0e 05 00 2c 04
+			04 d1 84 00 00 00 00 0a 05 00 06 00 00 00 00 00
+			38 3d 3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00
+			00 00 00 00 00 88 58 24 00 00 00 00 00 75 40 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f
+			3a 3f 3f 3f 3f 05 05 05 05 0a 0a 0a 0a 00 00 00
+			00 88 58 24 00 00 00 00 00 65 19 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 48 3a 3a 3a 3a 3a 3a 3a
+			3a 00 00 00 00 00 00 00 00 00 00 00 00 f8 5a 24
+			00 00 00 00 00 00 00 00 00 00 00 0a 0a 00 06 00
+			00 00 00 00 58 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00
+			00 00 00 00 00 00 00 00 00 f8 5a 24 00 00 00 00
+			00 03 00 00 01 0a 05 0f 46 40 00 00 03 00 44 06
+			00 00 01 0a 08 0f 46 40 00 00 03 00 44 08 00 00
+			01 0a 05 0f 46 40 00 00 03 00 44 0a 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0c 00 00 01 0a 08 0f
+			46 40 00 00 03 00 44 10 08 0e 05 00 2c 04 04 d1
+			84 00 00 00 00 0a 05 00 06 00 00 00 00 00 38 3d
+			3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00 00 00
+			00 00 00 88 58 24 00 00 00 00 00 75 40 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00
+			00 00 00 05 05 05 05 00 00 00 00 00 00 00 00 88
+			58 24 00 00 00 00 00 65 19 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 48 3a 3a 3a 3a 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 f8 5a 24 00 00
+			00 00 00 00 00 00 00 00 00 0a 0a 00 06 00 00 00
+			00 00 58 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 f8 5a 24 00 00 00 00 00 0c
+			00 00 01 0a 05 0f 46 40 00 00 03 00 44 0d 00 00
+			01 0a 08 0f 46 40 00 00 03 00 44 0e 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0f 01 00 01 0a 05 0f
+			46 40 00 00 03 00 44 10 01 00 01 0a 08 0f 46 40
+			00 00 03 00 44 10 08 0e 05 00 2c 04 04 d1 84 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f
+			3a 00 00 00 00 05 05 05 05 00 00 00 00 00 00 00
+			00 88 58 24 00 00 00 00 00 75 40 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 3f 3f 3f
+			3f 05 05 05 05 05 05 05 05 00 00 00 00 88 58 24
+			00 00 00 00 00 65 19 00 00 00 00 0a 05 00 06 00
+			00 00 00 00 48 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00
+			00 00 00 00 00 00 00 00 00 f8 5a 24 00 00 00 00
+			00 00 00 00 00 00 00 0a 0a 00 06 00 00 00 00 00
+			58 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00 00 00 00 00
+			00 00 00 00 00 f8 5a 24 00 00 00 00 00 0c 01 00
+			01 0a 05 0f 46 40 00 00 03 00 44 0d 01 00 01 0a
+			08 0f 46 40 00 00 03 00 44 0e 02 00 01 0a 05 0f
+			46 40 00 00 03 00 44 0f 02 00 01 0a 05 0f 46 40
+			00 00 03 00 44 10 02 00 01 0a 08 0f 46 40 00 00
+			03 00 44 10 08 0e 05 00 2c 04 04 d1 84 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00
+			00 00 00 05 05 05 05 00 00 00 00 00 00 00 00 88
+			58 24 00 00 00 00 00 75 40 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00 00 05
+			05 05 05 00 00 00 00 00 00 00 00 88 58 24 00 00
+			00 00 00 65 19 00 00 00 00 0a 05 00 06 00 00 00
+			00 00 48 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 f8 5a 24 00 00 00 00 00 00
+			00 00 00 00 00 0a 0a 00 06 00 00 00 00 00 58 3a
+			3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 f8 5a 24 00 00 00 00 00 0c 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0d 00 00 01 0a 08 0f
+			46 40 00 00 03 00 44 0e 00 00 01 0a 05 0f 46 40
+			00 00 03 00 44 0f 01 00 01 0a 05 0f 46 40 00 00
+			03 00 44 10 01 00 01 0a 08 0f 46 40 00 00 03 00
+			44 10 08 0e 05 00 2c 04 04 d1 84 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00
+			00 05 05 05 05 00 00 00 00 00 00 00 00 88 58 24
+			00 00 00 00 00 75 40 00 00 00 00 0a 05 00 06 00
+			00 00 00 00 38 3d 3e 3f 3a 3f 3f 3f 3f 05 05 05
+			05 08 08 08 08 00 00 00 00 88 58 24 00 00 00 00
+			00 65 19 00 00 00 00 0a 05 00 06 00 00 00 00 00
+			48 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00 00 00 00 00
+			00 00 00 00 00 f8 5a 24 00 00 00 00 00 00 00 00
+			00 00 00 0a 0a 00 06 00 00 00 00 00 58 3a 3a 3a
+			3a 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00
+			00 f8 5a 24 00 00 00 00 00 0c 01 00 01 0a 05 0f
+			46 40 00 00 03 00 44 0d 01 00 01 0a 08 0f 46 40
+			00 00 03 00 44 0e 02 00 01 0a 05 0f 46 40 00 00
+			03 00 44 0f 02 00 01 0a 05 0f 46 40 00 00 03 00
+			44 10 02 00 01 0a 08 0f 46 40 00 00 03 00 44 10
+			08 0e 05 00 2c 04 04 d1 84 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00 00 05
+			05 05 05 00 00 00 00 00 00 00 00 88 58 24 00 00
+			00 00 00 75 40 00 00 00 00 0a 05 00 06 00 00 00
+			00 00 38 3d 3e 3f 3a 00 00 00 00 05 05 05 05 00
+			00 00 00 00 00 00 00 88 58 24 00 00 00 00 00 65
+			19 00 00 00 00 0a 05 00 06 00 00 00 00 00 48 3a
+			3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 f8 5a 24 00 00 00 00 00 00 00 00 00 00
+			00 0a 0a 00 06 00 00 00 00 00 58 3a 3a 3a 3a 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 f8
+			5a 24 00 00 00 00 00 0c 00 00 01 0a 05 0f 46 40
+			00 00 03 00 44 0d 00 00 01 0a 08 0f 46 40 00 00
+			03 00 44 0e 00 00 01 0a 05 0f 46 40 00 00 03 00
+			44 0f 01 00 01 0a 05 0f 46 40 00 00 03 00 44 10
+			01 00 01 0a 08 0f 46 40 00 00 03 00 44 7a 14 c0
+			61 40 01 00 c2 0d 74 05 00 6e 14 c0 61 40 ff ff
+			bf ff 00 00 00 00 6e e4 c5 61 40 fe ff ff ff 00
+			00 00 00 71 5b f5 19 71 5b 6f 17 5b 74 17 71 56
+			00 ff 72 71 6e 0c c1 61 40 fe ff ff ff 00 00 00
+			00 6e 40 65 61 80 fe ff ff ff 00 00 00 00 71 6e
+			00 23 61 40 ff ff 80 fc 00 00 23 00 71 6e 00 23
+			61 40 ff ff 80 fc 00 00 27 00 71 6e 00 23 61 40
+			ff ff 80 fc 00 00 2b 00 71 6e 00 23 61 40 ff ff
+			80 fc 00 00 2f 00 71 41 23 10 08 6a 18 cb bd dc
+			4e 5c 08 00 00 00 00 00 00 ac 18 31 19 c1 00 00
+			00 00 00 00 00 00 00 00 00 00 06 03 80 01 10 00
+			60 04 0e 03 80 01 10 00 02 04 2f 23 02 01 10 00
+			02 00 2f 32 03 02 10 00 02 00 fe 40 04 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 41 06 0f 04 02 0f
+			06 00 00 10 ff 03 00 80 ff 03 00 80 ff 03 00 10
+			ff 03 00 10 ff 03 00 10 ff 03 00 10 ff 03 00 10
+			ff 03 00 10 ff 03 00 10 ff 03 00 00 ff 03 00 00
+			ff 03 00 00 ff 03 00 00 ff 03 00 00 40 05 20 04
+			01 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 40 05 10 04 00 46 10 00 00 ff 01 00 00 ff 02
+			00 00 ff 03 00 00 ff 04 00 00 ff 00 00 00 ff 00
+			00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00
+			00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00
+			00 00 ff 00 00 00 10 05 40 01 00 00 00 0b 03 00
+			00 0a 02 00 00 08 02 00 20 04 02 00 80 00 00 00
+			80 00 00 00 80 00 00 00 80 00 00 00 20 00 00 00
+			20 00 03 00 00 0c 03 00 00 0a 03 00 80 0b 03 00
+			80 0b 03 00 80 0b 03 00 80 0b 03 71 71 6e 14 c0
+			61 40 ff ff 3f fa 00 00 c0 01 74 05 00 6e 14 c0
+			61 40 f7 ff ff ff 08 00 00 00 6e b8 c1 61 40 ff
+			ff 3f 81 00 03 00 08 6e 00 23 61 40 ff ff 83 fc
+			00 00 00 00 71 58 40 c0 61 40 10 00 00 0a 1d 00
+			00 0a 04 00 00 08 04 00 20 04 04 00 80 00 00 00
+			80 00 00 00 80 00 00 00 80 00 00 00 20 00 00 00
+			20 00 1d 00 00 0c 1d 00 00 0a 1d 00 80 0a 1d 00
+			80 0a 1d 00 80 0a 1d 00 80 0a 1d 71 6e 00 23 61
+			40 ff ff fc fc 00 00 02 03 71 7a 14 c0 61 40 14
+			00 c2 0d 74 05 00 6e 14 c0 61 40 ff ff bf ff 00
+			00 00 00 74 14 00 71 6e 14 c0 61 40 ff ff ff f2
+			00 00 00 00 74 0a 00 6e 00 23 61 40 ff ff fc ff
+			00 00 01 00 6e 0c c1 61 60 ff bf ff ff 00 40 00
+			00 6e 14 c0 61 40 ff ff 7f ff 00 00 00 00 6e 30
+			c1 61 60 f0 ff ff ff 0f 00 00 00 6e 34 c0 61 40
+			ff ff ee 7f 00 00 00 80 56 17 ff 6e 0c c1 61 60
+			fc ff ff ff 01 00 00 00 6e 30 c1 61 60 0f ff ff
+			ff f0 00 00 00 74 0a 00 6e 30 c1 61 60 0f ff ff
+			ff 00 00 00 00 6e 10 c1 61 40 e0 e0 e0 e0 00 00
+			00 00 6e 2c c1 61 40 e0 e0 e0 e0 00 00 00 00 3a
+			05 15 6e 40 c1 61 60 fd ff ff ff 02 00 00 00 98
+			0a 01 00 00 01 fe 01 71 98 02 01 00 00 01 d0 00
+			6e 10 c1 61 40 e0 e0 e0 e0 10 10 10 10 6e 2c c1
+			61 40 e0 e0 e0 e0 10 10 10 10 71 5f 0c c1 61 60
+			00 01 40 ff 40 00 00 00 00 40 65 61 80 fe bf 00
+			bf 3a 00 03 5b 59 1b 72 71 3a 07 01 38 6e 40 c1
+			61 60 fe ff ff ff 01 00 00 00 72 5b ad 1c 52 e8
+			df 00 71 71 6e 0c c1 61 60 fe ff 00 ff 00 00 00
+			00 6e 30 c1 61 40 f0 ff ff ff 00 00 00 00 6e b0
+			c1 61 40 f0 ff ff ff 00 00 00 00 6e 34 c0 61 40
+			ff ff ee 7f 00 00 11 80 56 17 ff 6e 14 c0 61 40
+			ff ff 7f ff 00 00 80 00 6e 00 23 61 40 ff ff fc
+			ff 00 00 02 00 74 05 00 6e 14 c0 61 40 ff ff ff
+			f2 00 00 00 0d 74 05 00 6e 14 c0 61 40 ff ff bf
+			ff 00 00 40 00 74 05 00 6e 14 c0 61 40 f7 ff ff
+			ff 08 00 00 00 6e 0c c0 61 40 ff f0 f0 f0 00 03
+			05 05 6e b8 c1 61 40 ff ff ff 81 00 03 00 08 6e
+			00 23 61 40 ff ff 83 fc 00 00 00 00 6e 40 c1 61
+			60 fe ff ff ff 00 00 00 00 71 6e 0c c1 61 60 fd
+			ff ff ff 02 00 00 00 6e 30 c1 61 60 ff ff bf ff
+			00 00 40 00 71 10 05 40 01 01 00 00 00 00 0a 10
+			00 00 00 a0 40 00 00 80 40 00 00 80 40 00 00 80
+			40 00 00 80 40 00 00 80 40 00 00 20 00 00 32 10
+			80 00 0a 90 80 00 00 80 80 00 00 80 80 00 00 80
+			80 00 00 80 80 00 00 80 80 00 71 71 6e 40 65 61
+			80 fe ff ff ff 00 00 00 00 71 71 98 07 01 00 00
+			01 ef 10 71 98 07 01 00 00 01 ef 00 71 58 40 c0
+			61 40 10 00 00 00 00 32 10 00 00 00 a0 40 00 00
+			80 40 00 00 80 40 00 00 80 40 00 00 80 40 00 00
+			80 40 00 00 20 00 00 32 10 80 00 96 90 80 00 00
+			80 80 00 00 80 80 00 00 80 80 00 00 80 80 00 00
+			80 80 00 71 42 15 02 07 13 04 03 0a 04 28 23 28
+			23 01 04 04 06 45 1c 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 14 00 02 19 0a 03 1e 14 04
+			2b 28 06 1e 00 03 25 0f 04 2f 21 06 28 00 04 32
+			14 06 3c 00 06 14 00 02 19 0a 03 1e 14 04 2b 28
+			06 1e 00 03 25 0f 04 2f 21 06 28 00 04 32 14 06
+			3c 00 06 14 00 02 19 0a 03 1e 14 04 2b 28 06 1e
+			00 03 25 0f 04 2f 21 06 28 00 04 32 14 06 3c 00
+			06 0f 00 02 16 09 03 1d 0e 04 27 12 06 17 00 03
+			21 09 04 27 0e 06 1f 00 04 27 09 06 27 00 06 a7
+			1d 00 00 2f 1e 00 00 b7 1e 00 00 3f 1f 00 00 c7
+			1f 00 00 4f 20 00 00 10 08 00 00 00 10 08 00 1e
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 14
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 10
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 0c
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 0a
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 09
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 08
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 06
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 10
+			08 00 00 00 10 08 00 1e 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 14 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0c 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0a 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 09 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 08 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 06 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 08 00 00 00 10 08 00 1e
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 14
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0c
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0a
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 08
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 06
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			08 00 00 00 10 08 00 1e 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 14 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0c 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0a 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 09 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 08 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 06 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 08 00 00 00 10 08 00 1e
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 14
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0c
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0a
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 08
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 06
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			08 00 00 00 10 08 00 1e 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 14 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0c 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0a 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 09 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 08 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 06 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 ];
+	};
+};
diff --git a/nvidia/platform/t23x/mandalore/kernel-dts/tegra234-p3701-0002-p3711-0000.dts b/nvidia/platform/t23x/mandalore/kernel-dts/tegra234-p3701-0002-p3711-0000.dts
new file mode 100644
index 000000000000..e791e10da4b2
--- /dev/null
+++ b/nvidia/platform/t23x/mandalore/kernel-dts/tegra234-p3701-0002-p3711-0000.dts
@@ -0,0 +1,34 @@
+/*
+ * Top level DTS file for CVM:P3701-0002 and CVB:P3711-0000.
+ *
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "cvm/tegra234-p3701-0002.dtsi"
+#include "cvb/tegra234-p3711-0000-a01.dtsi"
+#include "cvb/tegra234-p3711-camera-p3715.dtsi"
+#include "tegra234-dcb-p3701-0002-a02-p3711-0000-a01-p3710-sku00.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3711-0000+p3701-0002", "nvidia,tegra23x",
+		      "nvidia,tegra234";
+
+	dce@d800000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/Makefile b/nvidia/platform/t23x/p3768/kernel-dts/Makefile
index 9b89c68b085d..987bae5ee41e 100644
--- a/nvidia/platform/t23x/p3768/kernel-dts/Makefile
+++ b/nvidia/platform/t23x/p3768/kernel-dts/Makefile
@@ -41,6 +41,59 @@ dtbo-$(BUILD_ENABLE) += tegra234-p3767-camera-p3768-imx477-dual.dtbo
 dtbo-$(BUILD_ENABLE) += tegra234-p3767-camera-p3768-imx477-dual-4lane.dtbo
 dtbo-$(BUILD_ENABLE) += tegra234-p3767-overlay.dtbo
 dtbo-$(BUILD_ENABLE) += tegra234-p3768-overlay.dtbo
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3509-a02-dsboard-nx2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-basler.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3509-a02-dsboard-nx2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3509-a02-dsboard-nx2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3509-a02-dsboard-nx2.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base-imx477.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx-base.dtb
 
 ifneq ($(dtb-y),)
 dtb-y := $(addprefix $(makefile-path)/,$(dtb-y))
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-analog-board.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-analog-board.dtsi
new file mode 100644
index 000000000000..790513a91f12
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-analog-board.dtsi
@@ -0,0 +1,218 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <dt-bindings/media/camera.h>
+
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+#define CAM2_PWDN	TEGRA234_AON_GPIO(CC, 1) // GPIO04
+#define CAM3_PWDN	TEGRA234_AON_GPIO(EE, 2) // GPIO10
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+// Test commands:
+// 	$ v4l2-ctl --set-ctrl preferred_stride=1472
+// 	$ gst-launch-1.0 v4l2src device=/dev/video0 ! video/x-raw,format=UYVY,width=720,height=480,framerate=25/1 ! xvimagesink
+
+/ {
+	tegra-capture-vi {
+		status = "okay";
+		num-channels = <1>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				cam_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <1>;
+					remote-endpoint = <&cam_csi_out0>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				discontinuous_clk = "no";
+
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						cam_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <1>;
+							remote-endpoint = <&adv7280_out>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						cam_csi_out0: endpoint@1 {
+							status = "okay";
+							bus-width = <1>;
+							remote-endpoint = <&cam_vi_in0>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		pca9544a_70: pca9544a@70 {
+			status = "okay";
+			compatible = "nxp,pca9544";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p3768_vdd_1v8>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+			i2c1: i2c@1 { // CAM_I2C on GMSL Board v1.4
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+			i2c@2 { // I2C2 on GMSL Board v1.4
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				adv7280m_a: composite-in@21 {
+					status = "okay";
+					compatible = "adi,adv7280-m";
+					reg = <0x21>;
+					devnode = "video0";
+					physical_w = "4.713";
+					physical_h = "3.494";
+					sensor_model = "adv7280-m";
+					use_sensor_mode_id = "false";
+					mclk = "extperiph1";
+					refclk_hz = <28636363>;
+
+					embedded_metadata_height = "0";
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							adv7280_out: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <1>;
+								remote-endpoint = <&cam_csi_in0>;
+							};
+						};
+					};
+				};
+
+			};
+
+			i2c@3 { // I2C5 on GMSL Board v1.4
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+		};
+	};
+};
+/ {
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <1>;
+		max_lane_speed = <4000000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
+		 * The first part is the camera_board_id for the module; if the module is in a FFD
+		 * platform, then use the platform name for this part.
+		 * The second part contains the position of the module, ex. "rear" or "front".
+		 * The third part contains the last 6 characters of a part number which is found
+		 * in the module's specsheet from the vendor.
+		 */
+		modules {
+			module0 {
+				status = "okay";
+				badge = "analog_front";
+				position = "front";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "adv7180 32-0021";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@2/composite-in@21";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-basler.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-basler.dtsi
new file mode 100644
index 000000000000..6e10bccdb1ca
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-basler.dtsi
@@ -0,0 +1,476 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <dt-bindings/media/camera.h>
+
+/ {
+	tegra-capture-vi  {
+		num-channels = <4>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				dsboard_ornx_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				dsboard_ornx_vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				dsboard_ornx_vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				dsboard_ornx_vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out3>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_basler_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_basler_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_basler_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_basler_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in3>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		pca9544a@70 {
+			i2c@0 {
+				status = "okay";
+				basler_a@36 {
+					status="okay";
+
+					compatible = "basler,basler-camera";
+					/* I2C device address */
+					reg = <0x36>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "basler-mcm";
+
+					mode0 {
+						tegra_sinterface = "serial_a";
+						lane_polarity = "6";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							dsboard_ornx_basler_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in0>;
+								data-lanes = <1 2>;
+								clock-lanes = <0>;
+								link-frequencies = /bits/ 64 <600000000>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				basler_b@36 {
+					status="okay";
+
+					compatible = "basler,basler-camera";
+					/* I2C device address */
+					reg = <0x36>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "basler-mcm";
+
+					mode0 {
+						tegra_sinterface = "serial_b";
+						lane_polarity = "6";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_basler_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in1>;
+								data-lanes = <1 2>;
+								clock-lanes = <0>;
+								link-frequencies = /bits/ 64 <600000000>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				basler_c@36 {
+					status="okay";
+
+					compatible = "basler,basler-camera";
+					/* I2C device address */
+					reg = <0x36>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "basler-mcm";
+
+					mode0 {
+						tegra_sinterface = "serial_c";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_basler_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in2>;
+								data-lanes = <1 2>;
+								clock-lanes = <0>;
+								link-frequencies = /bits/ 64 <600000000>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				basler_d@36 {
+					status="okay";
+
+					compatible = "basler,basler-camera";
+					/* I2C device address */
+					reg = <0x36>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "basler-mcm";
+
+					mode0 {
+						tegra_sinterface = "serial_d";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_basler_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in3>;
+								data-lanes = <1 2>;
+								clock-lanes = <0>;
+								link-frequencies = /bits/ 64 <600000000>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+
+	dsboard_ornx_lens_basler@P5V27C {
+		min_focus_distance = "0.0";
+		hyper_focal = "0.0";
+		focal_length = "3.04";
+		f_number = "2.0";
+		aperture = "0.0";
+	};
+};
+/ {
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <8>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <240000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
+		 * The first part is the camera_board_id for the module; if the module is in a FFD
+		 * platform, then use the platform name for this part.
+		 * The second part contains the position of the module, ex. "rear" or "front".
+		 * The third part contains the last 6 characters of a part number which is found
+		 * in the module's specsheet from the vendor.
+		 */
+		modules {
+			module0 {
+				status = "okay";
+				badge = "dsboard_ornx_bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "basler 30-0036";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@0/basler_a@36";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_basler@P5V27C/";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "dsboard_ornx_centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "basler 31-0036";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@1/basler_b@36";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_basler@P5V27C/";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "dsboard_ornx_centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "basler 32-0036";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@2/basler_c@36";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_basler@P5V27C/";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "dsboard_ornx_topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "basler 33-0036";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@3/basler_d@36";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_basler@P5V27C/";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-imx219.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-imx219.dtsi
new file mode 100644
index 000000000000..983618c0dd54
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-imx219.dtsi
@@ -0,0 +1,1600 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <dt-bindings/media/camera.h>
+
+/ {
+	tegra-capture-vi  {
+		num-channels = <4>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				dsboard_ornx_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				dsboard_ornx_vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				dsboard_ornx_vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				dsboard_ornx_vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out3>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx219_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx219_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx219_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx219_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in3>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		pca9544a@70 {
+			i2c@0 {
+				status = "okay";
+				imx219_a@10 {
+					status="okay";
+
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							dsboard_ornx_imx219_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in0>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				imx219_b@10 {
+					status="okay";
+
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_imx219_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in1>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				imx219_c@10 {
+					status="okay";
+
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_imx219_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in2>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				imx219_d@10 {
+					status="okay";
+
+					compatible = "sony,imx219";
+					/* I2C device address */
+					reg = <0x10>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx219";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX219_MODE_3280x2464_21FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "2464";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "21000000"; /* 21.0 fps */
+						step_framerate = "1";
+						default_framerate = "21000000"; /* 21.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX219_MODE_3280x1848_28FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3280";
+						active_h = "1848";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "28000000"; /* 28.0 fps */
+						step_framerate = "1";
+						default_framerate = "28000000"; /* 28.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode2 { /* IMX219_MODE_1920x1080_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode3 { /* IMX219_MODE_1640x1232_30FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1640";
+						active_h = "1232";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					mode4 { /* IMX219_MODE_1280x720_60FPS */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "yes";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1280";
+						active_h = "720";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "3448";
+						inherent_gain = "1";
+						mclk_multiplier = "9.33";
+						pix_clk_hz = "182400000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "170"; /* 10.66x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_imx219_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in3>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+
+	dsboard_ornx_lens_imx219@P5V27C {
+		min_focus_distance = "0.0";
+		hyper_focal = "0.0";
+		focal_length = "3.04";
+		f_number = "2.0";
+		aperture = "0.0";
+	};
+};
+/ {
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <8>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <240000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
+		 * The first part is the camera_board_id for the module; if the module is in a FFD
+		 * platform, then use the platform name for this part.
+		 * The second part contains the position of the module, ex. "rear" or "front".
+		 * The third part contains the last 6 characters of a part number which is found
+		 * in the module's specsheet from the vendor.
+		 */
+		modules {
+			module0 {
+				status = "okay";
+				badge = "dsboard_ornx_bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 30-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@0/imx219_a@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_imx219@P5V27C/";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "dsboard_ornx_centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 31-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@1/imx219_b@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_imx219@P5V27C/";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "dsboard_ornx_centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 32-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@2/imx219_c@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_imx219@P5V27C/";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "dsboard_ornx_topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 33-0010";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@3/imx219_d@10";
+				};
+				drivernode1 {
+					status = "okay";
+					pcl_id = "v4l2_lens";
+					proc-device-tree = "/proc/device-tree/dsboard_ornx_lens_imx219@P5V27C/";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-imx477.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-imx477.dtsi
new file mode 100644
index 000000000000..f510c39eb3d9
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-camera-dsboard-ornx-imx477.dtsi
@@ -0,0 +1,835 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <dt-bindings/media/camera.h>
+
+/ {
+	tegra-capture-vi  {
+		num-channels = <4>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				status = "okay";
+				reg = <0>;
+				dsboard_ornx_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out0>;
+				};
+			};
+			port@1 {
+				status = "okay";
+				reg = <1>;
+				dsboard_ornx_vi_in1: endpoint {
+					status = "okay";
+					port-index = <1>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out1>;
+				};
+			};
+			port@2 {
+				status = "okay";
+				reg = <2>;
+				dsboard_ornx_vi_in2: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out2>;
+				};
+			};
+			port@3 {
+				status = "okay";
+				reg = <3>;
+				dsboard_ornx_vi_in3: endpoint {
+					status = "okay";
+					port-index = <3>;
+					bus-width = <2>;
+					remote-endpoint = <&dsboard_ornx_csi_out3>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+			channel@0 {
+				status = "okay";
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx477_out0>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out0: endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				status = "okay";
+				reg = <1>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <1>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx477_out1>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out1: endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in1>;
+						};
+					};
+				};
+			};
+			channel@2 {
+				status = "okay";
+				reg = <2>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in2: endpoint@4 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx477_out2>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out2: endpoint@5 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				status = "okay";
+				reg = <3>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						status = "okay";
+						reg = <0>;
+						dsboard_ornx_csi_in3: endpoint@6 {
+							status = "okay";
+							port-index = <3>;
+							bus-width = <2>;
+							remote-endpoint = <&dsboard_ornx_imx477_out3>;
+						};
+					};
+					port@1 {
+						status = "okay";
+						reg = <1>;
+						dsboard_ornx_csi_out3: endpoint@7 {
+							status = "okay";
+							remote-endpoint = <&dsboard_ornx_vi_in3>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		pca9544a@70 {
+			i2c@0 {
+				status = "okay";
+				imx477_a@1a {
+					status="okay";
+
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video0";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					/**
+					* ==== Modes ====
+					* A modeX node is required to support v4l2 driver
+					* implementation with NVIDIA camera software stack
+					*
+					* == Signal properties ==
+					*
+					* phy_mode = "";
+					* PHY mode used by the MIPI lanes for this device
+					*
+					* tegra_sinterface = "";
+					* CSI Serial interface connected to tegra
+					* Incase of virtual HW devices, use virtual
+					* For SW emulated devices, use host
+					*
+					* pix_clk_hz = "";
+					* Sensor pixel clock used for calculations like exposure and framerate
+					*
+					* readout_orientation = "0";
+					* Based on camera module orientation.
+					* Only change readout_orientation if you specifically
+					* Program a different readout order for this mode
+					*
+					* == Image format Properties ==
+					*
+					* active_w = "";
+					* Pixel active region width
+					*
+					* active_h = "";
+					* Pixel active region height
+					*
+					* pixel_t = "";
+					* The sensor readout pixel pattern
+					*
+					* line_length = "";
+					* Pixel line length (width) for sensor mode.
+					*
+					* == Source Control Settings ==
+					*
+					* Gain factor used to convert fixed point integer to float
+					* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+					* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+					* Default gain [Default gain to be initialized for the control.
+					*     use min_gain_val as default for optimal results]
+					* Framerate factor used to convert fixed point integer to float
+					* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+					* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+					* Default Framerate [Default framerate to be initialized for the control.
+					*     use max_framerate to get required performance]
+					* Exposure factor used to convert fixed point integer to float
+					* For convenience use 1 sec = 1000000us as conversion factor
+					* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+					* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+					* Default Exposure Time [Default exposure to be initialized for the control.
+					*     Set default exposure based on the default_framerate for optimal exposure settings]
+					*
+					* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_gain_val = ""; (ceil to integer)
+					* max_gain_val = ""; (ceil to integer)
+					* step_gain_val = ""; (ceil to integer)
+					* default_gain = ""; (ceil to integer)
+					* Gain limits for mode
+					*
+					* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_exp_time = ""; (ceil to integer)
+					* max_exp_time = ""; (ceil to integer)
+					* step_exp_time = ""; (ceil to integer)
+					* default_exp_time = ""; (ceil to integer)
+					* Exposure Time limits for mode (sec)
+					*
+					* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+					* min_framerate = ""; (ceil to integer)
+					* max_framerate = ""; (ceil to integer)
+					* step_framerate = ""; (ceil to integer)
+					* default_framerate = ""; (ceil to integer)
+					* Framerate limits for mode (fps)
+					*
+					* embedded_metadata_height = "";
+					* Sensor embedded metadata height in units of rows.
+					* If sensor does not support embedded metadata value should be 0.
+					*/
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_a";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							status = "okay";
+							reg = <0>;
+							dsboard_ornx_imx477_out0: endpoint {
+								status = "okay";
+								port-index = <0>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in0>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@1 {
+				imx477_b@1a {
+					status="okay";
+
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video1";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_b";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						lane_polarity = "6";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_imx477_out1: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in1>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@2 {
+				imx477_c@1a {
+					status="okay";
+
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video2";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_c";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_imx477_out2: endpoint {
+								port-index = <2>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in2>;
+							};
+						};
+					};
+				};
+			};
+
+			i2c@3 {
+				imx477_d@1a {
+					status="okay";
+
+					compatible = "ridgerun,imx477";
+					/* I2C device address */
+					reg = <0x1a>;
+
+					/* V4L2 device node location */
+					devnode = "video3";
+
+					/* Physical dimensions of sensor */
+					physical_w = "3.680";
+					physical_h = "2.760";
+
+					sensor_model = "imx477";
+
+					use_sensor_mode_id = "true";
+
+					mode0 { /* IMX477_MODE_3840x2160 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "3840";
+						active_h = "2160";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "11200";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "30000000"; /* 30.0 fps */
+						step_framerate = "1";
+						default_framerate = "30000000"; /* 30.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+					mode1 { /* IMX477_MODE_1920X1080 */
+						mclk_khz = "24000";
+						num_lanes = "2";
+						tegra_sinterface = "serial_d";
+						phy_mode = "DPHY";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+
+						active_w = "1920";
+						active_h = "1080";
+						mode_type = "bayer";
+						pixel_phase = "rggb";
+						csi_pixel_bit_depth = "10";
+						readout_orientation = "90";
+						line_length = "7000";
+						inherent_gain = "1";
+						mclk_multiplier = "80";
+						pix_clk_hz = "300000000";
+
+						gain_factor = "16";
+						framerate_factor = "1000000";
+						exposure_factor = "1000000";
+						min_gain_val = "16"; /* 1.00x */
+						max_gain_val = "356"; /* 22x */
+						step_gain_val = "1";
+						default_gain = "16"; /* 1.00x */
+						min_hdr_ratio = "1";
+						max_hdr_ratio = "1";
+						min_framerate = "2000000"; /* 2.0 fps */
+						max_framerate = "60000000"; /* 60.0 fps */
+						step_framerate = "1";
+						default_framerate = "60000000"; /* 60.0 fps */
+						min_exp_time = "13"; /* us */
+						max_exp_time = "683709"; /* us */
+						step_exp_time = "1";
+						default_exp_time = "2495"; /* us */
+
+						embedded_metadata_height = "2";
+					};
+
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							dsboard_ornx_imx477_out3: endpoint {
+								port-index = <3>;
+								bus-width = <2>;
+								remote-endpoint = <&dsboard_ornx_csi_in3>;
+							};
+						};
+					};
+				};
+			};
+		};
+	};
+};
+/ {
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <8>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <7500000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
+		 * The first part is the camera_board_id for the module; if the module is in a FFD
+		 * platform, then use the platform name for this part.
+		 * The second part contains the position of the module, ex. "rear" or "front".
+		 * The third part contains the last 6 characters of a part number which is found
+		 * in the module's specsheet from the vendor.
+		 */
+		modules {
+			module0 {
+				status = "okay";
+				badge = "dsboard_ornx_bottomleft";
+				position = "bottomleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 30-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@0/imx477_a@1a";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "dsboard_ornx_centerleft";
+				position = "centerleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 31-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@1/imx477_b@1a";
+				};
+			};
+			module2 {
+				status = "okay";
+				badge = "dsboard_ornx_centerright";
+				position = "centerright";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 32-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@2/imx477_c@1a";
+				};
+			};
+			module3 {
+				status = "okay";
+				badge = "dsboard_ornx_topleft";
+				position = "topleft";
+				orientation = "1";
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 33-001a";
+					proc-device-tree = "/proc/device-tree/i2c@3180000/pca9544a@70/i2c@3/imx477_d@1a";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx-basler.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx-basler.dtsi
new file mode 100644
index 000000000000..7d9591c1d6e8
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx-basler.dtsi
@@ -0,0 +1,252 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include "dt-bindings/input/input.h"
+#include "tegra234-p3768-0000-a0-pwm-fan.dtsi"
+#include "tegra234-p3768-0000-a0-pcie.dtsi"
+#include "tegra234-p3768-0000-a0-fixed-regulator.dtsi"
+#include "tegra234-p3768-audio.dtsi"
+//#include "tegra234-p3768-camera-rbpcv2-imx219.dtsi"
+//#include "tegra234-p3768-camera-rbpcv3-imx477.dtsi"
+#include "tegra234-p3768-camera-dsboard-ornx-basler.dtsi"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+	};
+
+	eeprom-manager {
+		data-size = <0x100>;
+		bus@0 {
+			i2c-bus = <&gen1_i2c>;
+			eeprom@1 {
+				slave-address = <0x57>;
+				label = "cvb";
+			};
+		};
+
+		bus@1 {
+			i2c-bus = <&gen2_i2c>;
+			eeprom@1 {
+				slave-address = <0x50>;
+				label = "super-module";
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "otg";
+				status = "okay";
+				usb-role-switch;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+ 					label = "micro-USB";
+ 					data-role = "micro";
+ 					vbus-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+ 				};
+			};
+			usb2-1 {/* Goes to hub */
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {/* Goes to M2.E */
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {/* Goes to hub */
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-2 {
+				//nvidia,usb2-companion = <0>;
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>;
+		phy-names = "usb2-0";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	spi@3210000{ /* SPI1 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chip select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	spi@3230000{ /* SPI3 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chips select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3100000 {/* UARTA, for 40 pin header */
+		status = "okay";
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	serial@3140000 {
+		/* UARTE, Goes to M2.E and also some of the pins to bootstrap */
+		status = "okay";
+	};
+
+	serial@31d0000 {/* UARTI - SBSA */
+		status = "okay";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+		upper-threshold = <0xfffff>;
+		lower-threshold = <0x0>;
+	};
+
+	pwm@3280000 {/* PWM1 40pin header, pin 15 */
+		status = "okay";
+	};
+
+	pwm@32a0000 {/* PWM3 - FAN */
+		status = "okay";
+	};
+
+	pwm@c340000 { /* PWM4 - OVR */
+		status = "disabled";
+	};
+
+	pwm@32c0000 {/* PWM5 40 pin header, pin 33 */
+		status = "okay";
+	};
+
+	pwm@32d0000 {/* PWM6 OVR */
+		status = "disabled";
+	};
+
+	bluedroid_pm {
+		status = "disabled";
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx-imx477.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx-imx477.dtsi
new file mode 100644
index 000000000000..701243246534
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx-imx477.dtsi
@@ -0,0 +1,252 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include "dt-bindings/input/input.h"
+#include "tegra234-p3768-0000-a0-pwm-fan.dtsi"
+#include "tegra234-p3768-0000-a0-pcie.dtsi"
+#include "tegra234-p3768-0000-a0-fixed-regulator.dtsi"
+#include "tegra234-p3768-audio.dtsi"
+//#include "tegra234-p3768-camera-rbpcv2-imx219.dtsi"
+//#include "tegra234-p3768-camera-rbpcv3-imx477.dtsi"
+#include "tegra234-p3768-camera-dsboard-ornx-imx477.dtsi"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+	};
+
+	eeprom-manager {
+		data-size = <0x100>;
+		bus@0 {
+			i2c-bus = <&gen1_i2c>;
+			eeprom@1 {
+				slave-address = <0x57>;
+				label = "cvb";
+			};
+		};
+
+		bus@1 {
+			i2c-bus = <&gen2_i2c>;
+			eeprom@1 {
+				slave-address = <0x50>;
+				label = "super-module";
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "otg";
+				status = "okay";
+				usb-role-switch;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+ 					label = "micro-USB";
+ 					data-role = "micro";
+ 					vbus-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+ 				};
+			};
+			usb2-1 {/* Goes to hub */
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {/* Goes to M2.E */
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {/* Goes to hub */
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-2 {
+				//nvidia,usb2-companion = <0>;
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>;
+		phy-names = "usb2-0";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	spi@3210000{ /* SPI1 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chip select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	spi@3230000{ /* SPI3 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chips select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3100000 {/* UARTA, for 40 pin header */
+		status = "okay";
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	serial@3140000 {
+		/* UARTE, Goes to M2.E and also some of the pins to bootstrap */
+		status = "okay";
+	};
+
+	serial@31d0000 {/* UARTI - SBSA */
+		status = "okay";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+		upper-threshold = <0xfffff>;
+		lower-threshold = <0x0>;
+	};
+
+	pwm@3280000 {/* PWM1 40pin header, pin 15 */
+		status = "okay";
+	};
+
+	pwm@32a0000 {/* PWM3 - FAN */
+		status = "okay";
+	};
+
+	pwm@c340000 { /* PWM4 - OVR */
+		status = "disabled";
+	};
+
+	pwm@32c0000 {/* PWM5 40 pin header, pin 33 */
+		status = "okay";
+	};
+
+	pwm@32d0000 {/* PWM6 OVR */
+		status = "disabled";
+	};
+
+	bluedroid_pm {
+		status = "disabled";
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx.dtsi
new file mode 100644
index 000000000000..31415f59de63
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornx.dtsi
@@ -0,0 +1,252 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include "dt-bindings/input/input.h"
+#include "tegra234-p3768-0000-a0-pwm-fan.dtsi"
+#include "tegra234-p3768-0000-a0-pcie.dtsi"
+#include "tegra234-p3768-0000-a0-fixed-regulator.dtsi"
+#include "tegra234-p3768-audio.dtsi"
+//#include "tegra234-p3768-camera-rbpcv2-imx219.dtsi"
+//#include "tegra234-p3768-camera-rbpcv3-imx477.dtsi"
+#include "tegra234-p3768-camera-dsboard-ornx-imx219.dtsi"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+	};
+
+	eeprom-manager {
+		data-size = <0x100>;
+		bus@0 {
+			i2c-bus = <&gen1_i2c>;
+			eeprom@1 {
+				slave-address = <0x57>;
+				label = "cvb";
+			};
+		};
+
+		bus@1 {
+			i2c-bus = <&gen2_i2c>;
+			eeprom@1 {
+				slave-address = <0x50>;
+				label = "super-module";
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "otg";
+				status = "okay";
+				usb-role-switch;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+ 					label = "micro-USB";
+ 					data-role = "micro";
+ 					vbus-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+ 				};
+			};
+			usb2-1 {/* Goes to hub */
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {/* Goes to M2.E */
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {/* Goes to hub */
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-2 {
+				//nvidia,usb2-companion = <0>;
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>;
+		phy-names = "usb2-0";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	spi@3210000{ /* SPI1 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chip select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	spi@3230000{ /* SPI3 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chips select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3100000 {/* UARTA, for 40 pin header */
+		status = "okay";
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	serial@3140000 {
+		/* UARTE, Goes to M2.E and also some of the pins to bootstrap */
+		status = "okay";
+	};
+
+	serial@31d0000 {/* UARTI - SBSA */
+		status = "okay";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+		upper-threshold = <0xfffff>;
+		lower-threshold = <0x0>;
+	};
+
+	pwm@3280000 {/* PWM1 40pin header, pin 15 */
+		status = "okay";
+	};
+
+	pwm@32a0000 {/* PWM3 - FAN */
+		status = "okay";
+	};
+
+	pwm@c340000 { /* PWM4 - OVR */
+		status = "disabled";
+	};
+
+	pwm@32c0000 {/* PWM5 40 pin header, pin 33 */
+		status = "okay";
+	};
+
+	pwm@32d0000 {/* PWM6 OVR */
+		status = "disabled";
+	};
+
+	bluedroid_pm {
+		status = "disabled";
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornxs.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornxs.dtsi
new file mode 100644
index 000000000000..5a3f0505a982
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-ornxs.dtsi
@@ -0,0 +1,279 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include "dt-bindings/input/input.h"
+#include "tegra234-p3768-0000-a0-pwm-fan.dtsi"
+#include "tegra234-p3768-0000-a0-pcie.dtsi"
+#include "tegra234-p3768-0000-a0-fixed-regulator.dtsi"
+#include "tegra234-p3768-audio.dtsi"
+#include "tegra234-p3768-camera-rbpcv3-imx477.dtsi"
+#include "tegra234-p3768-camera-rbpcv2-imx219.dtsi"
+
+#undef CAM0_PWDN
+#undef CAM1_PWDN
+#undef CAM_I2C_MUX
+
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+#define CAM0_MCLK	TEGRA234_MAIN_GPIO(P, 0)
+#define CAM1_MCLK	TEGRA234_MAIN_GPIO(P, 1)
+#define CAM_I2C_MUX 	TEGRA234_MAIN_GPIO(Q, 6)
+
+
+/ {
+	cam_i2cmux{
+		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
+		i2c@0 {
+			rbpcv2_imx219_a@10 {
+				reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			};
+		};
+		i2c@1 {
+			rbpcv2_imx219_c@10 {
+				reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+			};
+		};
+	};
+
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+	};
+
+	eeprom-manager {
+		data-size = <0x100>;
+		bus@0 {
+			i2c-bus = <&gen1_i2c>;
+			eeprom@1 {
+				slave-address = <0x57>;
+				label = "cvb";
+			};
+		};
+
+		bus@1 {
+			i2c-bus = <&gen2_i2c>;
+			eeprom@1 {
+				slave-address = <0x50>;
+				label = "super-module";
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "otg";
+				status = "okay";
+				usb-role-switch;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+ 					label = "micro-USB";
+ 					data-role = "micro";
+ 					vbus-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+ 				};
+			};
+			usb2-1 {/* Goes to hub */
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {/* Goes to M2.E */
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {/* Goes to hub */
+				nvidia,usb2-companion = <0>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>;
+		phy-names = "usb2-0", "usb3-0";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ usb_cd;
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	spi@3210000{ /* SPI1 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chip select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	spi@3230000{ /* SPI3 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chips select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3100000 {/* UARTA, for 40 pin header */
+		status = "okay";
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	serial@3140000 {
+		/* UARTE, Goes to M2.E and also some of the pins to bootstrap */
+		status = "okay";
+	};
+
+	serial@31d0000 {/* UARTI - SBSA */
+		status = "okay";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+		upper-threshold = <0xfffff>;
+		lower-threshold = <0x0>;
+	};
+
+	pwm@3280000 {/* PWM1 40pin header, pin 15 */
+		status = "okay";
+	};
+
+	pwm@32a0000 {/* PWM3 - FAN */
+		status = "okay";
+	};
+
+	pwm@c340000 { /* PWM4 - OVR */
+		status = "disabled";
+	};
+
+	pwm@32c0000 {/* PWM5 40 pin header, pin 33 */
+		status = "okay";
+	};
+
+	pwm@32d0000 {/* PWM6 OVR */
+		status = "disabled";
+	};
+
+	bluedroid_pm {
+		status = "disabled";
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-raiboard.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-raiboard.dtsi
new file mode 100644
index 000000000000..97f176ba8cca
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-0000-a0-raiboard.dtsi
@@ -0,0 +1,255 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include "dt-bindings/input/input.h"
+#include "tegra234-p3768-0000-a0-pwm-fan.dtsi"
+#include "tegra234-p3768-0000-a0-pcie.dtsi"
+#include "tegra234-p3768-0000-a0-fixed-regulator.dtsi"
+#include "tegra234-p3768-audio.dtsi"
+//#include "tegra234-p3768-camera-rbpcv2-imx219.dtsi"
+//#include "tegra234-p3768-camera-rbpcv3-imx477.dtsi"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+	};
+
+	eeprom-manager {
+		data-size = <0x100>;
+		bus@0 {
+			i2c-bus = <&gen1_i2c>;
+			eeprom@1 {
+				slave-address = <0x57>;
+				label = "cvb";
+			};
+		};
+
+		bus@1 {
+			i2c-bus = <&gen2_i2c>;
+			eeprom@1 {
+				slave-address = <0x50>;
+				label = "super-module";
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "otg";
+				status = "okay";
+				usb-role-switch;
+				connector {
+					compatible = "usb-b-connector", "gpio-usb-b-connector";
+ 					label = "micro-USB";
+ 					data-role = "micro";
+ 					vbus-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 1) GPIO_ACTIVE_LOW>;
+ 				};
+			};
+			usb2-1 {/* Goes to hub */
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {/* Goes to M2.E */
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {/* Goes to hub */
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <0>;
+				status = "okay";
+			};
+			usb3-2 {
+				//nvidia,usb2-companion = <2>;
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>;
+		phy-names = "usb2-0", "usb3-0";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ usb_cd;
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	spi@3210000{ /* SPI1 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chip select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	spi@3230000{ /* SPI3 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chips select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3100000 {/* UARTA, for 40 pin header */
+		status = "okay";
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	serial@3140000 {
+		/* UARTE, Goes to M2.E and also some of the pins to bootstrap */
+		status = "okay";
+	};
+
+	serial@31d0000 {/* UARTI - SBSA */
+		status = "okay";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+		upper-threshold = <0xfffff>;
+		lower-threshold = <0x0>;
+	};
+
+	pwm@3280000 {/* PWM1 40pin header, pin 15 */
+		status = "okay";
+	};
+
+	pwm@32a0000 {/* PWM3 - FAN */
+		status = "okay";
+	};
+
+	pwm@c340000 { /* PWM4 - OVR */
+		status = "disabled";
+	};
+
+	pwm@32c0000 {/* PWM5 40 pin header, pin 33 */
+		status = "okay";
+	};
+
+	pwm@32d0000 {/* PWM6 OVR */
+		status = "disabled";
+	};
+
+	bluedroid_pm {
+		status = "disabled";
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-basler.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-basler.dtsi
new file mode 100644
index 000000000000..67621c6c2b76
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-basler.dtsi
@@ -0,0 +1,81 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "tegra234-camera-dsboard-ornx-basler.dtsi"
+
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+#define CAM2_PWDN	TEGRA234_AON_GPIO(CC, 1) // GPIO04
+#define CAM3_PWDN	TEGRA234_AON_GPIO(EE, 2) // GPIO10
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+// CAM0_MCLK - Pin_116 - GPIO(P, 0)
+// CAM1_MCLK - Pin_122 - GPIO(P, 1)
+// CAM2_MCLK - GPIO02 - GPIO(Q, 5)
+// CAM3_MCLK - GPIO11 - GPIO(Q, 6)
+
+
+/ {
+	i2c@3180000 {
+		pca9544a_70: pca9544a@70 {
+			status = "okay";
+			compatible = "nxp,pca9544";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p3768_vdd_1v8>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				basler_a@36 {
+					reg = <0x36>;
+				};
+			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				basler_b@36 {
+					reg = <0x36>;
+				};
+			};
+			i2c@2 {
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				basler_c@36 {
+					reg = <0x36>;
+				};
+			};
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				basler_d@36 {
+					reg = <0x36>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-imx219.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-imx219.dtsi
new file mode 100644
index 000000000000..84e6cb0fd099
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-imx219.dtsi
@@ -0,0 +1,85 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "tegra234-camera-dsboard-ornx-imx219.dtsi"
+
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+#define CAM2_PWDN	TEGRA234_AON_GPIO(CC, 1) // GPIO04
+#define CAM3_PWDN	TEGRA234_AON_GPIO(EE, 2) // GPIO10
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+// CAM0_MCLK - Pin_116 - GPIO(P, 0)
+// CAM1_MCLK - Pin_122 - GPIO(P, 1)
+// CAM2_MCLK - GPIO02 - GPIO(Q, 5)
+// CAM3_MCLK - GPIO11 - GPIO(Q, 6)
+
+
+/ {
+	i2c@3180000 {
+		pca9544a_70: pca9544a@70 {
+			status = "okay";
+			compatible = "nxp,pca9544";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p3768_vdd_1v8>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				//status="disabled";
+
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_a@10 {
+					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_b@10 {
+					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@2 {
+				//status="disabled";
+
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_c@10 {
+					reset-gpios = <&tegra_aon_gpio CAM2_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx219_d@10 {
+					reset-gpios = <&tegra_aon_gpio CAM3_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-imx477.dtsi b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-imx477.dtsi
new file mode 100644
index 000000000000..b71261f0ae2d
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/cvb/tegra234-p3768-camera-dsboard-ornx-imx477.dtsi
@@ -0,0 +1,81 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "tegra234-camera-dsboard-ornx-imx477.dtsi"
+
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+#define CAM2_PWDN	TEGRA234_AON_GPIO(CC, 1) // GPIO04
+#define CAM3_PWDN	TEGRA234_AON_GPIO(EE, 2) // GPIO10
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+// CAM0_MCLK - Pin_116 - GPIO(P, 0)
+// CAM1_MCLK - Pin_122 - GPIO(P, 1)
+// CAM2_MCLK - GPIO02 - GPIO(Q, 5)
+// CAM3_MCLK - GPIO11 - GPIO(Q, 6)
+
+
+/ {
+	i2c@3180000 {
+		pca9544a_70: pca9544a@70 {
+			status = "okay";
+			compatible = "nxp,pca9544";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p3768_vdd_1v8>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_a@1a {
+					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_b@1a {
+					reset-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@2 {
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_c@1a {
+					reset-gpios = <&tegra_aon_gpio CAM2_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx477_d@1a {
+					reset-gpios = <&tegra_aon_gpio CAM3_PWDN GPIO_ACTIVE_HIGH>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3509-a02-dsboard-nx2.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3509-a02-dsboard-nx2.dts
new file mode 100644
index 000000000000..60bdd4cbe342
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3509-a02-dsboard-nx2.dts
@@ -0,0 +1,190 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3509-a02.dtsi"
+
+#undef CAM_I2C_MUX
+#define CAM_I2C_MUX TEGRA234_MAIN_GPIO(Q, 6)
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3509-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-NX2";
+	//model = "Orin NX 16GB for DSBOARD-NX2 (rev-1.21; 1.1 & 1.0)";
+
+	i2c@c250000 {
+		pcf8574a: gpio@38 {
+			compatible = "nxp,pcf8574a";
+			reg = <0x38>;
+			//interrupt-parent = <&irqpin2>;
+			//interrupts = <3 0>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			//interrupt-controller;
+			//#interrupt-cells = <2>;
+		};
+	};
+
+
+	tegra-capture-vi  {
+		ports {
+			port@0 {
+				rbpcv2_imx219_vi_in0: endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv2_imx219_csi_out0>;
+				};
+			};
+			port@1 {
+				rbpcv2_imx219_vi_in1: endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv2_imx219_csi_out1>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			channel@0 {
+				ports {
+					port@0 {
+						rbpcv2_imx219_csi_in0: endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv2_imx219_out0>;
+						};
+					};
+					port@1 {
+						rbpcv2_imx219_csi_out0: endpoint@1 {
+							status = "okay";
+						};
+					};
+				};
+			};
+			channel@1 {
+				ports {
+					port@0 {
+						rbpcv2_imx219_csi_in1: endpoint@2 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv2_imx219_out1>;
+						};
+					};
+					port@1 {
+						rbpcv2_imx219_csi_out1: endpoint@3 {
+							status = "okay";
+						};
+					};
+				};
+			};
+		};
+	};
+
+	cam_i2cmux{
+		status = "okay";//
+		mux-gpios = <&tegra_main_gpio CAM_I2C_MUX GPIO_ACTIVE_HIGH>;
+		i2c@0 {
+			status = "okay";//
+			imx219_cam0: rbpcv2_imx219_a@10 {
+				status = "okay";
+			};
+		};
+		i2c@1 {
+			status = "okay";//
+			imx219_cam1: rbpcv2_imx219_c@10 {
+				status = "okay";
+			};
+		};
+	};
+
+	gpio@2200000 {
+		camera-control-output-low {
+			status = "okay";//
+		};
+	};
+
+	tegra-camera-platform {
+		modules {
+			cam_module0: module0 {	
+				status = "okay";
+				badge = "jakku_front_RBP194";
+				position = "front";
+				orientation = "1";
+
+				cam_module0_drivernode0: drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 9-0010";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@0/rbpcv2_imx219_a@10";
+				};
+			};
+			cam_module1: module1 {
+				status = "okay";
+				badge = "jakku_rear_RBP194";
+				position = "rear";
+				orientation = "1";
+
+				cam_module1_drivernode0: drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx219 10-0010";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@1/rbpcv2_imx219_c@10";
+				};
+			};
+		};
+	};
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3110000 { // UART0 (uartb) on expansion connector
+		status = "okay";
+	};
+
+
+/*
+	pwm-fan {
+		status = "disabled";
+	};
+*/
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-basler.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-basler.dts
new file mode 100644
index 000000000000..9306849eb60a
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-basler.dts
@@ -0,0 +1,86 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx-basler.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNX";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dts
new file mode 100644
index 000000000000..00327560c183
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dts
@@ -0,0 +1,86 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx-imx477.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNX";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dts
new file mode 100644
index 000000000000..ad4e243a9028
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dts
@@ -0,0 +1,86 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNX";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
new file mode 100644
index 000000000000..b219af23c4c5
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
@@ -0,0 +1,110 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx-imx477.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXLAN";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		ports {
+			usb3-0 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				//nvidia,usb2-companion = <0>;
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ usb_cd;
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dts
new file mode 100644
index 000000000000..093a7c7881e7
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dts
@@ -0,0 +1,110 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXLAN";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		ports {
+			usb3-0 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				//nvidia,usb2-companion = <0>;
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ usb_cd;
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dts
new file mode 100644
index 000000000000..2f0b1c56a19f
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dts
@@ -0,0 +1,114 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx-imx477.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXLAN";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+			usb3-0 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <0>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ usb_cd;
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dts
new file mode 100644
index 000000000000..42793af9f388
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dts
@@ -0,0 +1,114 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornx.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXLAN";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+			usb3-0 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <0>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <2>; 
+				status = "okay";
+			};
+		};
+	};
+
+	xudc@3550000 {
+		/delete-property/ charger-detector;
+	};
+
+	/delete-node/ usb_cd;
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta) RS422
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) RS232
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
new file mode 100644
index 000000000000..7bc16949a2f7
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
@@ -0,0 +1,200 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-dp.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornxs.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXS";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta)
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb)
+		status = "okay";
+	};
+
+	/* IMX477 dual sensor module begin */
+	cam_i2cmux {
+		i2c@0 {
+			rbpcv3_imx477_a@1a {
+				status = "okay";
+			};
+			rbpcv2_imx219_a@10 {
+				status = "disabled";
+			};
+		};
+		i2c@1 {
+			rbpcv3_imx477_c@1a {
+				status = "okay";
+			};
+			rbpcv2_imx219_c@10 {
+				status = "disabled";
+			};
+		};
+	};
+
+	tegra-camera-platform {
+		modules {
+			module0 {
+				status = "okay";
+				badge = "jakku_front_RBPCV3";
+				position = "front";
+				orientation = "1";
+
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 9-001a";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@0/rbpcv3_imx477_a@1a";
+				};
+			};
+			module1 {
+				status = "okay";
+				badge = "jakku_rear_RBPCV3";
+				position = "rear";
+				orientation = "1";
+
+				drivernode0 {
+					status = "okay";
+					pcl_id = "v4l2_sensor";
+					devname = "imx477 10-001a";
+					proc-device-tree = "/proc/device-tree/cam_i2cmux/i2c@1/rbpcv3_imx477_c@1a";
+				};
+			};
+		};
+	};
+
+	tegra-capture-vi {
+		ports {
+			port@0 {
+				endpoint {
+					status = "okay";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv3_imx477_csi_out0>;
+				};
+			};
+			port@1 {
+				endpoint {
+					status = "okay";
+					port-index = <2>;
+					bus-width = <2>;
+					remote-endpoint = <&rbpcv3_imx477_csi_out1>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			channel@0 {
+				ports {
+					port@0 {
+						endpoint@0 {
+							status = "okay";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv3_imx477_out0>;
+						};
+					};
+					port@1 {
+						endpoint@1 {
+							status = "okay";
+							remote-endpoint = <&rbpcv3_imx477_vi_in0>;
+						};
+					};
+				};
+			};
+			channel@1 {
+				ports {
+					port@2 {
+						endpoint@2 {
+							status = "okay";
+							port-index = <2>;
+							bus-width = <2>;
+							remote-endpoint = <&rbpcv3_imx477_out1>;
+						};
+					};
+					port@3 {
+						endpoint@3 {
+							status = "okay";
+							remote-endpoint = <&rbpcv3_imx477_vi_in1>;
+						};
+					};
+				};
+			};
+		};
+	};
+	/* IMX477 dual sensor module end */
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts
new file mode 100644
index 000000000000..51d48d5ea4bd
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts
@@ -0,0 +1,86 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-dcb-p3767-0000-dp.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-ornxs.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXS";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	spi@3210000{ // SPI0 with CS0 on expansion connector
+		status = "okay";
+		spi@0 {
+			status = "okay";
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <20000000>;
+
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+
+	serial@3100000 { // UART1 (uarta)
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb)
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dts
new file mode 100644
index 000000000000..b8fd90af1ea2
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dts
@@ -0,0 +1,39 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXS";
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+		};
+	};
+
+	xudc@3550000 {
+		status = "disabled";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dts
new file mode 100644
index 000000000000..0843cdf5f037
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dts
@@ -0,0 +1,39 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for DSBOARD-ORNXS";
+
+	xusb_padctl@3520000 {
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+		};
+	};
+
+	xudc@3550000 {
+		status = "disabled";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts
new file mode 100644
index 000000000000..7f532644138c
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts
@@ -0,0 +1,110 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-dcb-p3767-0000-hdmi.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+#include "cvm/tegra234-p3767-0000.dtsi"
+#include "cvb/tegra234-p3768-0000-a0-raiboard.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for RAIBOARD-ORNX";
+
+	fixed-regulators {
+		regulator@102 { //p3768_vdd_1v8
+			//vin-supply = <&p3768_vdd_3v3_sys>;
+			/delete-property/ vin-supply;
+		};
+	};
+
+	pcie@141e0000 { /* C7x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_0>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@140c0000 { /* C9x1 node */
+		status = "okay";
+		num-lanes = <1>;
+		phys = <&p2u_gbe_1>;
+		phy-names = "p2u-0";
+	};
+
+	i2c@3160000 {
+		tmp102: tmp102@49 { // Temperature Sensor
+			compatible = "ti,tmp102";
+			reg = <0x49>;
+			#thermal-sensor-cells = <0>;
+		};
+	};
+
+	i2c@c250000 {
+		iam20680@68 {
+			compatible = "invensense,iam20680ht";
+			reg = <0x68>;
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(Y, 6) IRQ_TYPE_LEVEL_LOW>; //Unused pin
+		};
+	};
+
+	clocks {
+		can_clock: can_clock {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <20000000>;
+			clock-accuracy = <100>;
+		};
+	};
+	spi@3210000{ // SPI0 with CS0 for SPI2CAN
+		status = "okay";
+		nvidia,clock-always-on;
+		spi@0 {
+			status = "okay";
+			compatible = "microchip,mcp2515";
+			reg = <0x0>;
+			spi-max-frequency = <10000000>;
+			nvidia,enable-hw-based-cs;
+			nvidia,rx-clk-tap-delay = <0x7>;
+			clocks = <&can_clock>;
+			interrupt-parent = <&tegra_aon_gpio>;
+			interrupts = <TEGRA234_AON_GPIO(EE, 2) IRQ_TYPE_EDGE_FALLING>;
+		};
+		spi@1 {
+			status = "disabled";
+		};
+	};
+	spi@3230000{
+		status = "disabled";
+	};
+
+
+	serial@3100000 { // UART1 (uarta) Channel-1
+		status = "okay";
+	};
+
+	serial@3110000 { // UART0 (uartb) Channel-0
+		status = "okay";
+	};
+
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dts
new file mode 100644
index 000000000000..8c3d903a4d13
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dts
@@ -0,0 +1,39 @@
+/*
+ * Top level DTS file for CVM:P3767-0000 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0000", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 16GB for RAIBOARD-ORNX";
+
+	xusb_padctl: xusb_padctl@3520000 {
+		ports {
+			usb2-0 {/* Goes to recovery port */
+				mode = "host";
+				/delete-property/ usb-role-switch;
+				/delete-node/ connector;
+			};
+		};
+	};
+
+	xudc@3550000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3509-a02-dsboard-nx2.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3509-a02-dsboard-nx2.dts
new file mode 100644
index 000000000000..3b0a06a32795
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3509-a02-dsboard-nx2.dts
@@ -0,0 +1,25 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3767-0000-p3509-a02-dsboard-nx2.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3509-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-NX2";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx-imx477.dts
new file mode 100644
index 000000000000..a22be4650f1c
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx-imx477.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx.dts
new file mode 100644
index 000000000000..49c9fea581e8
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornx.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
new file mode 100644
index 000000000000..4f7b6fd3f130
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base.dts
new file mode 100644
index 000000000000..fb548d7476cd
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-base.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-imx477.dts
new file mode 100644
index 000000000000..70db603578d8
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan-imx477.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan.dts
new file mode 100644
index 000000000000..182dae8234c2
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxlan.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
new file mode 100644
index 000000000000..2105e3638d64
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base.dts
new file mode 100644
index 000000000000..eb622474020d
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-base.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-imx477.dts
new file mode 100644
index 000000000000..1c71a6da8dff
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs-imx477.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs.dts
new file mode 100644
index 000000000000..c46e8223daa2
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-dsboard-ornxs.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx-base.dts
new file mode 100644
index 000000000000..e7275683d118
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx-base.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for RAIBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx.dts
new file mode 100644
index 000000000000..554f848d32a3
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0001-p3768-0000-a0-raiboard-ornx.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0001 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0001", "nvidia,p3767-0001", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin NX 8GB for RAIBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3509-a02-dsboard-nx2.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3509-a02-dsboard-nx2.dts
new file mode 100644
index 000000000000..b03b2f91b16f
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3509-a02-dsboard-nx2.dts
@@ -0,0 +1,28 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3767-0000-p3509-a02-dsboard-nx2.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3509-0000+p3767-0003", "nvidia,p3509-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-NX2";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx-imx477.dts
new file mode 100644
index 000000000000..2b601b523237
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx-imx477.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx.dts
new file mode 100644
index 000000000000..3d25ab35bb81
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornx.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
new file mode 100644
index 000000000000..53b7deb14cff
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base.dts
new file mode 100644
index 000000000000..d89e250339ba
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-base.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-imx477.dts
new file mode 100644
index 000000000000..6778d14ad2a3
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan-imx477.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan.dts
new file mode 100644
index 000000000000..e8d857551d9c
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxlan.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
new file mode 100644
index 000000000000..d78da12861f7
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base.dts
new file mode 100644
index 000000000000..7660a4cc0181
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-base.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-imx477.dts
new file mode 100644
index 000000000000..eebf4556fb89
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs-imx477.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs.dts
new file mode 100644
index 000000000000..4454403c7fb4
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-dsboard-ornxs.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx-base.dts
new file mode 100644
index 000000000000..a49886220339
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx-base.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for RAIBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx.dts
new file mode 100644
index 000000000000..f75c4a609f22
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0003-p3768-0000-a0-raiboard-ornx.dts
@@ -0,0 +1,29 @@
+/*
+ * Top level DTS file for CVM:P3767-0003/P3767-0005 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0003", "nvidia,p3768-0000+p3767-0005",
+			"nvidia,p3767-0003", "nvidia,p3767-0005",
+			"nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 8GB for RAIBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3509-a02-dsboard-nx2.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3509-a02-dsboard-nx2.dts
new file mode 100644
index 000000000000..8cc4444cac67
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3509-a02-dsboard-nx2.dts
@@ -0,0 +1,26 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-NX2.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3767-0000-p3509-a02-dsboard-nx2.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3509-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-NX2";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx-imx477.dts
new file mode 100644
index 000000000000..5bae1ea6ade5
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx-imx477.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx.dts
new file mode 100644
index 000000000000..80e5c1b4b5bd
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornx.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornx.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
new file mode 100644
index 000000000000..b5830d63020d
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base.dts
new file mode 100644
index 000000000000..936fb5e6463a
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-base.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-imx477.dts
new file mode 100644
index 000000000000..5f476c0657ca
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan-imx477.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan.dts
new file mode 100644
index 000000000000..68f8811e74c5
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxlan.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXLAN.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxlan.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXLAN";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
new file mode 100644
index 000000000000..3d404dc36456
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base-imx477.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base.dts
new file mode 100644
index 000000000000..836b04d271f1
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-base.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-imx477.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-imx477.dts
new file mode 100644
index 000000000000..6beaf616eb0b
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs-imx477.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs-imx477.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs.dts
new file mode 100644
index 000000000000..6e41e0b7d2a5
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-dsboard-ornxs.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:DSBOARD-ORNXS.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-dsboard-ornxs.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for DSBOARD-ORNXS";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx-base.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx-base.dts
new file mode 100644
index 000000000000..88bbea88ea10
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx-base.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx-base.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for RAIBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx.dts b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx.dts
new file mode 100644
index 000000000000..0599fb125524
--- /dev/null
+++ b/nvidia/platform/t23x/p3768/kernel-dts/tegra234-p3767-0004-p3768-0000-a0-raiboard-ornx.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3767-0004 and CVB:RAIBOARD-ORNX.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+
+#include "tegra234-p3767-0000-p3768-0000-a0-raiboard-ornx.dts"
+#include <t234-common-cvm/tegra234-cpufreq-pair-cooling.dtsi>
+#include <t234-common-cvm/tegra234-p3767-pcie-max-speed-gen3.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+	compatible = "nvidia,p3768-0000+p3767-0004", "nvidia,p3767-0004", "nvidia,tegra234", "nvidia,tegra23x";
+	model = "Orin Nano 4GB for RAIBOARD-ORNX";
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/Makefile b/nvidia/platform/t23x/prometheus/kernel-dts/Makefile
new file mode 100644
index 000000000000..3ba77dcda57e
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/Makefile
@@ -0,0 +1,30 @@
+old-dtb := $(dtb-y)
+old-dtbo := $(dtbo-y)
+dtb-y :=
+dtbo-y :=
+makefile-path := platform/t23x/prometheus/kernel-dts
+
+BUILD_ENABLE=n
+ifneq ($(filter y,$(CONFIG_ARCH_TEGRA_23x_SOC)),)
+BUILD_ENABLE=y
+endif
+
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0000-p3740-0000.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0002-p3740-0002.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0002-p3740-0002-b01.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3740-0002-c01.dtb
+dtbo-$(BUILD_ENABLE) += tegra234-p3740-overlay-pcie.dtbo
+dtbo-$(BUILD_ENABLE) += tegra234-p3740-camera-hawk-owl-overlay.dtbo
+dtbo-$(BUILD_ENABLE) += tegra234-p3740-camera-p3785-overlay.dtbo
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0002-p3740-0002-safety.dtb
+dtb-$(BUILD_ENABLE) += tegra234-p3701-0008-p3740-0002-c01-safety.dtb
+
+ifneq ($(dtb-y),)
+dtb-y := $(addprefix $(makefile-path)/,$(dtb-y))
+endif
+ifneq ($(dtbo-y),)
+dtbo-y := $(addprefix $(makefile-path)/,$(dtbo-y))
+endif
+
+dtb-y += $(old-dtb)
+dtbo-y += $(old-dtbo)
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-camera-p3785.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-camera-p3785.dtsi
new file mode 100644
index 000000000000..fa2dff44d0ae
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-camera-p3785.dtsi
@@ -0,0 +1,397 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	tegra-capture-vi {
+		nvidia,vi-mapping =
+			<0 0>,
+			<1 0>,
+			<2 0>,
+			<3 0>,
+			<4 1>,
+			<5 1>;
+		num-channels = <1>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				reg = <0>;
+				p3785_vi_in0: endpoint {
+					port-index = <0>;
+					bus-width = <8>;
+					remote-endpoint = <&p3785_csi_out0>;
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			num-channels = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			channel@0 {
+				reg = <0>;
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						p3785_csi_in0: endpoint@0 {
+							port-index = <0>;
+							bus-width = <8>;
+							remote-endpoint = <&p3785_out0>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						p3785_csi_out0: endpoint@1 {
+							remote-endpoint = <&p3785_vi_in0>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@3180000 {
+		p3785@56 {
+			compatible = "nvidia,lt6911uxc";
+			/* I2C device address */
+			reg = <0x56>;
+
+			/* V4L2 device node location */
+			devnode = "video0";
+
+			/* Physical dimensions of sensor */
+			physical_w = "3.674";
+			physical_h = "2.738";
+
+			sensor_model = "p3785";
+
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources
+			avdd-reg = "vana";
+			iovdd-reg = "vif";
+			dvdd-reg = "vdig";*/
+
+			/* Defines number of frames to be dropped by driver internally after applying */
+			/* sensor crop settings. Some sensors send corrupt frames after applying */
+			/* crop co-ordinates */
+			/*post_crop_frame_drop = "0";*/
+
+			/**
+			* ==== Modes ====
+			* A modeX node is required to support v4l2 driver
+			* implementation with NVIDIA camera software stack
+			*
+			* == Signal properties ==
+			*
+			* phy_mode = "";
+			* PHY mode used by the MIPI lanes for this device
+			*
+			* tegra_sinterface = "";
+			* CSI Serial interface connected to tegra
+			* Incase of virtual HW devices, use virtual
+			* For SW emulated devices, use host
+			*
+			* pix_clk_hz = "";
+			* Sensor pixel clock used for calculations like exposure and framerate
+			*
+			* readout_orientation = "0";
+			* Based on camera module orientation.
+			* Only change readout_orientation if you specifically
+			* Program a different readout order for this mode
+			*
+			* == Image format Properties ==
+			*
+			* active_w = "";
+			* Pixel active region width
+			*
+			* active_h = "";
+			* Pixel active region height
+			*
+			* pixel_t = "";
+			* The sensor readout pixel pattern
+			*
+			* line_length = "";
+			* Pixel line length (width) for sensor mode.
+			*
+			* == Source Control Settings ==
+			*
+			* Gain factor used to convert fixed point integer to float
+			* Gain range [min_gain/gain_factor, max_gain/gain_factor]
+			* Gain step [step_gain/gain_factor is the smallest step that can be configured]
+			* Default gain [Default gain to be initialized for the control.
+				     *     use min_gain_val as default for optimal results]
+			* Framerate factor used to convert fixed point integer to float
+			* Framerate range [min_framerate/framerate_factor, max_framerate/framerate_factor]
+			* Framerate step [step_framerate/framerate_factor is the smallest step that can be configured]
+			* Default Framerate [Default framerate to be initialized for the control.
+				     *     use max_framerate to get required performance]
+			* Exposure factor used to convert fixed point integer to float
+			* For convenience use 1 sec = 1000000us as conversion factor
+			* Exposure range [min_exp_time/exposure_factor, max_exp_time/exposure_factor]
+			* Exposure step [step_exp_time/exposure_factor is the smallest step that can be configured]
+			* Default Exposure Time [Default exposure to be initialized for the control.
+				     *     Set default exposure based on the default_framerate for optimal exposure settings]
+			* For convenience use 1 sec = 1000000us as conversion factor
+			*
+			* gain_factor = ""; (integer factor used for floating to fixed point conversion)
+			* min_gain_val = ""; (ceil to integer)
+			* max_gain_val = ""; (ceil to integer)
+			* step_gain_val = ""; (ceil to integer)
+			* default_gain = ""; (ceil to integer)
+			* Gain limits for mode
+			*
+			* exposure_factor = ""; (integer factor used for floating to fixed point conversion)
+			* min_exp_time = ""; (ceil to integer)
+			* max_exp_time = ""; (ceil to integer)
+			* step_exp_time = ""; (ceil to integer)
+			* default_exp_time = ""; (ceil to integer)
+			* Exposure Time limits for mode (sec)
+			*
+			* framerate_factor = ""; (integer factor used for floating to fixed point conversion)
+			* min_framerate = ""; (ceil to integer)
+			* max_framerate = ""; (ceil to integer)
+			* step_framerate = ""; (ceil to integer)
+			* default_framerate = ""; (ceil to integer)
+			* Framerate limits for mode (fps)
+			*
+			* embedded_metadata_height = "";
+			* Sensor embedded metadata height in units of rows.
+			* If sensor does not support embedded metadata value should be 0.
+
+			* num_of_exposure = "";
+			* Digital overlap(Dol) frames
+			*
+			* num_of_ignored_lines = "";
+			* Used for cropping, eg. OB lines + Ignored area of effective pixel lines
+			*
+			* num_of_lines_offset_0 = "";
+			* Used for cropping, vertical blanking in front of short exposure data
+			* If more Dol frames are used, it can be extended, eg. num_of_lines_offset_1
+			*
+			* num_of_ignored_pixels = "";
+			* Used for cropping, The length of line info(pixels)
+			*
+			* num_of_left_margin_pixels = "";
+			* Used for cropping, the size of the left edge margin before
+			* the active pixel area (after ignored pixels)
+			*
+			* num_of_right_margin_pixels = "";
+			* Used for cropping, the size of the right edge margin after
+			* the active pixel area
+			*
+			*/
+			mode0 { // E2832_1920x1080_60Fps
+				mclk_khz = "24000";
+				num_lanes = "4";
+				tegra_sinterface = "serial_a";
+				phy_mode = "DPHY";
+				discontinuous_clk = "yes";
+				dpcm_enable = "false";
+				cil_settletime = "0";
+
+				active_w = "1920";
+				active_h = "1080";
+				mode_type = "rgb";
+				pixel_phase = "rgb888";
+				csi_pixel_bit_depth = "24";
+				readout_orientation = "0";
+				line_length = "1920";
+				inherent_gain = "1";
+				mclk_multiplier = "24";
+				pix_clk_hz = "250000000";
+
+				gain_factor = "16";
+				framerate_factor = "1000000";
+				exposure_factor = "1000000";
+				min_gain_val = "16"; /* 1.00x */
+				max_gain_val = "170"; /* 10.66x */
+				step_gain_val = "1";
+				default_gain = "16"; /* 1.00x */
+				min_hdr_ratio = "1";
+				max_hdr_ratio = "1";
+				min_framerate = "2000000"; /* 2.0 fps */
+				max_framerate = "60000000"; /* 60.0 fps */
+				step_framerate = "1";
+				default_framerate = "60000000"; /* 60.0 fps */
+				min_exp_time = "13"; /* us */
+				max_exp_time = "683709"; /* us */
+				step_exp_time = "1";
+				default_exp_time = "16667"; /* us  */
+			};
+			mode1 { // E2832_3840x2160
+				mclk_khz = "24000";
+				num_lanes = "8";
+				tegra_sinterface = "serial_a";
+				phy_mode = "DPHY";
+				discontinuous_clk = "yes";
+				dpcm_enable = "false";
+				cil_settletime = "0";
+
+				active_w = "3840";
+				active_h = "2160";
+				mode_type = "rgb";
+				pixel_phase = "rgb888";
+				csi_pixel_bit_depth = "24";
+				readout_orientation = "0";
+				line_length = "3840";
+				inherent_gain = "1";
+				mclk_multiplier = "24";
+				pix_clk_hz = "500000000";
+
+				gain_factor = "16";
+				framerate_factor = "1000000";
+				exposure_factor = "1000000";
+				min_gain_val = "16"; /* 1.00x */
+				max_gain_val = "170"; /* 10.66x */
+				step_gain_val = "1";
+				default_gain = "16"; /* 1.00x */
+				min_hdr_ratio = "1";
+				max_hdr_ratio = "1";
+				min_framerate = "2000000"; /* 2.0 fps */
+				max_framerate = "60000000"; /* 60.0 fps */
+				step_framerate = "1";
+				default_framerate = "60000000"; /* 60.0 fps */
+				min_exp_time = "13"; /* us */
+				max_exp_time = "683709"; /* us */
+				step_exp_time = "1";
+				default_exp_time = "16667"; /* us  */
+			};
+
+			mode2 { // E2832_1280x720_60Fps
+				mclk_khz = "24000";
+				num_lanes = "4";
+				tegra_sinterface = "serial_a";
+				phy_mode = "DPHY";
+				discontinuous_clk = "yes";
+				dpcm_enable = "false";
+				cil_settletime = "0";
+
+				active_w = "1280";
+				active_h = "720";
+				mode_type = "rgb";
+				pixel_phase = "rgb888";
+				csi_pixel_bit_depth = "24";
+				readout_orientation = "0";
+				line_length = "1280";
+				inherent_gain = "1";
+				mclk_multiplier = "24";
+				pix_clk_hz = "250000000";
+
+				gain_factor = "16";
+				framerate_factor = "1000000";
+				exposure_factor = "1000000";
+				min_gain_val = "16"; /* 1.00x */
+				max_gain_val = "170"; /* 10.66x */
+				step_gain_val = "1";
+				default_gain = "16"; /* 1.00x */
+				min_hdr_ratio = "1";
+				max_hdr_ratio = "1";
+				min_framerate = "2000000"; /* 2.0 fps */
+				max_framerate = "60000000"; /* 60.0 fps */
+				step_framerate = "1";
+				default_framerate = "60000000"; /* 60.0 fps */
+				min_exp_time = "13"; /* us */
+				max_exp_time = "683709"; /* us */
+				step_exp_time = "1";
+				default_exp_time = "16667"; /* us  */
+			};
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				port@0 {
+					reg = <0>;
+					p3785_out0: endpoint {
+						port-index = <0>;
+						bus-width = <8>;
+						remote-endpoint = <&p3785_csi_in0>;
+					};
+				};
+			};
+		};
+	};
+};
+
+/ {
+
+	tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		/**
+		* Physical settings to calculate max ISO BW
+		*
+		* num_csi_lanes = <>;
+		* Total number of CSI lanes when all cameras are active
+		*
+		* max_lane_speed = <>;
+		* Max lane speed in Kbit/s
+		*
+		* min_bits_per_pixel = <>;
+		* Min bits per pixel
+		*
+		* vi_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the VI ISO case
+		*
+		* vi_bw_margin_pct = <>;
+		* Vi bandwidth margin in percentage
+		*
+		* max_pixel_rate = <>;
+		* Max pixel rate in Kpixel/s for the ISP ISO case
+		*
+		* isp_peak_byte_per_pixel = <>;
+		* Max byte per pixel for the ISP ISO case
+		*
+		* isp_bw_margin_pct = <>;
+		* Isp bandwidth margin in percentage
+		*/
+		num_csi_lanes = <4>;
+		max_lane_speed = <1500000>;
+		min_bits_per_pixel = <10>;
+		vi_peak_byte_per_pixel = <2>;
+		vi_bw_margin_pct = <25>;
+		max_pixel_rate = <750000>;
+		isp_peak_byte_per_pixel = <5>;
+		isp_bw_margin_pct = <25>;
+
+		/**
+		 * The general guideline for naming badge_info contains 3 parts, and is as follows,
+		 * The first part is the camera_board_id for the module; if the module is in a FFD
+		 * platform, then use the platform name for this part.
+		 * The second part contains the position of the module, ex. "rear" or "front".
+		 * The third part contains the last 6 characters of a part number which is found
+		 * in the module's specsheet from the vender.
+		 */
+		modules {
+			module0 {
+				badge = "p3785_ltx6911";
+				position = "bottom";
+				orientation = "1";
+				drivernode0 {
+					/* Declare PCL support driver (classically known as guid)  */
+					pcl_id = "v4l2_sensor";
+					/* Driver v4l2 device name */
+					devname = "p3785 2-0056";
+					/* Declare the device-tree hierarchy to driver instance */
+					proc-device-tree = "/proc/device-tree/i2c@3180000/p3785@56";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-a00.dtsi
new file mode 100644
index 000000000000..7e2dd48dea7c
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-a00.dtsi
@@ -0,0 +1,312 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include "dt-bindings/input/input.h"
+#include "tegra234-pwm-fan.dtsi"
+#include "tegra234-p3740-audio.dtsi"
+#include "tegra234-p3740-fixed-regulator.dtsi"
+#include "tegra234-p3740-pcie.dtsi"
+#include "tegra234-p3740-camera-modules.dtsi"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+
+		sleep {
+			label = "sleep";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 2) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_SLEEP>;
+		};
+	};
+
+	soft_wdt:soft_watchdog {
+		compatible = "softdog-platform";
+		status = "okay";
+	};
+
+	eeprom-manager {
+		data-size = <0x100>;
+		bus@0 {
+			i2c-bus = <&gen1_i2c>;
+			eeprom@1 {
+				slave-address = <0x56>;
+				label = "cvb";
+			};
+		};
+
+		bus@1 {
+			i2c-bus = <&gen2_i2c>;
+			eeprom@1 {
+				slave-address = <0x50>;
+				label = "super-module";
+			};
+		};
+	};
+
+	ufshci@2500000 {
+		status = "okay";
+	};
+
+	sdhci@3400000 {
+		disable-wp;
+		no-sdio;
+		nvidia,cd-wakeup-capable;
+		no-mmc;
+		nvidia,boot-detect-delay = <1000>;
+		cd-gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 7) 0>;
+		status = "okay";
+	};
+
+	/* I2C7 */
+	i2c@31c0000 {
+		status = "okay";
+		clock-frequency = <400000>;
+
+		typec: stusb1600@29 {
+			status = "okay";
+			compatible = "st,stusb1600";
+			reg = <0x29>;
+			vdd-supply = <&p3740_vdd_5v_sys>;
+			vsys-supply = <&p3740_vdd_3v3_sys>;
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(K, 6) IRQ_TYPE_LEVEL_LOW>;
+			typec_con: connector {
+				compatible = "usb-c-connector";
+				label = "USB-C";
+				data-role = "dual";
+				power-role = "dual";
+				typec-power-opmode = "default";
+
+				port {
+					typec_con_ep: endpoint {
+						remote-endpoint = <&usb_role_switch0>;
+					};
+				};
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-3 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {
+				mode = "otg";
+				usb-role-switch;
+				status = "okay";
+				port {
+					usb_role_switch0: endpoint {
+						remote-endpoint = <&typec_con_ep>;
+					};
+				};
+			};
+			usb2-1 {
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {
+				mode = "host";
+				status = "okay";
+			};
+			usb2-3 {
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <0>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>;
+		phy-names = "usb2-0", "usb3-1";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+		nvidia,boost_cpu_freq = <1200>;
+	};
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-3}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb2-3",
+			"usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	spi@3210000{ /* SPI1 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chip select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	spi@3230000{ /* SPI3 in 40 pin conn */
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+		spi@1 { /* chips select 1 */
+			compatible = "tegra-spidev";
+			reg = <0x1>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	mttcan@c320000 {
+		status = "okay";
+	};
+
+	serial@3110000 {
+		status = "disabled";
+	};
+
+	tachometer@39c0000 {
+		status = "okay";
+		upper-threshold = <0xfffff>;
+		lower-threshold = <0x0>;
+	};
+
+	generic_pwm_tachometer {
+		status = "okay";
+	};
+
+	pwm@3280000 {
+		status = "okay";
+	};
+
+	pwm@32a0000 {
+		status = "okay";
+	};
+
+	pwm@32c0000 {
+		status = "okay";
+	};
+
+	pwm@32d0000 {
+		status = "disabled";
+	};
+
+	pwm@32f0000 {
+		status = "okay";
+	};
+	spi@c260000 {
+		status = "disabled";
+	};
+
+	spi@3300000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-e3331-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-e3331-a00.dtsi
new file mode 100644
index 000000000000..ce4f0d08611b
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-e3331-a00.dtsi
@@ -0,0 +1,63 @@
+/*
+ * Copyright (c) 2017-2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <t234-common-modules/tegra234-camera-e3331-a00.dtsi>
+#include "dt-bindings/clock/tegra234-clock.h"
+
+/* camera control gpio definitions */
+#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/* TODO: Re-enable cam1 and cam2*/
+/ {
+	gpio@2200000 {
+		camera-control-output-low {
+			gpio-hog;
+			output-low;
+			gpios = <CAM0_RST_L 0>;
+			label = "cam0-rst";
+		};
+	};
+
+	i2c@3180000 {
+		tca9546_70: tca9546@70 {
+			compatible = "nxp,pca9546";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p3740_vdd_1v8_sys>;
+			vcc-pullup-supply = <&battery_reg>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx318_a@10 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					clock-frequency = <24000000>;
+					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+					vdig-supply = <&p3740_vdd_sys_en>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-e3333-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-e3333-a00.dtsi
new file mode 100644
index 000000000000..4d057f5b9886
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-e3333-a00.dtsi
@@ -0,0 +1,187 @@
+/*
+ * Copyright (c) 2015-2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <t234-common-modules/tegra234-camera-e3333-a00.dtsi>
+#include "dt-bindings/clock/tegra234-clock.h"
+
+#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 1)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+	gpio@2200000 {
+		camera-control-output-low {
+			gpio-hog;
+			output-low;
+			gpios = <CAM0_RST_L 0 CAM0_PWDN 0
+				 CAM1_RST_L 0 CAM1_PWDN 0>;
+			label = "cam0-rst", "cam0-pwdn",
+				"cam1-rst", "cam1-pwdn";
+		};
+	};
+
+	i2c@3180000 {
+		tca6408_21: tca6408@21 {
+			compatible = "ti,tca6408";
+			gpio-controller;
+			#gpio-cells = <2>;
+			reg = <0x21>;
+			vcc-supply = <&p3740_vdd_1v8_sys>;
+			tca6408_21_outlow {
+				/*
+				 * GPIO-0 : PWDN_CAM2
+				 * GPIO-1 : RST_CAM2
+				 * GPIO-2 : PWDN_CAM3
+				 * GPIO-3 : RST_CAM3
+				 * GPIO-4 : PWDN_CAM4
+				 * GPIO-5 : RST_CAM4
+				 * GPIO-6 : PWDN_CAM5
+				 * GPIO-7 : RST_CAM5
+				 */
+				gpio-hog;
+				gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
+				output-low;
+				label = "tca6408_21_outlow_0",
+					"tca6408_21_outlow_1",
+					"tca6408_21_outlow_2",
+					"tca6408_21_outlow_3",
+					"tca6408_21_outlow_4",
+					"tca6408_21_outlow_5",
+					"tca6408_21_outlow_6",
+					"tca6408_21_outlow_7";
+			};
+			tca6408_21_outhigh {
+				status = "disabled";
+			};
+			tca6408_21_input {
+				status = "disabled";
+			};
+		};
+
+		tca9548_77: tca9548@77 {
+			compatible = "nxp,pca9548";
+			reg = <0x77>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			vcc-supply = <&p3740_vdd_1v8_sys>;
+			skip_mux_detect;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				ov5693_a@36 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					clock-frequency = <24000000>;
+					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+					pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				ov5693_b@36 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					clock-frequency = <24000000>;
+					reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
+					pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+			i2c@2 {
+				reg = <2>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				ov5693_c@36 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					clock-frequency = <24000000>;
+					pwdn-gpios = <&tca6408_21 0 GPIO_ACTIVE_HIGH>;
+					reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+			i2c@3 {
+				reg = <3>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				ov5693_d@36 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH2>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph2", "pllp_grtba";
+					mclk = "extperiph2";
+					clock-frequency = <24000000>;
+					pwdn-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
+					reset-gpios = <&tca6408_21 3 GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+			i2c@4 {
+				reg = <4>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				ov5693_e@36 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH2>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph2", "pllp_grtba";
+					mclk = "extperiph2";
+					clock-frequency = <24000000>;
+					pwdn-gpios = <&tca6408_21 4 GPIO_ACTIVE_HIGH>;
+					reset-gpios = <&tca6408_21 5 GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+			i2c@5 {
+				reg = <5>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				ov5693_g@36 {
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH2>,
+						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
+					clock-names = "extperiph2", "pllp_grtba";
+					mclk = "extperiph2";
+					clock-frequency = <24000000>;
+					pwdn-gpios = <&tca6408_21 6 GPIO_ACTIVE_HIGH>;
+					reset-gpios = <&tca6408_21 7 GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx185-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx185-a00.dtsi
new file mode 100644
index 000000000000..9c0f765ace74
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx185-a00.dtsi
@@ -0,0 +1,69 @@
+/*
+ * Copyright (c) 2017-2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <t234-common-modules/tegra234-camera-imx185-a00.dtsi>
+#include "dt-bindings/clock/tegra234-clock.h"
+
+#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/* camera control gpio definitions */
+
+/ {
+	gpio@2200000 {
+		camera-control-output-low {
+			gpio-hog;
+			output-low;
+			gpios = <CAM0_RST_L 0>;
+			label = "cam0-rst";
+		};
+	};
+
+	i2c@3180000 {
+		tca9546@70 {
+			compatible = "nxp,pca9546";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			skip_mux_detect = "yes";
+			vcc-supply = <&p3740_vdd_1v8_sys>;
+			vcc-pullup-supply = <&battery_reg>;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				pca9570_a@24 {
+					compatible = "nxp,pca9570";
+					reg = <0x24>;
+					channel = "a";
+					drive_ic = "DRV8838";
+				};
+
+				imx185_a@1a {
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx274-dual.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx274-dual.dtsi
new file mode 100644
index 000000000000..9344f1df902c
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx274-dual.dtsi
@@ -0,0 +1,82 @@
+/*
+ * Copyright (c) 2017-2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <t234-common-modules/tegra234-camera-imx274-dual.dtsi>
+#include "dt-bindings/clock/tegra234-clock.h"
+
+#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/* camera control gpio definitions */
+
+/ {
+	gpio@2200000 {
+		camera-control-output-low {
+			gpio-hog;
+			output-low;
+			gpios = <CAM0_RST_L 0 CAM0_PWDN 0>;
+			label = "cam0-rst", "cam0-pwdn";
+		};
+	};
+
+	i2c@3180000 {
+		tca9546@70 {
+			compatible = "nxp,pca9546";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			skip_mux_detect = "yes";
+			vcc-supply = <&p3740_vdd_1v8_sys>;
+			vcc-pullup-supply = <&battery_reg>;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx274_a@1a {
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+			i2c@1 {
+				reg = <1>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				imx274_c@1a {
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							 <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					reset-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+					vana-supply = <&p3740_avdd_cam_2v8>;
+					vif-supply = <&p3740_vdd_1v8_sys>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx390-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx390-a00.dtsi
new file mode 100644
index 000000000000..8c433474503b
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-imx390-a00.dtsi
@@ -0,0 +1,89 @@
+/*
+ * Copyright (c) 2018-2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <t234-common-modules/tegra234-camera-imx390-a00.dtsi>
+#include "dt-bindings/clock/tegra234-clock.h"
+
+#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/* camera control gpio definitions */
+
+/ {
+	i2c@3180000 {
+		tca9546@70 {
+			compatible = "nxp,pca9546";
+			reg = <0x70>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			skip_mux_detect = "yes";
+			vif-supply = <&p3740_vdd_1v8_sys>;
+			vcc-supply = <&p3740_vdd_1v8_sys>;
+			vcc-pullup-supply = <&battery_reg>;
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+
+			i2c@0 {
+				reg = <0>;
+				i2c-mux,deselect-on-exit;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				dser: max9296@48 {
+					compatible = "maxim,max9296";
+					reg = <0x48>;
+					csi-mode = "2x4";
+					max-src = <2>;
+					reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+				};
+				ser_prim: max9295_prim@62 {
+					compatible = "maxim,max9295";
+					reg = <0x62>;
+					is-prim-ser;
+				};
+				ser_a: max9295_a@40 {
+					compatible = "maxim,max9295";
+					reg = <0x40>;
+					nvidia,gmsl-dser-device = <&dser>;
+				};
+				ser_b: max9295_b@60 {
+					compatible = "maxim,max9295";
+					reg = <0x60>;
+					nvidia,gmsl-dser-device = <&dser>;
+				};
+				imx390_a@1b {
+					def-addr = <0x1a>;
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					nvidia,gmsl-ser-device = <&ser_a>;
+					nvidia,gmsl-dser-device = <&dser>;
+				};
+				imx390_b@1c {
+					def-addr = <0x1a>;
+					/* Define any required hw resources needed by driver */
+					/* ie. clocks, io pins, power sources */
+					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+							<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+					clock-names = "extperiph1", "pllp_grtba";
+					mclk = "extperiph1";
+					nvidia,gmsl-ser-device = <&ser_b>;
+					nvidia,gmsl-dser-device = <&dser>;
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-p3783-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-p3783-a00.dtsi
new file mode 100644
index 000000000000..dbdfb12b36c2
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0000-camera-p3783-a00.dtsi
@@ -0,0 +1,242 @@
+/*
+ * Copyright (c) 2018-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+#include <t234-common-modules/tegra234-camera-p3783-a00.dtsi>
+#include "dt-bindings/clock/tegra234-clock.h"
+
+
+#define CAM0_RST_L      TEGRA234_MAIN_GPIO(H, 3)
+#define CAM0_PWDN       TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_RST_L      TEGRA234_MAIN_GPIO(AC, 1)
+#define CAM1_PWDN       TEGRA234_MAIN_GPIO(AC, 0)
+#define PWR_EN          TEGRA234_MAIN_GPIO(AC, 7)
+
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/* camera control gpio definitions */
+
+/ {
+	/* set camera gpio direction to output */
+	gpio@2200000 {
+		camera-control-output-low {
+			gpio-hog;
+			output-low;
+			gpios = <CAM0_RST_L 0 CAM0_PWDN 0
+				CAM1_RST_L 0 CAM1_PWDN 0>;
+			label = "cam0-rst", "cam0-pwdn",
+			      "cam1-rst", "cam1-pwdn";
+		};
+	};
+	i2c@31e0000 {
+
+		max96712_a@62 {
+			compatible = "nvidia,max96712";
+			reg = <0x62>;
+			channel = "a";
+		};
+
+		ar0234_a@30 {
+			def-addr = <0x10>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "a";
+			has-eeprom;
+			eeprom-addr = <0x40>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_b@31 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "c";
+			has-eeprom;
+			eeprom-addr = <0x40>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_c@32 {
+			def-addr = <0x10>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "a";
+			has-eeprom;
+			eeprom-addr = <0x42>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_d@33 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "c";
+			has-eeprom;
+			eeprom-addr = <0x42>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_e@34 {
+			def-addr = <0x10>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+				<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "c";
+			has-eeprom;
+			eeprom-addr = <0x44>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_f@35 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "c";
+			has-eeprom;
+			eeprom-addr = <0x44>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_g@36 {
+			def-addr = <0x10>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+				<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "c";
+			has-eeprom;
+			eeprom-addr = <0x46>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_h@37 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+				<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "c";
+			has-eeprom;
+			eeprom-addr = <0x46>;
+			reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+	};
+	i2c@3180000 {
+
+		max96712_b@62 {
+			compatible = "nvidia,max96712";
+			reg = <0x62>;
+			channel = "b";
+		};
+
+		ar0234_i@30 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "b";
+			has-eeprom;
+			eeprom-addr = <0x38>;
+			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_j@32 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "b";
+			has-eeprom;
+			eeprom-addr = <0x3a>;
+			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_k@34 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "b";
+			has-eeprom;
+			eeprom-addr = <0x3c>;
+			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+		ar0234_l@36 {
+			def-addr = <0x18>;
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+			       <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			channel = "b";
+			has-eeprom;
+			eeprom-addr = <0x3e>;
+			reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
+			pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
+			pwr-gpios = <&tegra_main_gpio PWR_EN GPIO_ACTIVE_HIGH>;
+		};
+	};
+};
+
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0002-b00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0002-b00.dtsi
new file mode 100644
index 000000000000..24dd17f75b55
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-0002-b00.dtsi
@@ -0,0 +1,299 @@
+/*
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include <dt-bindings/input/input.h>
+#include "tegra234-p3740-b00-fixed-regulator.dtsi"
+#include "tegra234-p3740-b00-pcie.dtsi"
+#include "tegra234-p3740-audio.dtsi"
+#include "tegra234-p3740-camera-modules.dtsi"
+#include "tegra234-p3740-powermon.dtsi"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+		gpio-keys,name = "gpio-keys";
+		status = "okay";
+
+		forcerecovery {
+			label = "force-recovery";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 0) GPIO_ACTIVE_LOW>;
+			linux,code = <BTN_1>;
+		};
+
+		power_key {
+			label = "power-key";
+			gpios = <&tegra_aon_gpio TEGRA234_AON_GPIO(EE, 4) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_POWER>;
+			gpio-key,wakeup;
+		};
+
+		sleep {
+			label = "sleep";
+			gpios = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 2) GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_SLEEP>;
+		};
+	};
+
+	eeprom-manager {
+		bus@1 {
+			i2c-bus = <&dp_aux_ch2_i2c>;
+			eeprom@1 {
+				slave-address = <0x55>;
+				label = "cvb";
+			};
+		};
+	};
+
+	/* SPI1 connects to TPM */
+	spi@3210000 {
+		status = "okay";
+		spi@0 { /* chip select 0 */
+			compatible = "tegra-spidev";
+			reg = <0x0>;
+			spi-max-frequency = <50000000>;
+			controller-data {
+				nvidia,enable-hw-based-cs;
+				nvidia,rx-clk-tap-delay = <0x10>;
+				nvidia,tx-clk-tap-delay = <0x0>;
+			};
+		};
+	};
+
+	serial@3110000 {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+
+	/* I2C7 */
+	i2c@31c0000 {
+		status = "okay";
+		clock-frequency = <400000>;
+
+		typec: stusb1600@28 {
+			status = "okay";
+			compatible = "st,stusb1600";
+			reg = <0x28>;
+			vdd-supply = <&p3740_vdd_5v_sys>;
+			vsys-supply = <&p3740_vdd_3v3_sys>;
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(K, 6) IRQ_TYPE_LEVEL_LOW>;
+			typec_con: connector {
+				compatible = "usb-c-connector";
+				label = "USB-C";
+				data-role = "dual";
+				power-role = "dual";
+				typec-power-opmode = "default";
+
+				port {
+					typec_con_ep: endpoint {
+						remote-endpoint = <&usb_role_switch0>;
+					};
+				};
+			};
+		};
+	};
+
+	xusb_padctl: xusb_padctl@3520000 {
+		status = "okay";
+		pads {
+			usb2 {
+				lanes {
+					usb2-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb2-3 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+			usb3 {
+				lanes {
+					usb3-0 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-1 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+					usb3-2 {
+						nvidia,function = "xusb";
+						status = "okay";
+					};
+				};
+			};
+		};
+
+		ports {
+			usb2-0 {
+				mode = "otg";
+				usb-role-switch;
+				status = "okay";
+				port {
+					usb_role_switch0: endpoint {
+						remote-endpoint = <&typec_con_ep>;
+					};
+				};
+			};
+			usb2-1 {
+				mode = "host";
+				status = "okay";
+			};
+			usb2-2 {
+				mode = "host";
+				status = "okay";
+			};
+			usb2-3 {
+				mode = "host";
+				status = "okay";
+			};
+			usb3-0 {
+				nvidia,usb2-companion = <2>;
+				status = "okay";
+			};
+			usb3-1 {
+				nvidia,usb2-companion = <0>;
+				status = "okay";
+			};
+			usb3-2 {
+				nvidia,usb2-companion = <1>;
+				status = "okay";
+			};
+		};
+	};
+
+	tegra_xudc: xudc@3550000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>;
+		phy-names = "usb2-0", "usb3-1";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+		nvidia,boost_cpu_freq = <1200>;
+	};
+
+	tegra_xhci: xhci@3610000 {
+		status = "okay";
+		phys = <&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-0}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-1}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-2}>,
+			<&{/xusb_padctl@3520000/pads/usb2/lanes/usb2-3}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-0}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-1}>,
+			<&{/xusb_padctl@3520000/pads/usb3/lanes/usb3-2}>;
+		phy-names = "usb2-0", "usb2-1", "usb2-2", "usb2-3",
+			"usb3-0", "usb3-1", "usb3-2";
+		nvidia,xusb-padctl = <&xusb_padctl>;
+	};
+
+	mttcan@c310000 {
+		status = "okay";
+	};
+
+	mttcan@c320000 {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-audio.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-audio.dtsi
new file mode 100644
index 000000000000..29a837816650
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-audio.dtsi
@@ -0,0 +1,129 @@
+/*
+ * T234 p3740 audio DTSI file.
+ *
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <audio/tegra-platforms-audio-dai-links.dtsi>
+#include <audio/tegra186-audio-dai-links.dtsi>
+#include <dt-bindings/sound/rt5640.h>
+#include <dt-bindings/gpio/tegra234-gpio.h>
+#include <dt-bindings/audio/tegra234-audio.h>
+
+/ {
+	i2c@31c0000 {
+		rt5640: rt5640.6-001c@1c {
+			compatible = "realtek,rt5640";
+			reg = <0x1c>;
+
+			clocks = <&bpmp TEGRA234_CLK_AUD_MCLK>;
+			clock-names = "mclk";
+
+			realtek,dmic1-data-pin = <0>; /* RT5640_DMIC1_NULL */
+			realtek,dmic2-data-pin = <0>; /* RT5640_DMIC2_NULL */
+			realtek,jack-detect-source = <RT5640_JD_SRC_HDA_HEADER>;
+
+			/* Codec IRQ output */
+			interrupt-parent = <&tegra_main_gpio>;
+			interrupts = <TEGRA234_MAIN_GPIO(F, 3) GPIO_ACTIVE_HIGH>;
+
+			#sound-dai-cells = <1>;
+			sound-name-prefix = "CVB-RT";
+
+			status = "okay";
+		};
+	};
+
+	aconnect@2a41000 {
+		status = "okay";
+
+		agic-controller@2a41000 {
+			status = "okay";
+		};
+
+		adsp@2993000 {
+			status = "okay";
+		};
+
+		ahub {
+			status = "okay";
+		};
+	};
+
+	tegra_acsl_audio: acsl_audio {
+		status = "okay";
+	};
+
+	hda@3510000 {
+		nvidia,model = "NVIDIA Holoscan MGX HDA";
+		status = "okay";
+	};
+
+	tegra_sound: sound {
+		status = "okay";
+		compatible = "nvidia,tegra186-ape";
+		nvidia-audio-card,name = "NVIDIA Holoscan MGX APE";
+		clocks = <&bpmp_clks TEGRA234_CLK_PLLA>,
+			 <&bpmp_clks TEGRA234_CLK_PLLA_OUT0>,
+			 <&bpmp_clks TEGRA234_CLK_AUD_MCLK>;
+		clock-names = "pll_a", "pll_a_out0", "extern1";
+		assigned-clocks = <&bpmp_clks TEGRA234_CLK_AUD_MCLK>;
+		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLA_OUT0>;
+
+		nvidia-audio-card,widgets =
+			"Headphone",    "CVB-RT Headphone Jack",
+			"Microphone",   "CVB-RT Mic Jack",
+			"Speaker",      "CVB-RT Int Spk",
+			"Microphone",   "CVB-RT Int Mic";
+
+		nvidia-audio-card,routing =
+			"CVB-RT Headphone Jack",     "CVB-RT HPOL",
+			"CVB-RT Headphone Jack",     "CVB-RT HPOR",
+			"CVB-RT IN1P",               "CVB-RT Mic Jack",
+			"CVB-RT IN2P",               "CVB-RT Mic Jack",
+			"CVB-RT IN2N",               "CVB-RT Mic Jack",
+			"CVB-RT IN3P",               "CVB-RT Mic Jack",
+			"CVB-RT Int Spk",            "CVB-RT SPOLP",
+			"CVB-RT Int Spk",            "CVB-RT SPORP",
+			"CVB-RT Int Spk",            "CVB-RT LOUTL",
+			"CVB-RT Int Spk",            "CVB-RT LOUTR",
+			"CVB-RT DMIC1",              "CVB-RT Int Mic",
+			"CVB-RT DMIC2",              "CVB-RT Int Mic";
+
+		nvidia-audio-card,mclk-fs = <256>;
+	};
+};
+
+/*
+ * Default config for all I2S dai links are
+ * format = "i2s", bitclock-slave, frame-slave,
+ * bitclock-noninversion, frame-noninversion,
+ * Any change from default needs override on
+ * platform specific files.
+ */
+
+&i2s4_to_codec {
+	link-name = "rt5640-playback";
+	codec {
+		sound-dai = <&rt5640 0>;
+		prefix = "CVB-RT";
+	};
+};
+
+/* I2S link on CSI Connector */
+csi_conn_i2s: &i2s6_to_codec {
+	/*
+	 * HDMI IN board P3785 for HDMI->CSI I2S signals.
+	 */
+	bitclock-master;
+	frame-master;
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b00-fixed-regulator.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b00-fixed-regulator.dtsi
new file mode 100644
index 000000000000..e3ac9c76a9e5
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b00-fixed-regulator.dtsi
@@ -0,0 +1,139 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <dt-bindings/gpio/tegra234-gpio.h>
+/ {
+	fixed-regulators {
+		p3740_vdd_5v0_stby: battery_reg: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "vdd-ac-bat";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+		p3740_vdd_12v_sys: regulator@100 {
+			compatible = "regulator-fixed";
+			reg = <100>;
+			regulator-name = "vdd-12v-sys";
+			regulator-min-microvolt = <12000000>;
+			regulator-max-microvolt = <12000000>;
+		};
+		p3740_vdd_5v_sys: vdd_5v_sys: regulator@101 {
+			compatible = "regulator-fixed";
+			reg = <101>;
+			regulator-name = "vdd-5v-sys";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+		};
+		p3740_vdd_3v3_sys: vdd_3v3_sys: regulator@102 {
+			compatible = "regulator-fixed";
+			reg = <102>;
+			regulator-name = "vdd-3v3-sys";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+		p3740_vdd_1v8_sys: regulator@103 {
+			compatible = "regulator-fixed";
+			reg = <103>;
+			regulator-name = "vdd-1v8-sys";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+		p3740_vdd_3v7_AO: regulator@104 {
+			compatible = "regulator-fixed";
+			reg = <104>;
+			regulator-name = "vdd-3v7-AO";
+			regulator-min-microvolt = <3700000>;
+			regulator-max-microvolt = <3700000>;
+		};
+		p3740_vdd_3v3_AO: regulator@105 {
+			compatible = "regulator-fixed";
+			reg = <105>;
+			regulator-name = "vdd-3v3-AO";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+		p3740_vdd_1v8_AO: regulator@106 {
+			compatible = "regulator-fixed";
+			reg = <106>;
+			regulator-name = "vdd-1v8-AO";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+		p3740_vdd_0v95_AO: regulator@107 {
+			compatible = "regulator-fixed";
+			reg = <107>;
+			regulator-name = "vdd-0v95-AO";
+			regulator-min-microvolt = <950000>;
+			regulator-max-microvolt = <950000>;
+		};
+		p3740_vdd_2v8_sys: regulator@108 {
+			compatible = "regulator-fixed";
+			reg = <108>;
+			regulator-name = "vdd-2v8-sys";
+			regulator-min-microvolt = <2800000>;
+			regulator-max-microvolt = <2800000>;
+		};
+		p3740_vdd_2v5_sys: regulator@109 {
+			compatible = "regulator-fixed";
+			reg = <109>;
+			regulator-name = "vdd-2v5-sys";
+			regulator-min-microvolt = <2500000>;
+			regulator-max-microvolt = <2500000>;
+		};
+		p3740_vdd_1v05_AO: regulator@110 {
+			compatible = "regulator-fixed";
+			reg = <110>;
+			regulator-name = "vdd-1v05-AO";
+			regulator-min-microvolt = <1050000>;
+			regulator-max-microvolt = <1050000>;
+		};
+		p3740_vdd_1v1_sys: regulator@111 {
+			compatible = "regulator-fixed";
+			reg = <111>;
+			regulator-name = "vdd-1v1-sys";
+			regulator-min-microvolt = <1100000>;
+			regulator-max-microvolt = <1100000>;
+		};
+		p3740_vdd_1v0_sys: regulator@112 {
+			compatible = "regulator-fixed";
+			reg = <112>;
+			regulator-name = "vdd-1v0-sys";
+			regulator-min-microvolt = <1000000>;
+			regulator-max-microvolt = <1000000>;
+		};
+		p3740_vdd_3v3_dp: regulator@114 {
+			compatible = "regulator-fixed";
+			reg = <114>;
+			regulator-name = "vdd-3v3-dp";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			vin-supply = <&p3740_vdd_3v3_sys>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(A, 3) 0>;
+			enable-active-high;
+			regulator-always-on; /* Keeping always-on for bringup */
+		};
+		p3740_vdd_wifi_3v3: regulator@115 {
+			compatible = "regulator-fixed";
+			reg = <115>;
+			regulator-name = "vdd_wifi_3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 3) GPIO_ACTIVE_HIGH>;
+			regulator-boot-on;
+			enable-active-high;
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b00-pcie.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b00-pcie.dtsi
new file mode 100644
index 000000000000..0ced8c69ca46
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b00-pcie.dtsi
@@ -0,0 +1,60 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/ {
+
+	/* PCIe-C1: 6-Lane PCIe Switch */
+	pcie@14100000 {
+		status = "okay";
+		vpcie3v3-supply = <&p3740_vdd_wifi_3v3>;
+		phys = <&p2u_hsio_3>;
+		phy-names = "p2u-0";
+	};
+
+	/* PCIe-C4: M.2 Key-M NVMe */
+	pcie@14160000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_7>, <&p2u_hsio_6>, <&p2u_hsio_5>,
+		       <&p2u_hsio_4>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	/* PCIe-C5: CX7 */
+	pcie@141a0000 {
+		status = "okay";
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	/* PCIe-C7: M.2 Key-M NVMe */
+	pcie@141e0000 {
+		status = "okay";
+
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>,
+		       <&p2u_gbe_3>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	/* PCIe-C10: SATA CTLR */
+	pcie@140e0000 {
+		status = "okay";
+
+		phys = <&p2u_gbe_4>, <&p2u_gbe_5>;
+		phy-names = "p2u-0", "p2u-1";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b01-fixed-regulator.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b01-fixed-regulator.dtsi
new file mode 100644
index 000000000000..06a3ce8b681a
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b01-fixed-regulator.dtsi
@@ -0,0 +1,139 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <dt-bindings/gpio/tegra234-gpio.h>
+/ {
+	fixed-regulators {
+		p3740_vdd_5v0_stby: battery_reg: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "vdd-ac-bat";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+		p3740_vdd_12v_sys: regulator@100 {
+			compatible = "regulator-fixed";
+			reg = <100>;
+			regulator-name = "vdd-12v-sys";
+			regulator-min-microvolt = <12000000>;
+			regulator-max-microvolt = <12000000>;
+		};
+		p3740_vdd_5v_sys: vdd_5v_sys: regulator@101 {
+			compatible = "regulator-fixed";
+			reg = <101>;
+			regulator-name = "vdd-5v-sys";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+		};
+		p3740_vdd_3v3_sys: vdd_3v3_sys: regulator@102 {
+			compatible = "regulator-fixed";
+			reg = <102>;
+			regulator-name = "vdd-3v3-sys";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+		p3740_vdd_1v8_sys: regulator@103 {
+			compatible = "regulator-fixed";
+			reg = <103>;
+			regulator-name = "vdd-1v8-sys";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+		p3740_vdd_3v7_AO: regulator@104 {
+			compatible = "regulator-fixed";
+			reg = <104>;
+			regulator-name = "vdd-3v7-AO";
+			regulator-min-microvolt = <3700000>;
+			regulator-max-microvolt = <3700000>;
+		};
+		p3740_vdd_3v3_AO: regulator@105 {
+			compatible = "regulator-fixed";
+			reg = <105>;
+			regulator-name = "vdd-3v3-AO";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+		p3740_vdd_1v8_AO: regulator@106 {
+			compatible = "regulator-fixed";
+			reg = <106>;
+			regulator-name = "vdd-1v8-AO";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+		p3740_vdd_0v95_AO: regulator@107 {
+			compatible = "regulator-fixed";
+			reg = <107>;
+			regulator-name = "vdd-0v95-AO";
+			regulator-min-microvolt = <950000>;
+			regulator-max-microvolt = <950000>;
+		};
+		p3740_vdd_2v8_sys: regulator@108 {
+			compatible = "regulator-fixed";
+			reg = <108>;
+			regulator-name = "vdd-2v8-sys";
+			regulator-min-microvolt = <2800000>;
+			regulator-max-microvolt = <2800000>;
+		};
+		p3740_vdd_2v5_sys: regulator@109 {
+			compatible = "regulator-fixed";
+			reg = <109>;
+			regulator-name = "vdd-2v5-sys";
+			regulator-min-microvolt = <2500000>;
+			regulator-max-microvolt = <2500000>;
+		};
+		p3740_vdd_1v05_AO: regulator@110 {
+			compatible = "regulator-fixed";
+			reg = <110>;
+			regulator-name = "vdd-1v05-AO";
+			regulator-min-microvolt = <1050000>;
+			regulator-max-microvolt = <1050000>;
+		};
+		p3740_vdd_1v1_sys: regulator@111 {
+			compatible = "regulator-fixed";
+			reg = <111>;
+			regulator-name = "vdd-1v1-sys";
+			regulator-min-microvolt = <1100000>;
+			regulator-max-microvolt = <1100000>;
+		};
+		p3740_vdd_1v0_sys: regulator@112 {
+			compatible = "regulator-fixed";
+			reg = <112>;
+			regulator-name = "vdd-1v0-sys";
+			regulator-min-microvolt = <1000000>;
+			regulator-max-microvolt = <1000000>;
+		};
+		p3740_vdd_3v3_dp: regulator@114 {
+			compatible = "regulator-fixed";
+			reg = <114>;
+			regulator-name = "vdd-3v3-dp";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			vin-supply = <&p3740_vdd_3v3_sys>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(H, 6) 0>;
+			enable-active-high;
+			regulator-always-on; /* Keeping always-on for bringup */
+		};
+		p3740_vdd_wifi_3v3: regulator@115 {
+			compatible = "regulator-fixed";
+			reg = <115>;
+			regulator-name = "vdd_wifi_3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(G, 3) GPIO_ACTIVE_HIGH>;
+			regulator-boot-on;
+			enable-active-high;
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b01-pcie.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b01-pcie.dtsi
new file mode 100644
index 000000000000..97539456d658
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-b01-pcie.dtsi
@@ -0,0 +1,69 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/ {
+
+	/* PCIe-C1: 6-Lane PCIe Switch */
+	pcie@14100000 {
+		status = "okay";
+		vpcie3v3-supply = <&p3740_vdd_wifi_3v3>;
+		phys = <&p2u_hsio_3>;
+		phy-names = "p2u-0";
+	};
+
+	/* PCIe-C4: M.2 Key-M NVMe */
+	pcie@14160000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_7>, <&p2u_hsio_6>, <&p2u_hsio_5>,
+		       <&p2u_hsio_4>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	/* PCIe-C5: CX7 */
+	pcie@141a0000 {
+		status = "okay";
+
+		reg = <0x00 0x141a0000 0x0 0x00020000   /* appl registers (128K)      */
+		       0x00 0x3a000000 0x0 0x00040000   /* configuration space (256K) */
+		       0x00 0x3a040000 0x0 0x00040000   /* iATU_DMA reg space (256K)  */
+		       0x00 0x3a080000 0x0 0x00040000   /* DBI reg space (256K)       */
+		       0x2e 0x20000000 0x0 0x10000000>; /* ECAM (256MB)               */
+
+		ranges = <0x81000000 0x00 0x3a100000 0x00 0x3a100000 0x0 0x00100000      /* downstream I/O (1MB) */
+			  0x82000000 0x00 0x40000000 0x2e 0x30000000 0x0 0x08000000      /* non-prefetchable memory (128MB) */
+			  0xc3000000 0x27 0x40000000 0x27 0x40000000 0x6 0xe0000000>;    /* prefetchable memory (28160MB) */
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	/* PCIe-C7: SATA CTLR */
+	pcie@141e0000 {
+		status = "okay";
+
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>;
+		phy-names = "p2u-0", "p2u-1";
+	};
+
+	/* PCIe-C10: M.2 Key-M NVMe */
+	pcie@140e0000 {
+		status = "okay";
+
+		phys = <&p2u_gbe_4>, <&p2u_gbe_5>;
+		phy-names = "p2u-0", "p2u-1";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-camera-modules.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-camera-modules.dtsi
new file mode 100644
index 000000000000..cb80a150d5bc
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-camera-modules.dtsi
@@ -0,0 +1,508 @@
+/*
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+
+#include "tegra234-p3740-0000-camera-p3783-a00.dtsi"
+#include "tegra234-p3740-camera-p3785.dtsi"
+
+#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
+#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
+#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 1)
+#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
+
+/ {
+	/* set camera gpio direction to output */
+	gpio@2200000 {
+		camera-control-output-low {
+			gpio-hog;
+			output-low;
+			gpios = <CAM0_RST_L 0 CAM0_PWDN 0
+				 CAM1_RST_L 0 CAM1_PWDN 0>;
+			label = "cam0-rst", "cam0-pwdn",
+				"cam1-rst", "cam1-pwdn";
+		};
+	};
+
+	/* all cameras are disabled by default */
+	capture_vi_base: tegra-capture-vi {
+		ports {
+			vi_port0: port@0 {
+				status = "okay";
+				vi_in0: endpoint {
+					vc-id = <0>;
+					status = "okay";
+				};
+			};
+			vi_port1: port@1 {
+				status = "disabled";
+				vi_in1: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port2: port@2 {
+				status = "disabled";
+				vi_in2: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port3: port@3 {
+				status = "disabled";
+				vi_in3: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port4: port@4 {
+				status = "disabled";
+				vi_in4: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port5: port@5 {
+				status = "disabled";
+				vi_in5: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port6: port@6 {
+				status = "disabled";
+				vi_in6: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port7: port@7 {
+				status = "disabled";
+				vi_in7: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port8: port@8 {
+				status = "disabled";
+				vi_in8: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port9: port@9 {
+				status = "disabled";
+				vi_in9: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port10: port@10 {
+				status = "disabled";
+				vi_in10: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+			vi_port11: port@11 {
+				status = "disabled";
+				vi_in11: endpoint {
+					vc-id = <0>;
+					status = "disabled";
+				};
+			};
+		};
+	};
+
+	host1x@13e00000 {
+		csi_base: nvcsi@15a00000 {
+			num-tpg-channels = <36>;
+			csi_chan0: channel@0 {
+				status = "okay";
+				ports {
+					csi_chan0_port0: port@0 {
+						status = "okay";
+						csi_in0: endpoint@0 {
+							status = "okay";
+						};
+					};
+					csi_chan0_port1: port@1 {
+						status = "okay";
+						csi_out0: endpoint@1 {
+							status = "okay";
+						};
+					};
+				};
+			};
+			csi_chan1: channel@1 {
+				status = "disabled";
+				ports {
+					csi_chan1_port0: port@0 {
+						status = "disabled";
+						csi_in1: endpoint@2 {
+							status = "disabled";
+						};
+					};
+					csi_chan1_port1: port@1 {
+						status = "disabled";
+						csi_out1: endpoint@3 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan2: channel@2 {
+				status = "disabled";
+				ports {
+					csi_chan2_port0: port@0 {
+						status = "disabled";
+						csi_in2: endpoint@4 {
+							status = "disabled";
+						};
+					};
+					csi_chan2_port1: port@1 {
+						status = "disabled";
+						csi_out2: endpoint@5 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan3: channel@3 {
+				status = "disabled";
+				ports {
+					csi_chan3_port0: port@0 {
+						status = "disabled";
+						csi_in3: endpoint@6 {
+							status = "disabled";
+						};
+					};
+					csi_chan3_port1: port@1 {
+						status = "disabled";
+						csi_out3: endpoint@7 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan4: channel@4 {
+				status = "disabled";
+				ports {
+					csi_chan4_port0: port@0 {
+						status = "disabled";
+						csi_in4: endpoint@8 {
+							status = "disabled";
+						};
+					};
+					csi_chan4_port1: port@1 {
+						status = "disabled";
+						csi_out4: endpoint@9 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan5: channel@5 {
+				status = "disabled";
+				ports {
+					csi_chan5_port0: port@0 {
+						status = "disabled";
+						csi_in5: endpoint@10 {
+							status = "disabled";
+						};
+					};
+					csi_chan5_port1: port@1 {
+						status = "disabled";
+						csi_out5: endpoint@11 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan6: channel@6 {
+				status = "disabled";
+				ports {
+					csi_chan6_port0: port@0 {
+						status = "disabled";
+						csi_in6: endpoint@12 {
+							status = "disabled";
+						};
+					};
+					csi_chan6_port1: port@1 {
+						status = "disabled";
+						csi_out6: endpoint@13 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan7: channel@7 {
+				status = "disabled";
+				ports {
+					csi_chan7_port0: port@0 {
+						status = "disabled";
+						csi_in7: endpoint@14 {
+							status = "disabled";
+						};
+					};
+					csi_chan7_port1: port@1 {
+						status = "disabled";
+						csi_out7: endpoint@15 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan8: channel@8 {
+				status = "disabled";
+				ports {
+					csi_chan8_port0: port@0 {
+						status = "disabled";
+						csi_in8: endpoint@16 {
+							status = "disabled";
+						};
+					};
+					csi_chan8_port1: port@1 {
+						status = "disabled";
+						csi_out8: endpoint@17 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan9: channel@9 {
+				status = "disabled";
+				ports {
+					csi_chan9_port0: port@0 {
+						status = "disabled";
+						csi_in9: endpoint@18 {
+							status = "disabled";
+						};
+					};
+					csi_chan9_port1: port@1 {
+						status = "disabled";
+						csi_out9: endpoint@19 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan10: channel@10 {
+				status = "disabled";
+				ports {
+					csi_chan10_port0: port@0 {
+						status = "disabled";
+						csi_in10: endpoint@20 {
+							status = "disabled";
+						};
+					};
+					csi_chan10_port1: port@1 {
+						status = "disabled";
+						csi_out10: endpoint@21 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+			csi_chan11: channel@11 {
+				status = "disabled";
+				ports {
+					csi_chan11_port0: port@0 {
+						status = "disabled";
+						csi_in11: endpoint@22 {
+							status = "disabled";
+						};
+					};
+					csi_chan11_port1: port@1 {
+						status = "disabled";
+						csi_out11: endpoint@23 {
+							status = "disabled";
+						};
+					};
+				};
+			};
+		};
+	};
+
+	i2c@31e0000 {
+		hawk_cam0: ar0234_a@30 {
+			status = "disabled";
+		};
+		hawk_cam1: ar0234_b@31 {
+			status = "disabled";
+		};
+		hawk_cam2: ar0234_c@32 {
+			status = "disabled";
+		};
+		hawk_cam3: ar0234_d@33 {
+			status = "disabled";
+		};
+		hawk_cam4: ar0234_e@34 {
+			status = "disabled";
+		};
+		hawk_cam5: ar0234_f@35 {
+			status = "disabled";
+		};
+		hawk_cam6: ar0234_g@36 {
+			status = "disabled";
+		};
+		hawk_cam7: ar0234_h@37 {
+			status = "disabled";
+		};
+	};
+	i2c@3180000 {
+		owl_cam0: ar0234_i@30 {
+			status = "disabled";
+		};
+		owl_cam1: ar0234_j@32 {
+			status = "disabled";
+		};
+		owl_cam2: ar0234_k@34 {
+			status = "disabled";
+		};
+		owl_cam3: ar0234_l@36 {
+			status = "disabled";
+		};
+		p3785_cam0: p3785@56 {
+			status = "okay";
+		};
+	};
+
+	tcp: tegra-camera-platform {
+		compatible = "nvidia, tegra-camera-platform";
+		modules {
+			cam_module0: module0 {
+				status = "okay";
+				cam_module0_drivernode0: drivernode0 {
+					status = "okay";
+				};
+				cam_module0_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module1: module1 {
+				status = "disabled";
+				cam_module1_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module1_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module2: module2 {
+				status = "disabled";
+				cam_module2_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module2_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module3: module3 {
+				status = "disabled";
+				cam_module3_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module3_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module4: module4 {
+				status = "disabled";
+				cam_module4_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module4_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module5: module5 {
+				status = "disabled";
+				cam_module5_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module5_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module6: module6 {
+				status = "disabled";
+				cam_module6_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module6_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module7: module7 {
+				status = "disabled";
+				cam_module7_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module7_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module8: module8 {
+				status = "disabled";
+				cam_module8_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module8_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module9: module9 {
+				status = "disabled";
+				cam_module9_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module9_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module10: module10 {
+				status = "disabled";
+				cam_module10_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module10_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+			cam_module11: module11 {
+				status = "disabled";
+				cam_module11_drivernode0: drivernode0 {
+					status = "disabled";
+				};
+				cam_module11_drivernode1: drivernode1 {
+					status = "disabled";
+					pcl_id = "v4l2_lens";
+				};
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-camera-p3785.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-camera-p3785.dtsi
new file mode 100644
index 000000000000..5711e0c86343
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-camera-p3785.dtsi
@@ -0,0 +1,42 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "tegra234-camera-p3785.dtsi"
+
+#define CAM0_PWDN	TEGRA234_AON_GPIO(AA, 4)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+/ {
+
+	i2c@3180000 {
+		p3785@56 {
+			/* Define any required hw resources needed by driver */
+			/* ie. clocks, io pins, power sources */
+			clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
+				<&bpmp_clks TEGRA234_CLK_EXTPERIPH1>;
+			clock-names = "extperiph1", "pllp_grtba";
+			mclk = "extperiph1";
+			reset-gpios = <&tegra_aon_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
+			vana-supply = <&p3740_vdd_3v3_sys>;
+			vdig-supply = <&p3740_vdd_3v3_sys>;
+		};
+	};
+	gpio@c2f0000 {
+		camera-control-output-high {
+			gpio-hog;
+			output-high;
+			gpios = <CAM0_PWDN 0>;
+			label = "cam0-pwdn";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-fixed-regulator.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-fixed-regulator.dtsi
new file mode 100644
index 000000000000..2a71c9ecd78d
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-fixed-regulator.dtsi
@@ -0,0 +1,183 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <dt-bindings/gpio/tegra234-gpio.h>
+/ {
+	fixed-regulators {
+		hdr40_vdd_5v0: battery_reg: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "vdd-ac-bat";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+		p3740_vdd_12v_sys: regulator@100 {
+			compatible = "regulator-fixed";
+			reg = <100>;
+			regulator-name = "vdd-12v-sys";
+			regulator-min-microvolt = <12000000>;
+			regulator-max-microvolt = <12000000>;
+		};
+		p3740_vdd_5v_sys: vdd_5v_sys: regulator@101 {
+			compatible = "regulator-fixed";
+			reg = <101>;
+			regulator-name = "vdd-5v-sys";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+		};
+		p3740_vdd_3v3_sys: vdd_3v3_sys: regulator@102 {
+			compatible = "regulator-fixed";
+			reg = <102>;
+			regulator-name = "vdd-3v3-sys";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+		p3740_vdd_1v8_sys: regulator@103 {
+			compatible = "regulator-fixed";
+			reg = <103>;
+			regulator-name = "vdd-1v8-sys";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+		p3740_vdd_3v3_ftdi: regulator@104 {
+			compatible = "regulator-fixed";
+			reg = <104>;
+			regulator-name = "vdd-3v3-ftdi";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+		};
+		p3740_vdd_3v3_pcie: regulator@105 {
+			compatible = "regulator-fixed";
+			reg = <105>;
+			regulator-name = "vdd-3v3-pcie";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			vin-supply = <&p3740_vdd_3v3_sys>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Z, 2) 0>;
+			enable-active-high;
+			regulator-boot-on;
+		};
+		p3740_avdd_cam_2v8: regulator@106 {
+			compatible = "regulator-fixed";
+			reg = <106>;
+			regulator-name = "avdd-cam-2v8";
+			regulator-min-microvolt = <2800000>;
+			regulator-max-microvolt = <2800000>;
+			vin-supply = <&p3740_vdd_3v3_sys>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(Q, 1) 0>;
+			enable-active-high;
+		};
+		p3740_vdd_av1v1_hub: regulator@107 {
+			compatible = "regulator-fixed";
+			reg = <107>;
+			regulator-name = "vdd-av1v1-hub";
+			regulator-min-microvolt = <1100000>;
+			regulator-max-microvolt = <1100000>;
+			regulator-always-on;
+			vin-supply = <&p3740_vdd_5v_sys>;
+		};
+		p3740_vbusA_cvb: regulator@108 {
+			compatible = "regulator-fixed";
+			reg = <108>;
+			regulator-name = "vbusA-cvb";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+			vin-supply = <&p3740_vdd_5v_sys>;
+		};
+		p3740_vbusB_cvb: regulator@109 {
+			compatible = "regulator-fixed";
+			reg = <109>;
+			regulator-name = "vbusB-cvb";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+			vin-supply = <&p3740_vdd_5v_sys>;
+		};
+		p3740_vdd_dp: regulator@110 {
+			compatible = "regulator-fixed";
+			reg = <110>;
+			regulator-name = "vdd-dp";
+			regulator-min-microvolt = <100000>;
+			regulator-max-microvolt = <100000>;
+			vin-supply = <&p3740_vdd_3v3_sys>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(A, 3) 0>;
+			regulator-always-on; /* Keeping always-on for bringup */
+			enable-active-high;
+		};
+		p3740_vdd_3v3_sd: regulator@111 {
+			compatible = "regulator-fixed";
+			reg = <111>;
+			regulator-name = "vdd-3v3-sd";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			vin-supply = <&p3740_vdd_3v3_sys>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(A, 0) 0>;
+			regulator-always-on; /* Keeping always-on for bringup */
+			enable-active-high;
+		};
+		p3740_vdd_usbc1_vbus: regulator@112 {
+			compatible = "regulator-fixed";
+			reg = <112>;
+			regulator-name = "vdd-usbc1-vbus";
+			regulator-min-microvolt = <300000>;
+			regulator-max-microvolt = <300000>;
+			regulator-always-on;
+			vin-supply = <&p3740_vdd_5v_sys>;
+		};
+		p3740_vdd_usbc2_vbus: regulator@113 {
+			compatible = "regulator-fixed";
+			reg = <113>;
+			regulator-name = "vdd-usbc2-vbus";
+			regulator-min-microvolt = <300000>;
+			regulator-max-microvolt = <300000>;
+			regulator-always-on;
+			vin-supply = <&p3740_vdd_5v_sys>;
+		};
+		p3740_vdd_12v_pcie: regulator@114 {
+			compatible = "regulator-fixed";
+			reg = <114>;
+			regulator-name = "vdd-12v-pcie";
+			regulator-min-microvolt = <12000000>;
+			regulator-max-microvolt = <12000000>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(A, 1) 1>;
+			regulator-boot-on;
+			enable-active-low;
+		};
+		p3740_vdd_sys_en: regulator@115 {
+			compatible = "regulator-fixed";
+			reg = <115>;
+			regulator-name = "vdd_sys_en";
+			regulator-min-microvolt = <1200000>;
+			regulator-max-microvolt = <1200000>;
+			gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(AC, 7) 0>;
+			regulator-always-on;
+			enable-active-high;
+		};
+		p3740_cx6_rst: regulator@116 {
+			/*
+			 * There isn't a physical regulator corresponding to
+			 * this item.  The associated GPIO connects to the CX6
+			 * pin.  It allows us to keep RST# asserted while Linux
+			 * boots and then deassert as we bring up the CX6.
+			 */
+			compatible = "regulator-fixed";
+			reg = <116>;
+			regulator-name = "cx6-rst-reg";
+			gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(AA, 0) GPIO_OPEN_DRAIN>;
+			enable-active-high;
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-pcie.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-pcie.dtsi
new file mode 100644
index 000000000000..f6b814214b6b
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-pcie.dtsi
@@ -0,0 +1,80 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <dt-bindings/gpio/tegra234-gpio.h>
+
+/ {
+
+	pcie@14100000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_3>;
+		phy-names = "p2u-0";
+	};
+
+	pcie@14160000 {
+		status = "okay";
+
+		phys = <&p2u_hsio_7>, <&p2u_hsio_6>, <&p2u_hsio_5>,
+		       <&p2u_hsio_4>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3";
+	};
+
+	pcie@141a0000 {
+		status = "okay";
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	pcie_ep@141a0000 {
+		status = "disabled";
+
+		reset-gpios = <&tegra_main_gpio
+			       TEGRA234_MAIN_GPIO(AF, 1)
+			       GPIO_ACTIVE_LOW>;
+
+		nvidia,refclk-select-gpios = <&tegra_aon_gpio
+					      TEGRA234_AON_GPIO(AA, 4)
+					      GPIO_ACTIVE_HIGH>;
+
+		phys = <&p2u_nvhs_0>, <&p2u_nvhs_1>, <&p2u_nvhs_2>,
+		       <&p2u_nvhs_3>, <&p2u_nvhs_4>, <&p2u_nvhs_5>,
+		       <&p2u_nvhs_6>, <&p2u_nvhs_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+	};
+
+	/* PCIe-C7: CX6 interface */
+	pcie@141e0000 {
+		status = "okay";
+
+		nvidia,disable-clock-request;
+		nvidia,disable-power-down;
+
+		num-lanes = <0x8>;
+		nvidia,max-speed = <0x4>;
+		max-link-speed = <0x4>;
+
+		phys = <&p2u_gbe_0>, <&p2u_gbe_1>, <&p2u_gbe_2>,
+		       <&p2u_gbe_3>, <&p2u_gbe_4>, <&p2u_gbe_5>,
+		       <&p2u_gbe_6>, <&p2u_gbe_7>;
+		phy-names = "p2u-0", "p2u-1", "p2u-2", "p2u-3", "p2u-4",
+			    "p2u-5", "p2u-6", "p2u-7";
+		vpcie3v3-supply = <&p3740_cx6_rst>;
+	};
+
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-powermon.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-powermon.dtsi
new file mode 100644
index 000000000000..cebe5433bdab
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-p3740-powermon.dtsi
@@ -0,0 +1,46 @@
+/*
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/ {
+	i2c@c250000 {
+		ina3221_7_41: ina3221@41 {
+			compatible = "ti,ina3221";
+			reg = <0x41>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			#io-channel-cells = <1>;
+			channel@0 {
+				reg = <0x0>;
+				label = "CVB_ATX_12V";
+				shunt-resistor-micro-ohms = <2000>;
+			};
+			channel@1 {
+				reg = <0x1>;
+				label = "CVB_ATX_3V3";
+				shunt-resistor-micro-ohms = <2000>;
+			};
+			channel@2 {
+				reg = <0x2>;
+				label = "CVB_ATX_5V";
+				shunt-resistor-micro-ohms = <2000>;
+			};
+		};
+
+		ina219_7_44: ina219@44 {
+			compatible = "ti,ina219";
+			reg = <0x44>;
+			shunt-resistor = <2000>;
+                        label = "CVB_ATX_12V_8P";
+		};
+	};
+};
\ No newline at end of file
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-pwm-fan.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-pwm-fan.dtsi
new file mode 100644
index 000000000000..8d3014a67a37
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvb/tegra234-pwm-fan.dtsi
@@ -0,0 +1,54 @@
+/*
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/ {
+	i2c@c250000 {
+		f75308@4d {
+			compatible = "fintek,f75308";
+			reg = <0x4d>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			fan@0 {
+				reg = <0x0>;
+				type = "pwm";
+				duty = "manual_duty";
+				5seg = <100 80 60 40 20>;
+			};
+
+			fan@1 {
+				reg = <0x1>;
+				type = "pwm";
+				duty = "manual_duty";
+				5seg = <100 80 60 40 20>;
+			};
+
+			fan@2 {
+				reg = <0x2>;
+				type = "pwm";
+				duty = "manual_duty";
+				5seg = <100 80 60 40 20>;
+			};
+
+			fan@3 {
+				reg = <0x3>;
+				type = "pwm";
+				duty = "manual_duty";
+				5seg = <100 80 60 40 20>;
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvm/tegra234-p3701-0000.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvm/tegra234-p3701-0000.dtsi
new file mode 100644
index 000000000000..b6a0835bb1f2
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvm/tegra234-p3701-0000.dtsi
@@ -0,0 +1,44 @@
+/*
+ * Common include DTS file for CVM:P3701-0000 and CVB:P3740-0000 variants.
+ *
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include "dt-bindings/extcon-ids.h"
+#include "dt-bindings/gpio/tegra234-gpio.h"
+#include <dt-bindings/pwm/pwm.h>
+#include <t234-common-cvm/tegra234-cvm-p3701.dtsi>
+
+/ {
+	nvidia,fastboot-usb-vid = <0x0955>;
+	nvidia,fastboot-usb-pid = <0xee1e>;
+	model = "NVIDIA Prometheus";
+
+	actmon@d230000 {
+		status = "okay";
+		mc_all {
+			status = "okay";
+		};
+	};
+
+	sdhci@3400000 {
+		vmmc-supply = <&p3740_vdd_3v3_sd>;
+	};
+
+	xusb_padctl@3520000 {
+		avdd-usb-supply = <&p3740_vdd_3v3_sys>;
+	};
+
+	xudc@3550000 {
+		avdd-usb-supply = <&p3740_vdd_3v3_sys>;
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/cvm/tegra234-p3701-0002.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/cvm/tegra234-p3701-0002.dtsi
new file mode 100644
index 000000000000..cbd6fd105fcc
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/cvm/tegra234-p3701-0002.dtsi
@@ -0,0 +1,29 @@
+/*
+ * Common include DTS file for CVM:P3701-0002 and CVB:P3711-0000 variants.
+ *
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+#include <t234-common-cvm/tegra234-cvm-p3701.dtsi>
+
+/ {
+	nvidia,fastboot-usb-vid = <0x0955>;
+	nvidia,fastboot-usb-pid = <0xee1e>;
+	model = "Nvidia Jetson MGX/IGX platform";
+
+	actmon@d230000 {
+		status = "okay";
+		mc_all {
+			status = "okay";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-dcb-p3701-0000-a02-p3740-0000-a00.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-dcb-p3701-0000-a02-p3740-0000-a00.dtsi
new file mode 100644
index 000000000000..40051134159c
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-dcb-p3701-0000-a02-p3740-0000-a00.dtsi
@@ -0,0 +1,545 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/ {
+	display@13800000 {
+		nvidia,dcb-image = [
+			55 aa 16 00 00 37 34 30 30 e9 4c 19 77 cc 56 49
+			44 45 4f 20 0d 00 00 00 70 01 00 00 00 00 49 42
+			4d 20 56 47 41 20 43 6f 6d 70 61 74 69 62 6c 65
+			01 00 00 00 10 00 c7 17 31 30 2f 32 36 2f 32 31
+			00 00 00 00 00 00 00 00 21 18 50 00 f1 2a 00 00
+			50 4d 49 44 00 00 00 00 00 00 00 a0 00 b0 00 b8
+			00 c0 00 0e 47 41 31 30 42 20 56 47 41 20 42 49
+			4f 53 0d 0a 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 56 65 72 73 69 6f 6e 20 39 34 2e
+			30 42 2e 30 30 2e 30 30 2e 32 30 20 0d 0a 00 43
+			6f 70 79 72 69 67 68 74 20 28 43 29 20 31 39 39
+			36 2d 32 30 32 31 20 4e 56 49 44 49 41 20 43 6f
+			72 70 2e 0d 0a 00 00 00 ff ff 00 00 00 00 ff ff
+			47 50 55 20 42 6f 61 72 64 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 43 68 69 70 20 52 65 76 20 20 20 00 00
+			00 00 00 00 00 00 00 ba 91 98 96 91 9a 9a 8d 96
+			91 98 df ad 9a 93 9a 9e 8c 9a df d2 df b1 90 8b
+			df b9 90 8d df af 8d 90 9b 8a 9c 8b 96 90 91 df
+			aa 8c 9a f2 f5 ff 00 00 00 00 00 00 00 00 00 00
+			50 43 49 52 de 10 94 22 00 00 18 00 00 00 00 03
+			16 00 01 00 00 80 00 00 2e 8b c0 2e 8b c0 8b c0
+			4e 50 44 45 01 01 14 00 16 00 00 01 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			ff b8 42 49 54 00 00 01 0c 06 12 45 32 01 04 00
+			38 02 42 02 25 00 44 02 43 02 2c 00 69 02 44 01
+			04 00 95 02 49 01 24 00 99 02 4d 02 29 00 bd 02
+			4e 00 00 00 00 00 50 02 e8 00 e6 02 53 02 18 00
+			ce 03 54 01 02 00 e6 03 55 01 05 00 ec 03 56 01
+			06 00 f1 03 78 01 08 00 f7 03 64 01 02 00 ff 03
+			70 02 04 00 01 04 75 01 11 00 05 04 69 02 6e 00
+			18 04 45 01 04 00 e8 03 00 00 86 04 86 04 fe 20
+			00 21 f0 2a 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 0b 94 20 00 00 00 00 00 a8 07
+			00 00 00 00 00 00 00 00 02 00 5c 5c 28 02 00 00
+			3c 02 04 00 10 00 00 00 00 f5 0e 00 00 00 00 00
+			00 35 44 00 00 c7 2d 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 72 30 00 00 e1 44 00 00 1f 45 00
+			00 46 45 00 00 00 00 00 00 da 04 00 00 00 00 de
+			04 00 00 4a 08 de 04 26 2a 4a 08 28 2a 86 04 ef
+			09 14 21 d4 09 d7 20 28 2a 90 00 ab 21 01 4c 08
+			3a 09 f0 43 00 00 fa 43 00 00 03 10 00 00 00 21
+			00 00 0c 21 00 00 50 4a 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 d5 33 00 00 bb 36 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 af 3c 00 00 00 00 00 00 e9 3c
+			00 00 0e 43 00 00 00 00 00 00 00 00 00 00 df 33
+			00 00 2e 3d 00 00 9c 43 00 00 ad 36 00 00 00 00
+			00 00 00 00 00 00 be 43 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 45 0b
+			00 00 c1 0a 00 00 5b 0b 00 00 11 3c 00 00 17 3c
+			00 00 1c 3c 00 00 20 3c 00 00 2a 3c 00 00 31 3c
+			00 00 3f 3c 00 00 81 3c 00 00 00 00 00 00 00 00
+			00 00 92 3c 00 00 ec 45 00 00 92 47 00 00 07 48
+			00 00 8d 49 00 00 7c 4b 00 00 b8 4b 00 00 e2 49
+			00 00 98 3c 00 00 79 3c 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 e8 4d 00 00 9c 3c 00 00 a5 3c
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 64 00
+			50 b5 00 19 cf 00 28 75 0e 14 89 0e 23 00 01 23
+			23 01 14 ac 0e 28 18 11 00 00 00 00 d4 0e 01 00
+			00 f1 0d c3 0c 00 00 00 00 01 01 00 00 00 00 f4
+			1c 2d 4e 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 92 2d 00 00 00 00 00 00 0b 94 20 00 00 20
+			92 d2 01 58 03 00 00 31 30 2f 32 36 2f 32 31 00
+			00 00 00 00 00 00 00 00 00 00 00 21 01 10 00 00
+			00 80 01 00 00 00 00 00 30 30 30 30 30 30 30 30
+			30 30 30 30 00 00 00 00 00 00 00 00 03 42 00 00
+			b9 78 8f 47 ad 04 4f 3d bf 01 4c 10 55 04 be ee
+			54 33 00 00 00 00 00 00 c5 4c 00 00 00 00 00 00
+			00 00 93 4e 00 00 01 00 10 00 bf 09 30 00 02 00
+			94 22 00 00 00 00 01 00 44 00 6b 09 00 00 86 04
+			00 00 3a 09 00 00 de 04 00 00 00 00 00 00 4a 08
+			00 00 5c 08 00 00 45 0b 00 00 c1 0a 00 00 5b 0b
+			00 00 71 0b 00 00 f1 0d 00 00 c3 0c 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 3c 21 00 00 30 c0
+			61 40 00 00 00 10 00 00 00 00 08 23 61 00 80 00
+			00 00 80 00 00 00 88 23 61 00 80 00 00 00 80 00
+			00 00 08 24 61 00 80 00 00 00 80 00 00 00 88 24
+			61 00 80 00 00 00 80 00 00 00 08 25 61 00 80 00
+			00 00 80 00 00 00 88 25 61 00 80 00 00 00 80 00
+			00 00 08 26 61 00 80 00 00 00 80 00 00 00 00 2a
+			13 00 00 00 04 00 00 00 04 00 00 2a 13 00 00 00
+			01 00 00 00 01 00 00 6e 13 00 00 00 04 00 00 00
+			04 00 00 6e 13 00 00 00 01 00 00 00 01 00 4c 00
+			12 00 3f 00 00 00 00 00 00 00 0c 24 02 00 01 00
+			00 00 00 00 00 00 e4 05 02 00 7c 00 00 00 00 00
+			00 00 e4 05 02 00 7c 00 00 00 18 00 00 00 e4 05
+			02 00 7c 00 00 00 0c 00 00 00 e4 05 02 00 7c 00
+			00 00 04 00 00 00 e4 05 02 00 7c 00 00 00 08 00
+			00 00 e4 05 02 00 7c 00 00 00 14 00 00 00 20 0e
+			9a 00 00 00 02 00 00 00 02 00 00 0e 9a 00 00 00
+			02 00 00 00 02 00 00 0e 9a 00 01 00 00 00 01 00
+			00 00 34 c0 61 40 00 00 00 80 00 00 00 00 00 0c
+			82 00 ff ff ff ff 00 00 00 00 00 0c 82 00 01 00
+			00 00 00 00 00 00 00 0c 82 00 02 00 00 00 00 00
+			00 00 00 0c 82 00 04 00 00 00 00 00 00 00 00 0c
+			82 00 08 00 00 00 00 00 00 00 00 0c 82 00 10 00
+			00 00 00 00 00 00 00 0c 82 00 20 00 00 00 00 00
+			00 00 90 02 82 00 01 00 00 00 00 00 00 00 88 02
+			82 00 ff 00 00 00 00 00 00 00 c0 04 82 00 07 00
+			00 00 00 00 00 00 00 0a 00 00 00 00 f0 1f 00 00
+			00 00 88 80 08 00 00 00 0f 00 00 00 01 00 40 c0
+			08 00 00 00 0c 00 00 00 0c 00 40 c0 08 00 1f 00
+			00 00 00 00 00 00 00 0a 00 00 00 00 f0 1f 00 00
+			00 00 74 09 9a 00 0f 00 00 00 00 00 00 00 e8 73
+			13 00 01 00 00 00 01 00 00 00 0c 06 9a 00 40 00
+			00 00 40 00 00 00 64 00 12 00 40 00 00 00 40 00
+			00 00 04 14 00 00 04 00 00 00 00 00 00 00 04 14
+			00 00 08 00 00 00 08 00 00 00 14 38 82 00 00 00
+			01 00 00 00 01 00 00 0a 00 00 00 00 f0 1f 00 00
+			00 00 0c 14 00 00 01 00 00 00 01 00 00 00 0c 14
+			00 00 02 00 00 00 01 00 00 00 88 54 62 00 00 00
+			01 00 00 00 00 00 88 54 62 00 00 00 02 00 00 00
+			00 00 88 54 62 00 00 00 04 00 00 00 00 00 9c 8b
+			11 00 00 00 00 80 00 00 00 00 14 0c 82 00 01 00
+			00 00 00 00 00 00 14 0c 82 00 02 00 00 00 00 00
+			00 00 14 0c 82 00 04 00 00 00 00 00 00 00 14 0c
+			82 00 08 00 00 00 00 00 00 00 14 0c 82 00 10 00
+			00 00 00 00 00 00 14 0c 82 00 20 00 00 00 00 00
+			00 00 9c 8b 11 00 00 00 00 80 00 00 00 00 10 01
+			82 00 01 00 00 00 00 00 00 00 d4 06 82 00 ff 03
+			00 00 00 00 00 00 14 0c 82 00 3f 00 00 00 01 00
+			00 00 00 14 00 00 02 00 00 00 00 00 00 00 44 c1
+			61 60 01 00 00 00 01 00 00 00 20 87 08 00 04 00
+			00 00 00 00 00 00 40 00 82 00 01 00 00 00 00 00
+			00 00 54 9b 41 00 ff 00 00 00 00 00 00 00 68 9b
+			41 00 03 00 00 00 00 00 00 00 40 80 11 00 02 00
+			00 00 00 00 00 00 04 0c 82 00 01 00 00 00 00 00
+			00 00 04 14 00 00 00 04 00 00 00 00 00 00 34 04
+			82 00 01 00 00 00 00 00 00 00 4c 08 00 01 02 03
+			04 05 06 07 00 01 02 03 04 05 06 07 41 06 24 06
+			00 00 00 07 00 02 bf 00 01 51 00 04 bf 00 02 5e
+			00 01 bf 00 03 52 00 03 bf 00 84 19 00 00 4f 00
+			85 7b 59 98 4f 00 06 ff 00 00 4f 00 07 ff 00 00
+			ef 00 08 ff 00 00 ef 00 09 ff 00 00 ef 00 0a ff
+			00 00 ef 00 0b ff 00 00 ef 00 0c ff 00 00 ef 00
+			0d ff 00 00 ef 00 0e ff 00 00 ef 00 0f ff 00 00
+			ef 00 10 42 50 11 e4 00 11 41 42 0b e2 00 12 40
+			41 0a e1 00 13 70 51 12 e5 00 14 ff 00 00 ef 00
+			15 ff 00 00 ef 00 16 ff 00 00 ef 00 17 ff 00 00
+			ef 00 18 ff 00 00 ef 00 19 ff 00 00 ef 00 1a ff
+			00 00 ef 00 1b ff 00 00 ef 00 1c ff 00 00 ef 00
+			1d ff 00 00 ef 00 1e ff 00 00 ef 00 1f ff 00 00
+			ef 00 00 ff 00 00 0f 00 00 ff 00 00 0f 00 00 ff
+			00 00 0f 00 00 ff 00 00 0f 00 10 07 16 10 00 a1
+			0a 01 f0 10 03 00 00 00 00 ff ff ff 00 ff ff 00
+			10 00 00 00 00 00 00 1f 01 00 00 00 00 00 00 ff
+			ff ff 00 ff ff 00 10 00 00 00 00 00 00 2f 02 00
+			00 00 00 00 00 ff ff ff 00 ff ff 00 10 00 00 00
+			00 00 00 3f 03 00 00 00 00 00 00 ff ff ff 00 ff
+			ff 00 10 00 00 00 00 00 00 4f 04 00 00 00 00 00
+			00 ff ff ff 00 ff ff 00 10 00 00 00 00 00 00 5f
+			05 00 00 00 00 00 00 ff ff ff 00 ff ff 00 10 00
+			00 00 00 00 00 6f 06 00 00 00 00 00 00 ff ff ff
+			00 ff ff 00 10 00 00 00 00 00 00 7f 07 00 00 00
+			00 00 00 ff ff ff 00 ff ff 00 10 00 00 00 00 00
+			00 8f 00 00 00 00 00 00 00 ff ff ff 00 ff ff 00
+			10 00 00 00 00 00 00 9f 01 00 00 00 00 00 00 ff
+			ff ff 00 ff ff 00 10 00 00 00 00 00 00 af 02 00
+			00 00 00 00 00 ff ff ff 00 ff ff 00 10 00 00 00
+			00 00 00 bf 03 00 00 00 00 00 00 ff ff ff 00 ff
+			ff 00 10 00 00 00 00 00 00 cf 04 00 00 00 00 00
+			00 ff ff ff 00 ff ff 00 10 00 00 00 00 00 00 df
+			05 00 00 00 00 00 00 ff ff ff 00 ff ff 00 10 00
+			00 00 00 00 00 ef 06 00 00 00 00 00 00 ff ff ff
+			00 ff ff 00 10 00 00 00 00 00 00 ff 07 00 00 00
+			00 00 00 ff ff ff 00 ff ff 00 10 00 00 00 00 00
+			00 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e
+			0f 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e
+			1f 10 04 20 04 00 00 80 00 b8 4c 0a ff e0 93 04
+			00 20 d6 13 00 e0 93 04 01 20 d6 13 00 ff 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ff 00 00 00
+			00 00 00 00 00 00 00 00 01 00 00 00 00 ff 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ff 00 00 00
+			00 00 00 00 00 00 00 00 01 00 00 00 00 ff 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 ff 00 00 00
+			00 00 00 00 00 00 00 00 01 00 00 00 00 ff 00 00
+			00 00 00 00 00 20 05 11 01 00 00 35 0c 00 ff ff
+			ff ff ff ff ff ff ff 00 00 00 00 10 05 11 01 00
+			00 00 00 ff ff 00 00 00 00 00 00 00 00 00 00 00
+			00 30 08 10 01 14 01 15 0e 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 10 0d 17 34 b0 8f 11 00 00 00 00 00 00
+			00 00 00 34 a8 04 82 00 00 00 00 00 00 00 00 00
+			34 a0 04 82 00 00 00 00 00 00 00 00 00 34 d4 02
+			82 00 00 00 00 00 00 00 00 00 34 a4 04 82 00 00
+			00 00 00 00 00 00 00 34 7c 14 00 00 00 00 00 00
+			00 00 00 00 34 08 0e 82 00 00 00 00 00 00 00 00
+			00 34 0c 0e 82 00 00 00 00 00 00 00 00 00 34 a8
+			83 11 00 00 00 00 00 00 00 00 00 34 78 01 82 00
+			00 00 00 00 00 00 00 00 34 78 01 82 00 00 00 00
+			00 00 00 00 00 34 ac 04 82 00 00 00 00 00 00 00
+			00 00 34 94 10 82 00 00 00 00 00 00 00 00 00 34
+			88 10 82 00 00 00 00 00 00 00 00 00 34 8c 10 82
+			00 00 00 00 00 00 00 00 00 34 90 10 82 00 00 00
+			00 00 00 00 00 00 34 ac 83 11 00 00 00 00 00 00
+			00 00 00 34 78 01 82 00 00 00 00 00 00 00 00 00
+			34 d4 02 82 00 00 00 00 00 00 00 00 00 34 78 05
+			82 00 00 00 00 00 00 00 00 00 34 b0 04 82 00 00
+			00 00 00 00 00 00 00 34 78 01 82 00 00 00 00 00
+			00 00 00 00 34 7c 07 82 00 00 00 00 00 00 00 00
+			00 10 03 1b 05 80 00 07 60 05 08 40 08 09 60 0d
+			0a 40 10 0d f0 17 0c e0 15 0e 60 18 0f 40 1c 10
+			e0 23 15 80 24 16 26 29 17 60 2d 18 40 30 19 60
+			35 1a 60 39 1b 60 3d 1d e0 43 1e a5 44 1f 60 49
+			20 60 4d 21 60 51 22 fc 47 23 a0 58 24 66 59 25
+			2c 5a 26 f2 5a ff 7d f4 ed 1f 18 7c a3 82 dc b6
+			81 88 d5 6f da 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 4e 56 49 44 49 41 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 4e 56 49 44 49 41 20
+			43 6f 72 70 6f 72 61 74 69 6f 6e 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 42 49 4f 53
+			20 43 65 72 74 69 66 69 63 61 74 65 20 43 68 65
+			63 6b 20 46 61 69 6c 65 64 21 21 21 0d 0a 00 00
+			00 00 00 00 22 05 02 0e 0c 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 50 04 13 0e 07 95 01 95 01 d0 07
+			a0 0f 1b 00 1b 00 0f 0f 32 ff 01 3f 08 95 01 95
+			01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32 ff 01 3f 0b
+			95 01 95 01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32 ff
+			01 3f 04 e1 00 13 01 94 11 28 23 e1 00 13 01 01
+			01 14 ff 01 02 0c 1b 00 1b 00 40 06 80 0c 1b 00
+			1b 00 01 01 28 ff 01 3f 41 1b 00 1b 00 40 06 8c
+			0a 1b 00 28 00 01 ff 28 ff 03 3f 42 1b 00 1b 00
+			40 06 8c 0a 1b 00 28 00 01 ff 28 ff 03 3f 80 1b
+			00 1b 00 20 03 54 06 1b 00 1b 00 01 01 14 ff 01
+			3f 81 1b 00 1b 00 20 03 54 06 1b 00 1b 00 01 01
+			14 ff 01 3f 82 1b 00 1b 00 20 03 54 06 1b 00 1b
+			00 01 01 14 ff 01 3f 83 1b 00 1b 00 20 03 54 06
+			1b 00 1b 00 01 01 14 ff 01 3f 0d 1b 00 1b 00 20
+			03 54 06 1b 00 1b 00 01 01 14 ff 01 3f 0e 1b 00
+			1b 00 e8 03 d0 07 0d 00 1b 00 01 ff 28 ff 01 1f
+			0f 95 01 95 01 d0 07 a0 0f 1b 00 1b 00 0f 0f 32
+			ff 01 3f 10 04 02 06 00 00 00 07 00 07 00 07 00
+			07 00 07 10 05 04 10 04 0f 0f 0f 0f 2f 2f 2f 2f
+			1c 1c 1c 1c 0f 46 40 00 0f 0f 0f 0f 2f 2f 2f 2f
+			1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f 2f 2f 2f 2f
+			1e 1e 1e 1e 0f 46 40 00 0f 0f 0f 0f 2f 2f 2f 2f
+			1f 1f 1f 1f 0f 46 40 00 0f 0f 0f 0f 2d 2d 2d 2d
+			19 19 19 19 0f 46 40 00 0f 0f 0f 0f 2c 2c 2c 2c
+			1b 1b 1b 1b 0f 46 40 00 0f 0f 0f 0f 2b 2b 2b 2b
+			1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f 2a 2a 2a 2a
+			1f 1f 1f 1f 0f 46 40 00 0e 0e 0e 0e 29 29 29 29
+			18 18 18 18 0f 46 40 00 0e 0e 0e 0e 28 28 28 28
+			1a 1a 1a 1a 0f 46 40 00 0e 0e 0e 0e 27 27 27 27
+			1c 1c 1c 1c 0f 46 40 00 0e 0e 0e 0e 26 26 26 26
+			1e 1e 1e 1e 0f 46 40 00 0f 0f 0f 0f 2d 2d 2d 2d
+			19 19 19 19 0f 46 40 00 0f 0f 0f 0f 2c 2c 2c 2c
+			1b 1b 1b 1b 0f 46 40 00 0f 0f 0f 0f 2b 2b 2b 2b
+			1d 1d 1d 1d 0f 46 40 00 0f 0f 0f 0f 2a 2a 2a 2a
+			1f 1f 1f 1f 0f 46 40 00 20 19 04 00 00 50 32 74
+			40 e8 80 e4 57 01 04 04 06 76 19 00 00 13 10 00
+			00 49 11 00 00 47 12 00 00 45 13 00 00 43 14 00
+			00 41 15 00 00 3f 16 00 00 10 08 0e 05 00 2c 04
+			04 d1 84 00 00 00 00 0a 05 00 06 00 00 00 00 00
+			38 3d 3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00
+			00 00 00 00 00 88 58 24 00 00 00 00 00 75 40 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f
+			3a 3f 3f 3f 3f 05 05 05 05 0a 0a 0a 0a 00 00 00
+			00 88 58 24 00 00 00 00 00 65 19 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 48 3a 3a 3a 3a 3a 3a 3a
+			3a 00 00 00 00 00 00 00 00 00 00 00 00 f8 5a 24
+			00 00 00 00 00 00 00 00 00 00 00 0a 0a 00 06 00
+			00 00 00 00 58 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00
+			00 00 00 00 00 00 00 00 00 f8 5a 24 00 00 00 00
+			00 03 00 00 01 0a 05 0f 46 40 00 00 03 00 44 06
+			00 00 01 0a 08 0f 46 40 00 00 03 00 44 08 00 00
+			01 0a 05 0f 46 40 00 00 03 00 44 0a 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0c 00 00 01 0a 08 0f
+			46 40 00 00 03 00 44 10 08 0e 05 00 2c 04 04 d1
+			84 00 00 00 00 0a 05 00 06 00 00 00 00 00 38 3d
+			3e 3f 3a 00 00 00 00 05 05 05 05 00 00 00 00 00
+			00 00 00 88 58 24 00 00 00 00 00 75 40 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00
+			00 00 00 05 05 05 05 00 00 00 00 00 00 00 00 88
+			58 24 00 00 00 00 00 65 19 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 48 3a 3a 3a 3a 00 00 00 00 00
+			00 00 00 00 00 00 00 00 00 00 00 f8 5a 24 00 00
+			00 00 00 00 00 00 00 00 00 0a 0a 00 06 00 00 00
+			00 00 58 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 f8 5a 24 00 00 00 00 00 0c
+			00 00 01 0a 05 0f 46 40 00 00 03 00 44 0d 00 00
+			01 0a 08 0f 46 40 00 00 03 00 44 0e 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0f 01 00 01 0a 05 0f
+			46 40 00 00 03 00 44 10 01 00 01 0a 08 0f 46 40
+			00 00 03 00 44 10 08 0e 05 00 2c 04 04 d1 84 00
+			00 00 00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f
+			3a 00 00 00 00 05 05 05 05 00 00 00 00 00 00 00
+			00 88 58 24 00 00 00 00 00 75 40 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 3f 3f 3f
+			3f 05 05 05 05 05 05 05 05 00 00 00 00 88 58 24
+			00 00 00 00 00 65 19 00 00 00 00 0a 05 00 06 00
+			00 00 00 00 48 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00
+			00 00 00 00 00 00 00 00 00 f8 5a 24 00 00 00 00
+			00 00 00 00 00 00 00 0a 0a 00 06 00 00 00 00 00
+			58 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00 00 00 00 00
+			00 00 00 00 00 f8 5a 24 00 00 00 00 00 0c 01 00
+			01 0a 05 0f 46 40 00 00 03 00 44 0d 01 00 01 0a
+			08 0f 46 40 00 00 03 00 44 0e 02 00 01 0a 05 0f
+			46 40 00 00 03 00 44 0f 02 00 01 0a 05 0f 46 40
+			00 00 03 00 44 10 02 00 01 0a 08 0f 46 40 00 00
+			03 00 44 10 08 0e 05 00 2c 04 04 d1 84 00 00 00
+			00 0a 05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00
+			00 00 00 05 05 05 05 00 00 00 00 00 00 00 00 88
+			58 24 00 00 00 00 00 75 40 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00 00 05
+			05 05 05 00 00 00 00 00 00 00 00 88 58 24 00 00
+			00 00 00 65 19 00 00 00 00 0a 05 00 06 00 00 00
+			00 00 48 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 f8 5a 24 00 00 00 00 00 00
+			00 00 00 00 00 0a 0a 00 06 00 00 00 00 00 58 3a
+			3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 f8 5a 24 00 00 00 00 00 0c 00 00 01 0a
+			05 0f 46 40 00 00 03 00 44 0d 00 00 01 0a 08 0f
+			46 40 00 00 03 00 44 0e 00 00 01 0a 05 0f 46 40
+			00 00 03 00 44 0f 01 00 01 0a 05 0f 46 40 00 00
+			03 00 44 10 01 00 01 0a 08 0f 46 40 00 00 03 00
+			44 10 08 0e 05 00 2c 04 04 d1 84 00 00 00 00 0a
+			05 00 06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00
+			00 05 05 05 05 00 00 00 00 00 00 00 00 88 58 24
+			00 00 00 00 00 75 40 00 00 00 00 0a 05 00 06 00
+			00 00 00 00 38 3d 3e 3f 3a 3f 3f 3f 3f 05 05 05
+			05 08 08 08 08 00 00 00 00 88 58 24 00 00 00 00
+			00 65 19 00 00 00 00 0a 05 00 06 00 00 00 00 00
+			48 3a 3a 3a 3a 3a 3a 3a 3a 00 00 00 00 00 00 00
+			00 00 00 00 00 f8 5a 24 00 00 00 00 00 00 00 00
+			00 00 00 0a 0a 00 06 00 00 00 00 00 58 3a 3a 3a
+			3a 3a 3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00
+			00 f8 5a 24 00 00 00 00 00 0c 01 00 01 0a 05 0f
+			46 40 00 00 03 00 44 0d 01 00 01 0a 08 0f 46 40
+			00 00 03 00 44 0e 02 00 01 0a 05 0f 46 40 00 00
+			03 00 44 0f 02 00 01 0a 05 0f 46 40 00 00 03 00
+			44 10 02 00 01 0a 08 0f 46 40 00 00 03 00 44 10
+			08 0e 05 00 2c 04 04 d1 84 00 00 00 00 0a 05 00
+			06 00 00 00 00 00 38 3d 3e 3f 3a 00 00 00 00 05
+			05 05 05 00 00 00 00 00 00 00 00 88 58 24 00 00
+			00 00 00 75 40 00 00 00 00 0a 05 00 06 00 00 00
+			00 00 38 3d 3e 3f 3a 00 00 00 00 05 05 05 05 00
+			00 00 00 00 00 00 00 88 58 24 00 00 00 00 00 65
+			19 00 00 00 00 0a 05 00 06 00 00 00 00 00 48 3a
+			3a 3a 3a 00 00 00 00 00 00 00 00 00 00 00 00 00
+			00 00 00 f8 5a 24 00 00 00 00 00 00 00 00 00 00
+			00 0a 0a 00 06 00 00 00 00 00 58 3a 3a 3a 3a 00
+			00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 f8
+			5a 24 00 00 00 00 00 0c 00 00 01 0a 05 0f 46 40
+			00 00 03 00 44 0d 00 00 01 0a 08 0f 46 40 00 00
+			03 00 44 0e 00 00 01 0a 05 0f 46 40 00 00 03 00
+			44 0f 01 00 01 0a 05 0f 46 40 00 00 03 00 44 10
+			01 00 01 0a 08 0f 46 40 00 00 03 00 44 7a 14 c0
+			61 40 01 00 c2 0d 74 05 00 6e 14 c0 61 40 ff ff
+			bf ff 00 00 00 00 6e e4 c5 61 40 fe ff ff ff 00
+			00 00 00 71 5b f5 19 71 5b 6f 17 5b 74 17 71 56
+			00 ff 72 71 6e 0c c1 61 40 fe ff ff ff 00 00 00
+			00 6e 40 65 61 80 fe ff ff ff 00 00 00 00 71 6e
+			00 23 61 40 ff ff 80 fc 00 00 23 00 71 6e 00 23
+			61 40 ff ff 80 fc 00 00 27 00 71 6e 00 23 61 40
+			ff ff 80 fc 00 00 2b 00 71 6e 00 23 61 40 ff ff
+			80 fc 00 00 2f 00 71 41 23 10 08 6a 18 cb bd dc
+			4e 5c 08 00 00 00 00 00 00 ac 18 31 19 c1 00 00
+			00 00 00 00 00 00 00 00 00 00 06 03 80 01 10 00
+			60 04 02 03 80 01 10 00 02 04 2e 23 02 01 10 00
+			02 00 2f 32 03 02 10 00 02 00 fe 40 04 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 0f 00 00 00 00 00
+			00 00 0f 00 00 00 00 00 00 00 41 06 0f 04 02 0f
+			06 00 00 10 ff 03 00 80 ff 03 00 80 ff 03 00 10
+			ff 03 00 10 ff 03 00 10 ff 03 00 10 ff 03 00 10
+			ff 03 00 10 ff 03 00 10 ff 03 00 00 ff 03 00 00
+			ff 03 00 00 ff 03 00 00 ff 03 00 00 40 05 20 04
+			01 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00 00
+			00 40 05 10 04 00 46 10 00 00 ff 01 00 00 ff 02
+			00 00 ff 03 00 00 ff 04 00 00 ff 00 00 00 ff 00
+			00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00
+			00 00 ff 00 00 00 ff 00 00 00 ff 00 00 00 ff 00
+			00 00 ff 00 00 00 10 05 40 01 00 00 00 0b 03 00
+			00 0a 02 00 00 08 02 00 20 04 02 00 80 00 00 00
+			80 00 00 00 80 00 00 00 80 00 00 00 20 00 00 00
+			20 00 03 00 00 0c 03 00 00 0a 03 00 80 0b 03 00
+			80 0b 03 00 80 0b 03 00 80 0b 03 71 71 6e 14 c0
+			61 40 ff ff 3f fa 00 00 c0 01 74 05 00 6e 14 c0
+			61 40 f7 ff ff ff 08 00 00 00 6e b8 c1 61 40 ff
+			ff 3f 81 00 03 00 08 6e 00 23 61 40 ff ff 83 fc
+			00 00 00 00 71 58 40 c0 61 40 10 00 00 0a 1d 00
+			00 0a 04 00 00 08 04 00 20 04 04 00 80 00 00 00
+			80 00 00 00 80 00 00 00 80 00 00 00 20 00 00 00
+			20 00 1d 00 00 0c 1d 00 00 0a 1d 00 80 0a 1d 00
+			80 0a 1d 00 80 0a 1d 00 80 0a 1d 71 6e 00 23 61
+			40 ff ff fc fc 00 00 02 03 71 7a 14 c0 61 40 14
+			00 c2 0d 74 05 00 6e 14 c0 61 40 ff ff bf ff 00
+			00 00 00 74 14 00 71 6e 14 c0 61 40 ff ff ff f2
+			00 00 00 00 74 0a 00 6e 00 23 61 40 ff ff fc ff
+			00 00 01 00 6e 0c c1 61 60 ff bf ff ff 00 40 00
+			00 6e 14 c0 61 40 ff ff 7f ff 00 00 00 00 6e 30
+			c1 61 60 f0 ff ff ff 0f 00 00 00 6e 34 c0 61 40
+			ff ff ee 7f 00 00 00 80 56 17 ff 6e 0c c1 61 60
+			fc ff ff ff 01 00 00 00 6e 30 c1 61 60 0f ff ff
+			ff f0 00 00 00 74 0a 00 6e 30 c1 61 60 0f ff ff
+			ff 00 00 00 00 6e 10 c1 61 40 e0 e0 e0 e0 00 00
+			00 00 6e 2c c1 61 40 e0 e0 e0 e0 00 00 00 00 3a
+			05 15 6e 40 c1 61 60 fd ff ff ff 02 00 00 00 98
+			0a 01 00 00 01 fe 01 71 98 02 01 00 00 01 d0 00
+			6e 10 c1 61 40 e0 e0 e0 e0 10 10 10 10 6e 2c c1
+			61 40 e0 e0 e0 e0 10 10 10 10 71 5f 0c c1 61 60
+			00 01 40 ff 40 00 00 00 00 40 65 61 80 fe bf 00
+			bf 3a 00 03 5b 59 1b 72 71 3a 07 01 38 6e 40 c1
+			61 60 fe ff ff ff 01 00 00 00 72 5b ad 1c 52 e8
+			df 00 71 71 6e 0c c1 61 60 fe ff 00 ff 00 00 00
+			00 6e 30 c1 61 40 f0 ff ff ff 00 00 00 00 6e b0
+			c1 61 40 f0 ff ff ff 00 00 00 00 6e 34 c0 61 40
+			ff ff ee 7f 00 00 11 80 56 17 ff 6e 14 c0 61 40
+			ff ff 7f ff 00 00 80 00 6e 00 23 61 40 ff ff fc
+			ff 00 00 02 00 74 05 00 6e 14 c0 61 40 ff ff ff
+			f2 00 00 00 0d 74 05 00 6e 14 c0 61 40 ff ff bf
+			ff 00 00 40 00 74 05 00 6e 14 c0 61 40 f7 ff ff
+			ff 08 00 00 00 6e 0c c0 61 40 ff f0 f0 f0 00 03
+			05 05 6e b8 c1 61 40 ff ff ff 81 00 03 00 08 6e
+			00 23 61 40 ff ff 83 fc 00 00 00 00 6e 40 c1 61
+			60 fe ff ff ff 00 00 00 00 71 6e 0c c1 61 60 fd
+			ff ff ff 02 00 00 00 6e 30 c1 61 60 ff ff bf ff
+			00 00 40 00 71 10 05 40 01 01 00 00 00 00 0a 10
+			00 00 00 a0 40 00 00 80 40 00 00 80 40 00 00 80
+			40 00 00 80 40 00 00 80 40 00 00 20 00 00 32 10
+			80 00 0a 90 80 00 00 80 80 00 00 80 80 00 00 80
+			80 00 00 80 80 00 00 80 80 00 71 71 6e 40 65 61
+			80 fe ff ff ff 00 00 00 00 71 71 98 07 01 00 00
+			01 ef 10 71 98 07 01 00 00 01 ef 00 71 58 40 c0
+			61 40 10 00 00 00 00 32 10 00 00 00 a0 40 00 00
+			80 40 00 00 80 40 00 00 80 40 00 00 80 40 00 00
+			80 40 00 00 20 00 00 32 10 80 00 96 90 80 00 00
+			80 80 00 00 80 80 00 00 80 80 00 00 80 80 00 00
+			80 80 00 71 42 15 02 07 13 04 03 0a 04 28 23 28
+			23 01 04 04 06 45 1c 00 00 00 00 00 00 00 00 00
+			00 00 00 00 00 00 00 14 00 02 19 0a 03 1e 14 04
+			2b 28 06 1e 00 03 25 0f 04 2f 21 06 28 00 04 32
+			14 06 3c 00 06 14 00 02 19 0a 03 1e 14 04 2b 28
+			06 1e 00 03 25 0f 04 2f 21 06 28 00 04 32 14 06
+			3c 00 06 14 00 02 19 0a 03 1e 14 04 2b 28 06 1e
+			00 03 25 0f 04 2f 21 06 28 00 04 32 14 06 3c 00
+			06 0f 00 02 16 09 03 1d 0e 04 27 12 06 17 00 03
+			21 09 04 27 0e 06 1f 00 04 27 09 06 27 00 06 a7
+			1d 00 00 2f 1e 00 00 b7 1e 00 00 3f 1f 00 00 c7
+			1f 00 00 4f 20 00 00 10 08 00 00 00 10 08 00 1e
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 14
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 10
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 0c
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 0a
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 09
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 08
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 06
+			00 00 00 00 01 05 05 00 40 00 00 00 00 00 30 10
+			08 00 00 00 10 08 00 1e 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 14 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0c 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0a 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 09 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 08 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 06 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 08 00 00 00 10 08 00 1e
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 14
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0c
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0a
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 08
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 06
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			08 00 00 00 10 08 00 1e 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 14 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0c 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0a 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 09 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 08 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 06 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 08 00 00 00 10 08 00 1e
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 14
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0c
+			00 00 00 00 03 00 01 00 50 00 00 00 00 00 00 0a
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 09
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 08
+			00 00 00 00 03 00 01 00 40 00 00 00 00 00 00 06
+			00 00 00 00 00 05 05 00 00 00 00 00 00 00 00 10
+			08 00 00 00 10 08 00 1e 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 14 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 10 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0c 00 00 00 00 03 00 01 00
+			50 00 00 00 00 00 00 0a 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 09 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 08 00 00 00 00 03 00 01 00
+			40 00 00 00 00 00 00 06 00 00 00 00 00 05 05 00
+			00 00 00 00 00 00 00 ];
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0000-p3740-0000-kexec.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0000-p3740-0000-kexec.dts
new file mode 100644
index 000000000000..0d00dcbfe5a9
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0000-p3740-0000-kexec.dts
@@ -0,0 +1,132 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:P3740-0000.
+ *
+ * Copyright (c) 2021-2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "cvm/t234-p3701-common.dtsi"
+#include "cvb/t234-p3740-0000-a00.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0000+p3701-0000", "nvidia,tegra23x";
+	memory {
+		reg =   <0x0 0x80000000 0x0 0x2c000000 0x0 0xac200000 0x0 0x44600000 0x1 0x0 0x1 0x80000000>;
+		device_type = "memory";
+	};
+
+	cpus {
+		cpu@0 {
+			reg = <0x0 0x0>;
+		};
+		cpu@1 {
+			reg = <0x0 0x1>;
+		};
+		/delete-node/ cpu@6;
+		/delete-node/ cpu@7;
+		cpu-map {
+			/delete-node/ cluster3;
+		};
+	};
+
+	arm-pmu {
+		interrupt-affinity =    <&cl0_0>,
+					<&cl0_1>,
+					<&cl1_0>,
+					<&cl1_1>,
+					<&cl2_0>,
+					<&cl2_1>;
+	};
+
+	bpmp {
+		carveout-size = <0x400000>;
+		carveout-start = <0xf3800000>;
+	};
+
+	watchdog@30c0000 {
+		status = "okay";
+	};
+
+	mttcan@c310000 {
+		status = "disabled";
+	};
+
+	sound {
+		status = "disabled";
+	};
+
+	aconnect@2a41000 {
+		status = "disabled";
+	};
+
+	hda@3510000 {
+		status = "disabled";
+	};
+
+	rtcpu@bc00000 {
+		status = "disabled";
+	};
+
+	spi@3270000 {
+		status = "disabled";
+	};
+
+	host1x {
+		nvdisplay@15200000 {
+			status = "disabled";
+		};
+		nvdisplay@15210000 {
+			status = "disabled";
+		};
+		sor {
+			status = "disabled";
+		};
+		sor1 {
+			status = "disabled";
+		};
+		dpaux@155c0000 {
+			status = "disabled";
+		};
+		dpaux@155D0000 {
+			status = "disabled";
+		};
+		dpaux@155F0000 {
+			status = "disabled";
+		};
+		tegra_cec {
+			status = "disabled";
+		};
+		se@15810000 {
+			status = "disabled";
+		};
+		se@15820000 {
+			status = "disabled";
+		};
+		se@15830000 {
+			status = "disabled";
+		};
+		se@15840000 {
+			status = "disabled";
+		};
+	};
+
+	gv11b {
+		status = "disabled";
+	};
+
+	bcmdhd_pcie_wlan {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0000-p3740-0000.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0000-p3740-0000.dts
new file mode 100644
index 000000000000..e09c9c08a00c
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0000-p3740-0000.dts
@@ -0,0 +1,213 @@
+/*
+ * Top level DTS file for CVM:P3701-0000 and CVB:P3740-0000.
+ *
+ * Copyright (c) 2021-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "cvm/tegra234-p3701-0000.dtsi"
+#include "cvb/tegra234-p3740-0000-a00.dtsi"
+#include "tegra234-power-tree-p3701-0000-p3740-0000.dtsi"
+#include "tegra234-dcb-p3701-0000-a02-p3740-0000-a00.dtsi"
+#include <tegra234-soc/tegra234-cpuidle.dtsi>
+#include <t234-common-cvb/tegra234-pwm.dtsi>
+#include <t234-common-cvm/tegra234-thermal.dtsi>
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0000+p3701-0000", "nvidia,tegra234", "nvidia,tegra23x";
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	bpmp {
+		i2c {
+			tegra_tmp451: temp-sensor@4c {
+				vdd-supply = <&p3740_vdd_1v8_sys>;
+			};
+		};
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+tegra_soc_hwpm {
+		status = "okay";
+	};
+
+	cpus {
+		cpu@0 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@1 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@2 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@3 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@4 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@5 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@6 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@7 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@8 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@9 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@10 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu@11 {
+			cpu-idle-states = <&C7>;
+		};
+
+		cpu_core_power_states {
+			c7 {
+				min-residency-us = <30000>;
+				status = "okay";
+			};
+		};
+	};
+
+	cpuidle {
+		compatible = "nvidia,tegra23x-cpuidle-debugfs";
+		status = "okay";
+	};
+
+	tegra-hsp@3d00000 {
+		status = "okay";
+	};
+
+	aon@c000000 {
+		status = "okay";
+	};
+
+	stm@24080000 {
+		status = "disabled";
+	};
+
+	cpu0_etm@27040000 {
+		status = "disabled";
+	};
+
+	cpu1_etm@27140000 {
+		status = "disabled";
+	};
+
+	cpu2_etm@27240000 {
+		status = "disabled";
+	};
+
+	cpu3_etm@27340000 {
+		status = "disabled";
+	};
+
+	cpu4_etm@27440000 {
+		status = "disabled";
+	};
+
+	cpu5_etm@27540000 {
+		status = "disabled";
+	};
+
+	cpu6_etm@27640000 {
+		status = "disabled";
+	};
+
+	cpu7_etm@27740000 {
+		status = "disabled";
+	};
+
+	cpu8_etm@27840000 {
+		status = "disabled";
+	};
+
+	cpu9_etm@27940000 {
+		status = "disabled";
+	};
+
+	cpu10_etm@27A40000 {
+		status = "disabled";
+	};
+
+	cpu11_etm@27B40000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex0@26030000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex1@26040000 {
+		status = "disabled";
+	};
+
+	funnel_ccplex2@26050000 {
+		status = "disabled";
+	};
+
+	funnel_top_ccplex@26020000 {
+		status = "disabled";
+	};
+
+	funnel_major@24040000 {
+		status = "disabled";
+	};
+
+	replicator@24060000 {
+		status = "disabled";
+	};
+
+	etf@24050000 {
+		status = "disabled";
+	};
+
+	etr@24070000 {
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002-b01.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002-b01.dts
new file mode 100644
index 000000000000..0b0e479e9600
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002-b01.dts
@@ -0,0 +1,27 @@
+/*
+ * Top level DTS file for CVM:P3701-0002 and CVB:P3704-0002.
+ *
+ * Copyright (c) 2022, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0002-p3740-0002.dts"
+#include "cvb/tegra234-p3740-b01-pcie.dtsi"
+#include "cvb/tegra234-p3740-b01-fixed-regulator.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0002-b01+p3701-0002", "nvidia,tegra23x",
+		      "nvidia,tegra234";
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002-safety.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002-safety.dts
new file mode 100644
index 000000000000..20507fb71d1b
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002-safety.dts
@@ -0,0 +1,124 @@
+/*
+ * Top level DTS file for CVM:P3701-0002 and CVB:P3704-0002.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0002-p3740-0002.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0002+p3701-0002-safety", "nvidia,tegra23x",
+		      "nvidia,tegra234";
+
+	/*
+	 * SPI3 instance is reserved for the CCPLEX-SMCU communications
+	 * and can not be used for any other purposes.
+	 */
+	spi@3230000 {
+		compatible = "nvidia,tegra186-spi-slave";
+		status = "okay";
+
+		spi@0 {
+			compatible = "tegra-spidev";
+			reg = <0x00>;
+			nvidia,raw_data;
+			spi-max-frequency = <0x4d3f640>;
+			controller-data {
+				nvidia,lsbyte-first;
+			};
+		};
+	};
+
+	/* This is hsp_top2 where fsi-ccplex comm happens in all below nodes */
+	tegra-hsp@1600000 {
+		status = "okay";
+	};
+
+	fsicom_client { /* Kernel driver on which FsiComIvc relies on */
+		status = "okay";
+	};
+
+	/*
+	 * The app is responsible to send runtime tunables from the node SS_ErrorReportingConfig
+	 * for the FSI FW
+	 */
+	FsiComClientChConfigEpd {
+                compatible = "nvidia,tegra-fsicom-EPD";
+                status = "disabled";
+                channelid_list = <0>;
+        };
+
+	SS_ErrorReportingConfig {
+		compatible = "nvidia,tegra-SafetyServiceConfig";
+		status = "disabled";
+		/*Number of Sw Errors to be disabled*/
+		Sw_Errors_count = <0>;
+		/* List of SW errors to disable*/
+		/*Entry should be<<reporter id> <mask>>*/
+		/* Sample :<0x8000 0xFFFFFFFF>;*/
+		/*If the Error code mask is 0xFFFFFFFF then all the error code from the reporter ID will be disabled*/
+		Sw_Errors = <>;
+	};
+
+	safetyservices_epl_client { /* userspace app uses this driver to send error code */
+		compatible = "nvidia,tegra234-epl-client";
+		/*
+		 * FSI FW version 1.1.1 uses HSP 1, while latest FSI FW version
+		 * 1.5.4 onwards will be using HSP 0.
+		 */
+#if TEGRA_HSP_DT_VERSION >= DT_VERSION_2
+		mboxes =
+			<&hsp_top2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(0)>;
+#else
+		mboxes =
+			<&hsp_top2 TEGRA_HSP_MBOX_TYPE_SM_128BIT TEGRA_HSP_SM_TX(0)>;
+#endif
+		mbox-names = "epl-tx";
+
+		reg = <0x0 0x00110000 0x0 0x4>,
+			  <0x0 0x00110004 0x0 0x4>,
+			  <0x0 0x00120000 0x0 0x4>,
+			  <0x0 0x00120004 0x0 0x4>,
+			  <0x0 0x00130000 0x0 0x4>,
+			  <0x0 0x00130004 0x0 0x4>,
+			  <0x0 0x00140000 0x0 0x4>,
+			  <0x0 0x00140004 0x0 0x4>,
+			  <0x0 0x00150000 0x0 0x4>,
+			  <0x0 0x00150004 0x0 0x4>,
+			  <0x0 0x024e0038 0x0 0x4>;
+
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR0_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err0 = "fsicom_client";
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR1_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err1 = "gk20b";
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR3_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err3 = "gk20d";
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR4_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err4 = "gk20e";
+
+		status = "okay";
+	};
+
+	/*
+	 * FIXME: there is no auto dtsi which enables this driver, and its mailbox
+	 * shown in its yaml file overlaps with the fsicom_client driver. Keeping
+	 * this disabled till it gets sorted out.
+	 */
+	hsierrrptinj {
+		compatible = "nvidia,tegra234-hsierrrptinj";
+		status = "disabled";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002.dts
new file mode 100644
index 000000000000..957c345ee858
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0002-p3740-0002.dts
@@ -0,0 +1,49 @@
+/*
+ * Top level DTS file for CVM:P3701-0002 and CVB:P3704-0002.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "cvm/tegra234-p3701-0002.dtsi"
+#include "cvb/tegra234-p3740-0002-b00.dtsi"
+#include "cvb/tegra234-pwm-fan.dtsi"
+#include <tegra234-soc/mods-simple-bus.dtsi>
+#include <tegra234-soc/tegra234-soc-hwpm.dtsi>
+#include <t234-common-cvm/tegra234-cpuidle.dtsi>
+#include "tegra234-dcb-p3701-0000-a02-p3740-0000-a00.dtsi"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0002+p3701-0002", "nvidia,tegra23x",
+		      "nvidia,tegra234";
+
+	dce@d800000 {
+		status = "okay";
+	};
+
+	reserved-memory {
+		linux,cma {
+			status = "okay";
+		};
+	};
+
+	display@13800000 {
+		status = "okay";
+	};
+
+	tegra_soc_hwpm {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0008-p3740-0002-c01-safety.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0008-p3740-0002-c01-safety.dts
new file mode 100644
index 000000000000..6d46c0dff648
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0008-p3740-0002-c01-safety.dts
@@ -0,0 +1,235 @@
+/*
+ * Top level DTS file for CVM:P3701-0002 and CVB:P3704-0002.
+ *
+ * Copyright (c) 2022-2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0008-p3740-0002-c01.dts"
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0002+p3701-0008-safety", "nvidia,tegra23x",
+		      "nvidia,tegra234";
+
+	/*
+	 * Delete power-domains property for the gpu as it is always kept ON.
+	 * This disables nvgpu railgating support.
+	 */
+	ga10b {
+		/delete-property/ power-domains;
+		status = "okay";
+	};
+
+	/*
+	 * SPI3 instance is reserved for the CCPLEX-SMCU communications
+	 * and can not be used for any other purposes.
+	 */
+	spi@3230000 {
+		compatible = "nvidia,tegra186-spi-slave";
+		status = "okay";
+
+		spi@0 {
+			compatible = "tegra-spidev";
+			reg = <0x00>;
+			nvidia,raw_data;
+			spi-max-frequency = <0x4d3f640>;
+			controller-data {
+				nvidia,lsbyte-first;
+			};
+		};
+	};
+
+	/* This is hsp_top2 where fsi-ccplex comm happens in all below nodes */
+	tegra-hsp@1600000 {
+		status = "okay";
+	};
+
+	fsicom_client { /* Kernel driver on which FsiComIvc relies on */
+		status = "okay";
+	};
+
+	/*
+	 * The app is responsible to send runtime tunables from the node SS_ErrorReportingConfig
+	 * for the FSI FW
+	 */
+	FsiComClientChConfigEpd {
+                compatible = "nvidia,tegra-fsicom-EPD";
+                status = "disabled";
+                channelid_list = <0>;
+        };
+
+	SS_ErrorReportingConfig {
+		compatible = "nvidia,tegra-SafetyServiceConfig";
+		status = "disabled";
+		/*Number of Sw Errors to be disabled*/
+		Sw_Errors_count = <0>;
+		/* List of SW errors to disable*/
+		/*Entry should be<<reporter id> <mask>>*/
+		/* Sample :<0x8000 0xFFFFFFFF>;*/
+		/*If the Error code mask is 0xFFFFFFFF then all the error code from the reporter ID will be disabled*/
+		Sw_Errors = <>;
+	};
+
+	safetyservices_epl_client { /* userspace app uses this driver to send error code */
+		compatible = "nvidia,tegra234-epl-client";
+		/*
+		 * FSI FW version 1.1.1 uses HSP 1, while latest FSI FW version
+		 * 1.5.4 onwards will be using HSP 0.
+		 */
+#if TEGRA_HSP_DT_VERSION >= DT_VERSION_2
+		mboxes =
+			<&hsp_top2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(0)>;
+#else
+		mboxes =
+			<&hsp_top2 TEGRA_HSP_MBOX_TYPE_SM_128BIT TEGRA_HSP_SM_TX(0)>;
+#endif
+		mbox-names = "epl-tx";
+
+		reg = <0x0 0x00110000 0x0 0x4>,
+			  <0x0 0x00110004 0x0 0x4>,
+			  <0x0 0x00120000 0x0 0x4>,
+			  <0x0 0x00120004 0x0 0x4>,
+			  <0x0 0x00130000 0x0 0x4>,
+			  <0x0 0x00130004 0x0 0x4>,
+			  <0x0 0x00140000 0x0 0x4>,
+			  <0x0 0x00140004 0x0 0x4>,
+			  <0x0 0x00150000 0x0 0x4>,
+			  <0x0 0x00150004 0x0 0x4>,
+			  <0x0 0x024e0038 0x0 0x4>;
+
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR0_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err0 = "fsicom_client";
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR1_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err1 = "gk20b";
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR3_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err3 = "gk20d";
+		/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR4_SW_ERR_CODE_0 */
+		client-misc-sw-generic-err4 = "gk20e";
+
+		status = "okay";
+	};
+
+	/*
+	 * FIXME: there is no auto dtsi which enables this driver, and its mailbox
+	 * shown in its yaml file overlaps with the fsicom_client driver. Keeping
+	 * this disabled till it gets sorted out.
+	 */
+	hsierrrptinj {
+		compatible = "nvidia,tegra234-hsierrrptinj";
+		status = "disabled";
+	};
+
+	/*
+	 * Disable thermal throttling features as FMON is enabled.
+	 */
+	/delete-node/ cpu-throttle-alert;
+	/delete-node/ gpu-throttle-alert;
+	/delete-node/ cv0-throttle-alert;
+	/delete-node/ cv1-throttle-alert;
+	/delete-node/ cv2-throttle-alert;
+	/delete-node/ soc0-throttle-alert;
+	/delete-node/ soc1-throttle-alert;
+	/delete-node/ soc2-throttle-alert;
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				/delete-node/ cpu-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		GPU-therm {
+			trips {
+				/delete-node/ gpu-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		CV0-therm {
+			trips {
+				/delete-node/ cv0-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		CV1-therm {
+			trips {
+				/delete-node/ cv1-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		CV2-therm {
+			trips {
+				/delete-node/ cv2-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				/delete-node/ soc0-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				/delete-node/ soc1-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				/delete-node/ soc2-sw-throttle;
+			};
+
+			cooling-maps {
+				/delete-node/ map0;
+				/delete-node/ user-alert-map0;
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0008-p3740-0002-c01.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0008-p3740-0002-c01.dts
new file mode 100644
index 000000000000..aded199106c6
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3701-0008-p3740-0002-c01.dts
@@ -0,0 +1,178 @@
+/*
+ * Top level DTS file for CVM:P3701-0008 and CVB:P3740-0002-C01.
+ *
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+#include "tegra234-p3701-0002-p3740-0002-b01.dts"
+#include <t234-common-cvm/tegra234-thermal-cooling.dtsi>
+#include <t234-common-cvm/tegra234-thermal-userspace-alert.dtsi>
+
+#define TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP 117500
+#define TEGRA234_JAOI_THERMAL_THROTTLE_TEMP 112000
+
+/ {
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	compatible = "nvidia,p3740-0002-c01+p3701-0008", "nvidia,tegra23x",
+		      "nvidia,tegra234";
+
+	bpmp {
+		i2c {
+			temp-sensor@4c {
+				loc {
+					shutdown-limit = <120>;
+				};
+
+				ext {
+					shutdown-limit = <120>;
+				};
+			};
+		};
+	};
+
+	thermal-zones {
+		CPU-therm {
+			trips {
+				cpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		GPU-therm {
+			trips {
+				gpu-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				gpu-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV0-therm {
+			trips {
+				cv0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV1-therm {
+			trips {
+				cv1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		CV2-therm {
+			trips {
+				cv2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				cv2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC0-therm {
+			trips {
+				soc0-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc0-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC1-therm {
+			trips {
+				soc1-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc1-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+
+		SOC2-therm {
+			trips {
+				soc2-sw-shutdown {
+					temperature = <TEGRA234_JAOI_THERMAL_SHUTDOWN_TEMP>;
+				};
+
+				soc2-sw-throttle {
+					temperature = <TEGRA234_JAOI_THERMAL_THROTTLE_TEMP>;
+				};
+			};
+		};
+	};
+
+	cpu-throttle-alert {
+		status = "okay";
+	};
+
+	gpu-throttle-alert {
+		status = "okay";
+	};
+
+	cv0-throttle-alert {
+		status = "okay";
+	};
+
+	cv1-throttle-alert {
+		status = "okay";
+	};
+
+	cv2-throttle-alert {
+		status = "okay";
+	};
+
+	soc0-throttle-alert {
+		status = "okay";
+	};
+
+	soc1-throttle-alert {
+		status = "okay";
+	};
+
+	soc2-throttle-alert {
+		status = "okay";
+	};
+
+	hot-surface-alert {
+		status = "okay";
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-camera-hawk-owl-overlay.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-camera-hawk-owl-overlay.dts
new file mode 100644
index 000000000000..eb8055f2a365
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-camera-hawk-owl-overlay.dts
@@ -0,0 +1,1342 @@
+/*
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/*
+ * Device-tree overlay for Hawk & Owl.
+ */
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	overlay-name = "Jetson Camera Hawk-Owl p3783 module";
+	jetson-header-name = "Jetson 122pin CSI Connector";
+	compatible = "nvidia,p3740-0000+p3701-0000", "nvidia,p3740-0002-b01+p3701-0002";
+
+	/* VI number of channels */
+	fragment@0 {
+		target-path = "/tegra-capture-vi";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			num-channels=<12>;
+		};
+	};
+
+	fragment@1 {
+		target-path = "/tegra-capture-vi/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@2 {
+		target-path = "/tegra-capture-vi/ports/port@0/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <0>;
+			port-index = <0>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out0>;
+		};
+	};
+	fragment@3 {
+		target-path = "/tegra-capture-vi/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@4 {
+		target-path = "/tegra-capture-vi/ports/port@1/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <1>;
+			port-index = <0>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out1>;
+		};
+	};
+	fragment@5 {
+		target-path = "/tegra-capture-vi/ports/port@2";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@6 {
+		target-path = "/tegra-capture-vi/ports/port@2/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <0>;
+			port-index = <1>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out2>;
+		};
+	};
+	fragment@7 {
+		target-path = "/tegra-capture-vi/ports/port@3";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@8 {
+		target-path = "/tegra-capture-vi/ports/port@3/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <1>;
+			port-index = <1>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out3>;
+		};
+	};
+	fragment@9 {
+		target-path = "/tegra-capture-vi/ports/port@4";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@10 {
+		target-path = "/tegra-capture-vi/ports/port@4/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <0>;
+			port-index = <2>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out4>;
+		};
+	};
+	fragment@11 {
+		target-path = "/tegra-capture-vi/ports/port@5";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@12 {
+		target-path = "/tegra-capture-vi/ports/port@5/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <1>;
+			port-index = <2>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out5>;
+		};
+	};
+	fragment@13 {
+		target-path = "/tegra-capture-vi/ports/port@6";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@14 {
+		target-path = "/tegra-capture-vi/ports/port@6/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <0>;
+			port-index = <3>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out6>;
+		};
+	};
+	fragment@15 {
+		target-path = "/tegra-capture-vi/ports/port@7";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@16 {
+		target-path = "/tegra-capture-vi/ports/port@7/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <1>;
+			port-index = <3>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out7>;
+		};
+	};
+
+	fragment@17 {
+		target-path = "/tegra-capture-vi/ports/port@8";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@18 {
+		target-path = "/tegra-capture-vi/ports/port@8/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <0>;
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out8>;
+		};
+	};
+	fragment@19 {
+		target-path = "/tegra-capture-vi/ports/port@9";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@20 {
+		target-path = "/tegra-capture-vi/ports/port@9/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <1>;
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out9>;
+		};
+	};
+	fragment@21 {
+		target-path = "/tegra-capture-vi/ports/port@10";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@22 {
+		target-path = "/tegra-capture-vi/ports/port@10/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <2>;
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out10>;
+		};
+	};
+	fragment@23 {
+		target-path = "/tegra-capture-vi/ports/port@11";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@24 {
+		target-path = "/tegra-capture-vi/ports/port@11/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			vc-id = <3>;
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_csi_out11>;
+		};
+	};
+	/* HOST1X */
+	fragment@25 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			num-channels=<12>;
+		};
+	};
+	fragment@26 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@27 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@28 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@0/endpoint@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <0>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out0>;
+		};
+	};
+	fragment@29 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@30 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@1/endpoint@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@31 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@32 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@1/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@33 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@1/ports/port@0/endpoint@2";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <0>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out1>;
+		};
+	};
+	fragment@34 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@1/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@35 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@1/ports/port@1/endpoint@3";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@36 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@2";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@37 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@2/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@38 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@2/ports/port@0/endpoint@4";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <1>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out2>;
+		};
+	};
+	fragment@39 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@2/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@40 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@2/ports/port@1/endpoint@5";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+
+	fragment@41 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@3";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@42 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@3/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@43 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@3/ports/port@0/endpoint@6";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <1>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out3>;
+		};
+	};
+	fragment@44 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@3/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@45 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@3/ports/port@1/endpoint@7";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+
+	fragment@46 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@4";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@47 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@4/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@48 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@4/ports/port@0/endpoint@8";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <2>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out4>;
+		};
+	};
+	fragment@49 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@4/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@50 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@4/ports/port@1/endpoint@9";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+
+	fragment@51 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@5";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@52 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@5/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@53 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@5/ports/port@0/endpoint@10";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <2>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out5>;
+		};
+	};
+	fragment@54 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@5/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@55 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@5/ports/port@1/endpoint@11";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@56 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@6";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@57 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@6/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@58 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@6/ports/port@0/endpoint@12";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <3>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out6>;
+		};
+	};
+	fragment@59 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@6/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@60 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@6/ports/port@1/endpoint@13";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+
+	fragment@61 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@7";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@62 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@7/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@63 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@7/ports/port@0/endpoint@14";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <3>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out7>;
+		};
+	};
+	fragment@64 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@7/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@65 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@7/ports/port@1/endpoint@15";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@66 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@8";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@67 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@8/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@68 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@8/ports/port@0/endpoint@16";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out8>;
+		};
+	};
+	fragment@69 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@8/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@70 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@8/ports/port@1/endpoint@17";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@71 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@9";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@72 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@9/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@73 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@9/ports/port@0/endpoint@18";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out9>;
+		};
+	};
+	fragment@74 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@9/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@75 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@9/ports/port@1/endpoint@19";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@76 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@10";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@77 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@10/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+		status = "okay";
+		};
+	};
+	fragment@78 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@10/ports/port@0/endpoint@20";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out10>;
+		};
+	};
+	fragment@79 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@10/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@80 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@10/ports/port@1/endpoint@21";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@81 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@11";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@82 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@11/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+		status = "okay";
+		};
+	};
+	fragment@83 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@11/ports/port@0/endpoint@22";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <4>;
+			bus-width = <2>;
+			remote-endpoint = <&ar0234_ar0234_out11>;
+		};
+	};
+	fragment@84 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@11/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@85 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@11/ports/port@1/endpoint@23";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	/* End of Host1X */
+	fragment@86 {
+		target-path = "/i2c@31e0000/ar0234_a@30";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@87 {
+		target-path = "/i2c@31e0000/ar0234_b@31";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@88 {
+		target-path = "/i2c@31e0000/ar0234_c@32";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@89 {
+		target-path = "/i2c@31e0000/ar0234_d@33";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@90 {
+		target-path = "/i2c@31e0000/ar0234_e@34";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@91 {
+		target-path = "/i2c@31e0000/ar0234_f@35";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@92 {
+		target-path = "/i2c@31e0000/ar0234_g@36";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@93 {
+		target-path = "/i2c@31e0000/ar0234_h@37";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	/* Owl sensors */
+	fragment@94 {
+		target-path = "/i2c@3180000/ar0234_i@30";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@95 {
+		target-path = "/i2c@3180000/ar0234_j@32";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@96 {
+		target-path = "/i2c@3180000/ar0234_k@34";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@97 {
+		target-path = "/i2c@3180000/ar0234_l@36";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@98 {
+		target-path = "/i2c@3180000/p3785@56";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "disbaled";
+		};
+	};
+
+	fragment@99 {
+		target-path = "/tegra-camera-platform";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			num_csi_lanes = <12>;
+			max_lane_speed = <1500000>;
+			min_bits_per_pixel = <10>;
+			vi_peak_byte_per_pixel = <2>;
+			vi_bw_margin_pct = <25>;
+			isp_peak_byte_per_pixel = <5>;
+			isp_bw_margin_pct = <25>;
+		};
+	};
+
+	fragment@100 {
+		target-path = "/tegra-camera-platform/modules/module0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "owl_bottomleft";
+			position = "bottomleft";
+			orientation = "1";
+		};
+	};
+
+	fragment@101 {
+		target-path = "/tegra-camera-platform/modules/module0/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 2-0030";
+			proc-device-tree = "/proc/device-tree/i2c@3180000/ar0234_i@30";
+		};
+	};
+
+	fragment@102 {
+		target-path = "/tegra-camera-platform/modules/module1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "owl_centerleft";
+			position = "centerleft";
+			orientation = "1";
+		};
+	};
+
+	fragment@103 {
+		target-path = "/tegra-camera-platform/modules/module1/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 2-0032";
+			proc-device-tree = "/proc/device-tree/i2c@3180000/ar0234_j@32";
+		};
+	};
+
+	fragment@104 {
+		target-path = "/tegra-camera-platform/modules/module2";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "owl_centerright";
+			position = "centerright";
+			orientation = "1";
+		};
+	};
+
+	fragment@105 {
+		target-path = "/tegra-camera-platform/modules/module2/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 2-0034";
+			proc-device-tree = "/proc/device-tree/i2c@3180000/ar0234_k@34";
+		};
+	};
+
+	fragment@106 {
+		target-path = "/tegra-camera-platform/modules/module3";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "owl_topleft";
+			position = "topleft";
+			orientation = "1";
+		};
+	};
+
+	fragment@107 {
+		target-path = "/tegra-camera-platform/modules/module3/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 2-0036";
+			proc-device-tree = "/proc/device-tree/i2c@3180000/ar0234_l@36";
+		};
+	};
+
+	fragment@108 {
+		target-path = "/tegra-camera-platform/modules/module4";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_bottomright";
+			position = "bottomright";
+			orientation = "1";
+		};
+	};
+
+	fragment@109 {
+		target-path = "/tegra-camera-platform/modules/module4/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0030";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_a@30";
+		};
+	};
+
+	fragment@110 {
+		target-path = "/tegra-camera-platform/modules/module5";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_topright";
+			position = "topright";
+			orientation = "1";
+		};
+	};
+
+	fragment@111 {
+		target-path = "/tegra-camera-platform/modules/module5/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0031";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_b@31";
+		};
+	};
+
+	fragment@112 {
+		target-path = "/tegra-camera-platform/modules/module6";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_bottomcenter";
+			position = "bottomcenter";
+			orientation = "1";
+		};
+	};
+
+	fragment@113 {
+		target-path = "/tegra-camera-platform/modules/module6/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0032";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_c@32";
+		};
+	};
+
+	fragment@114 {
+		target-path = "/tegra-camera-platform/modules/module7";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_topcenter";
+			position = "topcenter";
+			orientation = "1";
+		};
+	};
+
+	fragment@115 {
+		target-path = "/tegra-camera-platform/modules/module7/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0033";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_d@33";
+		};
+	};
+	fragment@116 {
+		target-path = "/tegra-camera-platform/modules/module8";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_frontcenter";
+			position = "frontcenter";
+			orientation = "1";
+		};
+	};
+	fragment@117 {
+		target-path = "/tegra-camera-platform/modules/module8/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0034";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_e@34";
+		};
+	};
+	fragment@118 {
+		target-path = "/tegra-camera-platform/modules/module9";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_rearcenter";
+			position = "rearcenter";
+			orientation = "1";
+		};
+	};
+	fragment@119 {
+		target-path = "/tegra-camera-platform/modules/module9/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0035";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_f@35";
+		};
+	};
+	fragment@120 {
+		target-path = "/tegra-camera-platform/modules/module10";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_leftcenter";
+			position = "leftcenter";
+			orientation = "1";
+		};
+	};
+	fragment@121 {
+		target-path = "/tegra-camera-platform/modules/module10/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0036";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_g@36";
+		};
+	};
+	fragment@122 {
+		target-path = "/tegra-camera-platform/modules/module11";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "hawk_rightcenter";
+			position = "rightcenter";
+			orientation = "1";
+		};
+	};
+	fragment@123 {
+		target-path = "/tegra-camera-platform/modules/module11/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "ar0234 8-0037";
+			proc-device-tree = "/proc/device-tree/i2c@31e0000/ar0234_h@37";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-camera-p3785-overlay.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-camera-p3785-overlay.dts
new file mode 100644
index 000000000000..61532ad7c7a5
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-camera-p3785-overlay.dts
@@ -0,0 +1,181 @@
+/*
+ * Copyright (c) 2023, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/*
+ * Device-tree overlay for P3785.
+ */
+
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	overlay-name = "Jetson Camera P3785 ";
+	jetson-header-name = "Jetson 122pin CSI Connector";
+	compatible = "nvidia,p3740-0000+p3701-0000", "nvidia,p3740-0002-b01+p3701-0002";
+
+	/* VI number of channels */
+	fragment@0 {
+		target-path = "/tegra-capture-vi";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			nvidia,vi-mapping =
+				<0 0>,
+				<1 0>,
+				<2 0>,
+				<3 0>,
+				<4 1>,
+				<5 1>;
+			num-channels=<1>;
+		};
+        };
+	fragment@1 {
+		target-path = "/tegra-capture-vi/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@2 {
+		target-path = "/tegra-capture-vi/ports/port@0/endpoint";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <0>;
+			bus-width = <8>;
+			remote-endpoint = <&p3785_csi_out0>;
+		};
+	};
+	fragment@3 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			num-channels = <1>;
+		};
+	};
+
+	fragment@4 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@5 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@6 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@0/endpoint@0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			port-index = <0>;
+			bus-width = <8>;
+			remote-endpoint = <&p3785_out0>;
+		};
+	};
+	fragment@7 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+
+	fragment@8 {
+		target-path = "/host1x@13e00000/nvcsi@15a00000/channel@0/ports/port@1/endpoint@1";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			remote-endpoint = <&p3785_vi_in0>;
+		};
+	};
+
+	fragment@9 {
+		target-path = "/i2c@3180000/p3785@56";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+		};
+	};
+	fragment@10 {
+		target-path = "/tegra-camera-platform";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			num_csi_lanes = <4>;
+			max_lane_speed = <1500000>;
+			min_bits_per_pixel = <10>;
+			vi_peak_byte_per_pixel = <2>;
+			vi_bw_margin_pct = <25>;
+			max_pixel_rate = <750000>;
+			isp_peak_byte_per_pixel = <5>;
+			isp_bw_margin_pct = <25>;
+		};
+	};
+	fragment@11 {
+		target-path = "/tegra-camera-platform/modules/module0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			badge = "p3785_ltx6911";
+			position = "bottom";
+			orientation = "1";
+		};
+	};
+	fragment@12 {
+		target-path = "/tegra-camera-platform/modules/module0/drivernode0";
+		board_config {
+			sw-modules = "kernel";
+		};
+		__overlay__ {
+			status = "okay";
+			pcl_id = "v4l2_sensor";
+			devname = "p3785 2-0056";
+			proc-device-tree = "/proc/device-tree/i2c@3180000/p3785@56";
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-overlay-pcie.dts b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-overlay-pcie.dts
new file mode 100644
index 000000000000..e274d9c7b893
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-p3740-overlay-pcie.dts
@@ -0,0 +1,54 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	overlay-name = "Add PCIe C5 dual mode support";
+	compatible = "nvidia,tegra23x";
+	nvidia,dtsfilename = __FILE__;
+	nvidia,dtbbuildtime = __DATE__, __TIME__;
+
+	/* PCIe C5 root port */
+	fragment@0 {
+		target-path = "/";
+		board_config {
+			odm-data = "nvhs-uphy-config-0";
+		};
+		__overlay__ {
+			pcie@141a0000 {
+				status = "okay";
+			};
+			pcie_ep@141a0000 {
+				status = "disabled";
+			};
+		};
+	};
+
+	/* PCIe C5 endpoint */
+	fragment@1 {
+		target-path = "/";
+		board_config {
+			odm-data = "nvhs-uphy-config-1";
+		};
+		__overlay__ {
+			pcie@141a0000 {
+				status = "disabled";
+			};
+			pcie_ep@141a0000 {
+				status = "okay";
+			};
+		};
+	};
+};
diff --git a/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-power-tree-p3701-0000-p3740-0000.dtsi b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-power-tree-p3701-0000-p3740-0000.dtsi
new file mode 100644
index 000000000000..bae2a46b8d0d
--- /dev/null
+++ b/nvidia/platform/t23x/prometheus/kernel-dts/tegra234-power-tree-p3701-0000-p3740-0000.dtsi
@@ -0,0 +1,38 @@
+/*
+ * Copyright (c) 2021, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ */
+
+
+#include "cvb/tegra234-p3740-fixed-regulator.dtsi"
+
+/ {
+	pcie@141a0000 {
+		vpcie3v3-supply = <&p3740_vdd_3v3_pcie>;
+		vpcie12v-supply = <&p3740_vdd_12v_pcie>;
+	};
+
+	pcie_ep@141a0000 {
+		vpcie3v3-supply = <&p3740_vdd_3v3_pcie>;
+		vpcie12v-supply = <&p3740_vdd_12v_pcie>;
+	};
+
+	sdhci@3440000 {
+		/*
+		 * Both 3.3V and 1.8V vqmmc/IO supplies are always provided
+		 * and enabling either of the supplies is controller by
+		 * pad controls. Do not list any vqmmc supply here.
+		 */
+		vmmc-supply = <&p3740_vdd_3v3_sd>;
+	};
+
+};
diff --git a/scripts/rt-patch.sh b/scripts/rt-patch.sh
index 93262ee440c2..6b2d1a3eba68 100755
--- a/scripts/rt-patch.sh
+++ b/scripts/rt-patch.sh
@@ -18,6 +18,22 @@ apply_rt_patches()
 		cp $PWD/../arch/arm64/configs/defconfig\
 			$PWD/../arch/arm64/configs/.orig.defconfig
 
+		#make temporary copy of the Forecr's defconfig files
+		cp $PWD/../arch/arm64/configs/dsboard_agx_defconfig\
+			$PWD/../arch/arm64/configs/.orig.dsboard_agx_defconfig
+		cp $PWD/../arch/arm64/configs/dsboard_nx2_defconfig\
+			$PWD/../arch/arm64/configs/.orig.dsboard_nx2_defconfig
+		cp $PWD/../arch/arm64/configs/dsboard_ornx_defconfig\
+			$PWD/../arch/arm64/configs/.orig.dsboard_ornx_defconfig
+		cp $PWD/../arch/arm64/configs/raiboard_ornx_defconfig\
+			$PWD/../arch/arm64/configs/.orig.raiboard_ornx_defconfig
+		cp $PWD/../arch/arm64/configs/dsboard_xv2_defconfig\
+			$PWD/../arch/arm64/configs/.orig.dsboard_xv2_defconfig
+		cp $PWD/../arch/arm64/configs/milboard_agx_defconfig\
+			$PWD/../arch/arm64/configs/.orig.milboard_agx_defconfig
+		cp $PWD/../arch/arm64/configs/milboard_xv_defconfig\
+			$PWD/../arch/arm64/configs/.orig.milboard_xv_defconfig
+
 		file_list=`find $PWD/../rt-patches -name \*.patch -type f | sort`
 		for p in $file_list; do
 			# set flag in case of failure and continue
@@ -43,6 +59,106 @@ apply_rt_patches()
 				"$PWD/../arch/arm64/configs/tegra_defconfig"
 
 		echo "The PREEMPT RT patches have been successfully applied!"
+
+
+		#make temporary copy of the Forecr's defconfig files
+		cp $PWD/../arch/arm64/configs/dsboard_agx_defconfig\
+			$PWD/../arch/arm64/configs/.updated.dsboard_agx_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.dsboard_agx_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/dsboard_agx_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.dsboard_agx_defconfig"\
+				"$PWD/../arch/arm64/configs/dsboard_agx_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for DSBOARD-AGX!"
+
+		cp $PWD/../arch/arm64/configs/dsboard_nx2_defconfig\
+			$PWD/../arch/arm64/configs/.updated.dsboard_nx2_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.dsboard_nx2_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/dsboard_nx2_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.dsboard_nx2_defconfig"\
+				"$PWD/../arch/arm64/configs/dsboard_nx2_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for DSBOARD-NX2!"
+
+		cp $PWD/../arch/arm64/configs/dsboard_ornx_defconfig\
+			$PWD/../arch/arm64/configs/.updated.dsboard_ornx_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.dsboard_ornx_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/dsboard_ornx_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.dsboard_ornx_defconfig"\
+				"$PWD/../arch/arm64/configs/dsboard_ornx_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for DSBOARD-ORNX!"
+
+		cp $PWD/../arch/arm64/configs/raiboard_ornx_defconfig\
+			$PWD/../arch/arm64/configs/.updated.raiboard_ornx_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.raiboard_ornx_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/raiboard_ornx_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.raiboard_ornx_defconfig"\
+				"$PWD/../arch/arm64/configs/raiboard_ornx_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for RAIBOARD-ORNX!"
+
+		cp $PWD/../arch/arm64/configs/dsboard_xv2_defconfig\
+			$PWD/../arch/arm64/configs/.updated.dsboard_xv2_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.dsboard_xv2_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/dsboard_xv2_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.dsboard_xv2_defconfig"\
+				"$PWD/../arch/arm64/configs/dsboard_xv2_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for DSBOARD-XV2!"
+
+		cp $PWD/../arch/arm64/configs/milboard_agx_defconfig\
+			$PWD/../arch/arm64/configs/.updated.milboard_agx_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.milboard_agx_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/milboard_agx_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.milboard_agx_defconfig"\
+				"$PWD/../arch/arm64/configs/milboard_agx_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for MILBOARD-AGX!"
+
+		cp $PWD/../arch/arm64/configs/milboard_xv_defconfig\
+			$PWD/../arch/arm64/configs/.updated.milboard_xv_defconfig
+		$PWD/config --file "$PWD/../arch/arm64/configs/.updated.milboard_xv_defconfig"\
+			--enable PREEMPT_RT  --disable DEBUG_PREEMPT\
+			--disable KVM\
+			--disable CPU_IDLE_TEGRA18X\
+			--disable CPU_FREQ_GOV_INTERACTIVE\
+			--disable CPU_FREQ_TIMES \
+			--disable FAIR_GROUP_SCHED || any_failure=1
+		rm "$PWD/../arch/arm64/configs/milboard_xv_defconfig"
+		cp -fnrs "$PWD/../arch/arm64/configs/.updated.milboard_xv_defconfig"\
+				"$PWD/../arch/arm64/configs/milboard_xv_defconfig"
+		echo "PREEMPT RT patches have been successfully applied for MILBOARD-XV!"
 	fi
 }
 
@@ -65,6 +181,56 @@ revert_rt_patches()
 		rm -rf $PWD/../arch/arm64/configs/.orig.defconfig
 		rm -rf $PWD/../arch/arm64/configs/.updated.defconfig
 		echo "The PREEMPT RT patches have been successfully reverted!"
+
+
+		rm "$PWD/../arch/arm64/configs/dsboard_agx_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.dsboard_agx_defconfig\
+			$PWD/../arch/arm64/configs/dsboard_agx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.dsboard_agx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.dsboard_agx_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for DSBOARD-AGX!"
+
+		rm "$PWD/../arch/arm64/configs/dsboard_nx2_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.dsboard_nx2_defconfig\
+			$PWD/../arch/arm64/configs/dsboard_nx2_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.dsboard_nx2_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.dsboard_nx2_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for DSBOARD-NX2!"
+
+		rm "$PWD/../arch/arm64/configs/dsboard_ornx_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.dsboard_ornx_defconfig\
+			$PWD/../arch/arm64/configs/dsboard_ornx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.dsboard_ornx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.dsboard_ornx_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for DSBOARD-ORNX!"
+
+		rm "$PWD/../arch/arm64/configs/raiboard_ornx_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.raiboard_ornx_defconfig\
+			$PWD/../arch/arm64/configs/raiboard_ornx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.raiboard_ornx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.raiboard_ornx_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for RAIBOARD-ORNX!"
+
+		rm "$PWD/../arch/arm64/configs/dsboard_xv2_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.dsboard_xv2_defconfig\
+			$PWD/../arch/arm64/configs/dsboard_xv2_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.dsboard_xv2_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.dsboard_xv2_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for DSBOARD-XV2!"
+
+		rm "$PWD/../arch/arm64/configs/milboard_agx_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.milboard_agx_defconfig\
+			$PWD/../arch/arm64/configs/milboard_agx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.milboard_agx_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.milboard_agx_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for MILBOARD-AGX!"
+
+		rm "$PWD/../arch/arm64/configs/milboard_xv_defconfig"
+		cp $PWD/../arch/arm64/configs/.orig.milboard_xv_defconfig\
+			$PWD/../arch/arm64/configs/milboard_xv_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.orig.milboard_xv_defconfig
+		rm -rf $PWD/../arch/arm64/configs/.updated.milboard_xv_defconfig
+		echo "The PREEMPT RT patches have been successfully reverted for MILBOARD-XV!"
 	else
 		echo "The PREEMPT RT patches are not applied to the kernel!"
 	fi
