// Seed: 2420255061
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input wand id_3,
    output tri1 id_4,
    input wire id_5,
    output supply0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wand id_9,
    input tri0 id_10
);
  assign id_4 = id_3;
  wire id_12;
  module_0();
endmodule
module module_2 (
    output supply0 id_0,
    output supply0 id_1,
    input  uwire   id_2,
    input  supply1 id_3,
    input  supply0 id_4
);
  wire id_6;
  xor (id_0, id_2, id_3, id_4, id_6);
  module_0();
endmodule
