`ifndef L1D_BANK_R_V
`define L1D_BANK_R_V
`default_nettype none
`include "l1d_defines.vh"
module l1d_bank_r #(
    `L1D_PARAMS,
    parameter BANK_ID = 0
) (
    clk, rst,
    any_gnt, g_set,
    r_valid, r_kind, r_seat, r_req, r_fast, r_mid, r_line, r_mway, r_mop, r_sinv, r_sid,
    r_deps,
    s2_refill, s2_st_wr, s2_tag_fix_wr, s2_way, s2_line, s2_write_line, s2_write_tag,
    s3_amo_v, s3_way, s3_line, s3_merged,
    s1_valid, s1_kind, s1_seat, s1_req, s1_mid, s1_line, s1_mway, s1_mop, s1_sinv, s1_sid, s1_kill,
    tag_words_q, s1_words
);
    `include "l1d_encodings.vh"
    `include "l1d_fields.vh"
    input  wire                        clk;
    input  wire                        rst;
    input  wire                        any_gnt;
    input  wire [INDEX_W-1:0]          g_set;
    input  wire                        r_valid;
    input  wire [1:0]                  r_kind;
    input  wire [SEAT_W-1:0]           r_seat;
    input  wire [REQ_W-1:0]            r_req;
    input  wire                        r_fast;
    input  wire [MSHR_ID_W-1:0]        r_mid;
    input  wire [LINE_ADDR_W-1:0]      r_line;
    input  wire [WAY_W-1:0]            r_mway;
    input  wire                        r_mop;
    input  wire                        r_sinv;
    input  wire [SNP_ID_W-1:0]         r_sid;
    input  wire [TRK_ENTRIES-1:0]      r_deps;
    input  wire                        s2_refill;
    input  wire                        s2_st_wr;
    input  wire                        s2_tag_fix_wr;
    input  wire [WAY_W-1:0]            s2_way;
    input  wire [LINE_ADDR_W-1:0]      s2_line;
    input  wire [LINE_W-1:0]           s2_write_line;
    input  wire [TAG_W-1:0]            s2_write_tag;
    input  wire                        s3_amo_v;
    input  wire [WAY_W-1:0]            s3_way;
    input  wire [LINE_ADDR_W-1:0]      s3_line;
    input  wire [LINE_W-1:0]           s3_merged;
    output reg                         s1_valid;
    output reg  [1:0]                  s1_kind;
    output reg  [SEAT_W-1:0]           s1_seat;
    output reg  [REQ_W-1:0]            s1_req;
    output reg  [MSHR_ID_W-1:0]        s1_mid;
    output reg  [LINE_ADDR_W-1:0]      s1_line;
    output reg  [WAY_W-1:0]            s1_mway;
    output reg                         s1_mop;
    output reg                         s1_sinv;
    output reg  [SNP_ID_W-1:0]         s1_sid;
    output reg                         s1_kill;
    output reg  [WAYS*TWORD_W-1:0]     tag_words_q;
    output reg  [WAYS*DWORD_W-1:0]     s1_words;
    wire [INDEX_W-1:0] s2_set;
    wire [INDEX_W-1:0] s3_set;
    wire [INDEX_W-1:0] r_set;
    assign s2_set = s2_line[LA_SET_LSB +: INDEX_W];
    assign s3_set = s3_line[LA_SET_LSB +: INDEX_W];
    assign r_set  = r_line[LA_SET_LSB +: INDEX_W];
    wire                   data_wr;
    wire [WAY_W-1:0]       data_wr_way;
    wire [INDEX_W-1:0]     data_wr_set;
    wire [LINE_W-1:0]      data_wr_line;
    wire [LINE_ECC_W-1:0]  data_wr_check;
    wire [DWORD_W-1:0]     data_wr_word;
    assign data_wr      = s2_refill || s2_st_wr || s3_amo_v;
    assign data_wr_way  = s3_amo_v ? s3_way : s2_way;
    assign data_wr_set  = s3_amo_v ? s3_set : s2_set;
    assign data_wr_line = s3_amo_v ? s3_merged : s2_write_line;
    wire                   tag_wr;
    wire [WAYS-1:0]        tag_we;
    wire [TAG_ECC_W-1:0]   tag_wr_check;
    wire [TWORD_W-1:0]     tag_wr_word;
    assign tag_wr = s2_refill || s2_tag_fix_wr;
    genvar gw;
    generate
        for (gw = 0; gw < WAYS; gw = gw + 1) begin : g_tagwe
            assign tag_we[gw] = tag_wr && (s2_way == gw);
        end
    endgenerate
    generate
        if (HAS_ECC != 0) begin : g_ecc_enc
            genvar ge;
            for (ge = 0; ge < GRANULES; ge = ge + 1) begin : g_gran
                l1d_ecc_enc #(.DATA_W(GRAN_BITS), .HAM_W(DATA_HAM_W)) u_enc (
                    .data  (data_wr_line[ge*GRAN_BITS +: GRAN_BITS]),
                    .check (data_wr_check[ge*DATA_ECC_W +: DATA_ECC_W])
                );
            end
            l1d_ecc_enc #(.DATA_W(TAG_W), .HAM_W(TAG_HAM_W)) u_tag_enc (
                .data  (s2_write_tag),
                .check (tag_wr_check)
            );
            assign data_wr_word = {data_wr_check, data_wr_line};
            assign tag_wr_word  = {tag_wr_check, s2_write_tag};
        end else begin : g_no_ecc_enc
            assign data_wr_word = data_wr_line;
            assign tag_wr_word  = s2_write_tag;
        end
    endgenerate
    wire [WAYS*TWORD_W-1:0] tag_rd;
    l1d_tag_array #(.SETS(SETS), .WAYS(WAYS), .WORD_W(TWORD_W), .INDEX_W(INDEX_W)) u_tags (
        .clk              (clk),
        .read_enable      (any_gnt),
        .read_set_index   (g_set),
        .way_write_enable (tag_we),
        .write_set_index  (s2_set),
        .write_word       (tag_wr_word),
        .read_words_flat  (tag_rd)
    );
    wire [WAYS*DWORD_W-1:0] line_rd;
    l1d_data_array #(.SETS(SETS), .WAYS(WAYS), .WORD_W(DWORD_W), .INDEX_W(INDEX_W), .WAY_W(WAY_W)) u_data (
        .clk               (clk),
        .read_enable       (any_gnt),
        .read_set_index    (g_set),
        .write_enable      (data_wr),
        .write_way         (data_wr_way),
        .write_set_index   (data_wr_set),
        .write_word        (data_wr_word),
        .read_words_flat   (line_rd)
    );
    wire r_lsu;
    wire r_fresh_cpu;
    assign r_lsu       = r_valid && (r_kind == K_LSU);
    assign r_fresh_cpu = r_lsu && r_fast && !r_req[REQ_PF_BIT];
    reg                wl_valid_q;
    reg  [INDEX_W-1:0] wl_set_q;
    always @(posedge clk) begin : write_last_proc
        if (rst) wl_valid_q <= 1'b0;
        else     wl_valid_q <= data_wr;
        wl_set_q <= data_wr_set;
    end
    wire wl_hit;
    wire amo_hit;
    wire deps_hit;
    wire r_kill;
    assign wl_hit   = wl_valid_q && (wl_set_q == r_set);
    assign amo_hit  = s3_amo_v && (s3_set == r_set);
    assign deps_hit = |r_deps;
    assign r_kill   = r_fresh_cpu && (deps_hit || wl_hit || amo_hit);
    always @(posedge clk) begin : r_to_s1_proc
        if (rst) begin
            s1_valid <= 1'b0;
        end else begin
            s1_valid    <= r_valid;
            s1_kind     <= r_kind;
            s1_seat     <= r_seat;
            s1_req      <= r_req;
            s1_mid      <= r_mid;
            s1_line     <= r_line;
            s1_mway     <= r_mway;
            s1_mop      <= r_mop;
            s1_sinv     <= r_sinv;
            s1_sid      <= r_sid;
            s1_kill     <= r_kill;
            tag_words_q <= tag_rd;
            s1_words    <= line_rd;
        end
    end
`ifndef SYNTHESIS
    always @(posedge clk) begin
        if (!rst && r_lsu && !r_fast && !r_req[REQ_PF_BIT] && (deps_hit || wl_hit || amo_hit))
            $display("[%0t] L1D B%0d R  ERROR booked request entry %0d sees a hazard (deps=%b wl=%b amo=%b): booking rule broken",
                     $time, BANK_ID, r_seat, deps_hit, wl_hit, amo_hit);
        if (!rst && s3_amo_v && (s2_refill || s2_st_wr))
            $display("[%0t] L1D B%0d R  ERROR S2 and S3 write the data array in one cycle (AMO bubble broken)", $time, BANK_ID);
    end
`endif
`ifdef L1D_DEBUG
    always @(posedge clk) begin
        if (!rst && r_kill)
            $display("[%0t] L1D B%0d R  KILL fresh entry %0d set %0d (deps=%b wl=%b amo=%b): ghost, READY again at S2",
                     $time, BANK_ID, r_seat, r_set, deps_hit, wl_hit, amo_hit);
    end
`endif
endmodule
`default_nettype wire
`endif
