--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/vhdl_projects/camera2/ov7670_vga_Nexys2/iseconfig/filter.filter
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf
-ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    3.027(R)|   -0.284(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led1        |   14.774(R)|clk50_BUFGP       |   0.000|
led2        |   14.321(R)|clk50_BUFGP       |   0.000|
led3        |   15.136(R)|clk50_BUFGP       |   0.000|
led4        |   15.720(R)|clk50_BUFGP       |   0.000|
ov7670_sioc1|    8.919(R)|clk50_BUFGP       |   0.000|
ov7670_sioc2|    8.941(R)|clk50_BUFGP       |   0.000|
ov7670_sioc3|    7.952(R)|clk50_BUFGP       |   0.000|
ov7670_sioc4|    9.238(R)|clk50_BUFGP       |   0.000|
ov7670_siod1|   11.154(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   10.708(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   10.554(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   12.827(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.666(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   10.542(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   12.974(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   12.190(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    9.125|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |   10.423|
clkcam         |ov7670_xclk2   |    9.299|
clkcam         |ov7670_xclk3   |   11.731|
clkcam         |ov7670_xclk4   |   10.947|
sw             |ov7670_xclk1   |    8.945|
sw             |ov7670_xclk2   |    7.821|
sw             |ov7670_xclk3   |   10.253|
sw             |ov7670_xclk4   |    9.469|
---------------+---------------+---------+


Analysis completed Sun Jul 24 14:02:53 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



