#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 13 09:19:22 2024
# Process ID: 14527
# Current directory: /home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/matrix_mul/xsim_script.tcl}
# Log file: /home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/xsim.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.996 MHz, CPU Physical cores: 8, Host memory: 10423 MB
#-----------------------------------------------------------
source xsim.dir/matrix_mul/xsim_script.tcl
# xsim {matrix_mul} -autoloadwcfg -tclbatch {matrix_mul.tcl}
Time resolution is 1 ps
source matrix_mul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "109000"
// RTL Simulation : 1 / 1 [n/a] @ "10617200000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10617220390 ps : File "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.autotb.v" Line 746
run: Time (s): cpu = 00:00:01 ; elapsed = 00:06:05 . Memory (MB): peak = 2707.527 ; gain = 0.000 ; free physical = 1142 ; free virtual = 8095
## quit
INFO: xsimkernel Simulation Memory Usage: 138708 KB (Peak: 174964 KB), Simulation CPU Usage: 364610 ms
INFO: [Common 17-206] Exiting xsim at Wed Nov 13 09:25:29 2024...
